============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 20 2019  05:59:21 am
  Module:                 booth_radix4_multiplier_32
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Late External Delay Assertion at pin P[47]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_205_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y   R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y   F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y          -       A1->Y  R     AOI21X2        3  1.3    20    21    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3595/Y          -       A1->Y  F     OAI21X1        2  0.8    22    21    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3574/Y          -       A1N->Y F     OAI2BB1XL      1  0.5    17    24    1181    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3562/Y          -       S0->Y  F     MXI2XL         1  0.0    13    18    1199    (-,-) 
  P[47]                                          -       -      F     (port)         -    -     -     0    1199    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Late External Delay Assertion at pin P[62]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_190_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y  F     NOR2X1         1  0.8    11    11    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y  R     NOR3X2         3  1.4    27    20    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3572/Y          -       A1->Y F     OAI21X1        2  0.8    22    23    1180    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3564/Y          -       S0->Y F     MXI2XL         1  0.0    14    18    1198    (-,-) 
  P[62]                                          -       -     F     (port)         -    -     -     0    1198    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Late External Delay Assertion at pin P[51]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_201_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y  F     INVX1          3  1.3    11    12    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3606/Y          -       A1->Y R     AOI21X1        2  1.1    25    21    1160    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3586/Y          -       A1->Y F     OAI21X1        1  0.5    19    21    1180    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3571/Y          -       S0->Y F     MXI2XL         1  0.0    14    18    1198    (-,-) 
  P[51]                                          -       -     F     (port)         -    -     -     0    1198    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Late External Delay Assertion at pin P[55]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (R) P[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_58_1  
  output_delay             133             counter.sdc_line_14_197_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[5]                                           -       -      R     (arrival)     12 15.4     0     0     533    (-,-) 
  g52394/Y                                       -       A->Y   F     NAND2X4        2  2.5    15    14     548    (-,-) 
  g52272/Y                                       -       B->Y   R     NOR2X4        28 14.0    52    35     583    (-,-) 
  fopt54204/Y                                    -       A->Y   F     INVX1          2  0.6    15    22     605    (-,-) 
  g54254/Y                                       -       B->Y   R     NOR2BX1        1  0.5    14    15     620    (-,-) 
  g51547__7344/Y                                 -       C0->Y  F     AOI221X1       1  0.4    32    11     630    (-,-) 
  g51025__9682/Y                                 -       B0->Y  R     OAI2BB1X1      1  1.1    17    20     650    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_0/CO -       A->CO  R     ADDFX1         1  0.7    10    42     692    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_5/S  -       CI->S  F     ADDFX1         1  1.0    14    62     754    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_9/CO -       A->CO  F     ADDFX1         1  0.7    12    45     800    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_10/S -       CI->S  R     ADDFX1         1  1.1    13    64     864    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_12/S -       A->S   F     ADDFX1         1  1.0    14    67     931    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_13/S -       B->S   R     ADDFX1         2  1.0    12    68     999    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3708/Y          -       B->Y   F     NOR2X1         3  1.3    15    13    1012    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3693/Y          -       A->Y   R     NOR2X1         2  1.0    20    20    1032    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A1->Y  F     AOI21X1        2  0.6    20    22    1054    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1097    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  F     AOI21XL        2  0.5    22    21    1132    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3584/Y          -       A1N->Y F     AOI2BB1X1      2  0.6    12    30    1163    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3566/Y          -       A1->Y  R     OAI21X1        1  0.6    20    18    1181    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3560/Y          -       S0->Y  R     MXI2XL         1  0.0    14    17    1198    (-,-) 
  P[55]                                          -       -      R     (port)         -    -     -     0    1198    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 5: MET (2 ps) Late External Delay Assertion at pin P[59]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (R) P[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_58_1  
  output_delay             133             counter.sdc_line_14_193_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[5]                                           -       -      R     (arrival)     12 15.4     0     0     533    (-,-) 
  g52394/Y                                       -       A->Y   F     NAND2X4        2  2.5    15    14     548    (-,-) 
  g52272/Y                                       -       B->Y   R     NOR2X4        28 14.0    52    35     583    (-,-) 
  fopt54204/Y                                    -       A->Y   F     INVX1          2  0.6    15    22     605    (-,-) 
  g54254/Y                                       -       B->Y   R     NOR2BX1        1  0.5    14    15     620    (-,-) 
  g51547__7344/Y                                 -       C0->Y  F     AOI221X1       1  0.4    32    11     630    (-,-) 
  g51025__9682/Y                                 -       B0->Y  R     OAI2BB1X1      1  1.1    17    20     650    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_0/CO -       A->CO  R     ADDFX1         1  0.7    10    42     692    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_5/S  -       CI->S  F     ADDFX1         1  1.0    14    62     754    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_9/CO -       A->CO  F     ADDFX1         1  0.7    12    45     800    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_10/S -       CI->S  R     ADDFX1         1  1.1    13    64     864    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_12/S -       A->S   F     ADDFX1         1  1.0    14    67     931    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_13/S -       B->S   R     ADDFX1         2  1.0    12    68     999    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3708/Y          -       B->Y   F     NOR2X1         3  1.3    15    13    1012    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3693/Y          -       A->Y   R     NOR2X1         2  1.0    20    20    1032    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A1->Y  F     AOI21X1        2  0.6    20    22    1054    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1097    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  F     AOI21XL        2  0.5    22    21    1132    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3581/Y          -       A1N->Y F     AOI2BB1X1      2  0.6    12    30    1163    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3565/Y          -       A1->Y  R     OAI21X1        1  0.6    20    18    1181    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3559/Y          -       S0->Y  R     MXI2XL         1  0.0    14    17    1198    (-,-) 
  P[59]                                          -       -      R     (port)         -    -     -     0    1198    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 6: MET (2 ps) Late External Delay Assertion at pin P[63]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     665                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1 
  output_delay             133             counter.sdc_line_14      

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y  F     NOR2X1         1  0.8    11    11    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y  R     NOR3X2         3  1.4    27    20    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3572/Y          -       A1->Y F     OAI21X1        2  0.8    22    23    1180    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3563/Y          -       A1->Y R     OAI21XL        1  0.0    14    18    1198    (-,-) 
  P[63]                                          -       -     R     (port)         -    -     -     0    1198    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (2 ps) Late External Delay Assertion at pin P[61]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     664                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_191_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y   R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y   F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y   F     NOR2X1         1  0.8    11    11    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y   R     NOR3X2         3  1.4    27    20    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3573/Y          -       A1N->Y R     AOI2BB1X1      1  0.6    15    24    1181    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3561/Y          -       S0->Y  R     MXI2XL         1  0.0    13    16    1198    (-,-) 
  P[61]                                          -       -      R     (port)         -    -     -     0    1198    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 8: MET (5 ps) Late External Delay Assertion at pin P[43]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     662                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_209_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3613/Y          -       A1->Y R     AOI21X1        2  1.1    26    25    1140    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3593/Y          -       A1->Y F     OAI21X1        1  0.5    19    21    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4161/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1195    (-,-) 
  P[43]                                          -       -     R     (port)         -    -     -     0    1195    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (5 ps) Late External Delay Assertion at pin P[39]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     661                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_213_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y  R     AOI21XL        3  1.4    40    36    1111    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3620/Y          -       A1N->Y R     AOI2BB1X1      2  1.1    22    30    1141    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3594/Y          -       A1->Y  F     OAI21X1        1  0.5    18    20    1160    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4163/Y          -       B->Y   R     XNOR2X1        1  0.0     4    34    1194    (-,-) 
  P[39]                                          -       -      R     (port)         -    -     -     0    1194    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 10: MET (7 ps) Late External Delay Assertion at pin P[53]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     660                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_199_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y R     AOI21XL        2  0.6    24    23    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3604/Y          -       A->Y  R     CLKBUFX2       2  1.1     8    24    1160    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3585/Y          -       A1->Y F     OAI21X1        1  0.5    18    15    1175    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3570/Y          -       S0->Y F     MXI2XL         1  0.0    14    18    1193    (-,-) 
  P[53]                                          -       -     F     (port)         -    -     -     0    1193    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (7 ps) Late External Delay Assertion at pin P[57]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     659                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_195_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y R     AOI21XL        2  0.6    23    23    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3602/Y          -       A->Y  R     CLKBUFX2       2  1.1     8    24    1159    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3582/Y          -       A1->Y F     OAI21X1        1  0.5    18    15    1175    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3568/Y          -       S0->Y F     MXI2XL         1  0.0    14    18    1192    (-,-) 
  P[57]                                          -       -     F     (port)         -    -     -     0    1192    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (8 ps) Late External Delay Assertion at pin P[50]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     659                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_202_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y  F     INVX1          3  1.3    11    12    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3606/Y          -       A1->Y R     AOI21X1        2  1.1    25    21    1160    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4173/Y          -       B->Y  F     XOR2XL         1  0.0     3    32    1192    (-,-) 
  P[50]                                          -       -     F     (port)         -    -     -     0    1192    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (8 ps) Late External Delay Assertion at pin P[46]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     658                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_206_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y          -       A1->Y R     AOI21X2        3  1.3    20    21    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3595/Y          -       A1->Y F     OAI21X1        2  0.8    22    21    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4171/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1192    (-,-) 
  P[46]                                          -       -     R     (port)         -    -     -     0    1192    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (9 ps) Late External Delay Assertion at pin P[54]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     657                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_198_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y   R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y   F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  R     AOI21XL        2  0.6    24    23    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3584/Y          -       A1N->Y R     AOI2BB1X1      2  0.8    18    25    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3583/Y          -       A->Y   F     INVXL          1  0.5     9    12    1174    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3569/Y          -       S0->Y  F     MXI2XL         1  0.0    13    17    1190    (-,-) 
  P[54]                                          -       -      F     (port)         -    -     -     0    1190    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 15: MET (10 ps) Late External Delay Assertion at pin P[56]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (R) P[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     657                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_58_1  
  output_delay             133             counter.sdc_line_14_196_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[5]                                           -       -     R     (arrival)     12 15.4     0     0     533    (-,-) 
  g52394/Y                                       -       A->Y  F     NAND2X4        2  2.5    15    14     548    (-,-) 
  g52272/Y                                       -       B->Y  R     NOR2X4        28 14.0    52    35     583    (-,-) 
  fopt54204/Y                                    -       A->Y  F     INVX1          2  0.6    15    22     605    (-,-) 
  g54254/Y                                       -       B->Y  R     NOR2BX1        1  0.5    14    15     620    (-,-) 
  g51547__7344/Y                                 -       C0->Y F     AOI221X1       1  0.4    32    11     630    (-,-) 
  g51025__9682/Y                                 -       B0->Y R     OAI2BB1X1      1  1.1    17    20     650    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_0/CO -       A->CO R     ADDFX1         1  0.7    10    42     692    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_5/S  -       CI->S F     ADDFX1         1  1.0    14    62     754    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_9/CO -       A->CO F     ADDFX1         1  0.7    12    45     800    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_10/S -       CI->S R     ADDFX1         1  1.1    13    64     864    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_12/S -       A->S  F     ADDFX1         1  1.0    14    67     931    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_13/S -       B->S  R     ADDFX1         2  1.0    12    68     999    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3708/Y          -       B->Y  F     NOR2X1         3  1.3    15    13    1012    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3693/Y          -       A->Y  R     NOR2X1         2  1.0    20    20    1032    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A1->Y F     AOI21X1        2  0.6    20    22    1054    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y R     OAI21X1        2  0.6    21    21    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y F     AOI21XL        1  0.4    20    22    1097    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y  R     NAND2X1        3  1.1    14    15    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y F     AOI21XL        2  0.5    22    21    1132    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3602/Y          -       A->Y  F     CLKBUFX2       2  0.9     7    25    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4184/Y          -       B->Y  R     XNOR2X1        1  0.0     4    33    1190    (-,-) 
  P[56]                                          -       -     R     (port)         -    -     -     0    1190    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (10 ps) Late External Delay Assertion at pin P[58]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     657                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_194_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y   R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y   F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  R     AOI21XL        2  0.6    23    23    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3581/Y          -       A1N->Y R     AOI2BB1X1      2  0.8    18    25    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3580/Y          -       A->Y   F     INVXL          1  0.5     9    12    1173    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3567/Y          -       S0->Y  F     MXI2XL         1  0.0    13    17    1190    (-,-) 
  P[58]                                          -       -      F     (port)         -    -     -     0    1190    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 17: MET (10 ps) Late External Delay Assertion at pin P[52]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     656                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_200_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y R     AOI21XL        2  0.6    24    23    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3604/Y          -       A->Y  R     CLKBUFX2       2  1.1     8    24    1160    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4181/Y          -       B->Y  F     XOR2XL         1  0.0     3    30    1190    (-,-) 
  P[52]                                          -       -     F     (port)         -    -     -     0    1190    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (11 ps) Late External Delay Assertion at pin P[60]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     655                  
             Slack:=      11                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_192_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y  F     NOR2X1         1  0.8    11    11    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y  R     NOR3X2         3  1.4    27    20    1157    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4186/Y          -       B->Y  F     XNOR2X1        1  0.0     4    31    1188    (-,-) 
  P[60]                                          -       -     F     (port)         -    -     -     0    1188    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (12 ps) Late External Delay Assertion at pin P[49]
          Group: I2O
     Startpoint: (R) B[5]
          Clock: (R) VCLK
       Endpoint: (R) P[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     654                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_58_1  
  output_delay             133             counter.sdc_line_14_203_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[5]                                           -       -     R     (arrival)     12 15.4     0     0     533    (-,-) 
  g52394/Y                                       -       A->Y  F     NAND2X4        2  2.5    15    14     548    (-,-) 
  g52272/Y                                       -       B->Y  R     NOR2X4        28 14.0    52    35     583    (-,-) 
  fopt54204/Y                                    -       A->Y  F     INVX1          2  0.6    15    22     605    (-,-) 
  g54254/Y                                       -       B->Y  R     NOR2BX1        1  0.5    14    15     620    (-,-) 
  g51547__7344/Y                                 -       C0->Y F     AOI221X1       1  0.4    32    11     630    (-,-) 
  g51025__9682/Y                                 -       B0->Y R     OAI2BB1X1      1  1.1    17    20     650    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_0/CO -       A->CO R     ADDFX1         1  0.7    10    42     692    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_5/S  -       CI->S F     ADDFX1         1  1.0    14    62     754    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_033_9/CO -       A->CO F     ADDFX1         1  0.7    12    45     800    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_10/S -       CI->S R     ADDFX1         1  1.1    13    64     864    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_12/S -       A->S  F     ADDFX1         1  1.0    14    67     931    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_034_13/S -       B->S  R     ADDFX1         2  1.0    12    68     999    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3708/Y          -       B->Y  F     NOR2X1         3  1.3    15    13    1012    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3693/Y          -       A->Y  R     NOR2X1         2  1.0    20    20    1032    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A1->Y F     AOI21X1        2  0.6    20    22    1054    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y R     OAI21X1        2  0.6    21    21    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y F     AOI21XL        1  0.4    20    22    1097    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y  R     NAND2X1        3  1.1    14    15    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  F     INVX1          2  0.8     8    11    1123    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y  R     INVX1          3  1.6    13    12    1135    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3607/Y          -       A1->Y F     AOI21X1        1  0.5    18    19    1154    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4174/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1188    (-,-) 
  P[49]                                          -       -     R     (port)         -    -     -     0    1188    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (14 ps) Late External Delay Assertion at pin P[41]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     653                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_211_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3626/Y          -       A->Y  R     INVXL          2  1.1    18    19    1134    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3610/Y          -       A1->Y F     OAI21X1        1  0.5    18    18    1152    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4160/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1186    (-,-) 
  P[41]                                          -       -     R     (port)         -    -     -     0    1186    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (15 ps) Late External Delay Assertion at pin P[45]
          Group: I2O
     Startpoint: (F) B[23]
          Clock: (R) VCLK
       Endpoint: (F) P[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     652                  
             Slack:=      15                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_40_1  
  output_delay             133             counter.sdc_line_14_207_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[23]                                          -       -     F     (arrival)      9  9.1     0     0     533    (-,-) 
  g52386/Y                                       -       A->Y  R     NAND2X1        2  1.5    14    11     544    (-,-) 
  g52361/Y                                       -       A->Y  F     INVX1          2  1.2    11    12     557    (-,-) 
  g52276/Y                                       -       B->Y  R     NAND2X2        4  3.9    18    15     572    (-,-) 
  g52251/Y                                       -       A->Y  F     CLKINVX6      28 11.2    19    16     588    (-,-) 
  g51780__8780/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    20     608    (-,-) 
  g51323__7344/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     649    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_2/S  -       A->S  R     ADDFX1         1  1.1    13    73     721    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_7/S  -       A->S  F     ADDFXL         1  0.7    12    59     780    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_9/S  -       CI->S R     ADDFX1         1  1.1    13    64     844    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_10/S -       B->S  F     ADDFXL         1  0.7    12    58     903    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_11/S -       CI->S R     ADDFX1         3  1.8    18    67     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3817/Y          -       A1->Y F     AOI21X1        2  0.7    21    22     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3799/Y          -       C->Y  R     NOR3BX1        1  1.0    33    26    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3721/Y          -       A1->Y F     OAI21X2        2  0.7    17    22    1040    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3655/Y          -       A->Y  R     NOR2XL         1  0.3    14    17    1057    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       AN->Y R     NAND3BX1       4  1.4    18    24    1080    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  F     NAND2XL        1  0.4    16    17    1097    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  R     NAND2BX1       3  1.7    17    15    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y          -       A1->Y F     AOI21X2        3  1.0    19    20    1133    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3592/Y          -       A1->Y R     OAI21X1        1  0.6    20    21    1153    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4170/Y          -       B->Y  F     XOR2XL         1  0.0     3    32    1185    (-,-) 
  P[45]                                          -       -     F     (port)         -    -     -     0    1185    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (26 ps) Late External Delay Assertion at pin P[35]
          Group: I2O
     Startpoint: (F) B[23]
          Clock: (R) VCLK
       Endpoint: (F) P[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     641                  
             Slack:=      26                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_40_1  
  output_delay             133             counter.sdc_line_14_217_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[23]                                          -       -      F     (arrival)      9  9.1     0     0     533    (-,-) 
  g52386/Y                                       -       A->Y   R     NAND2X1        2  1.5    14    11     544    (-,-) 
  g52361/Y                                       -       A->Y   F     INVX1          2  1.2    11    12     557    (-,-) 
  g52276/Y                                       -       B->Y   R     NAND2X2        4  3.9    18    15     572    (-,-) 
  g52251/Y                                       -       A->Y   F     CLKINVX6      28 11.2    19    16     588    (-,-) 
  g51780__8780/Y                                 -       B1->Y  R     AOI22X1        1  0.5    24    20     608    (-,-) 
  g51323__7344/Y                                 -       C0->Y  F     OAI221X1       1  1.0    45    41     649    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_2/S  -       A->S   R     ADDFX1         1  1.1    13    73     721    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_7/S  -       A->S   F     ADDFXL         1  0.7    12    59     780    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     844    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_10/S -       B->S   F     ADDFXL         1  0.7    12    58     903    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_11/S -       CI->S  R     ADDFX1         3  1.8    18    67     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3817/Y          -       A1->Y  F     AOI21X1        2  0.7    21    22     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3799/Y          -       C->Y   R     NOR3BX1        1  1.0    33    26    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3721/Y          -       A1->Y  F     OAI21X2        2  0.7    17    22    1040    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3655/Y          -       A->Y   R     NOR2XL         1  0.3    14    17    1057    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       AN->Y  R     NAND3BX1       4  1.4    18    24    1080    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y          -       A->Y   F     INVX1          3  1.1    11    13    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3631/Y          -       A1N->Y F     AOI2BB1X1      2  0.9    14    30    1123    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3611/Y          -       A1->Y  R     OAI21X1        1  0.6    20    19    1142    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4147/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1174    (-,-) 
  P[35]                                          -       -      F     (port)         -    -     -     0    1174    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 23: MET (27 ps) Late External Delay Assertion at pin P[31]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     639                  
             Slack:=      27                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_221_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1084    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4145/Y          -       A1->Y  R     AO21XL         2  1.1    16    34    1119    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3642/Y          -       A1->Y  F     AOI21X1        1  0.5    18    20    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4151/Y          -       B->Y   R     XNOR2X1        1  0.0     4    34    1173    (-,-) 
  P[31]                                          -       -      R     (port)         -    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 24: MET (27 ps) Late External Delay Assertion at pin P[38]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     639                  
             Slack:=      27                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_214_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y  R     AOI21XL        3  1.4    40    36    1111    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3620/Y          -       A1N->Y R     AOI2BB1X1      2  1.1    22    30    1141    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4155/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1173    (-,-) 
  P[38]                                          -       -      F     (port)         -    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 25: MET (28 ps) Late External Delay Assertion at pin P[48]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     639                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_204_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3636/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       A->Y  F     NAND2X1        3  1.0    21    20    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y  R     INVX1          2  1.0    11    14    1126    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y  F     INVX1          3  1.3    11    12    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4172/Y          -       B->Y  R     XNOR2X1        1  0.0     4    33    1172    (-,-) 
  P[48]                                          -       -     R     (port)         -    -     -     0    1172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (29 ps) Late External Delay Assertion at pin P[42]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     638                  
             Slack:=      29                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_210_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3613/Y          -       A1->Y R     AOI21X1        2  1.1    26    25    1140    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4159/Y          -       B->Y  F     XNOR2X1        1  0.0     4    31    1171    (-,-) 
  P[42]                                          -       -     F     (port)         -    -     -     0    1171    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (33 ps) Late External Delay Assertion at pin P[37]
          Group: I2O
     Startpoint: (F) B[23]
          Clock: (R) VCLK
       Endpoint: (F) P[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_40_1  
  output_delay             133             counter.sdc_line_14_215_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[23]                                          -       -     F     (arrival)      9  9.1     0     0     533    (-,-) 
  g52386/Y                                       -       A->Y  R     NAND2X1        2  1.5    14    11     544    (-,-) 
  g52361/Y                                       -       A->Y  F     INVX1          2  1.2    11    12     557    (-,-) 
  g52276/Y                                       -       B->Y  R     NAND2X2        4  3.9    18    15     572    (-,-) 
  g52251/Y                                       -       A->Y  F     CLKINVX6      28 11.2    19    16     588    (-,-) 
  g51780__8780/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    20     608    (-,-) 
  g51323__7344/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     649    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_2/S  -       A->S  R     ADDFX1         1  1.1    13    73     721    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_7/S  -       A->S  F     ADDFXL         1  0.7    12    59     780    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_9/S  -       CI->S R     ADDFX1         1  1.1    13    64     844    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_10/S -       B->S  F     ADDFXL         1  0.7    12    58     903    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_11/S -       CI->S R     ADDFX1         3  1.8    18    67     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3817/Y          -       A1->Y F     AOI21X1        2  0.7    21    22     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3799/Y          -       C->Y  R     NOR3BX1        1  1.0    33    26    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3721/Y          -       A1->Y F     OAI21X2        2  0.7    17    22    1040    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3655/Y          -       A->Y  R     NOR2XL         1  0.3    14    17    1057    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       AN->Y R     NAND3BX1       4  1.4    18    24    1080    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y F     AOI21XL        3  1.1    34    29    1109    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3612/Y          -       A1->Y R     OAI21X1        1  0.6    22    25    1135    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4156/Y          -       B->Y  F     XOR2XL         1  0.0     3    32    1167    (-,-) 
  P[37]                                          -       -     F     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (34 ps) Late External Delay Assertion at pin P[44]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_208_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y          -       A1->Y R     AOI21X2        3  1.3    20    21    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3609/Y          -       A->Y  F     INVXL          1  0.5     9    13    1149    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3591/Y          -       S0->Y F     MXI2XL         1  0.0    13    17    1166    (-,-) 
  P[44]                                          -       -     F     (port)         -    -     -     0    1166    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (35 ps) Late External Delay Assertion at pin P[40]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     632                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_212_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  R     NAND2XL        1  0.5    14    18    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  F     NAND2BX1       3  1.5    26    21    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3626/Y          -       A->Y  R     INVXL          2  1.1    18    19    1134    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4143/Y          -       B->Y  F     XOR2XL         1  0.0     3    31    1165    (-,-) 
  P[40]                                          -       -     F     (port)         -    -     -     0    1165    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (48 ps) Late External Delay Assertion at pin P[34]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     619                  
             Slack:=      48                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_218_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -      F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y   R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y   F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y   F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y   F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y  R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO  R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO  R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S   F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S  R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S   F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y   R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y  F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y   R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y   F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y   F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y   R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y          -       A->Y   R     INVX1          3  1.4    17    19    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3631/Y          -       A1N->Y R     AOI2BB1X1      2  1.1    22    26    1120    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4148/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1152    (-,-) 
  P[34]                                          -       -      F     (port)         -    -     -     0    1152    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 31: MET (51 ps) Late External Delay Assertion at pin P[30]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     615                  
             Slack:=      51                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_222_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1084    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4145/Y          -       A1->Y  R     AO21XL         2  1.1    16    34    1119    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4152/Y          -       B->Y   F     XNOR2X1        1  0.0     4    30    1148    (-,-) 
  P[30]                                          -       -      F     (port)         -    -     -     0    1148    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 32: MET (54 ps) Late External Delay Assertion at pin P[33]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (R) P[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     613                  
             Slack:=      54                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_219_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y          -       A->Y  R     INVX1          3  1.4    17    19    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3632/Y          -       A1->Y F     OAI21X1        1  0.5    18    18    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4149/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1146    (-,-) 
  P[33]                                          -       -     R     (port)         -    -     -     0    1146    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (55 ps) Late External Delay Assertion at pin P[36]
          Group: I2O
     Startpoint: (F) B[23]
          Clock: (R) VCLK
       Endpoint: (R) P[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     612                  
             Slack:=      55                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_40_1  
  output_delay             133             counter.sdc_line_14_216_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[23]                                          -       -     F     (arrival)      9  9.1     0     0     533    (-,-) 
  g52386/Y                                       -       A->Y  R     NAND2X1        2  1.5    14    11     544    (-,-) 
  g52361/Y                                       -       A->Y  F     INVX1          2  1.2    11    12     557    (-,-) 
  g52276/Y                                       -       B->Y  R     NAND2X2        4  3.9    18    15     572    (-,-) 
  g52251/Y                                       -       A->Y  F     CLKINVX6      28 11.2    19    16     588    (-,-) 
  g51780__8780/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    20     608    (-,-) 
  g51323__7344/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     649    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_2/S  -       A->S  R     ADDFX1         1  1.1    13    73     721    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_7/S  -       A->S  F     ADDFXL         1  0.7    12    59     780    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_9/S  -       CI->S R     ADDFX1         1  1.1    13    64     844    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_10/S -       B->S  F     ADDFXL         1  0.7    12    58     903    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_025_11/S -       CI->S R     ADDFX1         3  1.8    18    67     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3817/Y          -       A1->Y F     AOI21X1        2  0.7    21    22     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3799/Y          -       C->Y  R     NOR3BX1        1  1.0    33    26    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3721/Y          -       A1->Y F     OAI21X2        2  0.7    17    22    1040    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3655/Y          -       A->Y  R     NOR2XL         1  0.3    14    17    1057    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       AN->Y R     NAND3BX1       4  1.4    18    24    1080    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y F     AOI21XL        3  1.1    34    29    1109    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4146/Y          -       B->Y  R     XNOR2X1        1  0.0     4    36    1145    (-,-) 
  P[36]                                          -       -     R     (port)         -    -     -     0    1145    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 34: MET (55 ps) Late External Delay Assertion at pin P[29]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     611                  
             Slack:=      55                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_223_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1084    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3658/Y          -       A1->Y  F     AOI21XL        1  0.5    23    26    1110    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4153/Y          -       B->Y   R     XNOR2X1        1  0.0     4    35    1144    (-,-) 
  P[29]                                          -       -      R     (port)         -    -     -     0    1144    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 35: MET (68 ps) Late External Delay Assertion at pin P[27]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     598                  
             Slack:=      68                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_225_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3728/Y          -       A1->Y  R     OAI21X1        2  0.9    24    21    1082    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3663/Y          -       A1->Y  F     AOI21XL        1  0.5    23    24    1106    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4162/Y          -       B->Y   R     XOR2XL         1  0.0     3    25    1131    (-,-) 
  P[27]                                          -       -      R     (port)         -    -     -     0    1131    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 36: MET (74 ps) Late External Delay Assertion at pin P[32]
          Group: I2O
     Startpoint: (F) B[17]
          Clock: (R) VCLK
       Endpoint: (F) P[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     592                  
             Slack:=      74                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_46_1  
  output_delay             133             counter.sdc_line_14_220_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[17]                                          -       -     F     (arrival)      8  8.3     0     0     533    (-,-) 
  g52430/Y                                       -       A->Y  R     NAND2X4        2  4.3    11    10     544    (-,-) 
  g52409/Y                                       -       A->Y  F     INVX3          3  2.9    10    11     554    (-,-) 
  g2/Y                                           -       C->Y  F     OR3X6         20  7.9    23    50     605    (-,-) 
  g52091/Y                                       -       A->Y  F     BUFX2         13  5.2    22    33     638    (-,-) 
  g51485__7114/Y                                 -       A1->Y R     OAI22X1        1  1.1    38    28     666    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_018_1/CO -       A->CO R     ADDFX1         1  1.1    13    48     714    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_019_4/CO -       B->CO R     ADDFX1         1  1.1    13    43     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_6/S  -       B->S  F     ADDFXL         1  0.7    12    58     816    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_7/S  -       CI->S R     ADDFX1         1  1.1    13    64     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_020_8/S  -       B->S  F     ADDFX1         2  1.2    15    67     947    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3889/Y          -       B->Y  R     NAND2X1        3  1.1    14    13     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3843/Y          -       A1->Y F     OAI21X1        2  0.4    16    17     977    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3796/Y          -       B->Y  R     NAND2XL        1  0.3     9    12     988    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3787/Y          -       B->Y  F     NAND2XL        1  0.2    11    11    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       C->Y  F     OR3XL          3  1.0    14    36    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       A->Y  R     NAND2XL        1  0.5    12    13    1049    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  F     NAND3BX1       4  1.1    34    26    1075    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y          -       A->Y  R     INVX1          3  1.4    17    19    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4150/Y          -       B->Y  F     XOR2XL         1  0.0     3    31    1125    (-,-) 
  P[32]                                          -       -     F     (port)         -    -     -     0    1125    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 37: MET (84 ps) Late External Delay Assertion at pin P[28]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     582                  
             Slack:=      84                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_224_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1084    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4154/Y          -       B->Y   F     XNOR2X1        1  0.0     4    31    1116    (-,-) 
  P[28]                                          -       -      F     (port)         -    -     -     0    1116    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 38: MET (87 ps) Late External Delay Assertion at pin P[26]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     580                  
             Slack:=      87                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_226_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3728/Y          -       A1->Y  R     OAI21X1        2  0.9    24    21    1082    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4166/Y          -       B->Y   F     XNOR2X1        1  0.0     4    31    1113    (-,-) 
  P[26]                                          -       -      F     (port)         -    -     -     0    1113    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 39: MET (88 ps) Late External Delay Assertion at pin P[25]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     578                  
             Slack:=      88                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_227_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3720/Y          -       A1->Y  R     OAI21X1        1  0.6    20    19    1080    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4165/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1112    (-,-) 
  P[25]                                          -       -      F     (port)         -    -     -     0    1112    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 40: MET (96 ps) Late External Delay Assertion at pin P[23]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     570                  
             Slack:=      96                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_229_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y  -       A->Y   F     NAND2X1        2  0.7    16    17     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y  -       B->Y   F     AND2XL         3  1.0    13    20    1014    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3786/Y  -       A2->Y  R     OAI31X1        2  0.9    37    29    1043    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3740/Y  -       A1N->Y R     OAI2BB1X1      1  0.6    11    31    1074    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3691/Y  -       B->Y   F     XNOR2X1        1  0.0     4    29    1103    (-,-) 
  P[23]                                  -       -      F     (port)         -    -     -     0    1103    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 41: MET (122 ps) Late External Delay Assertion at pin P[24]
          Group: I2O
     Startpoint: (F) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     545                  
             Slack:=     122                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_228_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      F     (arrival)     11 11.8     0     0     533    (-,-) 
  g52395/Y                                       -       A->Y   R     NOR2X4         4  2.7    14    14     548    (-,-) 
  g52287/Y                                       -       B->Y   F     NAND2X2        4  2.7    25    21     568    (-,-) 
  g52262/Y                                       -       A->Y   R     CLKINVX4      29 14.9    31    23     592    (-,-) 
  g51563__7675/Y                                 -       A1->Y  F     AOI221X1       1  0.4    32    32     624    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     642    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     704    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     748    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     812    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     879    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     941    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1018    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1047    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.5    13    14    1061    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3717/Y          -       B->Y   R     MXI2XL         1  0.0    14    17    1078    (-,-) 
  P[24]                                          -       -      R     (port)         -    -     -     0    1078    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 42: MET (124 ps) Late External Delay Assertion at pin P[22]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     542                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_230_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y  -       A->Y   F     NAND2X1        2  0.7    16    17     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y  -       B->Y   F     AND2XL         3  1.0    13    20    1014    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3786/Y  -       A2->Y  R     OAI31X1        2  0.9    37    29    1043    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3735/Y  -       B->Y   F     XNOR2X1        1  0.0     4    32    1075    (-,-) 
  P[22]                                  -       -      F     (port)         -    -     -     0    1075    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 43: MET (133 ps) Late External Delay Assertion at pin P[21]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     534                  
             Slack:=     133                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_231_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y  -       A->Y   F     NAND2X1        2  0.7    16    17     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y  -       B->Y   F     AND2XL         3  1.0    13    20    1014    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3784/Y  -       A1->Y  R     OAI21XL        1  0.6    25    22    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3736/Y  -       B->Y   F     XNOR2X1        1  0.0     4    31    1067    (-,-) 
  P[21]                                  -       -      F     (port)         -    -     -     0    1067    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 44: MET (138 ps) Late External Delay Assertion at pin P[19]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) P[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     529                  
             Slack:=     138                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_233_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4179/Y  -       A1->Y  R     AO21XL         2  1.1    16    32    1008    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3818/Y  -       A1->Y  F     AOI21X1        1  0.5    18    20    1028    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3789/Y  -       B->Y   R     XNOR2X1        1  0.0     4    34    1062    (-,-) 
  P[19]                                  -       -      R     (port)         -    -     -     0    1062    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 45: MET (145 ps) Late External Delay Assertion at pin P[20]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (R) P[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     521                  
             Slack:=     145                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_232_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y  -       A->Y   F     NAND2X1        2  0.7    16    17     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y  -       B->Y   F     AND2XL         3  1.0    13    20    1014    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3782/Y  -       A->Y   R     XNOR2X1        1  0.0     4    40    1054    (-,-) 
  P[20]                                  -       -      R     (port)         -    -     -     0    1054    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 46: MET (160 ps) Late External Delay Assertion at pin P[15]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     160                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_237_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3930/Y  -       B->Y   F     NAND2X1        2  0.6    15    16     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3906/Y  -       A1->Y  R     OAI21X1        2  0.9    24    22     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3842/Y  -       A1N->Y R     OAI2BB1X1      1  0.6    11    29    1011    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3813/Y  -       B->Y   F     XNOR2X1        1  0.0     4    29    1040    (-,-) 
  P[15]                                  -       -      F     (port)         -    -     -     0    1040    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 47: MET (162 ps) Late External Delay Assertion at pin P[18]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     505                  
             Slack:=     162                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_234_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4179/Y  -       A1->Y  R     AO21XL         2  1.1    16    32    1008    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3816/Y  -       B->Y   F     XNOR2X1        1  0.0     4    30    1038    (-,-) 
  P[18]                                  -       -      F     (port)         -    -     -     0    1038    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 48: MET (167 ps) Late External Delay Assertion at pin P[17]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     499                  
             Slack:=     167                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_235_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3847/Y  -       A1N->Y R     OAI2BB1X1      1  0.6    12    27    1003    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3815/Y  -       B->Y   F     XNOR2X1        1  0.0     4    29    1033    (-,-) 
  P[17]                                  -       -      F     (port)         -    -     -     0    1033    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 49: MET (187 ps) Late External Delay Assertion at pin P[14]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     480                  
             Slack:=     187                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_238_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3930/Y  -       B->Y   F     NAND2X1        2  0.6    15    16     960    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3906/Y  -       A1->Y  R     OAI21X1        2  0.9    24    22     982    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3840/Y  -       B->Y   F     XNOR2X1        1  0.0     4    31    1013    (-,-) 
  P[14]                                  -       -      F     (port)         -    -     -     0    1013    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 50: MET (194 ps) Late External Delay Assertion at pin P[16]
          Group: I2O
     Startpoint: (R) A[1]
          Clock: (R) VCLK
       Endpoint: (F) P[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     472                  
             Slack:=     194                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_30_1  
  output_delay             133             counter.sdc_line_14_236_1 

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[1]                                   -       -      R     (arrival)      1  1.9     0     0     533    (-,-) 
  drc_bufs53640/Y                        -       A->Y   F     CLKINVX4      30 14.5    28    19     552    (-,-) 
  drc_bufs53638/Y                        -       A->Y   R     INVX3         16  7.6    24    20     572    (-,-) 
  g52018__2391/Y                         -       A0->Y  F     OAI222X1       2  0.6    47    52     625    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4110/Y  -       B->Y   R     NAND2X1        3  1.1    18    23     647    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4102/Y  -       AN->Y  R     NOR2BX1        1  1.1    22    28     676    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4073/CO -       B->CO  R     ADDFX1         2  0.6    10    43     719    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4071/Y  -       AN->Y  R     NOR2BX1        1  0.5    13    23     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4069/Y  -       B->Y   F     NOR2X1         2  0.8    12    11     753    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y  -       A0->Y  R     OAI21X1        2  0.6    20    21     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y  -       AN->Y  R     NOR2BX1        1  1.0    20    28     801    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y  -       B->Y   F     NOR2X2         2  0.9     9    12     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y  -       A1->Y  R     OAI21X1        2  0.9    23    20     833    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y  -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     866    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y  -       A0->Y  F     AOI21X2        2  0.9    19    22     888    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y  -       A1->Y  R     OAI21X1        2  0.9    24    23     911    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y  -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     944    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y  -       B->Y   F     NAND2X1        1  0.9    19    19     962    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y  -       A->Y   R     NAND2X2        4  1.7    13    14     976    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3839/Y  -       B->Y   F     XNOR2X1        1  0.0     4    29    1006    (-,-) 
  P[16]                                  -       -      F     (port)         -    -     -     0    1006    (-,-) 
#----------------------------------------------------------------------------------------------------------------

