|nn_rgb
clk => neuron:gen:1:gen2:0:knot.clk
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => r_out[0]~reg0.CLK
clk => r_out[1]~reg0.CLK
clk => r_out[2]~reg0.CLK
clk => r_out[3]~reg0.CLK
clk => r_out[4]~reg0.CLK
clk => r_out[5]~reg0.CLK
clk => r_out[6]~reg0.CLK
clk => r_out[7]~reg0.CLK
clk => de_out~reg0.CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => result_b[0].CLK
clk => result_b[1].CLK
clk => result_b[2].CLK
clk => result_b[3].CLK
clk => result_b[4].CLK
clk => result_b[5].CLK
clk => result_b[6].CLK
clk => result_b[7].CLK
clk => result_g[0].CLK
clk => result_g[1].CLK
clk => result_g[2].CLK
clk => result_g[3].CLK
clk => result_g[4].CLK
clk => result_g[5].CLK
clk => result_g[6].CLK
clk => result_g[7].CLK
clk => result_r[0].CLK
clk => result_r[1].CLK
clk => result_r[2].CLK
clk => result_r[3].CLK
clk => result_r[4].CLK
clk => result_r[5].CLK
clk => result_r[6].CLK
clk => result_r[7].CLK
clk => y[8][0].CLK
clk => y[8][1].CLK
clk => y[8][2].CLK
clk => y[8][3].CLK
clk => y[8][4].CLK
clk => y[8][5].CLK
clk => y[8][6].CLK
clk => y[8][7].CLK
clk => y[7][0].CLK
clk => y[7][1].CLK
clk => y[7][2].CLK
clk => y[7][3].CLK
clk => y[7][4].CLK
clk => y[7][5].CLK
clk => y[7][6].CLK
clk => y[7][7].CLK
clk => y[6][0].CLK
clk => y[6][1].CLK
clk => y[6][2].CLK
clk => y[6][3].CLK
clk => y[6][4].CLK
clk => y[6][5].CLK
clk => y[6][6].CLK
clk => y[6][7].CLK
clk => y[5][0].CLK
clk => y[5][1].CLK
clk => y[5][2].CLK
clk => y[5][3].CLK
clk => y[5][4].CLK
clk => y[5][5].CLK
clk => y[5][6].CLK
clk => y[5][7].CLK
clk => y[4][0].CLK
clk => y[4][1].CLK
clk => y[4][2].CLK
clk => y[4][3].CLK
clk => y[4][4].CLK
clk => y[4][5].CLK
clk => y[4][6].CLK
clk => y[4][7].CLK
clk => y[3][0].CLK
clk => y[3][1].CLK
clk => y[3][2].CLK
clk => y[3][3].CLK
clk => y[3][4].CLK
clk => y[3][5].CLK
clk => y[3][6].CLK
clk => y[3][7].CLK
clk => y[2][0].CLK
clk => y[2][1].CLK
clk => y[2][2].CLK
clk => y[2][3].CLK
clk => y[2][4].CLK
clk => y[2][5].CLK
clk => y[2][6].CLK
clk => y[2][7].CLK
clk => y[1][0].CLK
clk => y[1][1].CLK
clk => y[1][2].CLK
clk => y[1][3].CLK
clk => y[1][4].CLK
clk => y[1][5].CLK
clk => y[1][6].CLK
clk => y[1][7].CLK
clk => y[0][0].CLK
clk => y[0][1].CLK
clk => y[0][2].CLK
clk => y[0][3].CLK
clk => y[0][4].CLK
clk => y[0][5].CLK
clk => y[0][6].CLK
clk => y[0][7].CLK
clk => connection_0__0_.CLK
clk => connection_0__1_.CLK
clk => connection_0__2_.CLK
clk => connection_0__3_.CLK
clk => connection_0__4_.CLK
clk => connection_0__5_.CLK
clk => connection_0__6_.CLK
clk => connection_0__7_.CLK
clk => connection_1__0_.CLK
clk => connection_1__1_.CLK
clk => connection_1__2_.CLK
clk => connection_1__3_.CLK
clk => connection_1__4_.CLK
clk => connection_1__5_.CLK
clk => connection_1__6_.CLK
clk => connection_1__7_.CLK
clk => connection_2__0_.CLK
clk => connection_2__1_.CLK
clk => connection_2__2_.CLK
clk => connection_2__3_.CLK
clk => connection_2__4_.CLK
clk => connection_2__5_.CLK
clk => connection_2__6_.CLK
clk => connection_2__7_.CLK
clk => de_0.CLK
clk => hs_0.CLK
clk => vs_0.CLK
clk => reset.CLK
clk => neuron:gen:1:gen2:1:knot.clk
clk => neuron:gen:1:gen2:2:knot.clk
clk => neuron:gen:1:gen2:3:knot.clk
clk => neuron:gen:1:gen2:4:knot.clk
clk => neuron:gen:1:gen2:5:knot.clk
clk => neuron:gen:1:gen2:6:knot.clk
clk => neuron:gen:2:gen2:0:knot.clk
clk => neuron:gen:2:gen2:1:knot.clk
clk => control:control.clk
clk => clk_o.DATAIN
reset_n => reset.DATAIN
enable_in[0] => ~NO_FANOUT~
enable_in[1] => ~NO_FANOUT~
enable_in[2] => ~NO_FANOUT~
vs_in => vs_0.DATAIN
hs_in => hs_0.DATAIN
de_in => de_0.DATAIN
r_in[0] => connection_0__0_.DATAIN
r_in[1] => connection_0__1_.DATAIN
r_in[2] => connection_0__2_.DATAIN
r_in[3] => connection_0__3_.DATAIN
r_in[4] => connection_0__4_.DATAIN
r_in[5] => connection_0__5_.DATAIN
r_in[6] => connection_0__6_.DATAIN
r_in[7] => connection_0__7_.DATAIN
g_in[0] => connection_1__0_.DATAIN
g_in[1] => connection_1__1_.DATAIN
g_in[2] => connection_1__2_.DATAIN
g_in[3] => connection_1__3_.DATAIN
g_in[4] => connection_1__4_.DATAIN
g_in[5] => connection_1__5_.DATAIN
g_in[6] => connection_1__6_.DATAIN
g_in[7] => connection_1__7_.DATAIN
b_in[0] => connection_2__0_.DATAIN
b_in[1] => connection_2__1_.DATAIN
b_in[2] => connection_2__2_.DATAIN
b_in[3] => connection_2__3_.DATAIN
b_in[4] => connection_2__4_.DATAIN
b_in[5] => connection_2__5_.DATAIN
b_in[6] => connection_2__6_.DATAIN
b_in[7] => connection_2__7_.DATAIN
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
de_out <= de_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= r_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= r_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_o <= clk.DB_MAX_OUTPUT_PORT_TYPE
led[0] <= <GND>
led[1] <= <GND>
led[2] <= <GND>
global.bp.work.CONFIG.connection_2__7_ <> connection_2__7_
global.bp.work.CONFIG.connection_2__6_ <> connection_2__6_
global.bp.work.CONFIG.connection_2__5_ <> connection_2__5_
global.bp.work.CONFIG.connection_2__4_ <> connection_2__4_
global.bp.work.CONFIG.connection_2__3_ <> connection_2__3_
global.bp.work.CONFIG.connection_2__2_ <> connection_2__2_
global.bp.work.CONFIG.connection_2__1_ <> connection_2__1_
global.bp.work.CONFIG.connection_2__0_ <> connection_2__0_
global.bp.work.CONFIG.connection_1__7_ <> connection_1__7_
global.bp.work.CONFIG.connection_1__6_ <> connection_1__6_
global.bp.work.CONFIG.connection_1__5_ <> connection_1__5_
global.bp.work.CONFIG.connection_1__4_ <> connection_1__4_
global.bp.work.CONFIG.connection_1__3_ <> connection_1__3_
global.bp.work.CONFIG.connection_1__2_ <> connection_1__2_
global.bp.work.CONFIG.connection_1__1_ <> connection_1__1_
global.bp.work.CONFIG.connection_1__0_ <> connection_1__0_
global.bp.work.CONFIG.connection_0__7_ <> connection_0__7_
global.bp.work.CONFIG.connection_0__6_ <> connection_0__6_
global.bp.work.CONFIG.connection_0__5_ <> connection_0__5_
global.bp.work.CONFIG.connection_0__4_ <> connection_0__4_
global.bp.work.CONFIG.connection_0__3_ <> connection_0__3_
global.bp.work.CONFIG.connection_0__2_ <> connection_0__2_
global.bp.work.CONFIG.connection_0__1_ <> connection_0__1_
global.bp.work.CONFIG.connection_0__0_ <> connection_0__0_
global.bp.work.CONFIG.connection_3__7_ <> global.bp.work.CONFIG.connection_3__7_
global.bp.work.CONFIG.connection_3__6_ <> global.bp.work.CONFIG.connection_3__6_
global.bp.work.CONFIG.connection_3__5_ <> global.bp.work.CONFIG.connection_3__5_
global.bp.work.CONFIG.connection_3__4_ <> global.bp.work.CONFIG.connection_3__4_
global.bp.work.CONFIG.connection_3__3_ <> global.bp.work.CONFIG.connection_3__3_
global.bp.work.CONFIG.connection_3__2_ <> global.bp.work.CONFIG.connection_3__2_
global.bp.work.CONFIG.connection_3__1_ <> global.bp.work.CONFIG.connection_3__1_
global.bp.work.CONFIG.connection_3__0_ <> global.bp.work.CONFIG.connection_3__0_
global.bp.work.CONFIG.connection_4__7_ <> global.bp.work.CONFIG.connection_4__7_
global.bp.work.CONFIG.connection_4__6_ <> global.bp.work.CONFIG.connection_4__6_
global.bp.work.CONFIG.connection_4__5_ <> global.bp.work.CONFIG.connection_4__5_
global.bp.work.CONFIG.connection_4__4_ <> global.bp.work.CONFIG.connection_4__4_
global.bp.work.CONFIG.connection_4__3_ <> global.bp.work.CONFIG.connection_4__3_
global.bp.work.CONFIG.connection_4__2_ <> global.bp.work.CONFIG.connection_4__2_
global.bp.work.CONFIG.connection_4__1_ <> global.bp.work.CONFIG.connection_4__1_
global.bp.work.CONFIG.connection_4__0_ <> global.bp.work.CONFIG.connection_4__0_
global.bp.work.CONFIG.connection_5__7_ <> global.bp.work.CONFIG.connection_5__7_
global.bp.work.CONFIG.connection_5__6_ <> global.bp.work.CONFIG.connection_5__6_
global.bp.work.CONFIG.connection_5__5_ <> global.bp.work.CONFIG.connection_5__5_
global.bp.work.CONFIG.connection_5__4_ <> global.bp.work.CONFIG.connection_5__4_
global.bp.work.CONFIG.connection_5__3_ <> global.bp.work.CONFIG.connection_5__3_
global.bp.work.CONFIG.connection_5__2_ <> global.bp.work.CONFIG.connection_5__2_
global.bp.work.CONFIG.connection_5__1_ <> global.bp.work.CONFIG.connection_5__1_
global.bp.work.CONFIG.connection_5__0_ <> global.bp.work.CONFIG.connection_5__0_
global.bp.work.CONFIG.connection_6__7_ <> global.bp.work.CONFIG.connection_6__7_
global.bp.work.CONFIG.connection_6__6_ <> global.bp.work.CONFIG.connection_6__6_
global.bp.work.CONFIG.connection_6__5_ <> global.bp.work.CONFIG.connection_6__5_
global.bp.work.CONFIG.connection_6__4_ <> global.bp.work.CONFIG.connection_6__4_
global.bp.work.CONFIG.connection_6__3_ <> global.bp.work.CONFIG.connection_6__3_
global.bp.work.CONFIG.connection_6__2_ <> global.bp.work.CONFIG.connection_6__2_
global.bp.work.CONFIG.connection_6__1_ <> global.bp.work.CONFIG.connection_6__1_
global.bp.work.CONFIG.connection_6__0_ <> global.bp.work.CONFIG.connection_6__0_
global.bp.work.CONFIG.connection_7__7_ <> global.bp.work.CONFIG.connection_7__7_
global.bp.work.CONFIG.connection_7__6_ <> global.bp.work.CONFIG.connection_7__6_
global.bp.work.CONFIG.connection_7__5_ <> global.bp.work.CONFIG.connection_7__5_
global.bp.work.CONFIG.connection_7__4_ <> global.bp.work.CONFIG.connection_7__4_
global.bp.work.CONFIG.connection_7__3_ <> global.bp.work.CONFIG.connection_7__3_
global.bp.work.CONFIG.connection_7__2_ <> global.bp.work.CONFIG.connection_7__2_
global.bp.work.CONFIG.connection_7__1_ <> global.bp.work.CONFIG.connection_7__1_
global.bp.work.CONFIG.connection_7__0_ <> global.bp.work.CONFIG.connection_7__0_
global.bp.work.CONFIG.connection_8__7_ <> global.bp.work.CONFIG.connection_8__7_
global.bp.work.CONFIG.connection_8__6_ <> global.bp.work.CONFIG.connection_8__6_
global.bp.work.CONFIG.connection_8__5_ <> global.bp.work.CONFIG.connection_8__5_
global.bp.work.CONFIG.connection_8__4_ <> global.bp.work.CONFIG.connection_8__4_
global.bp.work.CONFIG.connection_8__3_ <> global.bp.work.CONFIG.connection_8__3_
global.bp.work.CONFIG.connection_8__2_ <> global.bp.work.CONFIG.connection_8__2_
global.bp.work.CONFIG.connection_8__1_ <> global.bp.work.CONFIG.connection_8__1_
global.bp.work.CONFIG.connection_8__0_ <> global.bp.work.CONFIG.connection_8__0_
global.bp.work.CONFIG.connection_9__7_ <> global.bp.work.CONFIG.connection_9__7_
global.bp.work.CONFIG.connection_9__6_ <> global.bp.work.CONFIG.connection_9__6_
global.bp.work.CONFIG.connection_9__5_ <> global.bp.work.CONFIG.connection_9__5_
global.bp.work.CONFIG.connection_9__4_ <> global.bp.work.CONFIG.connection_9__4_
global.bp.work.CONFIG.connection_9__3_ <> global.bp.work.CONFIG.connection_9__3_
global.bp.work.CONFIG.connection_9__2_ <> global.bp.work.CONFIG.connection_9__2_
global.bp.work.CONFIG.connection_9__1_ <> global.bp.work.CONFIG.connection_9__1_
global.bp.work.CONFIG.connection_9__0_ <> global.bp.work.CONFIG.connection_9__0_
global.bp.work.CONFIG.connection_10__7_ <> global.bp.work.CONFIG.connection_10__7_
global.bp.work.CONFIG.connection_10__6_ <> global.bp.work.CONFIG.connection_10__6_
global.bp.work.CONFIG.connection_10__5_ <> global.bp.work.CONFIG.connection_10__5_
global.bp.work.CONFIG.connection_10__4_ <> global.bp.work.CONFIG.connection_10__4_
global.bp.work.CONFIG.connection_10__3_ <> global.bp.work.CONFIG.connection_10__3_
global.bp.work.CONFIG.connection_10__2_ <> global.bp.work.CONFIG.connection_10__2_
global.bp.work.CONFIG.connection_10__1_ <> global.bp.work.CONFIG.connection_10__1_
global.bp.work.CONFIG.connection_10__0_ <> global.bp.work.CONFIG.connection_10__0_
global.bp.work.CONFIG.connection_11__7_ <> global.bp.work.CONFIG.connection_11__7_
global.bp.work.CONFIG.connection_11__6_ <> global.bp.work.CONFIG.connection_11__6_
global.bp.work.CONFIG.connection_11__5_ <> global.bp.work.CONFIG.connection_11__5_
global.bp.work.CONFIG.connection_11__4_ <> global.bp.work.CONFIG.connection_11__4_
global.bp.work.CONFIG.connection_11__3_ <> global.bp.work.CONFIG.connection_11__3_
global.bp.work.CONFIG.connection_11__2_ <> global.bp.work.CONFIG.connection_11__2_
global.bp.work.CONFIG.connection_11__1_ <> global.bp.work.CONFIG.connection_11__1_
global.bp.work.CONFIG.connection_11__0_ <> global.bp.work.CONFIG.connection_11__0_


|nn_rgb|neuron:\gen:1:gen2:0:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:0:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:0:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:0:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN15
input[1] => Mult0.IN14
input[2] => Mult0.IN13
input[3] => Mult0.IN12
input[4] => Mult0.IN11
input[5] => Mult0.IN10
input[6] => Mult0.IN9
input[7] => Mult0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:0:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:0:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:0:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:1:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:1:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN15
input[1] => Mult0.IN14
input[2] => Mult0.IN13
input[3] => Mult0.IN12
input[4] => Mult0.IN11
input[5] => Mult0.IN10
input[6] => Mult0.IN9
input[7] => Mult0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:1:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:1:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:1:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:1:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:1:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:2:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:2:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:2:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN15
input[1] => Mult0.IN14
input[2] => Mult0.IN13
input[3] => Mult0.IN12
input[4] => Mult0.IN11
input[5] => Mult0.IN10
input[6] => Mult0.IN9
input[7] => Mult0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:2:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:2:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:2:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:2:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:3:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:3:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add0.IN16
input[0] => output[2]~reg0.DATAIN
input[1] => Add0.IN15
input[1] => output[3]~reg0.DATAIN
input[2] => Add0.IN14
input[2] => output[4]~reg0.DATAIN
input[3] => Add0.IN13
input[3] => output[5]~reg0.DATAIN
input[4] => Add0.IN12
input[4] => output[6]~reg0.DATAIN
input[5] => Add0.IN11
input[5] => output[7]~reg0.DATAIN
input[6] => Add0.IN9
input[6] => Add0.IN10
input[7] => Add0.IN7
input[7] => Add0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:3:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:3:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN18
input[1] => Mult0.IN17
input[2] => Mult0.IN16
input[3] => Mult0.IN15
input[4] => Mult0.IN14
input[5] => Mult0.IN13
input[6] => Mult0.IN12
input[7] => Mult0.IN11
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:3:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:3:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:3:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:4:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:4:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:4:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN15
input[1] => Mult0.IN14
input[2] => Mult0.IN13
input[3] => Mult0.IN12
input[4] => Mult0.IN11
input[5] => Mult0.IN10
input[6] => Mult0.IN9
input[7] => Mult0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:4:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add0.IN16
input[0] => output[5]~reg0.DATAIN
input[1] => Add0.IN15
input[1] => output[6]~reg0.DATAIN
input[2] => Add0.IN13
input[2] => Add0.IN14
input[3] => Add0.IN11
input[3] => Add0.IN12
input[4] => Add0.IN9
input[4] => Add0.IN10
input[5] => Add0.IN7
input[5] => Add0.IN8
input[6] => Add0.IN5
input[6] => Add0.IN6
input[7] => Add0.IN3
input[7] => Add0.IN4
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:4:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:4:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:4:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:5:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:5:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN15
input[1] => Mult0.IN14
input[2] => Mult0.IN13
input[3] => Mult0.IN12
input[4] => Mult0.IN11
input[5] => Mult0.IN10
input[6] => Mult0.IN9
input[7] => Mult0.IN8
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:5:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:5:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:5:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:5:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:5:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:1:gen2:6:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[0][0] => multiplier:gen:0:mult.input[0]
inputsIn[0][1] => multiplier:gen:0:mult.input[1]
inputsIn[0][2] => multiplier:gen:0:mult.input[2]
inputsIn[0][3] => multiplier:gen:0:mult.input[3]
inputsIn[0][4] => multiplier:gen:0:mult.input[4]
inputsIn[0][5] => multiplier:gen:0:mult.input[5]
inputsIn[0][6] => multiplier:gen:0:mult.input[6]
inputsIn[0][7] => multiplier:gen:0:mult.input[7]
inputsIn[1][0] => multiplier:gen:1:mult.input[0]
inputsIn[1][1] => multiplier:gen:1:mult.input[1]
inputsIn[1][2] => multiplier:gen:1:mult.input[2]
inputsIn[1][3] => multiplier:gen:1:mult.input[3]
inputsIn[1][4] => multiplier:gen:1:mult.input[4]
inputsIn[1][5] => multiplier:gen:1:mult.input[5]
inputsIn[1][6] => multiplier:gen:1:mult.input[6]
inputsIn[1][7] => multiplier:gen:1:mult.input[7]
inputsIn[2][0] => multiplier:gen:2:mult.input[0]
inputsIn[2][1] => multiplier:gen:2:mult.input[1]
inputsIn[2][2] => multiplier:gen:2:mult.input[2]
inputsIn[2][3] => multiplier:gen:2:mult.input[3]
inputsIn[2][4] => multiplier:gen:2:mult.input[4]
inputsIn[2][5] => multiplier:gen:2:mult.input[5]
inputsIn[2][6] => multiplier:gen:2:mult.input[6]
inputsIn[2][7] => multiplier:gen:2:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:1:gen2:6:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:6:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN11
input[1] => Mult0.IN10
input[2] => Mult0.IN9
input[3] => Mult0.IN8
input[4] => Mult0.IN7
input[5] => Mult0.IN6
input[6] => Mult0.IN5
input[7] => Mult0.IN4
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:6:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:1:gen2:6:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:1:gen2:6:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:1:gen2:6:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:2:gen2:0:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => multiplier:gen:3:mult.clk
clk => multiplier:gen:4:mult.clk
clk => multiplier:gen:5:mult.clk
clk => multiplier:gen:6:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[3][0] => multiplier:gen:0:mult.input[0]
inputsIn[3][1] => multiplier:gen:0:mult.input[1]
inputsIn[3][2] => multiplier:gen:0:mult.input[2]
inputsIn[3][3] => multiplier:gen:0:mult.input[3]
inputsIn[3][4] => multiplier:gen:0:mult.input[4]
inputsIn[3][5] => multiplier:gen:0:mult.input[5]
inputsIn[3][6] => multiplier:gen:0:mult.input[6]
inputsIn[3][7] => multiplier:gen:0:mult.input[7]
inputsIn[4][0] => multiplier:gen:1:mult.input[0]
inputsIn[4][1] => multiplier:gen:1:mult.input[1]
inputsIn[4][2] => multiplier:gen:1:mult.input[2]
inputsIn[4][3] => multiplier:gen:1:mult.input[3]
inputsIn[4][4] => multiplier:gen:1:mult.input[4]
inputsIn[4][5] => multiplier:gen:1:mult.input[5]
inputsIn[4][6] => multiplier:gen:1:mult.input[6]
inputsIn[4][7] => multiplier:gen:1:mult.input[7]
inputsIn[5][0] => multiplier:gen:2:mult.input[0]
inputsIn[5][1] => multiplier:gen:2:mult.input[1]
inputsIn[5][2] => multiplier:gen:2:mult.input[2]
inputsIn[5][3] => multiplier:gen:2:mult.input[3]
inputsIn[5][4] => multiplier:gen:2:mult.input[4]
inputsIn[5][5] => multiplier:gen:2:mult.input[5]
inputsIn[5][6] => multiplier:gen:2:mult.input[6]
inputsIn[5][7] => multiplier:gen:2:mult.input[7]
inputsIn[6][0] => multiplier:gen:3:mult.input[0]
inputsIn[6][1] => multiplier:gen:3:mult.input[1]
inputsIn[6][2] => multiplier:gen:3:mult.input[2]
inputsIn[6][3] => multiplier:gen:3:mult.input[3]
inputsIn[6][4] => multiplier:gen:3:mult.input[4]
inputsIn[6][5] => multiplier:gen:3:mult.input[5]
inputsIn[6][6] => multiplier:gen:3:mult.input[6]
inputsIn[6][7] => multiplier:gen:3:mult.input[7]
inputsIn[7][0] => multiplier:gen:4:mult.input[0]
inputsIn[7][1] => multiplier:gen:4:mult.input[1]
inputsIn[7][2] => multiplier:gen:4:mult.input[2]
inputsIn[7][3] => multiplier:gen:4:mult.input[3]
inputsIn[7][4] => multiplier:gen:4:mult.input[4]
inputsIn[7][5] => multiplier:gen:4:mult.input[5]
inputsIn[7][6] => multiplier:gen:4:mult.input[6]
inputsIn[7][7] => multiplier:gen:4:mult.input[7]
inputsIn[8][0] => multiplier:gen:5:mult.input[0]
inputsIn[8][1] => multiplier:gen:5:mult.input[1]
inputsIn[8][2] => multiplier:gen:5:mult.input[2]
inputsIn[8][3] => multiplier:gen:5:mult.input[3]
inputsIn[8][4] => multiplier:gen:5:mult.input[4]
inputsIn[8][5] => multiplier:gen:5:mult.input[5]
inputsIn[8][6] => multiplier:gen:5:mult.input[6]
inputsIn[8][7] => multiplier:gen:5:mult.input[7]
inputsIn[9][0] => multiplier:gen:6:mult.input[0]
inputsIn[9][1] => multiplier:gen:6:mult.input[1]
inputsIn[9][2] => multiplier:gen:6:mult.input[2]
inputsIn[9][3] => multiplier:gen:6:mult.input[3]
inputsIn[9][4] => multiplier:gen:6:mult.input[4]
inputsIn[9][5] => multiplier:gen:6:mult.input[5]
inputsIn[9][6] => multiplier:gen:6:mult.input[6]
inputsIn[9][7] => multiplier:gen:6:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN13
input[1] => Mult0.IN12
input[2] => Mult0.IN11
input[3] => Mult0.IN10
input[4] => Mult0.IN9
input[5] => Mult0.IN8
input[6] => Mult0.IN7
input[7] => Mult0.IN6
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:3:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => output[4]~reg0.DATAIN
input[0] => Add0.IN16
input[1] => output[5]~reg0.DATAIN
input[1] => Add0.IN15
input[2] => output[6]~reg0.DATAIN
input[2] => Add0.IN14
input[3] => Add1.IN20
input[3] => Add0.IN13
input[4] => Add1.IN19
input[4] => Add0.IN12
input[5] => Add1.IN18
input[5] => Add0.IN11
input[6] => Add1.IN17
input[6] => Add0.IN10
input[7] => Add1.IN16
input[7] => Add0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:4:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add0.IN16
input[0] => output[2]~reg0.DATAIN
input[1] => Add0.IN15
input[1] => output[3]~reg0.DATAIN
input[2] => Add0.IN14
input[2] => output[4]~reg0.DATAIN
input[3] => Add0.IN13
input[3] => output[5]~reg0.DATAIN
input[4] => Add0.IN11
input[4] => Add0.IN12
input[5] => Add0.IN9
input[5] => Add0.IN10
input[6] => Add0.IN7
input[6] => Add0.IN8
input[7] => Add0.IN5
input[7] => Add0.IN6
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:5:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|multiplier:\gen:6:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:0:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:2:gen2:0:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:2:gen2:0:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|neuron:\gen:2:gen2:1:knot
clk => multiplier:gen:0:mult.clk
clk => sumAdress[4].CLK
clk => sumAdress[5].CLK
clk => sumAdress[6].CLK
clk => sumAdress[7].CLK
clk => sumAdress[8].CLK
clk => sumAdress[9].CLK
clk => sumAdress[10].CLK
clk => sumAdress[11].CLK
clk => sumAdress[12].CLK
clk => sumAdress[13].CLK
clk => sumAdress[14].CLK
clk => sumAdress[15].CLK
clk => sumForActivation[0].CLK
clk => sumForActivation[1].CLK
clk => sumForActivation[2].CLK
clk => sumForActivation[3].CLK
clk => sumForActivation[4].CLK
clk => sumForActivation[5].CLK
clk => sumForActivation[6].CLK
clk => sumForActivation[7].CLK
clk => sumForActivation[8].CLK
clk => sumForActivation[9].CLK
clk => sumForActivation[10].CLK
clk => sumForActivation[11].CLK
clk => sumForActivation[12].CLK
clk => sumForActivation[13].CLK
clk => sumForActivation[14].CLK
clk => sumForActivation[15].CLK
clk => sumForActivation[16].CLK
clk => sumForActivation[17].CLK
clk => multiplier:gen:1:mult.clk
clk => multiplier:gen:2:mult.clk
clk => multiplier:gen:3:mult.clk
clk => multiplier:gen:4:mult.clk
clk => multiplier:gen:5:mult.clk
clk => multiplier:gen:6:mult.clk
clk => sigmoid_ip:sigmoid.clock
inputsIn[3][0] => multiplier:gen:0:mult.input[0]
inputsIn[3][1] => multiplier:gen:0:mult.input[1]
inputsIn[3][2] => multiplier:gen:0:mult.input[2]
inputsIn[3][3] => multiplier:gen:0:mult.input[3]
inputsIn[3][4] => multiplier:gen:0:mult.input[4]
inputsIn[3][5] => multiplier:gen:0:mult.input[5]
inputsIn[3][6] => multiplier:gen:0:mult.input[6]
inputsIn[3][7] => multiplier:gen:0:mult.input[7]
inputsIn[4][0] => multiplier:gen:1:mult.input[0]
inputsIn[4][1] => multiplier:gen:1:mult.input[1]
inputsIn[4][2] => multiplier:gen:1:mult.input[2]
inputsIn[4][3] => multiplier:gen:1:mult.input[3]
inputsIn[4][4] => multiplier:gen:1:mult.input[4]
inputsIn[4][5] => multiplier:gen:1:mult.input[5]
inputsIn[4][6] => multiplier:gen:1:mult.input[6]
inputsIn[4][7] => multiplier:gen:1:mult.input[7]
inputsIn[5][0] => multiplier:gen:2:mult.input[0]
inputsIn[5][1] => multiplier:gen:2:mult.input[1]
inputsIn[5][2] => multiplier:gen:2:mult.input[2]
inputsIn[5][3] => multiplier:gen:2:mult.input[3]
inputsIn[5][4] => multiplier:gen:2:mult.input[4]
inputsIn[5][5] => multiplier:gen:2:mult.input[5]
inputsIn[5][6] => multiplier:gen:2:mult.input[6]
inputsIn[5][7] => multiplier:gen:2:mult.input[7]
inputsIn[6][0] => multiplier:gen:3:mult.input[0]
inputsIn[6][1] => multiplier:gen:3:mult.input[1]
inputsIn[6][2] => multiplier:gen:3:mult.input[2]
inputsIn[6][3] => multiplier:gen:3:mult.input[3]
inputsIn[6][4] => multiplier:gen:3:mult.input[4]
inputsIn[6][5] => multiplier:gen:3:mult.input[5]
inputsIn[6][6] => multiplier:gen:3:mult.input[6]
inputsIn[6][7] => multiplier:gen:3:mult.input[7]
inputsIn[7][0] => multiplier:gen:4:mult.input[0]
inputsIn[7][1] => multiplier:gen:4:mult.input[1]
inputsIn[7][2] => multiplier:gen:4:mult.input[2]
inputsIn[7][3] => multiplier:gen:4:mult.input[3]
inputsIn[7][4] => multiplier:gen:4:mult.input[4]
inputsIn[7][5] => multiplier:gen:4:mult.input[5]
inputsIn[7][6] => multiplier:gen:4:mult.input[6]
inputsIn[7][7] => multiplier:gen:4:mult.input[7]
inputsIn[8][0] => multiplier:gen:5:mult.input[0]
inputsIn[8][1] => multiplier:gen:5:mult.input[1]
inputsIn[8][2] => multiplier:gen:5:mult.input[2]
inputsIn[8][3] => multiplier:gen:5:mult.input[3]
inputsIn[8][4] => multiplier:gen:5:mult.input[4]
inputsIn[8][5] => multiplier:gen:5:mult.input[5]
inputsIn[8][6] => multiplier:gen:5:mult.input[6]
inputsIn[8][7] => multiplier:gen:5:mult.input[7]
inputsIn[9][0] => multiplier:gen:6:mult.input[0]
inputsIn[9][1] => multiplier:gen:6:mult.input[1]
inputsIn[9][2] => multiplier:gen:6:mult.input[2]
inputsIn[9][3] => multiplier:gen:6:mult.input[3]
inputsIn[9][4] => multiplier:gen:6:mult.input[4]
inputsIn[9][5] => multiplier:gen:6:mult.input[5]
inputsIn[9][6] => multiplier:gen:6:mult.input[6]
inputsIn[9][7] => multiplier:gen:6:mult.input[7]
output[0] <= sigmoid_ip:sigmoid.q[0]
output[1] <= sigmoid_ip:sigmoid.q[1]
output[2] <= sigmoid_ip:sigmoid.q[2]
output[3] <= sigmoid_ip:sigmoid.q[3]
output[4] <= sigmoid_ip:sigmoid.q[4]
output[5] <= sigmoid_ip:sigmoid.q[5]
output[6] <= sigmoid_ip:sigmoid.q[6]
output[7] <= sigmoid_ip:sigmoid.q[7]


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:0:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add0.IN16
input[1] => Add0.IN15
input[2] => Add0.IN14
input[3] => Add0.IN13
input[4] => Add0.IN12
input[5] => Add0.IN11
input[6] => Add0.IN10
input[7] => Add0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:1:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add0.IN16
input[0] => output[1]~reg0.DATAIN
input[1] => Add0.IN15
input[1] => output[2]~reg0.DATAIN
input[2] => Add0.IN14
input[2] => output[3]~reg0.DATAIN
input[3] => Add0.IN13
input[3] => output[4]~reg0.DATAIN
input[4] => Add0.IN11
input[4] => Add0.IN12
input[5] => Add0.IN9
input[5] => Add0.IN10
input[6] => Add0.IN7
input[6] => Add0.IN8
input[7] => Add0.IN5
input[7] => Add0.IN6
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:2:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => output[1]~reg0.DATAIN
input[0] => Add0.IN16
input[1] => output[2]~reg0.DATAIN
input[1] => Add0.IN15
input[2] => output[3]~reg0.DATAIN
input[2] => Add0.IN14
input[3] => output[4]~reg0.DATAIN
input[3] => Add0.IN13
input[4] => output[5]~reg0.DATAIN
input[4] => Add0.IN12
input[5] => output[6]~reg0.DATAIN
input[5] => Add0.IN11
input[6] => Add1.IN20
input[6] => Add0.IN10
input[7] => Add1.IN19
input[7] => Add0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:3:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN14
input[1] => Mult0.IN13
input[2] => Mult0.IN12
input[3] => Mult0.IN11
input[4] => Mult0.IN10
input[5] => Mult0.IN9
input[6] => Mult0.IN8
input[7] => Mult0.IN7
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:4:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN16
input[1] => Mult0.IN15
input[2] => Mult0.IN14
input[3] => Mult0.IN13
input[4] => Mult0.IN12
input[5] => Mult0.IN11
input[6] => Mult0.IN10
input[7] => Mult0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:5:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Add1.IN18
input[0] => Add0.IN16
input[1] => Add1.IN17
input[1] => Add0.IN15
input[2] => Add1.IN16
input[2] => Add0.IN14
input[3] => Add1.IN15
input[3] => Add0.IN13
input[4] => Add1.IN14
input[4] => Add0.IN12
input[5] => Add1.IN13
input[5] => Add0.IN11
input[6] => Add1.IN12
input[6] => Add0.IN10
input[7] => Add1.IN11
input[7] => Add0.IN9
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|multiplier:\gen:6:mult
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
input[0] => Mult0.IN17
input[1] => Mult0.IN16
input[2] => Mult0.IN15
input[3] => Mult0.IN14
input[4] => Mult0.IN13
input[5] => Mult0.IN12
input[6] => Mult0.IN11
input[7] => Mult0.IN10
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|nn_rgb|neuron:\gen:2:gen2:1:knot|sigmoid_IP:sigmoid
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|nn_rgb|neuron:\gen:2:gen2:1:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00s3:auto_generated.address_a[0]
address_a[1] => altsyncram_00s3:auto_generated.address_a[1]
address_a[2] => altsyncram_00s3:auto_generated.address_a[2]
address_a[3] => altsyncram_00s3:auto_generated.address_a[3]
address_a[4] => altsyncram_00s3:auto_generated.address_a[4]
address_a[5] => altsyncram_00s3:auto_generated.address_a[5]
address_a[6] => altsyncram_00s3:auto_generated.address_a[6]
address_a[7] => altsyncram_00s3:auto_generated.address_a[7]
address_a[8] => altsyncram_00s3:auto_generated.address_a[8]
address_a[9] => altsyncram_00s3:auto_generated.address_a[9]
address_a[10] => altsyncram_00s3:auto_generated.address_a[10]
address_a[11] => altsyncram_00s3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_00s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_00s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_00s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_00s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_00s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_00s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_00s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|nn_rgb|neuron:\gen:2:gen2:1:knot|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_00s3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|nn_rgb|control:control
clk => de_delay[9].CLK
clk => de_delay[8].CLK
clk => de_delay[7].CLK
clk => de_delay[6].CLK
clk => de_delay[5].CLK
clk => de_delay[4].CLK
clk => de_delay[3].CLK
clk => de_delay[2].CLK
clk => de_delay[1].CLK
clk => hs_delay[9].CLK
clk => hs_delay[8].CLK
clk => hs_delay[7].CLK
clk => hs_delay[6].CLK
clk => hs_delay[5].CLK
clk => hs_delay[4].CLK
clk => hs_delay[3].CLK
clk => hs_delay[2].CLK
clk => hs_delay[1].CLK
clk => vs_delay[9].CLK
clk => vs_delay[8].CLK
clk => vs_delay[7].CLK
clk => vs_delay[6].CLK
clk => vs_delay[5].CLK
clk => vs_delay[4].CLK
clk => vs_delay[3].CLK
clk => vs_delay[2].CLK
clk => vs_delay[1].CLK
reset => ~NO_FANOUT~
vs_in => vs_delay[1].DATAIN
hs_in => hs_delay[1].DATAIN
de_in => de_delay[1].DATAIN
vs_out <= vs_delay[9].DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_delay[9].DB_MAX_OUTPUT_PORT_TYPE
de_out <= de_delay[9].DB_MAX_OUTPUT_PORT_TYPE


