
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192516                       # Simulator instruction rate (inst/s)
host_op_rate                                   249713                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 269215                       # Simulator tick rate (ticks/s)
host_mem_usage                               67384992                       # Number of bytes of host memory used
host_seconds                                 40870.53                       # Real time elapsed on the host
sim_insts                                  7868229388                       # Number of instructions simulated
sim_ops                                   10205920082                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       355840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       184576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       196736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1518336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           32512                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       522880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            522880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11862                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4085                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4085                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32340375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       290831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17857006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       325730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17833739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       418796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16775115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       383897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8038561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       314097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17880272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       383897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8038561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137993356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       290831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       325730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       418796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       383897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       314097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       383897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2954840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47521738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47521738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47521738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32340375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       290831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17857006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       325730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17833739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       418796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16775115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       383897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8038561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       314097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17880272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       383897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8038561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185515095                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122736                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301274     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287840                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378949                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258340                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181204     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893696                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331598                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521609                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508487     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666078                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1966396                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1774038                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       105540                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       730412                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          699952                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          108236                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4595                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20831201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12369238                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1966396                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       808188                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2443979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         332427                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1322394                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1197795                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24821875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.584753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.904246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        22377896     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           86700      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          178058      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74530      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          404942      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          361153      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69194      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147662      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1121740      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24821875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.468780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20694917                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1460262                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2434990                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7649                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        224052                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       172732                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14505109                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1513                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        224052                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20718655                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1272088                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       114356                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2420628                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        72089                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14496299                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         30925                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        26288                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          500                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17031154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68271258                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68271258                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15060924                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1970222                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1694                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          862                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           181730                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3416788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1726174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15651                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        84098                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14466080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13893085                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8094                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1144622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2751894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24821875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.559711                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.355186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19869187     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1489989      6.00%     86.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221469      4.92%     90.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       527547      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       665533      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       638135      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       363363      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28684      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        17968      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24821875                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35129     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        271289     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7861      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8721005     62.77%     62.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121383      0.87%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3327981     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1721885     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13893085                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526532                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             314279                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52930417                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15612768                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13771917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14207364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25165                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       137355                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11492                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1228                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        224052                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1228659                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        20186                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14467795                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3416788                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1726174                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          863                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         13451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          367                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        60469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        63056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       123525                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13794023                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3316664                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        99061                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5038352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1806304                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1721688                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.522778                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13772376                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13771917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7442447                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14685771                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.521940                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506779                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11177280                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13134856                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1334431                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       107610                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24597823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.356196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19828618     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1744880      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       817358      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       806376      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       220215      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       932065      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70124      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51293      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       126894      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24597823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11177280                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13134856                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4994115                       # Number of memory references committed
system.switch_cpus1.commit.loads              3279433                       # Number of loads committed
system.switch_cpus1.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1734189                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11680331                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       127191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       126894                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38940177                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29162666                       # The number of ROB writes
system.switch_cpus1.timesIdled                 454840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1564132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11177280                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13134856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11177280                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.360682                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360682                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.423606                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423606                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68182057                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16003127                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17258945                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1933684                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1731345                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       155005                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307691                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1278489                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112893                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4682                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20531740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10993410                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1933684                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1391382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2451648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         510135                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        468957                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1243009                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       151797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.515815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.752427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21354989     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          379471      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          184659      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374314      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          114842      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          348501      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           53167      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86335      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          910359      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073284                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.416638                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20350439                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       655328                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2446520                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2021                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        352328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       178085                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12257503                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        352328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20371906                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         418207                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       170891                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2425027                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        68272                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12238872                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9398                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15997671                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55402311                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55402311                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12941730                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3055929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           158038                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2245238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       348414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79326                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12174435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11388663                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7409                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2219233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4567706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.478382                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089379                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18813409     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1546583      6.50%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1702671      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       974296      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       494477      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       124286      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       144701      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3406      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2808      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18736     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7579     23.28%     80.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6241     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8906935     78.21%     78.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86655      0.76%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2049155     17.99%     96.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       345130      3.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11388663                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.431618                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32556                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46623928                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14395299                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11097942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11421219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8643                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       459008                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8751                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        352328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         342448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8165                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12176040                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2245238                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       348414                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       104803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       164020                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11246674                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2020344                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       141989                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2365445                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1712870                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            345101                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.426236                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11100668                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11097942                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6725395                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14497928                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.420600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463887                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8859277                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9939913                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2236573                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       153851                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.423799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19771954     84.30%     84.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1434108      6.11%     90.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       934450      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       290484      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       492065      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93637      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59006      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53868      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       324737      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8859277                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9939913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2125893                       # Number of memory references committed
system.switch_cpus2.commit.loads              1786230                       # Number of loads committed
system.switch_cpus2.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1528366                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8676002                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120935                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       324737                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35306032                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24705575                       # The number of ROB writes
system.switch_cpus2.timesIdled                 462699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2579370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8859277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9939913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8859277                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.978348                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.978348                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335757                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335757                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52333584                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14426240                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13076835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1929865                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1728245                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154895                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304824                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276610                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112237                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4640                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20501332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10973545                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1929865                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1388847                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2447097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         509345                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        482022                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1241120                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23784070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.751613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21336973     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          379121      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184260      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373854      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114130      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348020      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52854      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86193      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908665      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23784070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20321032                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       667360                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2441947                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2074                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351656                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177430                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12233398                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4645                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351656                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20342422                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         423483                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177618                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2420512                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68373                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12214452                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9581                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15962733                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55288830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55288830                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12913130                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3049580                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          802                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158565                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2243284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2984                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78913                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12149910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11366064                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7516                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2215280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4557090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23784070                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477886                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088846                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18800978     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1542487      6.49%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1699861      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       972808      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       493604      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       124005      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144095      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3436      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2796      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23784070                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18671     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7580     23.34%     80.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6229     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8888035     78.20%     78.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86338      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2046988     18.01%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       343918      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11366064                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.430761                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32480                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46556192                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14366813                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11075199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11398544                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8709                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       458907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8631                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351656                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         348278                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8044                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12151510                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2243284                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347112                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163759                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11223751                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2018264                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142311                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2362143                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1709394                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            343879                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.425368                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11077934                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11075199                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6712035                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14461606                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.419738                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.464128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8842664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9919418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2232532                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23432414                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.423320                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294617                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19759210     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1429689      6.10%     90.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       932025      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       290114      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491137      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93229      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58879      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53678      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       324453      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23432414                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8842664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9919418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2122858                       # Number of memory references committed
system.switch_cpus3.commit.loads              1784377                       # Number of loads committed
system.switch_cpus3.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1525379                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8657556                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120507                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       324453                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35259885                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24655824                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2601937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8842664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9919418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8842664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.983943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.983943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335127                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335127                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52231145                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14394091                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13054304                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1580                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2074550                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1701292                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       205180                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       858433                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          810915                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          212596                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9137                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19804060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11783022                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2074550                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1023511                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2593611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         582215                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1085205                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222051                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       203563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23856618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21263007     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          280292      1.17%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          325436      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          178468      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          208115      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          114226      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           75648      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          199893      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1211533      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23856618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078623                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446563                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19642550                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1250247                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2572363                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19868                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        371584                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336352                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2158                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14388505                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11247                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        371584                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19673885                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         419892                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       742777                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2562068                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86406                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14377997                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22844                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19974710                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66945668                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66945668                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17030557                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2944153                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2112                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           232636                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1379053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       748538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19891                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       165129                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14352866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13559198                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19494                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1809795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4178329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          440                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23856618                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.568362                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259256                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18141763     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2300024      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1236573      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       852023      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       746497      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       383284      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92098      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        59885      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44471      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23856618                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3355     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12972     43.90%     55.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13222     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11347659     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211275      1.56%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1256282      9.27%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       742323      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13559198                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.513878                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29549                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51024057                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16166580                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13328716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13588747                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34494                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       249957                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        17768                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        371584                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         369751                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14959                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14356674                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1379053                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       748538                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2113                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       117931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       234063                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13355142                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1179087                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       204056                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1921153                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1868269                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            742066                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.506145                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13329039                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13328716                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7925379                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20760646                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.505143                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10002957                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12272383                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2084460                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       206157                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23485034                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.522562                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.340607                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18470892     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2325768      9.90%     88.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       974870      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       584751      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       405245      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       261180      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       136919      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       109044      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       216365      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23485034                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10002957                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12272383                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1859866                       # Number of memory references committed
system.switch_cpus4.commit.loads              1129096                       # Number of loads committed
system.switch_cpus4.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1756334                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11064158                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       249695                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       216365                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37625447                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29085285                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2529389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10002957                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12272383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10002957                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.637821                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.637821                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.379101                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.379101                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60247030                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18497163                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13424604                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2362865                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1966949                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       216522                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       903287                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          863752                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          254108                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10043                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20555892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12958280                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2362865                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1117860                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2701465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         604046                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1023561                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         1420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1278212                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       207036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24667926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21966461     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          165571      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          208526      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          332442      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          139595      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          179322      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          208253      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           95855      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1371901      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24667926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089550                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491104                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20436320                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1156340                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2688672                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1325                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        385267                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       359799                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15843511                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        385267                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20457339                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          66230                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1032251                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2668948                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        57884                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15746648                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8313                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        40207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21988260                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     73223881                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     73223881                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     18372362                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3615868                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3809                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           203353                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1478372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       770766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8685                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       172934                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          15374437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14738724                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15329                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1887710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3857779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24667926                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597485                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319613                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18424410     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2846345     11.54%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1164617      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       652800      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       883762      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       272535      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       268531      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       143572      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11354      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24667926                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         101810     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13939     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13176     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12415516     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       201263      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1822      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1351988      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       768135      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14738724                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.558581                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             128925                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     54289627                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17266061                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     14352758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14867649                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10920                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       284164                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11822                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        385267                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          50641                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6532                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     15378267                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1478372                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       770766                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       127499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       121888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       249387                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14480878                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1329147                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       257845                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2097155                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2047725                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            768008                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548809                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              14352874                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             14352758                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8598145                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23099529                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.543953                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372222                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10688793                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     13171099                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2207222                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       218160                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     24282659                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542408                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.362301                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18707692     77.04%     77.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2825285     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1026590      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       509977      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       467873      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       196365      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       194618      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        92394      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       261865      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     24282659                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10688793                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      13171099                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1953152                       # Number of memory references committed
system.switch_cpus5.commit.loads              1194208                       # Number of loads committed
system.switch_cpus5.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1909113                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11858271                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       271978                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       261865                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            39399037                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           31141936                       # The number of ROB writes
system.switch_cpus5.timesIdled                 314357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1718081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10688793                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             13171099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10688793                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.468567                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.468567                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405093                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405093                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        65153480                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       20053761                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14648260                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1929631                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1728049                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       154361                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1304483                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1275835                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          112424                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4646                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20489247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10973616                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1929631                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1388259                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2446545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         508376                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        485006                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1240165                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       151185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23773977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.515507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.752115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21327432     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          378913      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          184248      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          373759      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          113662      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          347803      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           52855      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86263      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          909042      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23773977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073131                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.415888                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20308287                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       671014                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2441439                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2013                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        351223                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177285                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1956                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12233494                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4615                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        351223                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20329789                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         422116                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       182313                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2419887                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        68643                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12214211                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9444                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        51919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15963253                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55288952                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55288952                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12914168                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3049079                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          809                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           159860                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2243019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       347224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3120                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        78980                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12150165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11365724                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7499                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2214532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4561320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23773977                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.478074                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.089164                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18792182     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1541101      6.48%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1699924      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       972536      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       493600      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       124049      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       144347      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3464      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2774      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23773977                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18616     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7576     23.37%     80.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6229     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8887172     78.19%     78.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        86442      0.76%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2047339     18.01%     96.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       343986      3.03%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11365724                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.430748                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32421                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002853                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46545345                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14366333                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11075460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11398145                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8681                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       458578                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         8712                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        351223                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         346925                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8144                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12151768                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2243019                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       347224                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       104115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        59209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       163324                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11224013                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2018388                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       141711                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2362346                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1709489                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            343958                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.425377                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11078288                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11075460                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6712954                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14463822                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.419747                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.464120                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8843239                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9920116                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2232091                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1583                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       153211                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23422754                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.423525                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.294853                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19749131     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1429744      6.10%     90.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       932305      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       290355      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       490981      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        93150      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        59005      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53671      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       324412      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23422754                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8843239                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9920116                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2122949                       # Number of memory references committed
system.switch_cpus6.commit.loads              1784437                       # Number of loads committed
system.switch_cpus6.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1525486                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8658174                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       120519                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       324412                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35250523                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24655898                       # The number of ROB writes
system.switch_cpus6.timesIdled                 461844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2612030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8843239                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9920116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8843239                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.983749                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.983749                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.335149                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.335149                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52232900                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14394963                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13054552                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1582                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2361709                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1965989                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       216417                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       902837                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          863311                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          253980                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10037                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20545817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12952069                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2361709                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1117291                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2700147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         603748                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1036006                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1277584                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       206938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24668792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21968645     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          165495      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          208416      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          332280      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          139528      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          179227      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          208141      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           95801      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1371259      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24668792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089506                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490869                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20426309                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1168720                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2687364                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1323                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        385074                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       359621                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15835855                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        385074                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20447313                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          66189                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1044709                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2667651                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57849                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15739052                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8304                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        40183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21977783                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     73188481                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     73188481                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18363708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3614075                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           203250                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1477645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       770378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8681                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       172844                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15367057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14731674                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15320                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1886766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3855789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24668792                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597179                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319346                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18428269     74.70%     74.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2844989     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1164053      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       652477      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       883337      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       272400      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       268415      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       143506      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11346      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24668792                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         101756     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13933     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13170     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12409614     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       201171      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1351316      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       767752      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14731674                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.558314                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             128859                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     54276319                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17257737                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14345891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14860533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10914                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       284024                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11811                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        385074                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          50613                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6531                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15370887                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1477645                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       770378                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       127432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       121837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       249269                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14473947                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1328488                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       257727                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2096113                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2046734                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            767625                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548546                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14346007                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14345891                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8594070                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23088454                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.543693                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372224                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10683760                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13164824                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2206122                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       218055                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24283718                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542126                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362002                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18711416     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2823934     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1026085      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       509728      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       467668      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196271      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       194535      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        92349      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       261732      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24283718                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10683760                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13164824                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1952188                       # Number of memory references committed
system.switch_cpus7.commit.loads              1193621                       # Number of loads committed
system.switch_cpus7.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1908184                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11852625                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       271841                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       261732                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            39392854                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           31126984                       # The number of ROB writes
system.switch_cpus7.timesIdled                 314200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1717215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10683760                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13164824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10683760                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.469730                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.469730                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.404902                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.404902                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        65122239                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20044316                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14641209                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3674                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683190                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300811                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28667890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712467856                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741135746                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28667890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713617732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742285622                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28667890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713617732                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742285622                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509998.465283                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517552.895251                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510091.302359                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517632.930265                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510091.302359                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517632.930265                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26153855                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612134580                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638288435                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26153855                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613140856                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639294711                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26153855                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613140856                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639294711                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       747253                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438177.938440                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445732.147346                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       747253                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438270.804861                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445812.211297                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       747253                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438270.804861                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445812.211297                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2817                       # number of replacements
system.l21.tagsinuse                      4095.879885                       # Cycle average of tags in use
system.l21.total_refs                          325964                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6913                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.152322                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.810665                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.413856                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1328.732880                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2726.922484                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002883                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006937                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.324398                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665753                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5268                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5269                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2255                       # number of Writeback hits
system.l21.Writeback_hits::total                 2255                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5277                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5278                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5277                       # number of overall hits
system.l21.overall_hits::total                   5278                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2780                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2817                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2780                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2817                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2780                       # number of overall misses
system.l21.overall_misses::total                 2817                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     32566204                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1444959459                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1477525663                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     32566204                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1444959459                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1477525663                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     32566204                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1444959459                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1477525663                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         8048                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               8086                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2255                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2255                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         8057                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                8095                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         8057                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               8095                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.345427                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.348380                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.345042                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.347993                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.345042                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.347993                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 519769.589568                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 524503.252751                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 519769.589568                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 524503.252751                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 519769.589568                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 524503.252751                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 638                       # number of writebacks
system.l21.writebacks::total                      638                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2780                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2817                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2780                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2817                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2780                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2817                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29896839                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1244450478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1274347317                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29896839                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1244450478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1274347317                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29896839                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1244450478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1274347317                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.345427                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.348380                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.345042                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.347993                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.345042                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.347993                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 808022.675676                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 447644.056835                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 452377.464324                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 808022.675676                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 447644.056835                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 452377.464324                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 808022.675676                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 447644.056835                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 452377.464324                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1560                       # number of replacements
system.l22.tagsinuse                      4095.877201                       # Cycle average of tags in use
system.l22.total_refs                          180341                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5656                       # Sample count of references to valid blocks.
system.l22.avg_refs                         31.884901                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.854031                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    20.478645                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   765.749047                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3255.795478                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013148                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005000                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.186950                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.794872                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4026                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4027                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             693                       # number of Writeback hits
system.l22.Writeback_hits::total                  693                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4032                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4033                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4032                       # number of overall hits
system.l22.overall_hits::total                   4033                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1535                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1560                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1535                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1560                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1535                       # number of overall misses
system.l22.overall_misses::total                 1560                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19323100                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    656932951                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      676256051                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19323100                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    656932951                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       676256051                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19323100                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    656932951                       # number of overall miss cycles
system.l22.overall_miss_latency::total      676256051                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5561                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5587                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          693                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              693                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5567                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5593                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5567                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5593                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.276029                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.279220                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275732                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.278920                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275732                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.278920                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       772924                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 427969.349186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 433497.468590                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 253                       # number of writebacks
system.l22.writebacks::total                      253                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1535                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1560                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1535                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1560                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1535                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1560                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    546719951                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    564248051                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    546719951                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    564248051                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    546719951                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    564248051                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276029                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.279220                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.278920                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.278920                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 361697.468590                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1561                       # number of replacements
system.l23.tagsinuse                      4095.873280                       # Cycle average of tags in use
system.l23.total_refs                          180345                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5657                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.879972                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.850063                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    22.079106                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   762.722531                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3257.221580                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013147                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005390                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.186212                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.795220                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4031                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4032                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l23.Writeback_hits::total                  692                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4037                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4038                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4037                       # number of overall hits
system.l23.overall_hits::total                   4038                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1533                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1561                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1533                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1561                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1533                       # number of overall misses
system.l23.overall_misses::total                 1561                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     18088396                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    675480335                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      693568731                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     18088396                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    675480335                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       693568731                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     18088396                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    675480335                       # number of overall miss cycles
system.l23.overall_miss_latency::total      693568731                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5564                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5593                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5570                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5570                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.275521                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.279099                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.275224                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.278800                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.275224                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.278800                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 440626.441618                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 444310.525945                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 440626.441618                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 444310.525945                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 646014.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 440626.441618                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 444310.525945                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 252                       # number of writebacks
system.l23.writebacks::total                      252                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1533                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1561                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1533                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1561                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1533                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1561                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16074667                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    565334844                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    581409511                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16074667                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    565334844                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    581409511                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16074667                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    565334844                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    581409511                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.275521                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.279099                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.278800                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.278800                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 574095.250000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 368776.806262                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 372459.648302                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 574095.250000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 368776.806262                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 372459.648302                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 574095.250000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 368776.806262                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 372459.648302                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1478                       # number of replacements
system.l24.tagsinuse                      4095.490819                       # Cycle average of tags in use
system.l24.total_refs                          347248                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5574                       # Sample count of references to valid blocks.
system.l24.avg_refs                         62.297811                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          146.853772                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.941982                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   701.717960                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3217.977105                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.035853                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007066                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.171318                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.785639                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4270                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4271                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2443                       # number of Writeback hits
system.l24.Writeback_hits::total                 2443                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4285                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4286                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4285                       # number of overall hits
system.l24.overall_hits::total                   4286                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1440                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1476                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1442                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1478                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1442                       # number of overall misses
system.l24.overall_misses::total                 1478                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     26550444                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    718127139                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      744677583                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1157938                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1157938                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     26550444                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    719285077                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       745835521                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     26550444                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    719285077                       # number of overall miss cycles
system.l24.overall_miss_latency::total      745835521                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5710                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5747                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2443                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2443                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5727                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5764                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5727                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5764                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.252189                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.256830                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.251790                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.256419                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.251790                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.256419                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 498699.402083                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 504524.107724                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       578969                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       578969                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 498810.733010                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 504624.845061                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 498810.733010                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 504624.845061                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 929                       # number of writebacks
system.l24.writebacks::total                      929                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1440                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1476                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1442                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1478                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1442                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1478                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    614696241                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    638661514                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1014338                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1014338                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    615710579                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    639675852                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    615710579                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    639675852                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.252189                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.256830                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.251790                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.256419                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.251790                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.256419                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426872.389583                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 432697.502710                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       507169                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       507169                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426983.757975                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 432798.276049                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426983.757975                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 432798.276049                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           724                       # number of replacements
system.l25.tagsinuse                      4095.422943                       # Cycle average of tags in use
system.l25.total_refs                          253693                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4820                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.633402                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          122.422943                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.710900                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   332.575643                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3610.713457                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007254                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.081195                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.881522                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3168                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3170                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l25.Writeback_hits::total                 1028                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           16                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3184                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3186                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3184                       # number of overall hits
system.l25.overall_hits::total                   3186                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          691                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  724                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          691                       # number of demand (read+write) misses
system.l25.demand_misses::total                   724                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          691                       # number of overall misses
system.l25.overall_misses::total                  724                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     49156642                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    310768933                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      359925575                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     49156642                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    310768933                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       359925575                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     49156642                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    310768933                       # number of overall miss cycles
system.l25.overall_miss_latency::total      359925575                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3859                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3894                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           16                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3875                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3910                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3875                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3910                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.942857                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.179062                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.185927                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.942857                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.178323                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.185166                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.942857                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.178323                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.185166                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1489595.212121                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449737.963821                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 497134.772099                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1489595.212121                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449737.963821                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 497134.772099                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1489595.212121                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449737.963821                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 497134.772099                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 428                       # number of writebacks
system.l25.writebacks::total                      428                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          691                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             724                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          691                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              724                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          691                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             724                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     46786068                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    261147225                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    307933293                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     46786068                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    261147225                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    307933293                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     46786068                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    261147225                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    307933293                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.179062                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.185927                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.942857                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.178323                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.185166                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.942857                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.178323                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.185166                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1417759.636364                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377926.519537                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 425322.227901                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1417759.636364                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377926.519537                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 425322.227901                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1417759.636364                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377926.519537                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 425322.227901                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1564                       # number of replacements
system.l26.tagsinuse                      4095.854108                       # Cycle average of tags in use
system.l26.total_refs                          180337                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5660                       # Sample count of references to valid blocks.
system.l26.avg_refs                         31.861661                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.847355                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.617500                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   763.873484                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3257.515769                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013146                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005034                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.186493                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.795292                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4021                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4022                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             694                       # number of Writeback hits
system.l26.Writeback_hits::total                  694                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4027                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4028                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4027                       # number of overall hits
system.l26.overall_hits::total                   4028                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1537                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1564                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1537                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1564                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1537                       # number of overall misses
system.l26.overall_misses::total                 1564                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     18236424                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    681352966                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      699589390                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     18236424                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    681352966                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       699589390                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     18236424                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    681352966                       # number of overall miss cycles
system.l26.overall_miss_latency::total      699589390                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5558                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5586                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          694                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              694                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5564                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5592                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5564                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5592                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.276538                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.279986                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.276240                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.279685                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.276240                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.279685                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 675423.111111                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 443300.563435                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 447307.794118                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 675423.111111                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 443300.563435                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 447307.794118                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 675423.111111                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 443300.563435                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 447307.794118                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 252                       # number of writebacks
system.l26.writebacks::total                      252                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1537                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1564                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1537                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1564                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1537                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1564                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     16296182                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    570903183                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    587199365                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     16296182                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    570903183                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    587199365                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     16296182                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    570903183                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    587199365                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.276538                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.279986                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.276240                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.279685                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.276240                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.279685                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 603562.296296                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 371439.936890                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 375447.164322                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 603562.296296                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 371439.936890                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 375447.164322                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 603562.296296                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 371439.936890                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 375447.164322                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           724                       # number of replacements
system.l27.tagsinuse                      4095.422701                       # Cycle average of tags in use
system.l27.total_refs                          253692                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4820                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.633195                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.422701                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.710931                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   332.473310                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3610.815758                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007254                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.081170                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881547                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3167                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3169                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l27.Writeback_hits::total                 1028                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           16                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3183                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3185                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3183                       # number of overall hits
system.l27.overall_hits::total                   3185                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          691                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  724                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          691                       # number of demand (read+write) misses
system.l27.demand_misses::total                   724                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          691                       # number of overall misses
system.l27.overall_misses::total                  724                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49667695                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    315631013                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      365298708                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49667695                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    315631013                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       365298708                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49667695                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    315631013                       # number of overall miss cycles
system.l27.overall_miss_latency::total      365298708                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3858                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3893                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3874                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3909                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3874                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3909                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.179108                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.185975                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.178369                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.185214                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.178369                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.185214                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 456774.259045                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 504556.226519                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 456774.259045                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 504556.226519                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1505081.666667                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 456774.259045                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 504556.226519                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 428                       # number of writebacks
system.l27.writebacks::total                      428                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          691                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             724                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          691                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              724                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          691                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             724                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47296869                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    265986935                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    313283804                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47296869                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    265986935                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    313283804                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47296869                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    265986935                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    313283804                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.179108                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.185975                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.185214                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.185214                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1433238.454545                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 384930.441389                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 432712.436464                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1433238.454545                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 384930.441389                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 432712.436464                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1433238.454545                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 384930.441389                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 432712.436464                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308416                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308416                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34950446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34950446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581798421                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581798421                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826545101                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826545101                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826545101                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826545101                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236272.608344                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236272.608344                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241363.459569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241363.459569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241363.459569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241363.459569                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002832300                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002832300                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004975192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004975192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004975192                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004975192                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177744.115562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177744.115562                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177588.830535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177588.830535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177588.830535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177588.830535                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               571.613358                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1030780518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774148.912220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.681977                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.931381                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049170                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.866877                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.916047                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1197737                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1197737                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1197737                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1197737                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1197737                       # number of overall hits
system.cpu1.icache.overall_hits::total        1197737                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45699343                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45699343                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45699343                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45699343                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45699343                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45699343                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1197795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1197795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1197795                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1197795                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1197795                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1197795                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 787919.706897                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 787919.706897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 787919.706897                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32993987                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32993987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32993987                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 868262.815789                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8057                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406388244                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8313                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48885.870805                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.087641                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.912359                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433936                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566064                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3129370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3129370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1712950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1712950                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          842                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4842320                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4842320                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4842320                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4842320                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28964                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28964                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28994                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28994                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28994                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28994                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7085986354                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7085986354                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2235119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2235119                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7088221473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7088221473                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7088221473                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7088221473                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3158334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3158334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1712980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1712980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4871314                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4871314                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4871314                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4871314                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009171                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005952                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005952                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005952                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005952                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 244648.058072                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 244648.058072                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74503.966667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74503.966667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 244472.010519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 244472.010519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 244472.010519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 244472.010519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu1.dcache.writebacks::total             2255                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20916                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20937                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20937                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20937                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8048                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8057                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1829272237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1829272237                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1829849137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1829849137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1829849137                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1829849137                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 227295.258077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 227295.258077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 227112.962269                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 227112.962269                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 227112.962269                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 227112.962269                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               547.478544                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919940153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1663544.580470                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    21.148306                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.330239                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.033892                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843478                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.877369                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1242970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1242970                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1242970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1242970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1242970                       # number of overall hits
system.cpu2.icache.overall_hits::total        1242970                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24587034                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24587034                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5567                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205260826                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5823                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35250.013052                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   191.517205                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    64.482795                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.748114                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.251886                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1851653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1851653                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       338034                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        338034                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          793                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2189687                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2189687                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2189687                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2189687                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19275                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19275                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           28                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19303                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19303                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4376823520                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4376823520                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          693                       # number of writebacks
system.cpu2.dcache.writebacks::total              693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13736                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13736                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5567                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               548.409258                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919938260                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654565.215827                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.748857                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.660402                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.036457                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842404                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878861                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1241077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1241077                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1241077                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1241077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1241077                       # number of overall hits
system.cpu3.icache.overall_hits::total        1241077                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23200497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23200497                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23200497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23200497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23200497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23200497                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1241120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1241120                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1241120                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1241120                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1241120                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1241120                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 539546.441860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 539546.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 539546.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 539546.441860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18419991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18419991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     18419991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18419991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 635172.103448                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 635172.103448                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5570                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205257920                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5826                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35231.362856                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.051701                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.948299                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.750202                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.249798                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1849926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1849926                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          790                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          790                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2186785                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2186785                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2186785                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2186785                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19318                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19318                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19344                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19344                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19344                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19344                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4494191761                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4494191761                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4496448947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4496448947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4496448947                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4496448947                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010335                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010335                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008768                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008768                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008768                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008768                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232642.704265                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232642.704265                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232446.699080                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232446.699080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232446.699080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232446.699080                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu3.dcache.writebacks::total              692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13754                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13754                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13774                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13774                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13774                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13774                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5570                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    952338328                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    952338328                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    952728099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    952728099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    952728099                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    952728099                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 171160.734723                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171160.734723                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 171046.337343                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 171046.337343                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 171046.337343                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 171046.337343                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.046544                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001230092                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1929152.393064                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.046544                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048152                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.820587                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222000                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222000                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222000                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222000                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222000                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222000                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     34971229                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     34971229                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     34971229                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     34971229                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     34971229                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     34971229                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222051                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222051                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222051                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222051                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 685710.372549                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 685710.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 685710.372549                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     26929919                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     26929919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     26929919                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 727835.648649                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5727                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158375080                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5983                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26470.847401                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   225.376417                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    30.623583                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.880377                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.119623                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       860784                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         860784                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       726596                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        726596                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1771                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1771                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1669                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1587380                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1587380                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1587380                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1587380                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19472                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19472                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          583                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20055                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20055                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20055                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20055                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4486142841                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4486142841                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    261437751                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    261437751                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4747580592                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4747580592                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4747580592                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4747580592                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       880256                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       880256                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       727179                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       727179                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1607435                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1607435                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1607435                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1607435                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022121                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022121                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000802                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000802                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012476                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012476                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012476                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012476                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230389.422812                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230389.422812                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 448435.250429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 448435.250429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236728.027524                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236728.027524                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236728.027524                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236728.027524                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1013235                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 144747.857143                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.dcache.writebacks::total             2443                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13762                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13762                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          566                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          566                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14328                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14328                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14328                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14328                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5710                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5710                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5727                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5727                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5727                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5727                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1010701507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1010701507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2151883                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2151883                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1012853390                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1012853390                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1012853390                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1012853390                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003563                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003563                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003563                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003563                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177005.517863                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177005.517863                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 126581.352941                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 126581.352941                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 176855.839008                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 176855.839008                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 176855.839008                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 176855.839008                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               486.640679                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1003067122                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2047075.759184                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.640679                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050706                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.779873                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1278164                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1278164                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1278164                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1278164                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1278164                       # number of overall hits
system.cpu5.icache.overall_hits::total        1278164                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     75433327                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     75433327                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     75433327                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     75433327                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     75433327                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     75433327                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1278210                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1278210                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1278210                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1278210                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1278210                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1278210                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1639854.934783                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1639854.934783                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1639854.934783                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1639854.934783                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1639854.934783                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1639854.934783                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       651486                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       325743                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49573797                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49573797                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49573797                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49573797                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49573797                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49573797                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1416394.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1416394.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1416394.200000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1416394.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1416394.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1416394.200000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3875                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148813922                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4131                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36023.704188                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.226201                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.773799                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860259                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139741                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1018015                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1018015                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       755156                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        755156                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1956                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1956                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1837                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1773171                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1773171                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1773171                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1773171                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9897                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9897                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           75                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9972                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9972                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9972                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9972                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1359805443                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1359805443                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6132564                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6132564                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1365938007                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1365938007                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1365938007                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1365938007                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1027912                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1027912                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       755231                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       755231                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1783143                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1783143                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1783143                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1783143                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009628                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009628                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005592                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005592                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005592                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005592                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137395.720218                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137395.720218                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81767.520000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81767.520000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 136977.337244                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 136977.337244                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 136977.337244                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 136977.337244                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu5.dcache.writebacks::total             1028                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6038                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6038                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           59                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6097                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6097                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6097                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6097                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3859                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3859                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3875                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3875                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3875                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3875                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    523125423                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    523125423                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1113889                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1113889                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    524239312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    524239312                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    524239312                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    524239312                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002173                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002173                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 135559.840114                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 135559.840114                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69618.062500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69618.062500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 135287.564387                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 135287.564387                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 135287.564387                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 135287.564387                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               547.617428                       # Cycle average of tags in use
system.cpu6.icache.total_refs               919937305                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1657544.693694                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.286342                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.331087                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.034113                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843479                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.877592                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1240122                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1240122                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1240122                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1240122                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1240122                       # number of overall hits
system.cpu6.icache.overall_hits::total        1240122                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     24193461                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     24193461                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     24193461                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     24193461                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     24193461                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     24193461                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1240165                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1240165                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1240165                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1240165                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1240165                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1240165                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 562638.627907                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 562638.627907                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 562638.627907                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 562638.627907                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 562638.627907                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 562638.627907                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     18551125                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     18551125                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     18551125                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     18551125                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     18551125                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     18551125                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 662540.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 662540.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 662540.178571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 662540.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 662540.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 662540.178571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5564                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               205258004                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5820                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35267.698282                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   190.795188                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    65.204812                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.745294                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.254706                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1849972                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1849972                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       336889                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        336889                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          798                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          791                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          791                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2186861                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2186861                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2186861                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2186861                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19297                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19297                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           26                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19323                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19323                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19323                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19323                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4510490891                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4510490891                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2225733                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2225733                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4512716624                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4512716624                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4512716624                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4512716624                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1869269                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1869269                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       336915                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       336915                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          791                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2206184                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2206184                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2206184                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2206184                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010323                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010323                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008759                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008759                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 233740.523967                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 233740.523967                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85605.115385                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85605.115385                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233541.200849                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233541.200849                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233541.200849                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233541.200849                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          694                       # number of writebacks
system.cpu6.dcache.writebacks::total              694                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13739                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13759                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13759                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13759                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13759                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5558                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5564                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5564                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5564                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    957452249                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    957452249                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    957836849                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    957836849                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    957836849                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    957836849                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002973                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002522                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002522                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 172265.607953                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 172265.607953                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 172148.966391                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 172148.966391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 172148.966391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 172148.966391                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               486.640754                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003066494                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2047074.477551                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.640754                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050706                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.779873                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1277536                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1277536                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1277536                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1277536                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1277536                       # number of overall hits
system.cpu7.icache.overall_hits::total        1277536                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     75984996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     75984996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     75984996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     75984996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     75984996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     75984996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1651847.739130                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1651847.739130                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1651847.739130                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1651847.739130                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       654202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       327101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50085902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50085902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50085902                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50085902                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1431025.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1431025.771429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3874                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148813038                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4130                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36032.212591                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.229013                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.770987                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.860270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.139730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1017507                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1017507                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       754780                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        754780                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1837                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1772287                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1772287                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1772287                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1772287                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           75                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9968                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9968                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9968                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9968                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1371533544                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1371533544                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1377664357                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1377664357                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1377664357                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1377664357                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 138636.767816                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 138636.767816                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 138208.703551                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 138208.703551                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 138208.703551                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 138208.703551                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu7.dcache.writebacks::total             1028                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6094                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6094                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3874                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3874                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    527923285                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    527923285                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    529037043                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    529037043                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    529037043                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    529037043                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136838.591239                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136838.591239                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136560.930046                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136560.930046                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136560.930046                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136560.930046                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
