#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb 19 22:02:51 2023
# Process ID: 12488
# Current directory: C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15352 C:\Users\nguye\Documents\GitHub\DDR3MemoryControllerArtyA7\ddr3_controller_artya7.xpr
# Log file: C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/vivado.log
# Journal file: C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7\vivado.jou
# Running On: Binh, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 68452 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-35:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1156.539 ; gain = 388.336
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Feb 19 22:03:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.runs/synth_1/runme.log
[Sun Feb 19 22:03:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B4A1FCA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.176 ; gain = 2157.309
set_property PROGRAM.FILE {C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B4A1FCA
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/sim_1/imports/src_v/ddr3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_pinout
INFO: [VRFC 10-311] analyzing module ddr3_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module xil_defaultlib.clkgen
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.OBUF(IOSTANDARD="SSTL135")
Compiling module xil_defaultlib.oddr_pinout
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE",IOS...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",IOSTA...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_controller_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3350.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TCK_MIN =        2500
testbench.u_ram.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           0.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           1.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           2.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           3.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           4.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           5.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           6.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           7.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3396.281 ; gain = 45.805
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3401.598 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 33644 KB (Peak: 33644 KB), Simulation CPU Usage: 10765 ms
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_pinout
INFO: [VRFC 10-311] analyzing module ddr3_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module xil_defaultlib.clkgen
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.OBUF(IOSTANDARD="SSTL135")
Compiling module xil_defaultlib.oddr_pinout
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE",IOS...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",IOSTA...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_controller_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3401.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TCK_MIN =        2500
testbench.u_ram.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           0.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           1.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           2.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           3.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           4.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           5.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           6.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           7.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3422.984 ; gain = 21.387
run all
LOAD_MODE: bank 2
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 CAS Write Latency =           6
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
LOAD_MODE: bank 3
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
LOAD_MODE: bank 1
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 DLL Enable = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps WARNING: Load Mode 1 DLL off mode is not fully modeled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 ODT Rtt = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Additive Latency = 0
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Write Levelization = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Qoff = Enabled
LOAD_MODE: bank 0
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Burst Length =  8
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Burst Order = Sequential
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 CAS Latency =           6
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Write Recovery =           5
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
testbench.u_ram.cmd_task: at time 3090000.0 ps INFO: ZQ        long = 1
testbench.u_ram.cmd_task: at time 3090000.0 ps INFO: Initialization Sequence is complete
testbench.u_ram.reset: at time 8225000.0 ps ERROR: CKE must be inactive when RST_N goes inactive.
testbench.u_ram.cmd_task: at time 8240000.0 ps INFO: Precharge All
testbench.u_ram.cmd_task: at time 8270000.0 ps ERROR:  tXPR violation during Refresh  
testbench.u_ram.cmd_task: at time 8270000.0 ps INFO: Refresh  
testbench.u_ram.cmd_task: at time 8450000.0 ps ERROR: Activate  Failure.  Initialization sequence is not complete.
$stop called at time : 8450 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr_pinout
INFO: [VRFC 10-311] analyzing module ddr3_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module xil_defaultlib.clkgen
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.OBUF(IOSTANDARD="SSTL135")
Compiling module xil_defaultlib.oddr_pinout
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE",IOS...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",IOSTA...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_controller_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3424.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TCK_MIN =        2500
testbench.u_ram.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           0.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           1.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           2.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           3.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           4.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           5.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           6.
testbench.u_ram.open_bank_file: at time 0 INFO: opening           7.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3427.660 ; gain = 3.262
run all
LOAD_MODE: bank 2
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 CAS Write Latency =           6
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
testbench.u_ram.cmd_task: at time 2850000.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
LOAD_MODE: bank 3
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
testbench.u_ram.cmd_task: at time 2890000.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
LOAD_MODE: bank 1
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 DLL Enable = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps WARNING: Load Mode 1 DLL off mode is not fully modeled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 ODT Rtt = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Additive Latency = 0
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Write Levelization = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
testbench.u_ram.cmd_task: at time 2930000.0 ps INFO: Load Mode 1 Qoff = Enabled
LOAD_MODE: bank 0
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Burst Length =  8
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Burst Order = Sequential
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 CAS Latency =           6
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Write Recovery =           5
testbench.u_ram.cmd_task: at time 2970000.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
testbench.u_ram.cmd_task: at time 3090000.0 ps INFO: ZQ        long = 1
testbench.u_ram.cmd_task: at time 3090000.0 ps INFO: Initialization Sequence is complete
testbench.u_ram.cmd_task: at time 8230000.0 ps INFO: Precharge All
testbench.u_ram.cmd_task: at time 8260000.0 ps INFO: Refresh  
testbench.u_ram.cmd_task: at time 8440000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 8470000.0 ps INFO: Write     bank 0 col 0c8, auto precharge 1
testbench.u_ram.data_task: at time 8535000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 3791
testbench.u_ram.data_task: at time 8540000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = f728
testbench.u_ram.data_task: at time 8545000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = bcde
testbench.u_ram.data_task: at time 8550000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 321a
testbench.u_ram.data_task: at time 8555000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 7654
testbench.u_ram.data_task: at time 8560000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 9098
testbench.u_ram.data_task: at time 8565000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 5678
testbench.u_ram.data_task: at time 8570000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 1234
testbench.u_ram.main: at time 8620000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 8700000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 8730000.0 ps INFO: Write     bank 0 col 058, auto precharge 1
testbench.u_ram.data_task: at time 8795000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 58b3
testbench.u_ram.data_task: at time 8800000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 1978
testbench.u_ram.data_task: at time 8805000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = c563
testbench.u_ram.data_task: at time 8810000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 562f
testbench.u_ram.data_task: at time 8815000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 9afc
testbench.u_ram.data_task: at time 8820000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = b1a8
testbench.u_ram.data_task: at time 8825000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = fa89
testbench.u_ram.data_task: at time 8830000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 365c
testbench.u_ram.main: at time 8880000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 8960000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 8990000.0 ps INFO: Write     bank 0 col 0e8, auto precharge 1
testbench.u_ram.data_task: at time 9055000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = e9d5
testbench.u_ram.data_task: at time 9060000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 2b88
testbench.u_ram.data_task: at time 9065000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 4fa5
testbench.u_ram.data_task: at time 9070000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = fa70
testbench.u_ram.data_task: at time 9075000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = af04
testbench.u_ram.data_task: at time 9080000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = d2f9
testbench.u_ram.data_task: at time 9085000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 0f9a
testbench.u_ram.data_task: at time 9090000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 5ae5
testbench.u_ram.main: at time 9140000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 9220000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 9250000.0 ps INFO: Write     bank 0 col 038, auto precharge 1
testbench.u_ram.data_task: at time 9315000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 3a7f
testbench.u_ram.data_task: at time 9320000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 7c99
testbench.u_ram.data_task: at time 9325000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = d0ef
testbench.u_ram.data_task: at time 9330000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0e90
testbench.u_ram.data_task: at time 9335000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = f10d
testbench.u_ram.data_task: at time 9340000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 770a
testbench.u_ram.data_task: at time 9345000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 10af
testbench.u_ram.data_task: at time 9350000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = ef2f
testbench.u_ram.main: at time 9400000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 9480000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 9510000.0 ps INFO: Write     bank 0 col 040, auto precharge 1
testbench.u_ram.data_task: at time 9575000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 4e80
testbench.u_ram.data_task: at time 9580000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 85ab
testbench.u_ram.data_task: at time 9585000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 7131
testbench.u_ram.data_task: at time 9590000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 13b1
testbench.u_ram.data_task: at time 9595000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 1317
testbench.u_ram.data_task: at time 9600000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 991f
testbench.u_ram.data_task: at time 9605000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 31f1
testbench.u_ram.data_task: at time 9610000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 3171
testbench.u_ram.main: at time 9660000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 9740000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 9770000.0 ps INFO: Read      bank 0 col 0c0, auto precharge 1
testbench.u_ram.main: at time 9810000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 9815000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
testbench.u_ram.data_task: at time 9820000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
testbench.u_ram.data_task: at time 9825000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
testbench.u_ram.data_task: at time 9830000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
testbench.u_ram.data_task: at time 9835000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
testbench.u_ram.data_task: at time 9840000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
testbench.u_ram.data_task: at time 9845000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
testbench.u_ram.data_task: at time 9850000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
testbench.u_ram.cmd_task: at time 9990000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 10020000.0 ps INFO: Read      bank 0 col 040, auto precharge 1
testbench.u_ram.main: at time 10060000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 10065000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 4e80
testbench.u_ram.data_task: at time 10070000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 85ab
testbench.u_ram.data_task: at time 10075000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 7131
testbench.u_ram.data_task: at time 10080000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 13b1
testbench.u_ram.data_task: at time 10085000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 1317
testbench.u_ram.data_task: at time 10090000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 991f
testbench.u_ram.data_task: at time 10095000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 31f1
testbench.u_ram.data_task: at time 10100000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 3171
testbench.u_ram.cmd_task: at time 10240000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 10270000.0 ps INFO: Read      bank 0 col 0c0, auto precharge 1
testbench.u_ram.main: at time 10310000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 10315000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
testbench.u_ram.data_task: at time 10320000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
testbench.u_ram.data_task: at time 10325000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
testbench.u_ram.data_task: at time 10330000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
testbench.u_ram.data_task: at time 10335000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
testbench.u_ram.data_task: at time 10340000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
testbench.u_ram.data_task: at time 10345000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
testbench.u_ram.data_task: at time 10350000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
testbench.u_ram.cmd_task: at time 10490000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 10520000.0 ps INFO: Write     bank 0 col 040, auto precharge 1
testbench.u_ram.data_task: at time 10585000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = a683
testbench.u_ram.data_task: at time 10590000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = df1f
testbench.u_ram.data_task: at time 10595000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 6229
testbench.u_ram.data_task: at time 10600000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 28a6
testbench.u_ram.data_task: at time 10605000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 2266
testbench.u_ram.data_task: at time 10610000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 08ee
testbench.u_ram.data_task: at time 10615000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 2ee8
testbench.u_ram.data_task: at time 10620000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 2662
testbench.u_ram.main: at time 10670000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 10750000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 10780000.0 ps INFO: Write     bank 0 col 0c0, auto precharge 1
testbench.u_ram.data_task: at time 10845000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = eb85
testbench.u_ram.data_task: at time 10850000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 6120
testbench.u_ram.data_task: at time 10855000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = a67a
testbench.u_ram.data_task: at time 10860000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 79ea
testbench.u_ram.data_task: at time 10865000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 66aa
testbench.u_ram.data_task: at time 10870000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 1932
testbench.u_ram.data_task: at time 10875000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 7338
testbench.u_ram.data_task: at time 10880000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 6aa6
testbench.u_ram.main: at time 10930000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 11010000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 11040000.0 ps INFO: Write     bank 0 col 040, auto precharge 1
testbench.u_ram.data_task: at time 11105000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 3c8f
testbench.u_ram.data_task: at time 11110000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = a361
testbench.u_ram.data_task: at time 11115000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = ea8e
testbench.u_ram.data_task: at time 11120000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 8a3f
testbench.u_ram.data_task: at time 11125000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = abfe
testbench.u_ram.data_task: at time 11130000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 2b56
testbench.u_ram.data_task: at time 11135000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 9548
testbench.u_ram.data_task: at time 11140000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = bfea
testbench.u_ram.main: at time 11190000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 11270000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 11300000.0 ps INFO: Write     bank 0 col 0c8, auto precharge 1
testbench.u_ram.data_task: at time 11365000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 4590
testbench.u_ram.data_task: at time 11370000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = e5a3
testbench.u_ram.data_task: at time 11375000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 3f93
testbench.u_ram.data_task: at time 11380000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 9e40
testbench.u_ram.data_task: at time 11385000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = fc03
testbench.u_ram.data_task: at time 11390000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 7dfb
testbench.u_ram.data_task: at time 11395000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = bfd8
testbench.u_ram.data_task: at time 11400000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = c03f
testbench.u_ram.main: at time 11450000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 11530000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 11560000.0 ps INFO: Read      bank 0 col 058, auto precharge 1
testbench.u_ram.main: at time 11600000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 11605000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = 58b3
testbench.u_ram.data_task: at time 11610000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = 1978
testbench.u_ram.data_task: at time 11615000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = c563
testbench.u_ram.data_task: at time 11620000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = 562f
testbench.u_ram.data_task: at time 11625000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = 9afc
testbench.u_ram.data_task: at time 11630000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = b1a8
testbench.u_ram.data_task: at time 11635000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = fa89
testbench.u_ram.data_task: at time 11640000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = 365c
testbench.u_ram.cmd_task: at time 11780000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 11810000.0 ps INFO: Write     bank 0 col 0e8, auto precharge 1
testbench.u_ram.data_task: at time 11875000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 53d3
testbench.u_ram.data_task: at time 11880000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 732e
testbench.u_ram.data_task: at time 11885000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = c1dc
testbench.u_ram.data_task: at time 11890000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = e740
testbench.u_ram.data_task: at time 11895000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 0c0d
testbench.u_ram.data_task: at time 11900000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 8a14
testbench.u_ram.data_task: at time 11905000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 40b9
testbench.u_ram.data_task: at time 11910000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = c0c1
testbench.u_ram.main: at time 11960000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 12040000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 12070000.0 ps INFO: Write     bank 0 col 038, auto precharge 1
testbench.u_ram.data_task: at time 12135000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = f474
testbench.u_ram.data_task: at time 12140000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 9572
testbench.u_ram.data_task: at time 12145000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 4264
testbench.u_ram.data_task: at time 12150000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 29c1
testbench.u_ram.data_task: at time 12155000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 1416
testbench.u_ram.data_task: at time 12160000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 9e3c
testbench.u_ram.data_task: at time 12165000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = c1ca
testbench.u_ram.data_task: at time 12170000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 4143
testbench.u_ram.main: at time 12220000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 12300000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 12330000.0 ps INFO: Read      bank 0 col 048, auto precharge 1
testbench.u_ram.main: at time 12370000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 12375000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
testbench.u_ram.data_task: at time 12380000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
testbench.u_ram.data_task: at time 12385000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
testbench.u_ram.data_task: at time 12390000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
testbench.u_ram.data_task: at time 12395000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
testbench.u_ram.data_task: at time 12400000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
testbench.u_ram.data_task: at time 12405000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
testbench.u_ram.data_task: at time 12410000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
testbench.u_ram.cmd_task: at time 12550000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 12580000.0 ps INFO: Read      bank 0 col 0d0, auto precharge 1
testbench.u_ram.main: at time 12620000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 12625000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
testbench.u_ram.data_task: at time 12630000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
testbench.u_ram.data_task: at time 12635000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
testbench.u_ram.data_task: at time 12640000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
testbench.u_ram.data_task: at time 12645000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
testbench.u_ram.data_task: at time 12650000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
testbench.u_ram.data_task: at time 12655000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
testbench.u_ram.data_task: at time 12660000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
testbench.u_ram.cmd_task: at time 12800000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 12830000.0 ps INFO: Write     bank 0 col 070, auto precharge 1
testbench.u_ram.data_task: at time 12895000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 6eef
testbench.u_ram.data_task: at time 12900000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 41cb
testbench.u_ram.data_task: at time 12905000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = dc1b
testbench.u_ram.data_task: at time 12910000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 934c
testbench.u_ram.data_task: at time 12915000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = ccd3
testbench.u_ram.data_task: at time 12920000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 2b54
testbench.u_ram.data_task: at time 12925000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 4b21
testbench.u_ram.data_task: at time 12930000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = ccd5
testbench.u_ram.main: at time 12980000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 13060000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 13090000.0 ps INFO: Write     bank 0 col 098, auto precharge 1
testbench.u_ram.data_task: at time 13155000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = b330
testbench.u_ram.data_task: at time 13160000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = c25d
testbench.u_ram.data_task: at time 13165000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 642d
testbench.u_ram.data_task: at time 13170000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = b5d5
testbench.u_ram.data_task: at time 13175000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 5574
testbench.u_ram.data_task: at time 13180000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 7dfd
testbench.u_ram.data_task: at time 13185000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = dd63
testbench.u_ram.data_task: at time 13190000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 557f
testbench.u_ram.main: at time 13240000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 13320000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 13350000.0 ps INFO: Read      bank 0 col 0a8, auto precharge 1
testbench.u_ram.main: at time 13390000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 13395000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
testbench.u_ram.data_task: at time 13400000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
testbench.u_ram.data_task: at time 13405000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
testbench.u_ram.data_task: at time 13410000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
testbench.u_ram.data_task: at time 13415000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
testbench.u_ram.data_task: at time 13420000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
testbench.u_ram.data_task: at time 13425000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
testbench.u_ram.data_task: at time 13430000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
testbench.u_ram.cmd_task: at time 13570000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 13600000.0 ps INFO: Read      bank 0 col 0f8, auto precharge 1
testbench.u_ram.main: at time 13640000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 13645000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
testbench.u_ram.data_task: at time 13650000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
testbench.u_ram.data_task: at time 13655000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
testbench.u_ram.data_task: at time 13660000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
testbench.u_ram.data_task: at time 13665000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
testbench.u_ram.data_task: at time 13670000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
testbench.u_ram.data_task: at time 13675000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
testbench.u_ram.data_task: at time 13680000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
testbench.u_ram.cmd_task: at time 13820000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 13850000.0 ps INFO: Write     bank 0 col 008, auto precharge 1
testbench.u_ram.data_task: at time 13915000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 8013
testbench.u_ram.data_task: at time 13920000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 5d7d
testbench.u_ram.data_task: at time 13925000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 1daf
testbench.u_ram.data_task: at time 13930000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = a781
testbench.u_ram.data_task: at time 13935000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 01ea
testbench.u_ram.data_task: at time 13940000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9e18
testbench.u_ram.data_task: at time 13945000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = f933
testbench.u_ram.data_task: at time 13950000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0181
testbench.u_ram.main: at time 14000000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 14080000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 14110000.0 ps INFO: Write     bank 0 col 018, auto precharge 1
testbench.u_ram.data_task: at time 14175000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 8035
testbench.u_ram.data_task: at time 14180000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = e786
testbench.u_ram.data_task: at time 14185000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 26f1
testbench.u_ram.data_task: at time 14190000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = e883
testbench.u_ram.data_task: at time 14195000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 023f
testbench.u_ram.data_task: at time 14200000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = a228
testbench.u_ram.data_task: at time 14205000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0b54
testbench.u_ram.data_task: at time 14210000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0282
testbench.u_ram.main: at time 14260000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 14340000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 14370000.0 ps INFO: Write     bank 0 col 028, auto precharge 1
testbench.u_ram.data_task: at time 14435000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 805f
testbench.u_ram.data_task: at time 14440000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 288b
testbench.u_ram.data_task: at time 14445000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 6b12
testbench.u_ram.data_task: at time 14450000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 3985
testbench.u_ram.data_task: at time 14455000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0640
testbench.u_ram.data_task: at time 14460000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = e678
testbench.u_ram.data_task: at time 14465000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 1dfd
testbench.u_ram.data_task: at time 14470000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0786
testbench.u_ram.main: at time 14520000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 14600000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 14630000.0 ps INFO: Write     bank 0 col 070, auto precharge 1
testbench.u_ram.data_task: at time 14695000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 80e1
testbench.u_ram.data_task: at time 14700000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 799c
testbench.u_ram.data_task: at time 14705000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = bd36
testbench.u_ram.data_task: at time 14710000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 4a8f
testbench.u_ram.data_task: at time 14715000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0ac0
testbench.u_ram.data_task: at time 14720000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 2a88
testbench.u_ram.data_task: at time 14725000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 2606
testbench.u_ram.data_task: at time 14730000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 088a
testbench.u_ram.main: at time 14780000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 14860000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 14890000.0 ps INFO: Write     bank 0 col 090, auto precharge 1
testbench.u_ram.data_task: at time 14955000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 8123
testbench.u_ram.data_task: at time 14960000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 8aa5
testbench.u_ram.data_task: at time 14965000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = c75a
testbench.u_ram.data_task: at time 14970000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = df90
testbench.u_ram.data_task: at time 14975000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 1f40
testbench.u_ram.data_task: at time 14980000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 7f98
testbench.u_ram.data_task: at time 14985000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 6a0a
testbench.u_ram.data_task: at time 14990000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 199e
testbench.u_ram.main: at time 15040000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 15120000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 15150000.0 ps INFO: Write     bank 0 col 0b0, auto precharge 1
testbench.u_ram.data_task: at time 15215000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 8365
testbench.u_ram.data_task: at time 15220000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 9fee
testbench.u_ram.data_task: at time 15225000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 49ef
testbench.u_ram.data_task: at time 15230000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 60b1
testbench.u_ram.data_task: at time 15235000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 21c1
testbench.u_ram.data_task: at time 15240000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 80a8
testbench.u_ram.data_task: at time 15245000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = be1e
testbench.u_ram.data_task: at time 15250000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 2aa2
testbench.u_ram.main: at time 15300000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 15380000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 15410000.0 ps INFO: Write     bank 0 col 0d0, auto precharge 1
testbench.u_ram.data_task: at time 15475000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 85af
testbench.u_ram.data_task: at time 15480000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = a033
testbench.u_ram.data_task: at time 15485000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = da30
testbench.u_ram.data_task: at time 15490000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = a1d3
testbench.u_ram.data_task: at time 15495000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 6243
testbench.u_ram.data_task: at time 15500000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 81f8
testbench.u_ram.data_task: at time 15505000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = c223
testbench.u_ram.data_task: at time 15510000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 7fe7
testbench.u_ram.main: at time 15560000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 15640000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 15670000.0 ps INFO: Write     bank 0 col 078, auto precharge 1
testbench.u_ram.data_task: at time 15735000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 8ef1
testbench.u_ram.data_task: at time 15740000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = e054
testbench.u_ram.data_task: at time 15745000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 6e51
testbench.u_ram.data_task: at time 15750000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = e274
testbench.u_ram.data_task: at time 15755000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = a6c4
testbench.u_ram.data_task: at time 15760000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 8208
testbench.u_ram.data_task: at time 15765000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 4664
testbench.u_ram.data_task: at time 15770000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 8028
testbench.u_ram.main: at time 15820000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 15900000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 15930000.0 ps INFO: Write     bank 0 col 088, auto precharge 1
testbench.u_ram.data_task: at time 15995000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 9312
testbench.u_ram.data_task: at time 16000000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 20fd
testbench.u_ram.data_task: at time 16005000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = b2f2
testbench.u_ram.data_task: at time 16010000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 269c
testbench.u_ram.data_task: at time 16015000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = eb4d
testbench.u_ram.data_task: at time 16020000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 8619
testbench.u_ram.data_task: at time 16025000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = caad
testbench.u_ram.data_task: at time 16030000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 8078
testbench.u_ram.main: at time 16080000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 16160000.0 ps INFO: Precharge All
testbench.u_ram.cmd_task: at time 16190000.0 ps INFO: Refresh  
testbench.u_ram.cmd_task: at time 16370000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 16400000.0 ps INFO: Read      bank 0 col 098, auto precharge 1
testbench.u_ram.main: at time 16440000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 16445000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = b330
testbench.u_ram.data_task: at time 16450000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = c25d
testbench.u_ram.data_task: at time 16455000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 642d
testbench.u_ram.data_task: at time 16460000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = b5d5
testbench.u_ram.data_task: at time 16465000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 5574
testbench.u_ram.data_task: at time 16470000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 7dfd
testbench.u_ram.data_task: at time 16475000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = dd63
testbench.u_ram.data_task: at time 16480000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 557f
testbench.u_ram.cmd_task: at time 16620000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 16650000.0 ps INFO: Write     bank 0 col 0a8, auto precharge 1
testbench.u_ram.data_task: at time 16715000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = df58
testbench.u_ram.data_task: at time 16720000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = a30b
testbench.u_ram.data_task: at time 16725000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 793a
testbench.u_ram.data_task: at time 16730000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = bcee
testbench.u_ram.data_task: at time 16735000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 4679
testbench.u_ram.data_task: at time 16740000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 9e7e
testbench.u_ram.data_task: at time 16745000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = e01b
testbench.u_ram.data_task: at time 16750000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 819b
testbench.u_ram.main: at time 16800000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 16880000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 16910000.0 ps INFO: Read      bank 0 col 0f0, auto precharge 1
testbench.u_ram.main: at time 16950000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 16955000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
testbench.u_ram.data_task: at time 16960000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
testbench.u_ram.data_task: at time 16965000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
testbench.u_ram.data_task: at time 16970000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
testbench.u_ram.data_task: at time 16975000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
testbench.u_ram.data_task: at time 16980000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
testbench.u_ram.data_task: at time 16985000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
testbench.u_ram.data_task: at time 16990000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
testbench.u_ram.cmd_task: at time 17130000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 17160000.0 ps INFO: Write     bank 0 col 018, auto precharge 1
testbench.u_ram.data_task: at time 17225000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = a23a
testbench.u_ram.data_task: at time 17230000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 2f24
testbench.u_ram.data_task: at time 17235000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 9dd0
testbench.u_ram.data_task: at time 17240000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4f57
testbench.u_ram.data_task: at time 17245000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 5f9f
testbench.u_ram.data_task: at time 17250000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = e787
testbench.u_ram.data_task: at time 17255000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 6075
testbench.u_ram.data_task: at time 17260000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 87f4
testbench.u_ram.main: at time 17310000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 17390000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 17420000.0 ps INFO: Read      bank 0 col 020, auto precharge 1
testbench.u_ram.main: at time 17460000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 17465000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
testbench.u_ram.data_task: at time 17470000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
testbench.u_ram.data_task: at time 17475000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
testbench.u_ram.data_task: at time 17480000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
testbench.u_ram.data_task: at time 17485000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
testbench.u_ram.data_task: at time 17490000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
testbench.u_ram.data_task: at time 17495000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
testbench.u_ram.data_task: at time 17500000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
testbench.u_ram.cmd_task: at time 17640000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 17670000.0 ps INFO: Write     bank 0 col 068, auto precharge 1
testbench.u_ram.data_task: at time 17735000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 2ad0
testbench.u_ram.data_task: at time 17740000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 93b6
testbench.u_ram.data_task: at time 17745000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = ea90
testbench.u_ram.data_task: at time 17750000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 7209
testbench.u_ram.data_task: at time 17755000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 21e2
testbench.u_ram.data_task: at time 17760000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 799a
testbench.u_ram.data_task: at time 17765000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = e1a2
testbench.u_ram.data_task: at time 17770000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 9825
testbench.u_ram.main: at time 17820000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.cmd_task: at time 17900000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 17930000.0 ps INFO: Read      bank 0 col 0b8, auto precharge 1
testbench.u_ram.main: at time 17970000.0 ps INFO: Auto Precharge bank           0
testbench.u_ram.data_task: at time 17975000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
testbench.u_ram.data_task: at time 17980000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
testbench.u_ram.data_task: at time 17985000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
testbench.u_ram.data_task: at time 17990000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
testbench.u_ram.data_task: at time 17995000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
testbench.u_ram.data_task: at time 18000000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
testbench.u_ram.data_task: at time 18005000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
testbench.u_ram.data_task: at time 18010000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
testbench.u_ram.cmd_task: at time 18150000.0 ps INFO: Activate  bank 0 row 0000
testbench.u_ram.cmd_task: at time 18180000.0 ps INFO: Write     bank 0 col 0c8, auto precharge 1
testbench.u_ram.data_task: at time 18245000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 8192
testbench.u_ram.data_task: at time 18250000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = dd6e
testbench.u_ram.data_task: at time 18255000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 40d2
testbench.u_ram.data_task: at time 18260000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = ba2e
testbench.u_ram.data_task: at time 18265000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = a66b
testbench.u_ram.data_task: at time 18270000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 9ff2
testbench.u_ram.data_task: at time 18275000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 672b
testbench.u_ram.data_task: at time 18280000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = f8b2
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.145 ; gain = 0.000
