<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1764049630">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1764049630"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1764049602">
            <Task name="Map" build_result="2" update_result="0" update_time="1764049602"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1764049615">
            <Task name="PAR" build_result="2" update_result="0" update_time="1764049615"/>
            <Task name="PostParVM" build_result="0" update_result="3" update_time="0"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1764049616"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1764049593">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1764049593"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1764049630"/>
            <Task name="LSE_Lint" build_result="0" update_result="2" update_time="1764046971"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1764046971"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1764046971"/>
        </Milestone>
        <Report name="e155_project_fpga_impl_1.bgn" last_build_time="1764049630" last_build_size="1264"/>
        <Report name="e155_project_fpga_impl_1.bin" last_build_time="1764049630" last_build_size="104156"/>
        <Report name="e155_project_fpga_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="e155_project_fpga_impl_1.twr.html" last_build_time="1764049616" last_build_size="12102"/>
        <Report name="e155_project_fpga_impl_1.udb" last_build_time="1764049615" last_build_size="2028"/>
        <Report name="e155_project_fpga_impl_1_map.udb" last_build_time="1764049602" last_build_size="1639"/>
        <Report name="e155_project_fpga_impl_1_rtl.udb" last_build_time="1764049592" last_build_size="8187"/>
        <Report name="e155_project_fpga_impl_1_syn.udb" last_build_time="1764049593" last_build_size="1158"/>
    </Strategy>
</BuildStatus>
