
*** Running vivado
    with args -log mcs_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcs_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mcs_top.tcl -notrace
Command: synth_design -top mcs_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 811.867 ; gain = 178.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcs_top' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.runs/synth_1/.Xil/Vivado-9324-AK113-09/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.runs/synth_1/.Xil/Vivado-9324-AK113-09/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'microblaze_mcs_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.runs/synth_1/.Xil/Vivado-9324-AK113-09/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_mcs_0' (2#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.runs/synth_1/.Xil/Vivado-9324-AK113-09/realtime/microblaze_mcs_0_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'GPIO1_tri_o' does not match port width (8) of module 'microblaze_mcs_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:68]
WARNING: [Synth 8-689] width (11) of port connection 'GPIO2_tri_o' does not match port width (32) of module 'microblaze_mcs_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'GPIO3_tri_o' does not match port width (32) of module 'microblaze_mcs_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:70]
WARNING: [Synth 8-689] width (4) of port connection 'GPIO4_tri_o' does not match port width (32) of module 'microblaze_mcs_0' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/new/vga_display.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/ECE3829/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (3#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/ECE3829/vga_controller_640_60.vhd:88]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (4#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/new/vga_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowclock' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/new/slowclock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowclock' (5#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/new/slowclock.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/seven_seg.v:26]
INFO: [Synth 8-6157] synthesizing module 'my_counter' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/new/my_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_counter' (6#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/new/my_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2to4' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2to4' (7#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd7seg' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/new/bcd7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd7seg' (8#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/new/bcd7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (9#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/seven_seg.v:26]
INFO: [Synth 8-6157] synthesizing module 'debounce_clk' [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/debounce_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce_clk' (10#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/debounce_clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mcs_top' (11#1) [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/new/mcs_top.v:23]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[2]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[1]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 878.176 ; gain = 244.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 878.176 ; gain = 244.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 878.176 ; gain = 244.617
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'mcs_0'
Finished Parsing XDC File [r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0/microblaze_mcs_0_in_context.xdc] for cell 'mcs_0'
Parsing XDC File [r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mmcm'
Parsing XDC File [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/constrs_1/new/mcs_constraint.xdc]
Finished Parsing XDC File [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/constrs_1/new/mcs_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/constrs_1/new/mcs_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 996.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 996.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_fpga. (constraint file  r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_fpga. (constraint file  r:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mcs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmcm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mcs_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vga_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module debounce_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design mcs_top has port vgaRed[3] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaGreen[3] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design mcs_top has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[2]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[1]
WARNING: [Synth 8-3331] design mcs_top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_100M' to pin 'mmcm/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmcm/clk_vga' to pin 'mmcm/bbstub_clk_vga/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 996.578 ; gain = 363.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 998.156 ; gain = 364.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |microblaze_mcs_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |microblaze_mcs_0 |     1|
|3     |CARRY4           |    21|
|4     |LUT1             |     5|
|5     |LUT2             |    32|
|6     |LUT3             |    15|
|7     |LUT4             |    28|
|8     |LUT5             |    25|
|9     |LUT6             |    24|
|10    |FDRE             |    73|
|11    |IBUF             |     3|
|12    |OBUF             |    30|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+----------------------+------+
|      |Instance         |Module                |Cells |
+------+-----------------+----------------------+------+
|1     |top              |                      |   364|
|2     |  clk0           |slowclock             |    33|
|3     |  clk1           |debounce_clk          |    33|
|4     |  nolabel_line74 |vga_display           |   134|
|5     |    display      |vga_controller_640_60 |   112|
|6     |  nolabel_line87 |seven_seg             |    19|
|7     |    m0           |my_counter            |    19|
+------+-----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.949 ; gain = 251.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1003.949 ; gain = 370.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1017.133 ; gain = 632.461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'R:/ECE3829_Labs/ece3829_lab4/ece3829_lab4.runs/synth_1/mcs_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_utilization_synth.rpt -pb mcs_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 16:18:36 2020...
