{
  "design": {
    "design_info": {
      "boundary_crc": "0xDE8BE9AE392246CC",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../z80_rtl.gen/sources_1/bd/z80_test_system",
      "name": "z80_test_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "z80_top_0": "",
      "memory_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RESET",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "z80_test_system_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RESET": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "z80_top_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "z80_top.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "z80_top.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "z80_top.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "z80_top.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          },
          "TRAINING_MODULE": {
            "value": "z80_top.bd",
            "value_src": "auto"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ext_reset:RESET",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "z80_test_system_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "ADDR_OUT": {
            "type": "data",
            "direction": "O",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "strong"
              }
            }
          },
          "ext_nmi": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "strong"
              },
              "SENSITIVITY": {
                "value": "LEVEL_LOW",
                "value_src": "strong"
              }
            }
          },
          "ext_int": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "strong"
              },
              "SENSITIVITY": {
                "value": "LEVEL_LOW",
                "value_src": "strong"
              }
            }
          },
          "ext_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "ext_busrq": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "ext_wait": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "ext_halt": {
            "direction": "O"
          },
          "ext_wr": {
            "direction": "O"
          },
          "ext_rd": {
            "direction": "O"
          },
          "ext_iorq": {
            "direction": "O"
          },
          "ext_mreq": {
            "direction": "O"
          },
          "ext_busack": {
            "direction": "O"
          },
          "ext_rfsh": {
            "direction": "O"
          },
          "ext_m1": {
            "direction": "O"
          },
          "D_IN": {
            "type": "data",
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "strong"
              }
            }
          },
          "ADDR_IN": {
            "type": "data",
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "strong"
              }
            }
          },
          "D_OUT": {
            "type": "data",
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "strong"
              }
            }
          }
        },
        "post_compiled_compname": "z80_top_inst_0",
        "architecture": "spartan7",
        "variant_info": {
          "z80_top.bd": {
            "scoped_diagram": "z80_top_inst_0.bd",
            "design_checksum": "0x4695CAB4D9DC1890",
            "ref_name": "z80_top",
            "ref_subinst_path": "z80_test_system_z80_top_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "memory_0": {
        "vlnv": "xilinx.com:module_ref:memory:1.0",
        "ip_revision": "1",
        "xci_name": "z80_test_system_memory_0_0",
        "xci_path": "ip\\z80_test_system_memory_0_0\\z80_test_system_memory_0_0.xci",
        "inst_hier_path": "memory_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "z80_test_system_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "MREQ": {
            "direction": "I"
          },
          "RD": {
            "direction": "I"
          },
          "WR": {
            "direction": "I"
          },
          "ADDR": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "DATA_IN": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "DATA_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "z80_test_system_xlconstant_0_0",
        "xci_path": "ip\\z80_test_system_xlconstant_0_0\\z80_test_system_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "memory_0/CLK",
          "z80_top_0/CLK"
        ]
      },
      "RESET_1": {
        "ports": [
          "RESET",
          "z80_top_0/ext_reset"
        ]
      },
      "memory_0_DATA_OUT": {
        "ports": [
          "memory_0/DATA_OUT",
          "z80_top_0/D_IN"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "z80_top_0/ext_nmi",
          "z80_top_0/ext_int",
          "z80_top_0/ext_busrq",
          "z80_top_0/ext_wait"
        ]
      },
      "z80_top_0_ADDR_OUT": {
        "ports": [
          "z80_top_0/ADDR_OUT",
          "memory_0/ADDR",
          "z80_top_0/ADDR_IN"
        ]
      },
      "z80_top_0_D_OUT": {
        "ports": [
          "z80_top_0/D_OUT",
          "memory_0/DATA_IN"
        ]
      },
      "z80_top_0_ext_mreq": {
        "ports": [
          "z80_top_0/ext_mreq",
          "memory_0/MREQ"
        ]
      },
      "z80_top_0_ext_rd": {
        "ports": [
          "z80_top_0/ext_rd",
          "memory_0/RD"
        ]
      },
      "z80_top_0_ext_wr": {
        "ports": [
          "z80_top_0/ext_wr",
          "memory_0/WR"
        ]
      }
    },
    "comments": {
      "/z80_top_0": {
        "comment_0": "IR",
        "comment_1": "Y << 3\n",
        "comment_2": "r[y]\nr[z]\nHL\nBC\nDE\nA\nI\nR\nPC\nMDR\nZERO\nB",
        "comment_3": "MDR\nSR2\nHL\nsext(-2)",
        "comment_4": "r[y]\nMDR\nMDR[7:0]`A\nHL\nBC\nALU\n",
        "comment_5": "LSB is in0",
        "comment_6": "ALU\nHL\nr[z]",
        "comment_7": "SEXT MDR logic\n"
      }
    }
  }
}