

================================================================
== Vivado HLS Report for 'CvtColor_0_32_32_480_640_s'
================================================================
* Date:           Sat Jul  4 08:28:09 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     18.91|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  308641|    1|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  308640|  3 ~ 643 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |    0|     640|         2|          1|          1| 0 ~ 640 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|    132|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      42|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|      42|    156|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_fu_196_p2   |     *    |      1|  0|   1|           8|          21|
    |p_Val2_4_fu_206_p2   |     *    |      1|  0|   1|           8|          20|
    |p_Val2_s_fu_186_p2   |     *    |      1|  0|   0|           8|          18|
    |i_1_fu_165_p2        |     +    |      0|  0|  12|          12|           1|
    |j_1_fu_176_p2        |     +    |      0|  0|  12|          12|           1|
    |p_Val2_13_fu_258_p2  |     +    |      0|  0|   9|           9|           9|
    |p_Val2_5_fu_216_p2   |     +    |      0|  0|  28|          28|          28|
    |p_Val2_6_fu_226_p2   |     +    |      0|  0|  29|          29|          29|
    |tmp_22_fu_276_p3     |  Select  |      0|  0|   8|           1|           2|
    |exitcond8_fu_160_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_171_p2   |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_56        |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_89        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 132|         141|         155|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |i_reg_137  |  12|          2|   12|         24|
    |j_reg_148  |  12|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          4|   24|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   2|    2|          0|
    |ap_done_reg            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|    1|          0|
    |exitcond_reg_305       |   1|    1|          0|
    |i_1_reg_300            |  12|   12|          0|
    |i_reg_137              |  12|   12|          0|
    |j_reg_148              |  12|   12|          0|
    +-----------------------+----+-----+-----------+
    |Total                  |  42|   42|          0|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | CvtColor<0,32,32,480,640> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |     p_src_rows_V_read     |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |     p_src_cols_V_read     |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_0_V   |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_0_V   |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_0_V   |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_1_V   |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_1_V   |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_1_V   |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_2_V   |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_2_V   |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_2_V   |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_0_V   |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_0_V   |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_0_V   |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_1_V   |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_1_V   |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_1_V   |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_2_V   |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_2_V   |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_2_V   |    pointer   |
+-------------------------------+-----+-----+------------+---------------------------+--------------+

