timestamp 1752982802
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_TH65V5 sky130_fd_pr__pfet_01v8_TH65V5_0 1 0 233 0 1 1518
use sky130_fd_pr__nfet_01v8_PCULBC sky130_fd_pr__nfet_01v8_PCULBC_1 1 0 429 0 1 688
use sky130_fd_pr__nfet_01v8_PCULBC sky130_fd_pr__nfet_01v8_PCULBC_0 1 0 125 0 1 688
port "Vout" 2 574 1342 590 1358 m1
port "Vin" 3 -36 1344 -20 1360 m1
port "VDPWR" 1 234 1818 268 1856 m1
port "VGND" 4 238 -150 254 -134 m1
node "Vout" 212 179.806 574 1342 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26160 1396 4488 268 0 0 0 0 0 0 0 0 0 0
node "Vin" 1136 299.699 -36 1344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17928 1348 0 0 4488 268 4488 268 0 0 0 0 0 0 0 0 0 0
node "VDPWR" 1463 1429.4 234 1818 m1 0 0 0 0 345552 2356 0 0 110800 1508 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91284 1528 105168 1588 0 0 0 0 0 0 0 0 0 0
substrate "VGND" 0 0 238 -150 m1 0 0 0 0 0 0 0 0 0 0 125200 1652 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99648 2020 105168 1588 0 0 0 0 0 0 0 0 0 0
cap "VDPWR" "Vin" 198.752
cap "Vin" "Vout" 70.7388
cap "VDPWR" "Vout" 126.828
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n73_n100#" -1.37108
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n33_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" 69.9744
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n63_n626#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" 57.4855
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n63_n626#" "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n73_n100#" 26.9444
cap "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n73_n100#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" 31.025
cap "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n73_n100#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n33_n600#" 62.3975
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n63_n626#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" 40.8229
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n63_n626#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n33_n600#" 40.9067
cap "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n33_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" 79.289
merge "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n73_n100#" "sky130_fd_pr__pfet_01v8_TH65V5_0/w_n109_n162#" -314.963 0 0 0 0 -70632 -1084 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_TH65V5_0/w_n109_n162#" "VDPWR"
merge "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n33_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n33_n600#" -186.284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1088 -268 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n33_n600#" "sky130_fd_pr__pfet_01v8_TH65V5_0/a_15_n100#"
merge "sky130_fd_pr__pfet_01v8_TH65V5_0/a_15_n100#" "Vout"
merge "sky130_fd_pr__nfet_01v8_PCULBC_0/VSUBS" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" -1161.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1632 -368 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_PCULBC_0/a_63_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n125_n600#"
merge "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n125_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_PCULBC_1/VSUBS" "sky130_fd_pr__nfet_01v8_PCULBC_1/a_63_n600#"
merge "sky130_fd_pr__nfet_01v8_PCULBC_1/a_63_n600#" "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n125_n600#"
merge "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n125_n600#" "sky130_fd_pr__pfet_01v8_TH65V5_0/VSUBS"
merge "sky130_fd_pr__pfet_01v8_TH65V5_0/VSUBS" "VGND"
merge "sky130_fd_pr__nfet_01v8_PCULBC_0/a_n63_n626#" "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n63_n626#" -223.212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -900 -744 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_PCULBC_1/a_n63_n626#" "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n15_n126#"
merge "sky130_fd_pr__pfet_01v8_TH65V5_0/a_n15_n126#" "Vin"
