{
    "//": "Basics",
    "DESIGN_NAME": "tristate_test",
    "VERILOG_FILES": "dir::*.v",
    "RUN_CTS": 0,
    "CLOCK_PORT": "",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0,0,100,100",
    "CORE_AREA": "30,30,70,70",
    "MAX_FANOUT_CONSTRAINT": 5,
    "MAX_TRANSITION_CONSTRAINT": 2,
    "//": "PDN",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 2,
    "FP_PDN_HWIDTH": 2,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "FP_PDN_SKIPTRIM": true
}
