

================================================================
== Vitis HLS Report for 'cvtcolor_og'
================================================================
* Date:           Wed Mar 20 05:12:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2082250|  2082250|  20.823 ms|  20.823 ms|  2082242|  2082242|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.61>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 8 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 9 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%img_gray_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_gray" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 10 'read' 'img_gray_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%img_bgr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_bgr" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 11 'read' 'img_bgr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_gray_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 12 'alloca' 'img_gray_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imgInput0_cols_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 13 'alloca' 'imgInput0_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%imgInput0_rows_c = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 14 'alloca' 'imgInput0_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%imgInput0_data = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12]   --->   Operation 15 'alloca' 'imgInput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%imgOutput0_data = alloca i64 1" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16]   --->   Operation 16 'alloca' 'imgOutput0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.61ns)   --->   "%call_ln22 = call void @entry_proc5, i64 %img_gray_read, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 17 'call' 'call_ln22' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%call_ret = call i128 @Block_entry1_proc, i32 %rows_read, i32 %cols_read" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%imgOutput0_rows_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 19 'extractvalue' 'imgOutput0_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%imgOutput0_cols_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 20 'extractvalue' 'imgOutput0_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%imgInput0_rows_c9_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 21 'extractvalue' 'imgInput0_rows_c9_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%imgInput0_cols_c10_channel = extractvalue i128 %call_ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 22 'extractvalue' 'imgInput0_cols_c10_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [2/2] (7.30ns)   --->   "%call_ln24 = call void @Array2xfMat<512, 16, 1080, 1920, 1, 2>, i512 %gmem1, i64 %img_bgr_read, i32 %imgInput0_rows_c9_channel, i32 %imgInput0_cols_c10_channel, i24 %imgInput0_data, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:24]   --->   Operation 23 'call' 'call_ln24' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln24 = call void @Array2xfMat<512, 16, 1080, 1920, 1, 2>, i512 %gmem1, i64 %img_bgr_read, i32 %imgInput0_rows_c9_channel, i32 %imgInput0_cols_c10_channel, i24 %imgInput0_data, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:24]   --->   Operation 24 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln25 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i24 %imgInput0_data, i8 %imgOutput0_data" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:25]   --->   Operation 25 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln25 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>, i32 %imgInput0_rows_c, i32 %imgInput0_cols_c, i24 %imgInput0_data, i8 %imgOutput0_data" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:25]   --->   Operation 26 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 27 [2/2] (3.63ns)   --->   "%call_ln26 = call void @xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>, i32 %imgOutput0_rows_channel, i32 %imgOutput0_cols_channel, i8 %imgOutput0_data, i512 %gmem2, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:26]   --->   Operation 27 'call' 'call_ln26' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @img_gray_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %img_gray_c, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 28 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 29 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput0_cols_c, i32 %imgInput0_cols_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 30 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 31 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput0_rows_c, i32 %imgInput0_rows_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 32 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput0_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 33 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln22 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_20, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_bgr, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_gray, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_4, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput0_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgInput0_data, i24 %imgInput0_data"   --->   Operation 51 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput0_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgOutput0_data, i8 %imgOutput0_data"   --->   Operation 53 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln26 = call void @xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>, i32 %imgOutput0_rows_channel, i32 %imgOutput0_cols_channel, i8 %imgOutput0_data, i512 %gmem2, i64 %img_gray_c" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:26]   --->   Operation 55 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:27]   --->   Operation 56 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.613ns
The critical path consists of the following:
	s_axi read operation ('img_gray_read', W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22) on port 'img_gray' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22) [9]  (1.000 ns)
	'call' operation 0 bit ('call_ln22', W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22) to 'entry_proc5' [43]  (3.613 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret', W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22) to 'Block_entry1_proc' [44]  (0.000 ns)
	'call' operation 0 bit ('call_ln24', W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:24) to 'Array2xfMat<512, 16, 1080, 1920, 1, 2>' [49]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.634ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:26) to 'xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>' [51]  (3.634 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
