// Seed: 2384783361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always $display(id_2 + id_5, id_2, 1'b0 > id_2);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 void id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4
);
  tri  id_6;
  wire id_7;
  assign id_7 = id_1;
  tri id_8, id_9;
  assign id_8 = id_2;
  wire id_10, id_11, id_12;
  assign id_6 = id_3;
  wand id_13, id_14, id_15 = 1'b0;
  wire id_16;
  module_0(
      id_15, id_10, id_14, id_10, id_13
  );
  wire id_17;
  wire id_18, id_19, id_20;
  wire id_21;
  wire id_22, id_23;
  wire id_24, id_25;
  wire id_26;
endmodule
