C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin64\c_vhdl.exe  -osyn  H:\vhdl\rev_2\synwork\proj_1_comp.srs  -top  vdp  -prodtype  synplify_premier  -dw  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac  -nram -divnmod -fast_synthesis 0  -encrypt  -pro  -dmgen_only  H:\vhdl\rev_2\dm  -lite   -proto -ui -fid2 -ram -sharing on       -ll 2000 -autosm -ignore_undefined_lib  -lib work H:\vhdl\hardware_files\config_pack.vhd -lib work H:\vhdl\hardware_files\db.vhd -lib work H:\vhdl\hardware_files\exercises.vhd -lib work H:\vhdl\hardware_files\project_pack.vhd -lib work H:\vhdl\hardware_files\rcb.vhd -lib work H:\vhdl\hardware_files\vdp.vhd -loga  H:\vhdl\rev_2\compile_dm.log 
rc:0 success:1
H:\vhdl\rev_2\synwork\proj_1_comp.srs|o|0|0
H:\vhdl\hardware_files\config_pack.vhd|i|1458586548|1890
H:\vhdl\hardware_files\db.vhd|i|1458581657|9471
H:\vhdl\hardware_files\exercises.vhd|i|1458581657|13402
H:\vhdl\hardware_files\project_pack.vhd|i|1458581657|3084
H:\vhdl\hardware_files\rcb.vhd|i|1458586548|13742
H:\vhdl\hardware_files\vdp.vhd|i|1458581657|1714
H:\vhdl\rev_2\compile_dm.log|o|1458586587|2270054
C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin64\c_vhdl.exe|i|1385356906|5461504
C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin\c_vhdl.exe|i|1385356690|1980928
