==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/mnt/B4A0CD3FA0CD08B6/Embedded/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'RTL_mergesort.prj/solution1/mergesort.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Label 'merge_label0' does not exist in function 'merge'. 
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Label 'merge_label1' does not exist in function 'merge'. 
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Label 'merge_label2' does not exist in function 'merge'. 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.621 ; gain = 12.586 ; free physical = 11412 ; free virtual = 29477
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.621 ; gain = 12.586 ; free physical = 11409 ; free virtual = 29475
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.621 ; gain = 12.586 ; free physical = 11400 ; free virtual = 29475
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'mergesort' (RTL_mergesort.prj/solution1/mergesort.c:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.621 ; gain = 12.586 ; free physical = 11400 ; free virtual = 29475
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'merge' (RTL_mergesort.prj/solution1/mergesort.c:6).
WARNING: [XFORM 203-503] Cannot unroll loop 'MERGE_WHILE' (RTL_mergesort.prj/solution1/mergesort.c:14) in function 'merge' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'MERGE_FOR1' (RTL_mergesort.prj/solution1/mergesort.c:25) in function 'merge' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'MERGE_FOR2' (RTL_mergesort.prj/solution1/mergesort.c:30) in function 'merge' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'MERGE_FOR3' (RTL_mergesort.prj/solution1/mergesort.c:35) in function 'merge' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'arr' (RTL_mergesort.prj/solution1/mergesort.c:44) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'min' into 'mergesort' (RTL_mergesort.prj/solution1/mergesort.c:54) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 493.617 ; gain = 140.582 ; free physical = 11379 ; free virtual = 29454
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'FOR1' (RTL_mergesort.prj/solution1/mergesort.c:50:3) in function 'mergesort' : 
                         the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.617 ; gain = 140.582 ; free physical = 11378 ; free virtual = 29454
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mergesort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 70.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 71.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'merge' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 71.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 71.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mergesort_mux_104_64_1' to 'mergesort_mux_104bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mergesort_mux_104bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 72.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mergesort/arr_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mergesort' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'h' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergesort'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 74.907 MB.
INFO: [RTMG 210-278] Implementing memory 'merge_x_ram' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.617 ; gain = 140.582 ; free physical = 11357 ; free virtual = 29447
INFO: [SYSC 207-301] Generating SystemC RTL for mergesort.
INFO: [VHDL 208-304] Generating VHDL RTL for mergesort.
INFO: [VLOG 209-307] Generating Verilog RTL for mergesort.
INFO: [HLS 200-112] Total elapsed time: 3.59 seconds; peak allocated memory: 74.907 MB.
