[INFO]: Run Directory: /openlane/designs/gpio_control_block/runs/RUN_27
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/gpio_control_block/runs/RUN_27/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/gpio_control_block/runs/RUN_27/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: designs/gpio_control_block/runs/RUN_27/logs/floorplan/3-initial_fp.log)...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 44.62, CORE_HEIGHT to 73.44.
[INFO]: Running IO Placement...
[INFO]: Applying DEF template...
[INFO]: Performing Manual Macro Placement (log: designs/gpio_control_block/runs/RUN_27/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/gpio_control_block/runs/RUN_27/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd vccd1} and ground {vssd vssd1}...
[INFO]: Generating PDN (log: designs/gpio_control_block/runs/RUN_27/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: designs/gpio_control_block/runs/RUN_27/logs/placement/8-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/gpio_control_block/runs/RUN_27/logs/placement/9-resizer.log)...
[INFO]: Removing Buffers from Nets (If Applicable) (log: designs/gpio_control_block/runs/RUN_27/logs/placement/10-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/gpio_control_block/runs/RUN_27/logs/placement/11-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/gpio_control_block/runs/RUN_27/logs/cts/12-cts.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/gpio_control_block/runs/RUN_27/logs/cts/13-resizer.log)...
[INFO]: Removing Buffers from Nets (If Applicable) (log: designs/gpio_control_block/runs/RUN_27/logs/placement/14-remove_buffers.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/gpio_control_block/runs/RUN_27/logs/routing/15-resizer.log)...
[INFO]: Removing Buffers from Nets (If Applicable) (log: designs/gpio_control_block/runs/RUN_27/logs/placement/16-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/gpio_control_block/runs/RUN_27/logs/routing/17-diode_legalization.log)...
[INFO]: Running Fill Insertion (log: designs/gpio_control_block/runs/RUN_27/logs/routing/18-fill.log)...
[INFO]: Running Global Routing (log: designs/gpio_control_block/runs/RUN_27/logs/routing/19-global.log)...
[INFO]: Writing Verilog (log: designs/gpio_control_block/runs/RUN_27/logs/routing/19-global_write_netlist.log)...
[INFO]: Running Detailed Routing (log: designs/gpio_control_block/runs/RUN_27/logs/routing/21-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Running SPEF Extraction at the min process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/22-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/23-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/24-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/25-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/26-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/27-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/28-rcx_sta.log)...
[INFO]: Creating IR Drop Report (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/29-irdrop.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/30-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDSII with KLayout (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/31-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/32-xor.log)...
[INFO]: Running Magic Spice Export from LEF (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/33-spice.log)...
[INFO]: Writing Powered Verilog (logs: designs/gpio_control_block/runs/RUN_27/logs/signoff/34-write_powered_def.log, designs/gpio_control_block/runs/RUN_27/logs/signoff/34-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/34-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/36-lvs.lef.log)...
[INFO]: Running Magic DRC (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/37-drc.log)...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to KLayout XML Database...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/gpio_control_block/runs/RUN_27/logs/signoff/38-antenna.log)...
[INFO]: Your design contains macros, which is not supported by the current integration of CVC. So CVC won't run, however CVC is just a check so it's not critical to your design.
[INFO]: Saving current set of views in 'designs/gpio_control_block/runs/RUN_27/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/gpio_control_block/runs/RUN_27/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/gpio_control_block/runs/RUN_27/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[ERROR]: There are setup violations in the design at the typical corner. Please refer to 'designs/gpio_control_block/runs/RUN_27/reports/signoff/28-rcx_sta.max.rpt'.
[INFO]: Saving current set of views in 'designs/gpio_control_block/runs/RUN_27/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/gpio_control_block/runs/RUN_27/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/gpio_control_block/runs/RUN_27/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
