NDFramePage.OnPageTitleLoaded("File6:svdb_ral_uvm/tb_uvm/rtl/design.sv","design.sv");NDSummary.OnSummaryLoaded("File6:svdb_ral_uvm/tb_uvm/rtl/design.sv",[["SystemVerilog","SystemVerilog"]],[["Files","File"],["Groups","Group"],["Modules","Module"],["Sections","Section"],["Variables","Variable"]],[[89,0,0,"design.sv","design.sv"],[90,0,2,"register_block_dut","register_block_dut"],[91,0,3,"Address and range parameters","Address_and_range_parameters"],[92,0,3,"Register offset parameters","Register_offset_parameters"],[93,0,3,"Internal register storage","Internal_register_storage"],[94,0,1,"Variables","Variables"],[95,0,4,"status_register","status_register"],[96,0,4,"control_register","control_register"],[97,0,4,"configuration_register","configuration_register"],[98,0,4,"security_register","security_register"],[99,0,4,"status_flags","status_flags"],[100,0,4,"control_bits","control_bits"],[101,0,4,"security_written","security_written"]]);