==20420== Cachegrind, a cache and branch-prediction profiler
==20420== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20420== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20420== Command: ./srr-large
==20420== 
--20420-- warning: L3 cache found, using its data for the LL simulation.
--20420-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20420-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20420== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20420== (see section Limitations in user manual)
==20420== NOTE: further instances of this message will not be shown
==20420== 
==20420== I   refs:      919,217,731,571
==20420== I1  misses:            671,398
==20420== LLi misses:              1,993
==20420== I1  miss rate:            0.00%
==20420== LLi miss rate:            0.00%
==20420== 
==20420== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20420== D1  misses:     27,206,051,232  ( 26,073,837,183 rd   +   1,132,214,049 wr)
==20420== LLd misses:            798,921  (        246,509 rd   +         552,412 wr)
==20420== D1  miss rate:             7.6% (           10.9%     +             1.0%  )
==20420== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20420== 
==20420== LL refs:        27,206,722,630  ( 26,074,508,581 rd   +   1,132,214,049 wr)
==20420== LL misses:             800,914  (        248,502 rd   +         552,412 wr)
==20420== LL miss rate:              0.0% (            0.0%     +             0.0%  )
