;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 291356
Time = 22.61
CyclesPerSecond = 12884

; Dispatch stage
Dispatch.Uop.nop = 219
Dispatch.Uop.move = 5554
Dispatch.Uop.add = 17261
Dispatch.Uop.sub = 19836
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44354
Dispatch.Uop.and = 6731
Dispatch.Uop.or = 439
Dispatch.Uop.xor = 1807
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25346
Dispatch.Uop.store = 16912
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2532
Dispatch.Uop.ret = 2331
Dispatch.Uop.jump = 1037
Dispatch.Uop.branch = 14538
Dispatch.Uop.ibranch = 933
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87044
Dispatch.Logic = 9766
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42258
Dispatch.Ctrl = 21371
Dispatch.WndSwitch = 4863
Dispatch.Total = 160694
Dispatch.IPC = 0.5515
Dispatch.DutyCycle = 0.1379

; Issue stage
Issue.Uop.nop = 157
Issue.Uop.move = 4669
Issue.Uop.add = 15695
Issue.Uop.sub = 17410
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39749
Issue.Uop.and = 5588
Issue.Uop.or = 344
Issue.Uop.xor = 1413
Issue.Uop.not = 3
Issue.Uop.shift = 473
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21722
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2320
Issue.Uop.ret = 2133
Issue.Uop.jump = 957
Issue.Uop.branch = 12062
Issue.Uop.ibranch = 872
Issue.Uop.syscall = 33
Issue.Integer = 77557
Issue.Logic = 7924
Issue.FloatingPoint = 0
Issue.Memory = 35432
Issue.Ctrl = 18344
Issue.WndSwitch = 4453
Issue.Total = 139447
Issue.IPC = 0.4786
Issue.DutyCycle = 0.1197

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13543
Commit.Uop.sub = 16139
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35462
Commit.Uop.and = 5364
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20422
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11861
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69245
Commit.Logic = 7455
Commit.FloatingPoint = 0
Commit.Memory = 34132
Commit.Ctrl = 17357
Commit.WndSwitch = 4154
Commit.Total = 128266
Commit.IPC = 0.4402
Commit.DutyCycle = 0.1101

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 17357
Commit.Squashed = 32428
Commit.Mispred = 2333
Commit.PredAcc = 0.8656


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 33105
fu.IntAdd.Denied = 186
fu.IntAdd.WaitingTime = 0.009062
fu.IntMult.Accesses = 30
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 39749
fu.EffAddr.Denied = 6132
fu.EffAddr.WaitingTime = 0.1412
fu.Logic.Accesses = 7924
fu.Logic.Denied = 117
fu.Logic.WaitingTime = 0.03205
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 87247
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 35953
Reuse Percentage = 41.21%
Trivial Instructions = 98
Trivial Percentage = 0.11%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     16161 |             sub |         60 |         60 |                x - x
     53544 |             sub |         20 |         20 |                x - x
     53960 |             sub |         43 |         43 |                x - x
     53961 |             sub |          7 |          7 |                x - x
     79695 |             sub |         31 |         31 |                x - x
     79696 |             sub |         41 |         41 |                x - x
     92689 |             sub |         33 |         33 |                x - x
    159393 |             sub |          0 |          0 |                x - 0
    159394 |             sub |          7 |          7 |                x - x
    160686 |             sub |         65 |          0 |                x - 0
    161056 |             sub |         78 |         78 |                x - x
    161057 |             sub |         15 |         15 |                x - x
    161445 |             sub |          6 |          6 |                x - x
    161446 |             sub |         73 |         73 |                x - x
    162564 |             sub |         49 |         49 |                x - x
    162565 |             sub |         19 |         19 |                x - x
    162875 |             sub |         45 |         45 |                x - x
    162876 |             sub |         53 |         53 |                x - x
    163174 |             sub |          1 |          1 |                x - x
    163175 |             sub |         23 |         23 |                x - x
    166472 |             sub |         62 |         62 |                x - x
    166473 |             sub |          2 |          2 |                x - x
    166829 |             sub |         52 |         52 |                x - x
    166830 |             sub |          6 |          6 |                x - x
    167119 |             sub |         30 |         30 |                x - x
    167120 |             sub |         61 |         61 |                x - x
    167435 |             sub |         56 |         56 |                x - x
    167436 |             sub |         23 |         23 |                x - x
    169071 |             sub |         50 |         50 |                x - x
    169072 |             sub |         17 |         17 |                x - x
    169264 |             sub |         35 |          0 |                x - 0
    169466 |             sub |         53 |         53 |                x - x
    169467 |             sub |         72 |         72 |                x - x
    169756 |             sub |         59 |         59 |                x - x
    169757 |             sub |         56 |         56 |                x - x
    170072 |             sub |         78 |         78 |                x - x
    170073 |             sub |         76 |         76 |                x - x
    170594 |             sub |         20 |         20 |                x - x
    170595 |             sub |         22 |         22 |                x - x
    172435 |             sub |         27 |         27 |                x - x
    172436 |             sub |         48 |         48 |                x - x
    172855 |             sub |         78 |         78 |                x - x
    172856 |             sub |         62 |         62 |                x - x
    173145 |             sub |         42 |         42 |                x - x
    173146 |             sub |         31 |         31 |                x - x
    173461 |             sub |         11 |         11 |                x - x
    173462 |             sub |         36 |         36 |                x - x
    173983 |             sub |         13 |         13 |                x - x
    173984 |             sub |          2 |          2 |                x - x
    174350 |             sub |         75 |         75 |                x - x
    174351 |             sub |         77 |         77 |                x - x
    174658 |             sub |         16 |         16 |                x - x
    174659 |             sub |         61 |         61 |                x - x
    175006 |             sub |         35 |         35 |                x - x
    175007 |             sub |         31 |         31 |                x - x
    176422 |             sub |         49 |         49 |                x - x
    176423 |             sub |         42 |         42 |                x - x
    176816 |             sub |         48 |         48 |                x - x
    176817 |             sub |         27 |         27 |                x - x
    177106 |             sub |         43 |         43 |                x - x
    177107 |             sub |         24 |         24 |                x - x
    177422 |             sub |         59 |         59 |                x - x
    177423 |             sub |          8 |          8 |                x - x
    177944 |             sub |         41 |         41 |                x - x
    177945 |             sub |          3 |          3 |                x - x
    178283 |             sub |         28 |         28 |                x - x
    178385 |             sub |         28 |         28 |                x - x
    178386 |             sub |          4 |          4 |                x - x
    178810 |             sub |          7 |          7 |                x - x
    178811 |             sub |         29 |         29 |                x - x
    179100 |             sub |         77 |         77 |                x - x
    179101 |             sub |          4 |          4 |                x - x
    179421 |             sub |         29 |         29 |                x - x
    179422 |             sub |         50 |         50 |                x - x
    181180 |             sub |         17 |          0 |                x - 0
    184663 |             add |         29 |          0 |                x + 0
    186877 |             sub |         61 |          0 |                x - 0
    189517 |             sub |          9 |          0 |                x - 0
    192594 |             add |         77 |          0 |                x + 0
    193088 |             sub |          5 |          0 |                x - 0
    194970 |             sub |         19 |          0 |                x - 0
    195719 |             sub |         57 |          0 |                x - 0
    200988 |             sub |         24 |          0 |                x - 0
    205680 |             sub |          2 |          0 |                x - 0
    206120 |             add |         41 |          0 |                x + 0
    216620 |             sub |         29 |          0 |                x - 0
    219015 |             sub |          4 |          0 |                x - 0
    234680 |             sub |         66 |          0 |                x - 0
    253811 |             sub |         37 |          0 |                x - 0
    256477 |             add |         45 |          0 |                x + 0
    258083 |             sub |         32 |          0 |                x - 0
    260870 |             sub |         13 |          0 |                x - 0
    263353 |             add |          4 |          0 |                x + 0
    263654 |             sub |         13 |          0 |                x - 0
    264292 |             sub |         55 |          0 |                x - 0
    264295 |             sub |         24 |          0 |                x - 0
    264757 |             sub |         57 |          0 |                x - 0
    265227 |             sub |         49 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 296
Correct Predictions: 128
Confident Predictions: 0
Correct Confident Predictions: 128
Overall Accuracy: 43.2432%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 1830
Correct Predictions: 740
Confident Predictions: 715
Correct Confident Predictions: 302
Overall Accuracy: 40.4372%
Confident Predictions Accuracy: 42.2378%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 128266
Dispatch.Stall.spec = 32428
Dispatch.Stall.uop_queue = 800499
Dispatch.Stall.rob = 184325
Dispatch.Stall.iq = 9097
Dispatch.Stall.lsq = 10235
Dispatch.Stall.rename = 3
Dispatch.Stall.ctx = 567

; Dispatch stage
Dispatch.Uop.nop = 219
Dispatch.Uop.move = 5554
Dispatch.Uop.add = 17261
Dispatch.Uop.sub = 19836
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44354
Dispatch.Uop.and = 6731
Dispatch.Uop.or = 439
Dispatch.Uop.xor = 1807
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25346
Dispatch.Uop.store = 16912
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2532
Dispatch.Uop.ret = 2331
Dispatch.Uop.jump = 1037
Dispatch.Uop.branch = 14538
Dispatch.Uop.ibranch = 933
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87044
Dispatch.Logic = 9766
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42258
Dispatch.Ctrl = 21371
Dispatch.WndSwitch = 4863
Dispatch.Total = 160694
Dispatch.IPC = 0.5515
Dispatch.DutyCycle = 0.1379

; Issue stage
Issue.Uop.nop = 157
Issue.Uop.move = 4669
Issue.Uop.add = 15695
Issue.Uop.sub = 17410
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39749
Issue.Uop.and = 5588
Issue.Uop.or = 344
Issue.Uop.xor = 1413
Issue.Uop.not = 3
Issue.Uop.shift = 473
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21722
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2320
Issue.Uop.ret = 2133
Issue.Uop.jump = 957
Issue.Uop.branch = 12062
Issue.Uop.ibranch = 872
Issue.Uop.syscall = 33
Issue.Integer = 77557
Issue.Logic = 7924
Issue.FloatingPoint = 0
Issue.Memory = 35432
Issue.Ctrl = 18344
Issue.WndSwitch = 4453
Issue.Total = 139447
Issue.IPC = 0.4786
Issue.DutyCycle = 0.1197

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13543
Commit.Uop.sub = 16139
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35462
Commit.Uop.and = 5364
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20422
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11861
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69245
Commit.Logic = 7455
Commit.FloatingPoint = 0
Commit.Memory = 34132
Commit.Ctrl = 17357
Commit.WndSwitch = 4154
Commit.Total = 128266
Commit.IPC = 0.4402
Commit.DutyCycle = 0.1101

; Committed branches
Commit.Branches = 17357
Commit.Squashed = 32428
Commit.Mispred = 2333
Commit.PredAcc = 0.8656

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 219
Dispatch.Uop.move = 5554
Dispatch.Uop.add = 17261
Dispatch.Uop.sub = 19836
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 44354
Dispatch.Uop.and = 6731
Dispatch.Uop.or = 439
Dispatch.Uop.xor = 1807
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 649
Dispatch.Uop.sign = 132
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25346
Dispatch.Uop.store = 16912
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2532
Dispatch.Uop.ret = 2331
Dispatch.Uop.jump = 1037
Dispatch.Uop.branch = 14538
Dispatch.Uop.ibranch = 933
Dispatch.Uop.syscall = 36
Dispatch.Integer = 87044
Dispatch.Logic = 9766
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42258
Dispatch.Ctrl = 21371
Dispatch.WndSwitch = 4863
Dispatch.Total = 160694
Dispatch.IPC = 0.5515
Dispatch.DutyCycle = 0.1379

; Issue stage
Issue.Uop.nop = 157
Issue.Uop.move = 4669
Issue.Uop.add = 15695
Issue.Uop.sub = 17410
Issue.Uop.mult = 30
Issue.Uop.div = 4
Issue.Uop.effaddr = 39749
Issue.Uop.and = 5588
Issue.Uop.or = 344
Issue.Uop.xor = 1413
Issue.Uop.not = 3
Issue.Uop.shift = 473
Issue.Uop.sign = 103
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21722
Issue.Uop.store = 13710
Issue.Uop.prefetch = 0
Issue.Uop.call = 2320
Issue.Uop.ret = 2133
Issue.Uop.jump = 957
Issue.Uop.branch = 12062
Issue.Uop.ibranch = 872
Issue.Uop.syscall = 33
Issue.Integer = 77557
Issue.Logic = 7924
Issue.FloatingPoint = 0
Issue.Memory = 35432
Issue.Ctrl = 18344
Issue.WndSwitch = 4453
Issue.Total = 139447
Issue.IPC = 0.4786
Issue.DutyCycle = 0.1197

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4067
Commit.Uop.add = 13543
Commit.Uop.sub = 16139
Commit.Uop.mult = 30
Commit.Uop.div = 4
Commit.Uop.effaddr = 35462
Commit.Uop.and = 5364
Commit.Uop.or = 329
Commit.Uop.xor = 1242
Commit.Uop.not = 3
Commit.Uop.shift = 415
Commit.Uop.sign = 102
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20422
Commit.Uop.store = 13710
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 752
Commit.Uop.branch = 11861
Commit.Uop.ibranch = 590
Commit.Uop.syscall = 32
Commit.Integer = 69245
Commit.Logic = 7455
Commit.FloatingPoint = 0
Commit.Memory = 34132
Commit.Ctrl = 17357
Commit.WndSwitch = 4154
Commit.Total = 128266
Commit.IPC = 0.4402
Commit.DutyCycle = 0.1101

; Committed branches
Commit.Branches = 17357
Commit.Squashed = 32428
Commit.Mispred = 2333
Commit.PredAcc = 0.8656

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 128266
ROB.Writes = 160694
IQ.Size = 40
IQ.Reads = 104015
IQ.Writes = 118436
LSQ.Size = 20
LSQ.Reads = 35432
LSQ.Writes = 42258
RF_Int.Size = 80
RF_Int.Reads = 161271
RF_Int.Writes = 104915
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 187452
RAT.IntWrites = 109399
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 20788
BTB.Writes = 17357

