Timing Analyzer report for Somador
Tue Nov 30 22:34:02 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Somador                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processors 3-12        ;   0.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; Somador.out.sdc ; OK     ; Tue Nov 30 22:34:01 2021 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 172.59 MHz ; 172.59 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.397 ; -114.310        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.404 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.343 ; -20.662            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.412 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -151.950                      ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.397 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 2.848      ;
; -2.227 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 2.678      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.071 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.068      ; 2.522      ;
; -1.847 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.434      ;
; -1.846 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.433      ;
; -1.845 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.432      ;
; -1.844 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.431      ;
; -1.840 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.427      ;
; -1.765 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.685      ;
; -1.690 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.610      ;
; -1.687 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.607      ;
; -1.664 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 2.152      ;
; -1.633 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.553      ;
; -1.628 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.546      ;
; -1.621 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.532      ;
; -1.614 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.534      ;
; -1.613 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.200      ;
; -1.612 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.199      ;
; -1.610 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.197      ;
; -1.610 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.197      ;
; -1.609 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.529      ;
; -1.604 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 2.191      ;
; -1.559 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.479      ;
; -1.558 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.478      ;
; -1.557 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.477      ;
; -1.555 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.475      ;
; -1.537 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.455      ;
; -1.532 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 2.020      ;
; -1.513 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 2.001      ;
; -1.512 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 2.292      ;
; -1.508 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.079      ; 2.085      ;
; -1.507 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.425      ;
; -1.501 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.421      ;
; -1.496 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.414      ;
; -1.494 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.412      ;
; -1.489 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.400      ;
; -1.482 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.402      ;
; -1.478 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.398      ;
; -1.477 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.397      ;
; -1.477 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.395      ;
; -1.470 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.381      ;
; -1.458 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.378      ;
; -1.427 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.347      ;
; -1.426 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.346      ;
; -1.425 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.345      ;
; -1.423 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.343      ;
; -1.411 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.329      ;
; -1.409 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 2.742      ;
; -1.406 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.324      ;
; -1.405 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.323      ;
; -1.400 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 1.888      ;
; -1.391 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.309      ;
; -1.387 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.307      ;
; -1.381 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.301      ;
; -1.381 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 1.869      ;
; -1.376 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.294      ;
; -1.375 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.293      ;
; -1.375 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.294      ;
; -1.369 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.289      ;
; -1.364 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.282      ;
; -1.362 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.280      ;
; -1.362 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.280      ;
; -1.357 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.268      ;
; -1.350 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.270      ;
; -1.346 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.266      ;
; -1.345 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.265      ;
; -1.345 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.263      ;
; -1.344 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.263      ;
; -1.343 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.261      ;
; -1.342 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.261      ;
; -1.338 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.249      ;
; -1.333 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 2.666      ;
; -1.329 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.248      ;
; -1.327 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.247      ;
; -1.326 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.246      ;
; -1.320 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 1.907      ;
; -1.319 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 1.906      ;
; -1.319 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.238      ;
; -1.317 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 1.904      ;
; -1.317 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 1.904      ;
; -1.311 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.089      ; 1.898      ;
; -1.309 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad                                                          ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.085      ; 1.892      ;
; -1.295 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.215      ;
; -1.294 ; TOP:inst|Acumulador:acc|r_in[6]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.214      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; TOP:inst|FSM:fsm|ready~_Duplicate_1        ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|wren                      ; TOP:inst|FSM:fsm|wren                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|rden                      ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|clear                     ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|transf                    ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[2]                ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[3]                ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[0]                ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TOP:inst|FSM:fsm|address[1]                ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.555 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.251      ;
; 0.559 ; TOP:inst|Acumulador:acc|out[14]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.255      ;
; 0.568 ; TOP:inst|Acumulador:acc|out[2]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.262      ;
; 0.570 ; TOP:inst|Acumulador:acc|out[15]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.853      ;
; 0.570 ; TOP:inst|Acumulador:acc|r_in[15]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.268      ;
; 0.576 ; TOP:inst|Acumulador:acc|out[0]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.270      ;
; 0.584 ; TOP:inst|Acumulador:acc|out[10]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.278      ;
; 0.588 ; TOP:inst|Acumulador:acc|out[12]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.282      ;
; 0.595 ; TOP:inst|Acumulador:acc|out[4]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.289      ;
; 0.596 ; TOP:inst|Acumulador:acc|out[13]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.290      ;
; 0.598 ; TOP:inst|Acumulador:acc|out[1]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.292      ;
; 0.604 ; TOP:inst|Acumulador:acc|out[8]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.298      ;
; 0.607 ; TOP:inst|Acumulador:acc|out[3]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.301      ;
; 0.607 ; TOP:inst|Acumulador:acc|out[14]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.301      ;
; 0.609 ; TOP:inst|Acumulador:acc|out[9]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.303      ;
; 0.613 ; TOP:inst|Acumulador:acc|out[5]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.307      ;
; 0.615 ; TOP:inst|Acumulador:acc|out[11]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.309      ;
; 0.616 ; TOP:inst|Acumulador:acc|out[6]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.310      ;
; 0.623 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.891      ;
; 0.645 ; TOP:inst|Acumulador:acc|out[7]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.928      ;
; 0.655 ; TOP:inst|Acumulador:acc|r_in[7]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.344      ;
; 0.656 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; TOP:inst|Acumulador:acc|out[14]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.361      ;
; 0.665 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.361      ;
; 0.674 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.940      ;
; 0.685 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.381      ;
; 0.685 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren      ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.694      ;
; 0.687 ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden      ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.696      ;
; 0.687 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren   ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.696      ;
; 0.688 ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf    ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.697      ;
; 0.726 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.424      ;
; 0.738 ; TOP:inst|Acumulador:acc|r_in[14]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.436      ;
; 0.789 ; TOP:inst|Acumulador:acc|r_in[4]            ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.057      ;
; 0.791 ; TOP:inst|Acumulador:acc|r_in[12]           ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.059      ;
; 0.791 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.487      ;
; 0.792 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.060      ;
; 0.792 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.488      ;
; 0.795 ; TOP:inst|Acumulador:acc|r_in[5]            ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.063      ;
; 0.796 ; TOP:inst|Acumulador:acc|r_in[5]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.494      ;
; 0.799 ; TOP:inst|Acumulador:acc|r_in[3]            ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.067      ;
; 0.801 ; TOP:inst|Acumulador:acc|r_in[9]            ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.069      ;
; 0.801 ; TOP:inst|Acumulador:acc|out[4]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.067      ;
; 0.807 ; TOP:inst|Acumulador:acc|out[10]            ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.073      ;
; 0.810 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.506      ;
; 0.815 ; TOP:inst|Acumulador:acc|r_in[4]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.513      ;
; 0.816 ; TOP:inst|Acumulador:acc|r_in[12]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.514      ;
; 0.824 ; TOP:inst|Acumulador:acc|r_in[13]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.522      ;
; 0.826 ; TOP:inst|Acumulador:acc|out[4]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.522      ;
; 0.832 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.100      ;
; 0.833 ; TOP:inst|Acumulador:acc|r_in[1]            ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.101      ;
; 0.835 ; TOP:inst|Acumulador:acc|r_in[2]            ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.103      ;
; 0.836 ; TOP:inst|Acumulador:acc|r_in[13]           ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.104      ;
; 0.836 ; TOP:inst|Acumulador:acc|r_in[11]           ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.104      ;
; 0.836 ; TOP:inst|Acumulador:acc|r_in[8]            ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.104      ;
; 0.839 ; TOP:inst|Acumulador:acc|r_in[14]           ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.107      ;
; 0.850 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.118      ;
; 0.853 ; TOP:inst|Acumulador:acc|r_in[0]            ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.121      ;
; 0.857 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit      ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.866      ;
; 0.858 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit  ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.303      ; 0.867      ;
; 0.868 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad  ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 0.825      ;
; 0.917 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.613      ;
; 0.917 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.252      ; 0.875      ;
; 0.919 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.615      ;
; 0.921 ; TOP:inst|Acumulador:acc|r_in[3]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.619      ;
; 0.935 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.631      ;
; 0.937 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.633      ;
; 0.944 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.642      ;
; 0.949 ; TOP:inst|Acumulador:acc|r_in[11]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.647      ;
; 0.956 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad     ; TOP:inst|FSM:fsm|ProxEstado.DesativaLoad                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.251      ; 0.913      ;
; 0.958 ; TOP:inst|Acumulador:acc|out[10]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.510      ; 1.654      ;
; 0.960 ; TOP:inst|FSM:fsm|address[2]                ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.228      ;
; 0.974 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; TOP:inst|Acumulador:acc|out[15]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.258      ;
; 0.977 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress    ; TOP:inst|FSM:fsm|ProxEstado.ConfereAddress                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.252      ; 0.935      ;
; 0.986 ; TOP:inst|Acumulador:acc|r_in[2]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.512      ; 1.684      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                              ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -1.343 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.253     ; 1.588      ;
; -0.930 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.160      ; 1.588      ;
; -0.930 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.160      ; 1.588      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                              ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.412 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.337      ; 1.455      ;
; 1.412 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.337      ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
; 1.842 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.093     ; 1.455      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.06 MHz ; 191.06 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.117 ; -98.050        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.356 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.164 ; -17.864           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.331 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -151.070                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.117 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.074      ; 2.578      ;
; -1.958 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.074      ; 2.419      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.856 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.074      ; 2.317      ;
; -1.648 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.228      ;
; -1.647 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.227      ;
; -1.646 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.226      ;
; -1.645 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.225      ;
; -1.640 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.220      ;
; -1.458 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.388      ;
; -1.440 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.020      ;
; -1.439 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.019      ;
; -1.438 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.018      ;
; -1.437 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.017      ;
; -1.432 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 2.012      ;
; -1.425 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.355      ;
; -1.396 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.326      ;
; -1.392 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 1.924      ;
; -1.390 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.071      ; 1.960      ;
; -1.342 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.272      ;
; -1.342 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.269      ;
; -1.338 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.258      ;
; -1.322 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.252      ;
; -1.313 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.243      ;
; -1.309 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.239      ;
; -1.309 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.239      ;
; -1.304 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.112      ;
; -1.280 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.210      ;
; -1.280 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.210      ;
; -1.276 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 1.808      ;
; -1.263 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.190      ;
; -1.247 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 1.779      ;
; -1.245 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.172      ;
; -1.226 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.156      ;
; -1.226 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.153      ;
; -1.224 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.151      ;
; -1.222 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.142      ;
; -1.208 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.138      ;
; -1.206 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.136      ;
; -1.197 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.124      ;
; -1.197 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.127      ;
; -1.193 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.123      ;
; -1.193 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.113      ;
; -1.193 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.123      ;
; -1.177 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.107      ;
; -1.170 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.099      ;
; -1.169 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad                                                          ; TOP:inst|FSM:fsm|load                                                            ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.077      ; 1.745      ;
; -1.164 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.094      ;
; -1.164 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.094      ;
; -1.163 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 1.743      ;
; -1.162 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 1.742      ;
; -1.162 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.091      ;
; -1.161 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 2.471      ;
; -1.161 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 1.741      ;
; -1.160 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 1.692      ;
; -1.160 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 1.740      ;
; -1.158 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.085      ;
; -1.155 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                            ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.081      ; 1.735      ;
; -1.148 ; TOP:inst|Acumulador:acc|out[4]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.078      ;
; -1.147 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.074      ;
; -1.131 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 1.663      ;
; -1.130 ; TOP:inst|Acumulador:acc|out[2]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.057      ;
; -1.129 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.056      ;
; -1.127 ; TOP:inst|Acumulador:acc|r_in[4]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.057      ;
; -1.110 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.040      ;
; -1.110 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.037      ;
; -1.108 ; TOP:inst|Acumulador:acc|out[5]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.035      ;
; -1.108 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.035      ;
; -1.108 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.037      ;
; -1.106 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.026      ;
; -1.102 ; TOP:inst|FSM:fsm|address[0]                                                                        ; TOP:inst|FSM:fsm|address[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.031      ;
; -1.097 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.217     ; 1.379      ;
; -1.092 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.022      ;
; -1.091 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.014      ;
; -1.091 ; TOP:inst|FSM:fsm|address[1]                                                                        ; TOP:inst|FSM:fsm|address[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.020      ;
; -1.090 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.020      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
; -1.084 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.355      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; TOP:inst|FSM:fsm|ready~_Duplicate_1        ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|wren                      ; TOP:inst|FSM:fsm|wren                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|rden                      ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|clear                     ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|transf                    ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|address[2]                ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|address[3]                ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|address[0]                ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TOP:inst|FSM:fsm|address[1]                ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.494 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.132      ;
; 0.497 ; TOP:inst|Acumulador:acc|out[14]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.135      ;
; 0.525 ; TOP:inst|Acumulador:acc|r_in[15]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.164      ;
; 0.527 ; TOP:inst|Acumulador:acc|out[15]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.785      ;
; 0.542 ; TOP:inst|Acumulador:acc|out[2]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.168      ;
; 0.547 ; TOP:inst|Acumulador:acc|out[0]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.173      ;
; 0.557 ; TOP:inst|Acumulador:acc|out[13]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.183      ;
; 0.559 ; TOP:inst|Acumulador:acc|out[10]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.185      ;
; 0.562 ; TOP:inst|Acumulador:acc|out[12]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.188      ;
; 0.564 ; TOP:inst|Acumulador:acc|out[1]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.190      ;
; 0.564 ; TOP:inst|Acumulador:acc|out[4]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.190      ;
; 0.571 ; TOP:inst|Acumulador:acc|out[8]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.197      ;
; 0.574 ; TOP:inst|Acumulador:acc|out[3]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.200      ;
; 0.575 ; TOP:inst|Acumulador:acc|out[9]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.201      ;
; 0.577 ; TOP:inst|Acumulador:acc|out[14]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.203      ;
; 0.581 ; TOP:inst|Acumulador:acc|out[5]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.207      ;
; 0.582 ; TOP:inst|Acumulador:acc|out[6]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.208      ;
; 0.582 ; TOP:inst|Acumulador:acc|out[11]            ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 1.208      ;
; 0.582 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.589 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.227      ;
; 0.589 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.227      ;
; 0.590 ; TOP:inst|Acumulador:acc|out[7]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.848      ;
; 0.599 ; TOP:inst|Acumulador:acc|r_in[7]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.230      ;
; 0.600 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; TOP:inst|Acumulador:acc|out[6]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; TOP:inst|Acumulador:acc|out[14]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.246      ;
; 0.618 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.861      ;
; 0.636 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.275      ;
; 0.656 ; TOP:inst|Acumulador:acc|r_in[14]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.295      ;
; 0.670 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren      ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.638      ;
; 0.671 ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden      ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.639      ;
; 0.671 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren   ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.639      ;
; 0.673 ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf    ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.641      ;
; 0.699 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.337      ;
; 0.699 ; TOP:inst|Acumulador:acc|r_in[5]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.338      ;
; 0.700 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.338      ;
; 0.717 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.355      ;
; 0.722 ; TOP:inst|Acumulador:acc|r_in[13]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.361      ;
; 0.722 ; TOP:inst|Acumulador:acc|r_in[4]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.361      ;
; 0.732 ; TOP:inst|Acumulador:acc|r_in[4]            ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.976      ;
; 0.733 ; TOP:inst|Acumulador:acc|r_in[12]           ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.977      ;
; 0.735 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.979      ;
; 0.737 ; TOP:inst|Acumulador:acc|r_in[5]            ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.981      ;
; 0.737 ; TOP:inst|Acumulador:acc|r_in[12]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.376      ;
; 0.741 ; TOP:inst|Acumulador:acc|out[4]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.984      ;
; 0.743 ; TOP:inst|Acumulador:acc|r_in[3]            ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.987      ;
; 0.743 ; TOP:inst|Acumulador:acc|r_in[9]            ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.987      ;
; 0.745 ; TOP:inst|Acumulador:acc|out[4]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.383      ;
; 0.748 ; TOP:inst|Acumulador:acc|out[10]            ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.991      ;
; 0.767 ; TOP:inst|Acumulador:acc|r_in[6]            ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.011      ;
; 0.772 ; TOP:inst|Acumulador:acc|r_in[13]           ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.016      ;
; 0.772 ; TOP:inst|Acumulador:acc|r_in[11]           ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.016      ;
; 0.774 ; TOP:inst|Acumulador:acc|r_in[1]            ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.018      ;
; 0.774 ; TOP:inst|Acumulador:acc|r_in[8]            ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.018      ;
; 0.774 ; TOP:inst|Acumulador:acc|r_in[0]            ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.018      ;
; 0.775 ; TOP:inst|Acumulador:acc|r_in[2]            ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.019      ;
; 0.780 ; TOP:inst|Acumulador:acc|r_in[14]           ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.024      ;
; 0.789 ; TOP:inst|FSM:fsm|address[4]                ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.032      ;
; 0.808 ; TOP:inst|Acumulador:acc|r_in[3]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.447      ;
; 0.812 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.450      ;
; 0.814 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.452      ;
; 0.823 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit  ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.791      ;
; 0.823 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit      ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.277      ; 0.791      ;
; 0.826 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.464      ;
; 0.828 ; TOP:inst|Acumulador:acc|out[8]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.466      ;
; 0.832 ; TOP:inst|Acumulador:acc|r_in[11]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.471      ;
; 0.833 ; TOP:inst|Acumulador:acc|r_in[10]           ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.472      ;
; 0.838 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad  ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.226      ; 0.755      ;
; 0.858 ; TOP:inst|Acumulador:acc|out[10]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.496      ;
; 0.871 ; TOP:inst|Acumulador:acc|r_in[2]            ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.510      ;
; 0.885 ; TOP:inst|Acumulador:acc|out[5]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; TOP:inst|Acumulador:acc|out[13]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; TOP:inst|Acumulador:acc|out[3]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; TOP:inst|Acumulador:acc|out[11]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; TOP:inst|Acumulador:acc|out[1]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.226      ; 0.806      ;
; 0.890 ; TOP:inst|Acumulador:acc|out[9]             ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; TOP:inst|FSM:fsm|address[2]                ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; TOP:inst|Acumulador:acc|out[0]             ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; TOP:inst|Acumulador:acc|out[2]             ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; TOP:inst|Acumulador:acc|out[12]            ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                               ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -1.164 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.228     ; 1.435      ;
; -0.784 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.152      ; 1.435      ;
; -0.784 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.152      ; 1.435      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                               ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.331 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.310      ; 1.332      ;
; 1.331 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.310      ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
; 1.726 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.085     ; 1.332      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.888 ; -41.033        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.160 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.914 ; -14.236           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.399 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -126.117                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.888 ; TOP:inst|FSM:fsm|address[0]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.977      ;
; -0.850 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.606     ; 0.731      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.846 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.719      ;
; -0.826 ; TOP:inst|FSM:fsm|rden                                                                              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.414     ; 0.921      ;
; -0.822 ; TOP:inst|FSM:fsm|wren                                                                              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.414     ; 0.917      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.736 ; TOP:inst|FSM:fsm|load                                                                              ; TOP:inst|Acumulador:acc|r_in[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.611      ;
; -0.697 ; TOP:inst|FSM:fsm|address[4]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.786      ;
; -0.694 ; TOP:inst|FSM:fsm|address[2]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.783      ;
; -0.688 ; TOP:inst|FSM:fsm|address[3]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.777      ;
; -0.670 ; TOP:inst|FSM:fsm|address[1]                                                                        ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.759      ;
; -0.619 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.686      ;
; -0.619 ; TOP:inst|FSM:fsm|transf                                                                            ; TOP:inst|Acumulador:acc|out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.686      ;
; -0.574 ; TOP:inst|FSM:fsm|ProxEstado.Inicio                                                                 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.449      ;
; -0.571 ; TOP:inst|FSM:fsm|ProxEstado.DesativaReady                                                          ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                               ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.446      ;
; -0.570 ; TOP:inst|FSM:fsm|ProxEstado.ConfereAddress                                                         ; TOP:inst|FSM:fsm|EstadoAtual.ConfereAddress                                                              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.445      ;
; -0.500 ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                             ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.375      ;
; -0.498 ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.373      ;
; -0.498 ; TOP:inst|FSM:fsm|ProxEstado.AtivaLoad                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.373      ;
; -0.497 ; TOP:inst|FSM:fsm|ProxEstado.DesativaLoad                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.372      ;
; -0.497 ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                             ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.372      ;
; -0.496 ; TOP:inst|FSM:fsm|ProxEstado.DesativaTransf                                                         ; TOP:inst|FSM:fsm|EstadoAtual.DesativaTransf                                                              ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.612     ; 0.371      ;
; -0.475 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady                                                            ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.515      ; 1.429      ;
; -0.384 ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                                              ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.438      ;
; -0.383 ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit                                                          ; TOP:inst|FSM:fsm|EstadoAtual.TiraResetInit                                                               ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.437      ;
; -0.382 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio                                                                ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.515      ; 1.336      ;
; -0.368 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.316      ;
; -0.326 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.274      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[15]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[14]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[13]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[12]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[11]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[10]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[9]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[8]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[7]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[6]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[5]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[4]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[3]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[2]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[1]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_re_reg ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|q_a[0]                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.320 ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf                                                            ; TOP:inst|FSM:fsm|EstadoAtual.AtivaTransf                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.374      ;
; -0.318 ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.372      ;
; -0.318 ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren                                                           ; TOP:inst|FSM:fsm|EstadoAtual.DesativaWren                                                                ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.372      ;
; -0.317 ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren                                                              ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.433     ; 0.371      ;
; -0.306 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.249      ;
; -0.304 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.252      ;
; -0.300 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.248      ;
; -0.297 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.243      ;
; -0.296 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.040      ;
; -0.291 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.239      ;
; -0.290 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.238      ;
; -0.263 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady                                                         ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.515      ; 1.217      ;
; -0.262 ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                ; TOP:inst|FSM:fsm|ready                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 1.146      ;
; -0.258 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.206      ;
; -0.258 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.206      ;
; -0.248 ; TOP:inst|Acumulador:acc|out[0]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.194      ;
; -0.242 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.185      ;
; -0.238 ; TOP:inst|Acumulador:acc|r_in[7]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.181      ;
; -0.236 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.184      ;
; -0.233 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.179      ;
; -0.232 ; TOP:inst|Acumulador:acc|r_in[1]                                                                    ; TOP:inst|Acumulador:acc|out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.180      ;
; -0.232 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 0.976      ;
; -0.229 ; TOP:inst|Acumulador:acc|out[1]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.175      ;
; -0.228 ; TOP:inst|Acumulador:acc|out[7]                                                                     ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 0.972      ;
; -0.226 ; TOP:inst|Acumulador:acc|out[3]                                                                     ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.172      ;
; -0.226 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.174      ;
; -0.224 ; TOP:inst|Acumulador:acc|r_in[5]                                                                    ; TOP:inst|Acumulador:acc|out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.172      ;
; -0.223 ; TOP:inst|Acumulador:acc|r_in[2]                                                                    ; TOP:inst|Acumulador:acc|out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.171      ;
; -0.223 ; TOP:inst|Acumulador:acc|r_in[0]                                                                    ; TOP:inst|Acumulador:acc|out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.171      ;
; -0.222 ; TOP:inst|Acumulador:acc|r_in[3]                                                                    ; TOP:inst|Acumulador:acc|out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.170      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaLoad   ; TOP:inst|FSM:fsm|ProxEstado.DesativaRden                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.376      ;
; 0.179 ; TOP:inst|FSM:fsm|ready~_Duplicate_1         ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|wren                       ; TOP:inst|FSM:fsm|wren                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|rden                       ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|clear                      ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|transf                     ; TOP:inst|FSM:fsm|transf                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|address[2]                 ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|address[3]                 ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|address[0]                 ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:inst|FSM:fsm|address[1]                 ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady  ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.397      ;
; 0.204 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaLoad      ; TOP:inst|FSM:fsm|ProxEstado.DesativaLoad                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.420      ;
; 0.215 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|ProxEstado.ConfereAddress                                                              ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.431      ;
; 0.234 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady     ; TOP:inst|FSM:fsm|ProxEstado.DesativaReady                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.450      ;
; 0.237 ; TOP:inst|Acumulador:acc|out[2]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.592      ;
; 0.242 ; TOP:inst|Acumulador:acc|out[0]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.597      ;
; 0.242 ; TOP:inst|Acumulador:acc|out[10]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.597      ;
; 0.244 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden   ; TOP:inst|FSM:fsm|ProxEstado.AtivaTransf                                                                 ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.458      ;
; 0.246 ; TOP:inst|Acumulador:acc|r_in[15]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.575      ;
; 0.249 ; TOP:inst|Acumulador:acc|out[1]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.604      ;
; 0.250 ; TOP:inst|Acumulador:acc|out[4]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.605      ;
; 0.250 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio         ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.466      ;
; 0.251 ; TOP:inst|Acumulador:acc|out[12]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.606      ;
; 0.252 ; TOP:inst|Acumulador:acc|out[15]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.385      ;
; 0.253 ; TOP:inst|Acumulador:acc|out[13]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.608      ;
; 0.254 ; TOP:inst|Acumulador:acc|out[8]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.609      ;
; 0.255 ; TOP:inst|Acumulador:acc|out[3]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.610      ;
; 0.256 ; TOP:inst|Acumulador:acc|out[14]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.611      ;
; 0.257 ; TOP:inst|Acumulador:acc|out[9]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.612      ;
; 0.257 ; TOP:inst|Acumulador:acc|out[6]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.584      ;
; 0.258 ; TOP:inst|Acumulador:acc|out[14]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.585      ;
; 0.259 ; TOP:inst|Acumulador:acc|out[5]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.614      ;
; 0.260 ; TOP:inst|Acumulador:acc|out[6]              ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.615      ;
; 0.260 ; TOP:inst|Acumulador:acc|out[11]             ; Mem:inst2|altsyncram:altsyncram_component|altsyncram_6kr3:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.615      ;
; 0.271 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|ProxEstado.AtivaReady                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.401      ;
; 0.274 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaTransf ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.490      ;
; 0.278 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaReady     ; TOP:inst|FSM:fsm|ready~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 0.494      ;
; 0.288 ; TOP:inst|Acumulador:acc|r_in[7]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.611      ;
; 0.288 ; TOP:inst|FSM:fsm|EstadoAtual.ConfereAddress ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.496      ;
; 0.289 ; TOP:inst|FSM:fsm|EstadoAtual.ConfereAddress ; TOP:inst|FSM:fsm|ProxEstado.AtivaRden                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.497      ;
; 0.293 ; TOP:inst|FSM:fsm|EstadoAtual.ConfereAddress ; TOP:inst|FSM:fsm|ProxEstado.AtivaWren                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.501      ;
; 0.294 ; TOP:inst|Acumulador:acc|out[7]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.427      ;
; 0.300 ; TOP:inst|Acumulador:acc|out[6]              ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[14]             ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[13]             ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[11]             ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[8]              ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[5]              ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[3]              ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[2]              ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TOP:inst|Acumulador:acc|out[1]              ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; TOP:inst|Acumulador:acc|out[12]             ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TOP:inst|Acumulador:acc|out[9]              ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.304 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaRden   ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.518      ;
; 0.305 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.519      ;
; 0.306 ; TOP:inst|Acumulador:acc|out[0]              ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.522      ;
; 0.310 ; TOP:inst|Acumulador:acc|out[5]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.637      ;
; 0.310 ; TOP:inst|Acumulador:acc|out[13]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.637      ;
; 0.310 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio         ; TOP:inst|FSM:fsm|rden                                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.518      ;
; 0.324 ; TOP:inst|Acumulador:acc|r_in[6]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.653      ;
; 0.325 ; TOP:inst|Acumulador:acc|out[12]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.652      ;
; 0.329 ; TOP:inst|Acumulador:acc|r_in[14]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.658      ;
; 0.349 ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit      ; TOP:inst|FSM:fsm|ProxEstado.TiraResetInit                                                               ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.386      ;
; 0.352 ; TOP:inst|Acumulador:acc|r_in[4]             ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.479      ;
; 0.353 ; TOP:inst|Acumulador:acc|r_in[10]            ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.480      ;
; 0.353 ; TOP:inst|FSM:fsm|EstadoAtual.ResetInit      ; TOP:inst|FSM:fsm|clear                                                                                  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.390      ;
; 0.354 ; TOP:inst|Acumulador:acc|r_in[5]             ; TOP:inst|Acumulador:acc|out[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.481      ;
; 0.354 ; TOP:inst|Acumulador:acc|r_in[3]             ; TOP:inst|Acumulador:acc|out[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.481      ;
; 0.354 ; TOP:inst|Acumulador:acc|r_in[12]            ; TOP:inst|Acumulador:acc|out[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.481      ;
; 0.355 ; TOP:inst|Acumulador:acc|r_in[9]             ; TOP:inst|Acumulador:acc|out[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.482      ;
; 0.360 ; TOP:inst|Acumulador:acc|out[4]              ; TOP:inst|Acumulador:acc|out[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.485      ;
; 0.361 ; TOP:inst|Acumulador:acc|out[10]             ; TOP:inst|Acumulador:acc|out[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.486      ;
; 0.361 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaRden      ; TOP:inst|FSM:fsm|ProxEstado.AtivaLoad                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.435      ; 0.400      ;
; 0.363 ; TOP:inst|Acumulador:acc|r_in[5]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.692      ;
; 0.367 ; TOP:inst|Acumulador:acc|r_in[6]             ; TOP:inst|Acumulador:acc|out[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.494      ;
; 0.367 ; TOP:inst|Acumulador:acc|r_in[1]             ; TOP:inst|Acumulador:acc|out[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.494      ;
; 0.368 ; TOP:inst|Acumulador:acc|r_in[11]            ; TOP:inst|Acumulador:acc|out[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.495      ;
; 0.368 ; TOP:inst|Acumulador:acc|r_in[2]             ; TOP:inst|Acumulador:acc|out[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.495      ;
; 0.369 ; TOP:inst|Acumulador:acc|r_in[13]            ; TOP:inst|Acumulador:acc|out[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.496      ;
; 0.369 ; TOP:inst|Acumulador:acc|r_in[8]             ; TOP:inst|Acumulador:acc|out[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.496      ;
; 0.370 ; TOP:inst|FSM:fsm|EstadoAtual.DesativaReady  ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.578      ;
; 0.372 ; TOP:inst|Acumulador:acc|r_in[14]            ; TOP:inst|Acumulador:acc|out[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.499      ;
; 0.375 ; TOP:inst|Acumulador:acc|r_in[0]             ; TOP:inst|Acumulador:acc|out[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.502      ;
; 0.375 ; TOP:inst|Acumulador:acc|r_in[4]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.704      ;
; 0.376 ; TOP:inst|Acumulador:acc|out[11]             ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.376 ; TOP:inst|Acumulador:acc|out[3]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.703      ;
; 0.377 ; TOP:inst|Acumulador:acc|r_in[12]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.706      ;
; 0.378 ; TOP:inst|Acumulador:acc|r_in[13]            ; TOP:inst|Acumulador:acc|out[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.707      ;
; 0.380 ; TOP:inst|FSM:fsm|address[4]                 ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.510      ;
; 0.383 ; TOP:inst|Acumulador:acc|out[4]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.710      ;
; 0.390 ; TOP:inst|Acumulador:acc|out[2]              ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.717      ;
; 0.408 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.622      ;
; 0.413 ; TOP:inst|FSM:fsm|EstadoAtual.AtivaWren      ; TOP:inst|FSM:fsm|ProxEstado.DesativaWren                                                                ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.433      ; 0.450      ;
; 0.414 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.628      ;
; 0.417 ; TOP:inst|FSM:fsm|EstadoAtual.IncAddress     ; TOP:inst|FSM:fsm|address[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 0.631      ;
; 0.424 ; TOP:inst|FSM:fsm|EstadoAtual.Inicio         ; TOP:inst|FSM:fsm|ProxEstado.ResetInit                                                                   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.604      ; 0.632      ;
; 0.429 ; TOP:inst|Acumulador:acc|r_in[3]             ; TOP:inst|Acumulador:acc|out[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.758      ;
; 0.430 ; TOP:inst|FSM:fsm|address[2]                 ; TOP:inst|FSM:fsm|ProxEstado.IncAddress                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.560      ;
+-------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                               ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.914 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.614     ; 0.787      ;
; -0.720 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.787      ;
; -0.720 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.420     ; 0.787      ;
+--------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                               ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 1.399 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[15] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.326     ; 0.677      ;
; 1.399 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[7]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.326     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[14] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[13] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[12] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[11] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[10] ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[9]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[8]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[6]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[5]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[4]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[3]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[2]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[1]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
; 1.601 ; TOP:inst|FSM:fsm|clear ; TOP:inst|Acumulador:acc|out[0]  ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.528     ; 0.677      ;
+-------+------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.397   ; 0.160 ; -1.343   ; 1.331   ; -3.000              ;
;  CLOCK_50        ; -2.397   ; 0.160 ; -1.343   ; 1.331   ; -3.000              ;
; Design-wide TNS  ; -114.31  ; 0.0   ; -20.662  ; 0.0     ; -151.95             ;
;  CLOCK_50        ; -114.310 ; 0.000 ; -20.662  ; 0.000   ; -151.950            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 320      ; 54       ; 59       ; 46       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 320      ; 54       ; 59       ; 46       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 16       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 16       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 30 22:34:00 2021
Info: Command: quartus_sta Somador -c Somador
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Somador.out.sdc'
Warning (332174): Ignored filter at Somador.out.sdc(42): clk could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
Warning (332049): Ignored create_clock at Somador.out.sdc(42): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
    Info (332050): create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 42
Warning (332174): Ignored filter at Somador.out.sdc(61): clk could not be matched with a clock File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(61): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -rise_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(62): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 62
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(63): Argument -rise_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 63
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_from with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}]  0.020   File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at Somador.out.sdc(64): Argument -fall_to with value [get_clocks {clk}] contains zero elements File: E:/ENGG56/Somador/Somador.out.sdc Line: 64
Warning (332049): Ignored set_input_delay at Somador.out.sdc(71): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {clk}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
Warning (332049): Ignored set_input_delay at Somador.out.sdc(71): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 71
Warning (332174): Ignored filter at Somador.out.sdc(72): datain[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at Somador.out.sdc(72): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at Somador.out.sdc(72): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 72
Warning (332174): Ignored filter at Somador.out.sdc(73): datain[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at Somador.out.sdc(73): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at Somador.out.sdc(73): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 73
Warning (332174): Ignored filter at Somador.out.sdc(74): datain[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332049): Ignored set_input_delay at Somador.out.sdc(74): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332049): Ignored set_input_delay at Somador.out.sdc(74): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 74
Warning (332174): Ignored filter at Somador.out.sdc(75): datain[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332049): Ignored set_input_delay at Somador.out.sdc(75): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332049): Ignored set_input_delay at Somador.out.sdc(75): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 75
Warning (332174): Ignored filter at Somador.out.sdc(76): datain[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332049): Ignored set_input_delay at Somador.out.sdc(76): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332049): Ignored set_input_delay at Somador.out.sdc(76): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 76
Warning (332174): Ignored filter at Somador.out.sdc(77): datain[5] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332049): Ignored set_input_delay at Somador.out.sdc(77): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[5]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332049): Ignored set_input_delay at Somador.out.sdc(77): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 77
Warning (332174): Ignored filter at Somador.out.sdc(78): datain[6] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332049): Ignored set_input_delay at Somador.out.sdc(78): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[6]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332049): Ignored set_input_delay at Somador.out.sdc(78): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 78
Warning (332174): Ignored filter at Somador.out.sdc(79): datain[7] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332049): Ignored set_input_delay at Somador.out.sdc(79): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[7]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332049): Ignored set_input_delay at Somador.out.sdc(79): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 79
Warning (332174): Ignored filter at Somador.out.sdc(80): datain[8] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332049): Ignored set_input_delay at Somador.out.sdc(80): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[8]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332049): Ignored set_input_delay at Somador.out.sdc(80): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 80
Warning (332174): Ignored filter at Somador.out.sdc(81): datain[9] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332049): Ignored set_input_delay at Somador.out.sdc(81): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[9]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332049): Ignored set_input_delay at Somador.out.sdc(81): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 81
Warning (332174): Ignored filter at Somador.out.sdc(82): datain[10] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332049): Ignored set_input_delay at Somador.out.sdc(82): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[10]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332049): Ignored set_input_delay at Somador.out.sdc(82): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 82
Warning (332174): Ignored filter at Somador.out.sdc(83): datain[11] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332049): Ignored set_input_delay at Somador.out.sdc(83): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[11]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332049): Ignored set_input_delay at Somador.out.sdc(83): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 83
Warning (332174): Ignored filter at Somador.out.sdc(84): datain[12] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332049): Ignored set_input_delay at Somador.out.sdc(84): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[12]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332049): Ignored set_input_delay at Somador.out.sdc(84): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 84
Warning (332174): Ignored filter at Somador.out.sdc(85): datain[13] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332049): Ignored set_input_delay at Somador.out.sdc(85): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[13]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332049): Ignored set_input_delay at Somador.out.sdc(85): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 85
Warning (332174): Ignored filter at Somador.out.sdc(86): datain[14] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332049): Ignored set_input_delay at Somador.out.sdc(86): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[14]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332049): Ignored set_input_delay at Somador.out.sdc(86): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 86
Warning (332174): Ignored filter at Somador.out.sdc(87): datain[15] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332049): Ignored set_input_delay at Somador.out.sdc(87): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {datain[15]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332049): Ignored set_input_delay at Somador.out.sdc(87): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 87
Warning (332174): Ignored filter at Somador.out.sdc(88): reset could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332049): Ignored set_input_delay at Somador.out.sdc(88): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {reset}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332049): Ignored set_input_delay at Somador.out.sdc(88): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 88
Warning (332174): Ignored filter at Somador.out.sdc(95): address[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at Somador.out.sdc(95): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332049): Ignored set_output_delay at Somador.out.sdc(95): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 95
Warning (332174): Ignored filter at Somador.out.sdc(96): address[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at Somador.out.sdc(96): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332049): Ignored set_output_delay at Somador.out.sdc(96): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 96
Warning (332174): Ignored filter at Somador.out.sdc(97): address[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at Somador.out.sdc(97): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332049): Ignored set_output_delay at Somador.out.sdc(97): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 97
Warning (332174): Ignored filter at Somador.out.sdc(98): address[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at Somador.out.sdc(98): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332049): Ignored set_output_delay at Somador.out.sdc(98): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 98
Warning (332174): Ignored filter at Somador.out.sdc(99): address[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at Somador.out.sdc(99): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {address[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332049): Ignored set_output_delay at Somador.out.sdc(99): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 99
Warning (332174): Ignored filter at Somador.out.sdc(100): dataout[0] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at Somador.out.sdc(100): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[0]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332049): Ignored set_output_delay at Somador.out.sdc(100): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 100
Warning (332174): Ignored filter at Somador.out.sdc(101): dataout[1] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at Somador.out.sdc(101): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[1]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332049): Ignored set_output_delay at Somador.out.sdc(101): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 101
Warning (332174): Ignored filter at Somador.out.sdc(102): dataout[2] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332049): Ignored set_output_delay at Somador.out.sdc(102): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[2]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332049): Ignored set_output_delay at Somador.out.sdc(102): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 102
Warning (332174): Ignored filter at Somador.out.sdc(103): dataout[3] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332049): Ignored set_output_delay at Somador.out.sdc(103): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[3]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332049): Ignored set_output_delay at Somador.out.sdc(103): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 103
Warning (332174): Ignored filter at Somador.out.sdc(104): dataout[4] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332049): Ignored set_output_delay at Somador.out.sdc(104): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[4]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332049): Ignored set_output_delay at Somador.out.sdc(104): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 104
Warning (332174): Ignored filter at Somador.out.sdc(105): dataout[5] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332049): Ignored set_output_delay at Somador.out.sdc(105): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[5]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332049): Ignored set_output_delay at Somador.out.sdc(105): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 105
Warning (332174): Ignored filter at Somador.out.sdc(106): dataout[6] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332049): Ignored set_output_delay at Somador.out.sdc(106): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[6]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332049): Ignored set_output_delay at Somador.out.sdc(106): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 106
Warning (332174): Ignored filter at Somador.out.sdc(107): dataout[7] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332049): Ignored set_output_delay at Somador.out.sdc(107): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[7]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332049): Ignored set_output_delay at Somador.out.sdc(107): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 107
Warning (332174): Ignored filter at Somador.out.sdc(108): dataout[8] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332049): Ignored set_output_delay at Somador.out.sdc(108): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[8]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332049): Ignored set_output_delay at Somador.out.sdc(108): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 108
Warning (332174): Ignored filter at Somador.out.sdc(109): dataout[9] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332049): Ignored set_output_delay at Somador.out.sdc(109): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[9]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332049): Ignored set_output_delay at Somador.out.sdc(109): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 109
Warning (332174): Ignored filter at Somador.out.sdc(110): dataout[10] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332049): Ignored set_output_delay at Somador.out.sdc(110): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[10]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332049): Ignored set_output_delay at Somador.out.sdc(110): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 110
Warning (332174): Ignored filter at Somador.out.sdc(111): dataout[11] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332049): Ignored set_output_delay at Somador.out.sdc(111): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[11]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332049): Ignored set_output_delay at Somador.out.sdc(111): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 111
Warning (332174): Ignored filter at Somador.out.sdc(112): dataout[12] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332049): Ignored set_output_delay at Somador.out.sdc(112): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[12]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332049): Ignored set_output_delay at Somador.out.sdc(112): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 112
Warning (332174): Ignored filter at Somador.out.sdc(113): dataout[13] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332049): Ignored set_output_delay at Somador.out.sdc(113): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[13]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332049): Ignored set_output_delay at Somador.out.sdc(113): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 113
Warning (332174): Ignored filter at Somador.out.sdc(114): dataout[14] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332049): Ignored set_output_delay at Somador.out.sdc(114): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[14]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332049): Ignored set_output_delay at Somador.out.sdc(114): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 114
Warning (332174): Ignored filter at Somador.out.sdc(115): dataout[15] could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332049): Ignored set_output_delay at Somador.out.sdc(115): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {dataout[15]}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332049): Ignored set_output_delay at Somador.out.sdc(115): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 115
Warning (332174): Ignored filter at Somador.out.sdc(116): rden could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332049): Ignored set_output_delay at Somador.out.sdc(116): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {rden}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332049): Ignored set_output_delay at Somador.out.sdc(116): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 116
Warning (332174): Ignored filter at Somador.out.sdc(117): ready could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332049): Ignored set_output_delay at Somador.out.sdc(117): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {ready}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332049): Ignored set_output_delay at Somador.out.sdc(117): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 117
Warning (332174): Ignored filter at Somador.out.sdc(118): wren could not be matched with a port File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Warning (332049): Ignored set_output_delay at Somador.out.sdc(118): Argument <targets> is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk}]  2.000 [get_ports {wren}] File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Warning (332049): Ignored set_output_delay at Somador.out.sdc(118): Argument -clock is an empty collection File: E:/ENGG56/Somador/Somador.out.sdc Line: 118
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.397            -114.310 CLOCK_50 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.343             -20.662 CLOCK_50 
Info (332146): Worst-case removal slack is 1.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.412               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -151.950 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.117             -98.050 CLOCK_50 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.164             -17.864 CLOCK_50 
Info (332146): Worst-case removal slack is 1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.331               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -151.070 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.888             -41.033 CLOCK_50 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.914             -14.236 CLOCK_50 
Info (332146): Worst-case removal slack is 1.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.399               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -126.117 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Tue Nov 30 22:34:02 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


