$comment
	File created using the following command:
		vcd file pc.msim.vcd -direction
$end
$date
	Fri Jan 19 15:23:38 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module pc_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " entradaPC [7:0] $end
$var reg 1 # habilitaPC $end
$var wire 1 $ saidaPC [7] $end
$var wire 1 % saidaPC [6] $end
$var wire 1 & saidaPC [5] $end
$var wire 1 ' saidaPC [4] $end
$var wire 1 ( saidaPC [3] $end
$var wire 1 ) saidaPC [2] $end
$var wire 1 * saidaPC [1] $end
$var wire 1 + saidaPC [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 saidaPC[0]~output_o $end
$var wire 1 3 saidaPC[1]~output_o $end
$var wire 1 4 saidaPC[2]~output_o $end
$var wire 1 5 saidaPC[3]~output_o $end
$var wire 1 6 saidaPC[4]~output_o $end
$var wire 1 7 saidaPC[5]~output_o $end
$var wire 1 8 saidaPC[6]~output_o $end
$var wire 1 9 saidaPC[7]~output_o $end
$var wire 1 : CLOCK~input_o $end
$var wire 1 ; habilitaPC~input_o $end
$var wire 1 < entradaPC[0]~input_o $end
$var wire 1 = entradaPC[1]~input_o $end
$var wire 1 > next_instruction~1_combout $end
$var wire 1 ? cont~0_combout $end
$var wire 1 @ entradaPC[2]~input_o $end
$var wire 1 A next_instruction~2_combout $end
$var wire 1 B entradaPC[3]~input_o $end
$var wire 1 C next_instruction~3_combout $end
$var wire 1 D cont~2_combout $end
$var wire 1 E entradaPC[4]~input_o $end
$var wire 1 F cont~1_combout $end
$var wire 1 G next_instruction~4_combout $end
$var wire 1 H entradaPC[5]~input_o $end
$var wire 1 I next_instruction~5_combout $end
$var wire 1 J cont~4_combout $end
$var wire 1 K entradaPC[6]~input_o $end
$var wire 1 L cont~3_combout $end
$var wire 1 M next_instruction~6_combout $end
$var wire 1 N entradaPC[7]~input_o $end
$var wire 1 O next_instruction~7_combout $end
$var wire 1 P cont~5_combout $end
$var wire 1 Q cont~q $end
$var wire 1 R next_instruction~0_combout $end
$var wire 1 S saidaPC[0]~reg0_q $end
$var wire 1 T saidaPC[1]~reg0_q $end
$var wire 1 U saidaPC[2]~reg0_q $end
$var wire 1 V saidaPC[3]~reg0_q $end
$var wire 1 W saidaPC[4]~reg0_q $end
$var wire 1 X saidaPC[5]~reg0_q $end
$var wire 1 Y saidaPC[6]~reg0_q $end
$var wire 1 Z saidaPC[7]~reg0_q $end
$var wire 1 [ last_instruction [7] $end
$var wire 1 \ last_instruction [6] $end
$var wire 1 ] last_instruction [5] $end
$var wire 1 ^ last_instruction [4] $end
$var wire 1 _ last_instruction [3] $end
$var wire 1 ` last_instruction [2] $end
$var wire 1 a last_instruction [1] $end
$var wire 1 b last_instruction [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0b
0a
0`
0_
0^
0]
0\
0[
$end
#1000
1!
1#
1;
1:
#2000
0!
0#
0;
0:
#3000
b1 "
1!
1#
1<
1;
1:
1R
#4000
0!
0#
0;
0:
#5000
b11 "
b10 "
1!
1#
0<
1=
1;
1:
1>
0R
1b
1S
12
1+
1R
#6000
0!
0#
0;
0:
#7000
b11 "
1!
1#
1<
1;
1:
1?
0R
0>
1A
1a
1T
13
1*
1>
#8000
0!
0#
0;
0:
#9000
b111 "
b101 "
b100 "
1!
1#
0<
0=
1@
1;
1:
0?
1C
0A
1R
0C
1A
1`
0b
1U
0S
02
14
1)
0+
0R
1C
0A
#10000
0!
0#
0;
0:
#11000
b101 "
1!
1#
1<
1;
1:
1R
1_
0`
1V
0U
04
15
1(
0)
1A
#12000
0!
0#
0;
0:
#13000
b111 "
b110 "
1!
1#
0<
1=
1;
1:
1?
0>
0R
1D
1G
0C
0A
1`
1b
1U
1S
12
14
1)
1+
1R
1A
#14000
0!
0#
0;
0:
#15000
b111 "
1!
1#
1<
1;
1:
0R
1>
1^
0_
0a
1W
0V
0T
03
05
16
0D
1F
1'
0(
0*
0>
0G
1C
1I
1G
0I
#16000
