/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  reg [9:0] _01_;
  reg [12:0] _02_;
  wire [50:0] _03_;
  reg [2:0] _04_;
  reg [30:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_1z[4]);
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_0_8z = ~celloutsig_0_5z[4];
  assign celloutsig_0_9z = ~celloutsig_0_36z;
  assign celloutsig_0_19z = ~celloutsig_0_1z[9];
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[187]));
  assign celloutsig_0_18z = ~(celloutsig_0_4z ^ celloutsig_0_8z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_1z[17:16], celloutsig_0_18z, _00_[6:0] };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_36z, _01_, celloutsig_0_0z, celloutsig_0_25z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  reg [3:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 4'h0;
    else _16_ <= in_data[64:61];
  assign _03_[14:11] = _16_;
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 7'h00;
    else _17_ <= in_data[40:34];
  assign _00_[6:0] = _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 31'h00000000;
    else _05_ <= { _00_[4:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_15z, _00_[6:0], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_5z = celloutsig_0_1z[16:10] / { 1'h1, in_data[83:78] };
  assign celloutsig_1_8z = { celloutsig_1_4z[7:2], celloutsig_1_6z } / { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[67:50] / { 1'h1, in_data[39:24], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[147:127] > in_data[123:103];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } <= { in_data[91:87], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[145:136], celloutsig_1_0z, celloutsig_1_4z, 2'h3 } < { in_data[170:159], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_8z[0], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_6z } < { in_data[174:170], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_3z = { in_data[66:57], celloutsig_0_0z, celloutsig_0_2z } < in_data[74:63];
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[126:123], _04_, _04_ } : in_data[190:181];
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_4z[7:3] : { _04_[0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_17z = celloutsig_0_2z ? celloutsig_0_13z[7:1] : in_data[38:32];
  assign celloutsig_1_12z = { in_data[124:120], celloutsig_1_5z } != { in_data[178:176], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_15z = { celloutsig_0_5z[2:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z } != { celloutsig_0_5z[4:0], celloutsig_0_9z };
  assign celloutsig_0_13z = { in_data[52:46], celloutsig_0_3z } | { _03_[12], celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_3z, _03_[14:11] };
  assign celloutsig_0_36z = | { celloutsig_0_5z[6:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_7z = | { celloutsig_1_4z[5:2], celloutsig_1_0z };
  assign celloutsig_0_11z = | celloutsig_0_1z[16:3];
  assign celloutsig_0_57z = celloutsig_0_13z[4] & _02_[12];
  assign celloutsig_0_25z = celloutsig_0_24z[6] & _00_[1];
  assign celloutsig_0_0z = | in_data[18:15];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_8z[3:1], celloutsig_1_0z };
  assign celloutsig_0_2z = | { in_data[44:32], in_data[18:15] };
  assign celloutsig_0_24z = { celloutsig_0_17z[2], celloutsig_0_5z, celloutsig_0_9z } <<< { _05_[12:6], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = ~((_04_[1] & in_data[147]) | (in_data[172] & 1'h1));
  assign celloutsig_1_13z = ~((_04_[1] & celloutsig_1_10z[3]) | (_04_[1] & celloutsig_1_9z));
  assign _00_[9:7] = { celloutsig_0_1z[17:16], celloutsig_0_18z };
  assign { _03_[50:42], _03_[33:24], _03_[22], _03_[3] } = { _01_[9:1], _01_, celloutsig_0_25z, celloutsig_0_19z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_57z };
endmodule
