$comment
	File created using the following command:
		vcd file DSDAssingnment4.msim.vcd -direction
$end
$date
	Mon Oct 06 15:38:09 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module sequence_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " IN $end
$var wire 1 # OUT $end
$var wire 1 $ presentState [2] $end
$var wire 1 % presentState [1] $end
$var wire 1 & presentState [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . CLK~input_o $end
$var wire 1 / CLK~inputCLKENA0_outclk $end
$var wire 1 0 IN~input_o $end
$var wire 1 1 WideOr0~0_combout $end
$var wire 1 2 presentState[1]~reg0_q $end
$var wire 1 3 Mux0~0_combout $end
$var wire 1 4 presentState[2]~reg0_q $end
$var wire 1 5 Mux1~0_combout $end
$var wire 1 6 presentState[0]~reg0_q $end
$var wire 1 7 OUT~0_combout $end
$var wire 1 8 OUT~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
02
03
04
15
06
07
08
$end
#5000
1!
1.
1/
16
1&
11
#10000
0"
0!
00
0.
0/
05
#15000
1!
1.
1/
06
12
1%
0&
13
01
#20000
0!
0.
0/
#25000
1!
1.
1/
14
02
0%
1$
03
#30000
1"
0!
10
0.
0/
15
13
#35000
1!
1.
1/
16
1&
17
03
11
#40000
0!
0.
0/
#45000
1!
1.
1/
18
04
12
1%
0$
1#
05
13
07
#50000
0!
0.
0/
#55000
1!
1.
1/
08
06
14
1$
0&
0#
15
#60000
0!
0.
0/
#65000
1!
1.
1/
16
1&
17
#70000
0!
0.
0/
#75000
1!
1.
1/
18
1#
#80000
0!
0.
0/
#85000
1!
1.
1/
#90000
0"
0!
00
0.
0/
05
03
#95000
1!
1.
1/
06
04
0$
0&
07
13
01
#100000
