// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/15/2025 00:21:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module audio_interface (
	CLOCK_50,
	KEY,
	SW,
	AUD_BCLK,
	AUD_ADCLRCK,
	AUD_DACLRCK,
	FPGA_I2C_SDAT,
	DAC_I2C_SDAT,
	AUD_XCK,
	AUD_DACDAT,
	FPGA_I2C_SCLK,
	DAC_I2C_SCLK,
	DAC_I2C_A0,
	LEDR);
input 	CLOCK_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	AUD_BCLK;
output 	AUD_ADCLRCK;
output 	AUD_DACLRCK;
output 	FPGA_I2C_SDAT;
output 	DAC_I2C_SDAT;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	FPGA_I2C_SCLK;
output 	DAC_I2C_SCLK;
output 	DAC_I2C_A0;
output 	[9:0] LEDR;

// Design Ports Information
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_I2C_SCLK	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_I2C_A0	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_I2C_SDAT	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \AUD_ADCLRCK~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CG1|counter[0]~4_combout ;
wire \KEY[0]~input_o ;
wire \CG1|counter[1]~3_combout ;
wire \CG1|counter[1]~DUPLICATE_q ;
wire \CG1|counter[2]~2_combout ;
wire \CG1|counter[2]~DUPLICATE_q ;
wire \CG1|counter[3]~1_combout ;
wire \CG1|counter[4]~0_combout ;
wire \CG1|clk781kHz~0_combout ;
wire \CG1|clk781kHz~q ;
wire \DC1|i2c_double_clk_d~q ;
wire \DC1|i2c_clk~q ;
wire \DC1|i2c_clk~0_combout ;
wire \DC1|i2c_clk~DUPLICATE_q ;
wire \SW[5]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \A2|W7|N1|phase_angle[1]~0_combout ;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \A2|W1|N1|Add0~117_sumout ;
wire \A2|W1|N1|Add0~118 ;
wire \A2|W1|N1|Add0~113_sumout ;
wire \A2|W1|N1|Add0~114 ;
wire \A2|W1|N1|Add0~109_sumout ;
wire \A2|W1|N1|Add0~110 ;
wire \A2|W1|N1|Add0~105_sumout ;
wire \A2|W1|N1|Add0~106 ;
wire \A2|W1|N1|Add0~101_sumout ;
wire \A2|W1|N1|Add0~102 ;
wire \A2|W1|N1|Add0~97_sumout ;
wire \A2|W1|N1|Add0~98 ;
wire \A2|W1|N1|Add0~93_sumout ;
wire \A2|W1|N1|Add0~94 ;
wire \A2|W1|N1|Add0~89_sumout ;
wire \A2|W1|N1|Add0~90 ;
wire \A2|W1|N1|Add0~85_sumout ;
wire \A2|W1|N1|Add0~86 ;
wire \A2|W1|N1|Add0~81_sumout ;
wire \A2|W1|N1|Add0~82 ;
wire \A2|W1|N1|Add0~77_sumout ;
wire \A2|W1|N1|Add0~78 ;
wire \A2|W1|N1|Add0~73_sumout ;
wire \A2|W1|N1|Add0~74 ;
wire \A2|W1|N1|Add0~69_sumout ;
wire \A2|W1|N1|Add0~70 ;
wire \A2|W1|N1|Add0~65_sumout ;
wire \A2|W1|N1|Add0~66 ;
wire \A2|W1|N1|Add0~61_sumout ;
wire \A2|W1|N1|Add0~62 ;
wire \A2|W1|N1|Add0~57_sumout ;
wire \A2|W1|N1|Add0~58 ;
wire \A2|W1|N1|Add0~53_sumout ;
wire \A2|W1|N1|Add0~54 ;
wire \A2|W1|N1|Add0~49_sumout ;
wire \A2|W1|N1|Add0~50 ;
wire \A2|W1|N1|Add0~1_sumout ;
wire \A2|W1|N1|Add0~2 ;
wire \A2|W1|N1|Add0~5_sumout ;
wire \A2|W1|N1|Add0~6 ;
wire \A2|W1|N1|Add0~9_sumout ;
wire \A2|W1|N1|Add0~10 ;
wire \A2|W1|N1|Add0~13_sumout ;
wire \A2|W1|N1|Add0~14 ;
wire \A2|W1|N1|Add0~17_sumout ;
wire \A2|W1|N1|Add0~18 ;
wire \A2|W1|N1|Add0~21_sumout ;
wire \A2|W1|N1|Add0~22 ;
wire \A2|W1|N1|Add0~25_sumout ;
wire \A2|W1|N1|phase_angle[26]~DUPLICATE_q ;
wire \A2|W1|N1|Add0~26 ;
wire \A2|W1|N1|Add0~29_sumout ;
wire \A2|W2|N1|Add0~117_sumout ;
wire \A2|W2|N1|Add0~118 ;
wire \A2|W2|N1|Add0~113_sumout ;
wire \A2|W2|N1|Add0~114 ;
wire \A2|W2|N1|Add0~109_sumout ;
wire \A2|W2|N1|Add0~110 ;
wire \A2|W2|N1|Add0~105_sumout ;
wire \A2|W2|N1|Add0~106 ;
wire \A2|W2|N1|Add0~101_sumout ;
wire \A2|W2|N1|Add0~102 ;
wire \A2|W2|N1|Add0~97_sumout ;
wire \A2|W2|N1|Add0~98 ;
wire \A2|W2|N1|Add0~93_sumout ;
wire \A2|W2|N1|Add0~94 ;
wire \A2|W2|N1|Add0~89_sumout ;
wire \A2|W2|N1|Add0~90 ;
wire \A2|W2|N1|Add0~85_sumout ;
wire \A2|W2|N1|Add0~86 ;
wire \A2|W2|N1|Add0~81_sumout ;
wire \A2|W2|N1|Add0~82 ;
wire \A2|W2|N1|Add0~77_sumout ;
wire \A2|W2|N1|Add0~78 ;
wire \A2|W2|N1|Add0~73_sumout ;
wire \A2|W2|N1|Add0~74 ;
wire \A2|W2|N1|Add0~69_sumout ;
wire \A2|W2|N1|Add0~70 ;
wire \A2|W2|N1|Add0~65_sumout ;
wire \A2|W2|N1|Add0~66 ;
wire \A2|W2|N1|Add0~61_sumout ;
wire \A2|W2|N1|Add0~62 ;
wire \A2|W2|N1|Add0~57_sumout ;
wire \A2|W2|N1|Add0~58 ;
wire \A2|W2|N1|Add0~53_sumout ;
wire \A2|W2|N1|Add0~54 ;
wire \A2|W2|N1|Add0~49_sumout ;
wire \A2|W2|N1|Add0~50 ;
wire \A2|W2|N1|Add0~1_sumout ;
wire \A2|W2|N1|Add0~2 ;
wire \A2|W2|N1|Add0~5_sumout ;
wire \A2|W2|N1|Add0~6 ;
wire \A2|W2|N1|Add0~9_sumout ;
wire \A2|W2|N1|Add0~10 ;
wire \A2|W2|N1|Add0~13_sumout ;
wire \A2|W2|N1|Add0~14 ;
wire \A2|W2|N1|Add0~17_sumout ;
wire \A2|W2|N1|Add0~18 ;
wire \A2|W2|N1|Add0~21_sumout ;
wire \A2|W2|N1|Add0~22 ;
wire \A2|W2|N1|Add0~25_sumout ;
wire \A2|W2|N1|Add0~26 ;
wire \A2|W2|N1|Add0~29_sumout ;
wire \A2|Add11~50 ;
wire \A2|Add11~26 ;
wire \A2|Add11~30 ;
wire \A2|Add11~34 ;
wire \A2|Add11~38 ;
wire \A2|Add11~42 ;
wire \A2|Add11~46 ;
wire \A2|Add11~18 ;
wire \A2|Add11~22 ;
wire \A2|Add11~13_sumout ;
wire \A2|amplitude_sum~12_combout ;
wire \A2|W3|N1|Add0~121_sumout ;
wire \A2|W3|N1|Add0~122 ;
wire \A2|W3|N1|Add0~117_sumout ;
wire \A2|W3|N1|Add0~118 ;
wire \A2|W3|N1|Add0~113_sumout ;
wire \A2|W3|N1|Add0~114 ;
wire \A2|W3|N1|Add0~109_sumout ;
wire \A2|W3|N1|Add0~110 ;
wire \A2|W3|N1|Add0~105_sumout ;
wire \A2|W3|N1|Add0~106 ;
wire \A2|W3|N1|Add0~101_sumout ;
wire \A2|W3|N1|Add0~102 ;
wire \A2|W3|N1|Add0~97_sumout ;
wire \A2|W3|N1|Add0~98 ;
wire \A2|W3|N1|Add0~93_sumout ;
wire \A2|W3|N1|Add0~94 ;
wire \A2|W3|N1|Add0~89_sumout ;
wire \A2|W3|N1|Add0~90 ;
wire \A2|W3|N1|Add0~85_sumout ;
wire \A2|W3|N1|Add0~86 ;
wire \A2|W3|N1|Add0~81_sumout ;
wire \A2|W3|N1|Add0~82 ;
wire \A2|W3|N1|Add0~77_sumout ;
wire \A2|W3|N1|Add0~78 ;
wire \A2|W3|N1|Add0~73_sumout ;
wire \A2|W3|N1|Add0~74 ;
wire \A2|W3|N1|Add0~69_sumout ;
wire \A2|W3|N1|Add0~70 ;
wire \A2|W3|N1|Add0~65_sumout ;
wire \A2|W3|N1|Add0~66 ;
wire \A2|W3|N1|Add0~61_sumout ;
wire \A2|W3|N1|Add0~62 ;
wire \A2|W3|N1|Add0~57_sumout ;
wire \A2|W3|N1|Add0~58 ;
wire \A2|W3|N1|Add0~53_sumout ;
wire \A2|W3|N1|Add0~54 ;
wire \A2|W3|N1|Add0~49_sumout ;
wire \A2|W3|N1|Add0~50 ;
wire \A2|W3|N1|Add0~1_sumout ;
wire \A2|W3|N1|Add0~2 ;
wire \A2|W3|N1|Add0~5_sumout ;
wire \A2|W3|N1|Add0~6 ;
wire \A2|W3|N1|Add0~9_sumout ;
wire \A2|W3|N1|Add0~10 ;
wire \A2|W3|N1|Add0~13_sumout ;
wire \A2|W3|N1|Add0~14 ;
wire \A2|W3|N1|Add0~17_sumout ;
wire \A2|W3|N1|Add0~18 ;
wire \A2|W3|N1|Add0~21_sumout ;
wire \A2|W3|N1|Add0~22 ;
wire \A2|W3|N1|Add0~25_sumout ;
wire \A2|W3|N1|Add0~26 ;
wire \A2|W3|N1|Add0~29_sumout ;
wire \A2|Add11~21_sumout ;
wire \A2|Add11~17_sumout ;
wire \A2|Add11~45_sumout ;
wire \A2|Add11~41_sumout ;
wire \A2|Add11~37_sumout ;
wire \A2|Add11~33_sumout ;
wire \A2|Add11~29_sumout ;
wire \A2|Add11~25_sumout ;
wire \A2|Add11~49_sumout ;
wire \A2|Add12~50 ;
wire \A2|Add12~26 ;
wire \A2|Add12~30 ;
wire \A2|Add12~34 ;
wire \A2|Add12~38 ;
wire \A2|Add12~42 ;
wire \A2|Add12~46 ;
wire \A2|Add12~18 ;
wire \A2|Add12~22 ;
wire \A2|Add12~13_sumout ;
wire \A2|amplitude_sum~13_combout ;
wire \A2|W4|N1|Add0~122_cout ;
wire \A2|W4|N1|Add0~117_sumout ;
wire \A2|W4|N1|Add0~118 ;
wire \A2|W4|N1|Add0~113_sumout ;
wire \A2|W4|N1|Add0~114 ;
wire \A2|W4|N1|Add0~109_sumout ;
wire \A2|W4|N1|Add0~110 ;
wire \A2|W4|N1|Add0~105_sumout ;
wire \A2|W4|N1|Add0~106 ;
wire \A2|W4|N1|Add0~101_sumout ;
wire \A2|W4|N1|Add0~102 ;
wire \A2|W4|N1|Add0~97_sumout ;
wire \A2|W4|N1|Add0~98 ;
wire \A2|W4|N1|Add0~93_sumout ;
wire \A2|W4|N1|Add0~94 ;
wire \A2|W4|N1|Add0~89_sumout ;
wire \A2|W4|N1|Add0~90 ;
wire \A2|W4|N1|Add0~85_sumout ;
wire \A2|W4|N1|Add0~86 ;
wire \A2|W4|N1|Add0~81_sumout ;
wire \A2|W4|N1|Add0~82 ;
wire \A2|W4|N1|Add0~77_sumout ;
wire \A2|W4|N1|Add0~78 ;
wire \A2|W4|N1|Add0~73_sumout ;
wire \A2|W4|N1|Add0~74 ;
wire \A2|W4|N1|Add0~69_sumout ;
wire \A2|W4|N1|Add0~70 ;
wire \A2|W4|N1|Add0~65_sumout ;
wire \A2|W4|N1|Add0~66 ;
wire \A2|W4|N1|Add0~61_sumout ;
wire \A2|W4|N1|Add0~62 ;
wire \A2|W4|N1|Add0~57_sumout ;
wire \A2|W4|N1|Add0~58 ;
wire \A2|W4|N1|Add0~53_sumout ;
wire \A2|W4|N1|Add0~54 ;
wire \A2|W4|N1|Add0~49_sumout ;
wire \A2|W4|N1|Add0~50 ;
wire \A2|W4|N1|Add0~1_sumout ;
wire \A2|W4|N1|Add0~2 ;
wire \A2|W4|N1|Add0~5_sumout ;
wire \A2|W4|N1|Add0~6 ;
wire \A2|W4|N1|Add0~9_sumout ;
wire \A2|W4|N1|phase_angle[22]~DUPLICATE_q ;
wire \A2|W4|N1|Add0~10 ;
wire \A2|W4|N1|Add0~13_sumout ;
wire \A2|W4|N1|Add0~14 ;
wire \A2|W4|N1|Add0~17_sumout ;
wire \A2|W4|N1|phase_angle[24]~DUPLICATE_q ;
wire \A2|W4|N1|Add0~18 ;
wire \A2|W4|N1|Add0~21_sumout ;
wire \A2|W4|N1|Add0~22 ;
wire \A2|W4|N1|Add0~25_sumout ;
wire \A2|W4|N1|Add0~26 ;
wire \A2|W4|N1|Add0~29_sumout ;
wire \A2|amplitude_sum~20_combout ;
wire \A2|Add12~21_sumout ;
wire \A2|amplitude_sum~16_combout ;
wire \A2|Add12~17_sumout ;
wire \A2|amplitude_sum~44_combout ;
wire \A2|Add12~45_sumout ;
wire \A2|amplitude_sum~40_combout ;
wire \A2|Add12~41_sumout ;
wire \A2|Add12~37_sumout ;
wire \A2|amplitude_sum~36_combout ;
wire \A2|amplitude_sum~32_combout ;
wire \A2|Add12~33_sumout ;
wire \A2|amplitude_sum~28_combout ;
wire \A2|Add12~29_sumout ;
wire \A2|amplitude_sum~24_combout ;
wire \A2|Add12~25_sumout ;
wire \A2|amplitude_sum~48_combout ;
wire \A2|Add12~49_sumout ;
wire \A2|Add13~50 ;
wire \A2|Add13~26 ;
wire \A2|Add13~30 ;
wire \A2|Add13~34 ;
wire \A2|Add13~38 ;
wire \A2|Add13~42 ;
wire \A2|Add13~46 ;
wire \A2|Add13~18 ;
wire \A2|Add13~22 ;
wire \A2|Add13~13_sumout ;
wire \A2|amplitude_sum~14_combout ;
wire \SW[4]~input_o ;
wire \A2|W5|N1|Add0~126_cout ;
wire \A2|W5|N1|Add0~121_sumout ;
wire \A2|W5|N1|Add0~122 ;
wire \A2|W5|N1|Add0~117_sumout ;
wire \A2|W5|N1|Add0~118 ;
wire \A2|W5|N1|Add0~113_sumout ;
wire \A2|W5|N1|Add0~114 ;
wire \A2|W5|N1|Add0~109_sumout ;
wire \A2|W5|N1|Add0~110 ;
wire \A2|W5|N1|Add0~105_sumout ;
wire \A2|W5|N1|Add0~106 ;
wire \A2|W5|N1|Add0~101_sumout ;
wire \A2|W5|N1|Add0~102 ;
wire \A2|W5|N1|Add0~97_sumout ;
wire \A2|W5|N1|Add0~98 ;
wire \A2|W5|N1|Add0~93_sumout ;
wire \A2|W5|N1|Add0~94 ;
wire \A2|W5|N1|Add0~89_sumout ;
wire \A2|W5|N1|Add0~90 ;
wire \A2|W5|N1|Add0~85_sumout ;
wire \A2|W5|N1|Add0~86 ;
wire \A2|W5|N1|Add0~81_sumout ;
wire \A2|W5|N1|Add0~82 ;
wire \A2|W5|N1|Add0~77_sumout ;
wire \A2|W5|N1|Add0~78 ;
wire \A2|W5|N1|Add0~73_sumout ;
wire \A2|W5|N1|Add0~74 ;
wire \A2|W5|N1|Add0~69_sumout ;
wire \A2|W5|N1|Add0~70 ;
wire \A2|W5|N1|Add0~65_sumout ;
wire \A2|W5|N1|Add0~66 ;
wire \A2|W5|N1|Add0~61_sumout ;
wire \A2|W5|N1|Add0~62 ;
wire \A2|W5|N1|Add0~57_sumout ;
wire \A2|W5|N1|Add0~58 ;
wire \A2|W5|N1|Add0~53_sumout ;
wire \A2|W5|N1|Add0~54 ;
wire \A2|W5|N1|Add0~49_sumout ;
wire \A2|W5|N1|Add0~50 ;
wire \A2|W5|N1|Add0~1_sumout ;
wire \A2|W5|N1|Add0~2 ;
wire \A2|W5|N1|Add0~5_sumout ;
wire \A2|W5|N1|phase_angle[21]~DUPLICATE_q ;
wire \A2|W5|N1|Add0~6 ;
wire \A2|W5|N1|Add0~9_sumout ;
wire \A2|W5|N1|Add0~10 ;
wire \A2|W5|N1|Add0~13_sumout ;
wire \A2|W5|N1|phase_angle[23]~DUPLICATE_q ;
wire \A2|W5|N1|Add0~14 ;
wire \A2|W5|N1|Add0~17_sumout ;
wire \A2|W5|N1|Add0~18 ;
wire \A2|W5|N1|Add0~21_sumout ;
wire \A2|W5|N1|Add0~22 ;
wire \A2|W5|N1|Add0~25_sumout ;
wire \A2|W5|N1|Add0~26 ;
wire \A2|W5|N1|Add0~29_sumout ;
wire \A2|W5|N1|phase_angle[27]~DUPLICATE_q ;
wire \A2|amplitude_sum~21_combout ;
wire \A2|Add13~21_sumout ;
wire \A2|amplitude_sum~17_combout ;
wire \A2|Add13~17_sumout ;
wire \A2|amplitude_sum~45_combout ;
wire \A2|Add13~45_sumout ;
wire \A2|amplitude_sum~41_combout ;
wire \A2|Add13~41_sumout ;
wire \A2|amplitude_sum~37_combout ;
wire \A2|Add13~37_sumout ;
wire \A2|Add13~33_sumout ;
wire \A2|amplitude_sum~33_combout ;
wire \A2|amplitude_sum~29_combout ;
wire \A2|Add13~29_sumout ;
wire \A2|amplitude_sum~25_combout ;
wire \A2|Add13~25_sumout ;
wire \A2|amplitude_sum~49_combout ;
wire \A2|Add13~49_sumout ;
wire \A2|Add14~50 ;
wire \A2|Add14~26 ;
wire \A2|Add14~30 ;
wire \A2|Add14~34 ;
wire \A2|Add14~38 ;
wire \A2|Add14~42 ;
wire \A2|Add14~46 ;
wire \A2|Add14~18 ;
wire \A2|Add14~22 ;
wire \A2|Add14~13_sumout ;
wire \A2|amplitude_sum~15_combout ;
wire \SW[6]~input_o ;
wire \A2|W6|N1|Add0~126_cout ;
wire \A2|W6|N1|Add0~121_sumout ;
wire \A2|W6|N1|Add0~122 ;
wire \A2|W6|N1|Add0~117_sumout ;
wire \A2|W6|N1|Add0~118 ;
wire \A2|W6|N1|Add0~113_sumout ;
wire \A2|W6|N1|Add0~114 ;
wire \A2|W6|N1|Add0~109_sumout ;
wire \A2|W6|N1|Add0~110 ;
wire \A2|W6|N1|Add0~105_sumout ;
wire \A2|W6|N1|Add0~106 ;
wire \A2|W6|N1|Add0~101_sumout ;
wire \A2|W6|N1|Add0~102 ;
wire \A2|W6|N1|Add0~97_sumout ;
wire \A2|W6|N1|Add0~98 ;
wire \A2|W6|N1|Add0~93_sumout ;
wire \A2|W6|N1|Add0~94 ;
wire \A2|W6|N1|Add0~89_sumout ;
wire \A2|W6|N1|Add0~90 ;
wire \A2|W6|N1|Add0~85_sumout ;
wire \A2|W6|N1|Add0~86 ;
wire \A2|W6|N1|Add0~81_sumout ;
wire \A2|W6|N1|Add0~82 ;
wire \A2|W6|N1|Add0~77_sumout ;
wire \A2|W6|N1|Add0~78 ;
wire \A2|W6|N1|Add0~73_sumout ;
wire \A2|W6|N1|Add0~74 ;
wire \A2|W6|N1|Add0~69_sumout ;
wire \A2|W6|N1|Add0~70 ;
wire \A2|W6|N1|Add0~65_sumout ;
wire \A2|W6|N1|Add0~66 ;
wire \A2|W6|N1|Add0~61_sumout ;
wire \A2|W6|N1|Add0~62 ;
wire \A2|W6|N1|Add0~57_sumout ;
wire \A2|W6|N1|Add0~58 ;
wire \A2|W6|N1|Add0~53_sumout ;
wire \A2|W6|N1|Add0~54 ;
wire \A2|W6|N1|Add0~49_sumout ;
wire \A2|W6|N1|Add0~50 ;
wire \A2|W6|N1|Add0~1_sumout ;
wire \A2|W6|N1|Add0~2 ;
wire \A2|W6|N1|Add0~5_sumout ;
wire \A2|W6|N1|Add0~6 ;
wire \A2|W6|N1|Add0~9_sumout ;
wire \A2|W6|N1|Add0~10 ;
wire \A2|W6|N1|Add0~13_sumout ;
wire \A2|W6|N1|Add0~14 ;
wire \A2|W6|N1|Add0~17_sumout ;
wire \A2|W6|N1|Add0~18 ;
wire \A2|W6|N1|Add0~21_sumout ;
wire \A2|W6|N1|phase_angle[25]~DUPLICATE_q ;
wire \A2|W6|N1|Add0~22 ;
wire \A2|W6|N1|Add0~25_sumout ;
wire \A2|W6|N1|Add0~26 ;
wire \A2|W6|N1|Add0~29_sumout ;
wire \A2|amplitude_sum~22_combout ;
wire \A2|Add14~21_sumout ;
wire \A2|amplitude_sum~18_combout ;
wire \A2|Add14~17_sumout ;
wire \A2|amplitude_sum~46_combout ;
wire \A2|Add14~45_sumout ;
wire \A2|amplitude_sum~42_combout ;
wire \A2|Add14~41_sumout ;
wire \A2|amplitude_sum~38_combout ;
wire \A2|Add14~37_sumout ;
wire \A2|amplitude_sum~34_combout ;
wire \A2|Add14~33_sumout ;
wire \A2|amplitude_sum~30_combout ;
wire \A2|Add14~29_sumout ;
wire \A2|amplitude_sum~26_combout ;
wire \A2|Add14~25_sumout ;
wire \A2|amplitude_sum~50_combout ;
wire \A2|Add14~49_sumout ;
wire \A2|Add15~50 ;
wire \A2|Add15~26 ;
wire \A2|Add15~30 ;
wire \A2|Add15~34 ;
wire \A2|Add15~38 ;
wire \A2|Add15~42 ;
wire \A2|Add15~46 ;
wire \A2|Add15~18 ;
wire \A2|Add15~22 ;
wire \A2|Add15~13_sumout ;
wire \A2|W7|N1|Add0~122_cout ;
wire \A2|W7|N1|Add0~117_sumout ;
wire \A2|W7|N1|Add0~118 ;
wire \A2|W7|N1|Add0~113_sumout ;
wire \A2|W7|N1|Add0~114 ;
wire \A2|W7|N1|Add0~109_sumout ;
wire \A2|W7|N1|Add0~110 ;
wire \A2|W7|N1|Add0~105_sumout ;
wire \A2|W7|N1|Add0~106 ;
wire \A2|W7|N1|Add0~101_sumout ;
wire \A2|W7|N1|Add0~102 ;
wire \A2|W7|N1|Add0~97_sumout ;
wire \A2|W7|N1|Add0~98 ;
wire \A2|W7|N1|Add0~93_sumout ;
wire \A2|W7|N1|Add0~94 ;
wire \A2|W7|N1|Add0~89_sumout ;
wire \A2|W7|N1|Add0~90 ;
wire \A2|W7|N1|Add0~85_sumout ;
wire \A2|W7|N1|Add0~86 ;
wire \A2|W7|N1|Add0~81_sumout ;
wire \A2|W7|N1|Add0~82 ;
wire \A2|W7|N1|Add0~77_sumout ;
wire \A2|W7|N1|Add0~78 ;
wire \A2|W7|N1|Add0~73_sumout ;
wire \A2|W7|N1|Add0~74 ;
wire \A2|W7|N1|Add0~69_sumout ;
wire \A2|W7|N1|Add0~70 ;
wire \A2|W7|N1|Add0~65_sumout ;
wire \A2|W7|N1|Add0~66 ;
wire \A2|W7|N1|Add0~61_sumout ;
wire \A2|W7|N1|Add0~62 ;
wire \A2|W7|N1|Add0~57_sumout ;
wire \A2|W7|N1|Add0~58 ;
wire \A2|W7|N1|Add0~53_sumout ;
wire \A2|W7|N1|Add0~54 ;
wire \A2|W7|N1|Add0~49_sumout ;
wire \A2|W7|N1|Add0~50 ;
wire \A2|W7|N1|Add0~1_sumout ;
wire \A2|W7|N1|Add0~2 ;
wire \A2|W7|N1|Add0~5_sumout ;
wire \A2|W7|N1|Add0~6 ;
wire \A2|W7|N1|Add0~9_sumout ;
wire \A2|W7|N1|phase_angle[22]~DUPLICATE_q ;
wire \A2|W7|N1|Add0~10 ;
wire \A2|W7|N1|Add0~13_sumout ;
wire \A2|W7|N1|Add0~14 ;
wire \A2|W7|N1|Add0~17_sumout ;
wire \A2|W7|N1|Add0~18 ;
wire \A2|W7|N1|Add0~21_sumout ;
wire \A2|W7|N1|Add0~22 ;
wire \A2|W7|N1|Add0~25_sumout ;
wire \A2|W7|N1|Add0~26 ;
wire \A2|W7|N1|Add0~29_sumout ;
wire \A2|amplitude_sum~23_combout ;
wire \A2|Add15~21_sumout ;
wire \A2|amplitude_sum~19_combout ;
wire \A2|Add15~17_sumout ;
wire \A2|Add15~45_sumout ;
wire \A2|amplitude_sum~47_combout ;
wire \A2|amplitude_sum~43_combout ;
wire \A2|Add15~41_sumout ;
wire \A2|amplitude_sum~39_combout ;
wire \A2|Add15~37_sumout ;
wire \A2|amplitude_sum~35_combout ;
wire \A2|Add15~33_sumout ;
wire \A2|amplitude_sum~31_combout ;
wire \A2|Add15~29_sumout ;
wire \A2|amplitude_sum~27_combout ;
wire \A2|Add15~25_sumout ;
wire \A2|amplitude_sum~51_combout ;
wire \A2|Add15~49_sumout ;
wire \A2|Add16~50_cout ;
wire \A2|Add16~26 ;
wire \A2|Add16~30 ;
wire \A2|Add16~34 ;
wire \A2|Add16~38 ;
wire \A2|Add16~42 ;
wire \A2|Add16~46 ;
wire \A2|Add16~18 ;
wire \A2|Add16~22 ;
wire \A2|Add16~13_sumout ;
wire \A2|Out~3_combout ;
wire \A1|Add1~1_combout ;
wire \A1|Add1~0_combout ;
wire \A1|Equal0~0_combout ;
wire \A2|Add16~21_sumout ;
wire \A2|Out~5_combout ;
wire \A2|Add16~33_sumout ;
wire \A2|Out~8_combout ;
wire \A2|Add16~29_sumout ;
wire \A2|Out~7_combout ;
wire \A2|Add16~25_sumout ;
wire \A2|Out~6_combout ;
wire \DC1|data_reg[0]~DUPLICATE_q ;
wire \DC1|comb~2_combout ;
wire \A2|Add16~17_sumout ;
wire \A2|Out~4_combout ;
wire \DC1|comb~5_combout ;
wire \A2|Add16~41_sumout ;
wire \A2|Out~10_combout ;
wire \A2|Add16~37_sumout ;
wire \A2|Out~9_combout ;
wire \A2|Add16~45_sumout ;
wire \A2|Out~11_combout ;
wire \DC1|comb~3_combout ;
wire \A2|Add11~14 ;
wire \A2|Add11~1_sumout ;
wire \A2|amplitude_sum~0_combout ;
wire \A2|Add12~14 ;
wire \A2|Add12~1_sumout ;
wire \A2|amplitude_sum~1_combout ;
wire \A2|Add13~14 ;
wire \A2|Add13~1_sumout ;
wire \A2|Add14~14 ;
wire \A2|Add14~1_sumout ;
wire \A2|amplitude_sum~2_combout ;
wire \A2|amplitude_sum~3_combout ;
wire \A2|Add15~14 ;
wire \A2|Add15~1_sumout ;
wire \A2|Add16~14 ;
wire \A2|Add16~1_sumout ;
wire \A2|Out~0_combout ;
wire \A2|Add11~2 ;
wire \A2|Add11~5_sumout ;
wire \A2|Add12~2 ;
wire \A2|Add12~5_sumout ;
wire \A2|amplitude_sum~4_combout ;
wire \A2|amplitude_sum~5_combout ;
wire \A2|Add13~2 ;
wire \A2|Add13~5_sumout ;
wire \A2|Add14~2 ;
wire \A2|Add14~5_sumout ;
wire \A2|amplitude_sum~6_combout ;
wire \A2|amplitude_sum~7_combout ;
wire \A2|Add15~2 ;
wire \A2|Add15~5_sumout ;
wire \A2|Add16~2 ;
wire \A2|Add16~5_sumout ;
wire \A2|Out~1_combout ;
wire \A2|Add11~6 ;
wire \A2|Add11~9_sumout ;
wire \A2|amplitude_sum~8_combout ;
wire \A2|Add12~6 ;
wire \A2|Add12~9_sumout ;
wire \A2|Add13~6 ;
wire \A2|Add13~9_sumout ;
wire \A2|amplitude_sum~9_combout ;
wire \A2|amplitude_sum~10_combout ;
wire \A2|Add14~6 ;
wire \A2|Add14~9_sumout ;
wire \A2|amplitude_sum~11_combout ;
wire \A2|Add15~6 ;
wire \A2|Add15~9_sumout ;
wire \A2|Add16~6 ;
wire \A2|Add16~9_sumout ;
wire \A2|Out~2_combout ;
wire \DC1|comb~0_combout ;
wire \AUD_DACLRCK~input_o ;
wire \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \AC1|done_dac_channel_sync~0_combout ;
wire \AC1|done_dac_channel_sync~q ;
wire \AC1|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \AC1|Audio_Out_Serializer|read_left_channel~combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \AC1|Audio_Out_Serializer|comb~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \AC1|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \AC1|Audio_Out_Serializer|left_channel_was_read~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \AC1|Audio_Out_Serializer|comb~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \AC1|Audio_Out_Serializer|Add1~26_cout ;
wire \AC1|Audio_Out_Serializer|Add1~22_cout ;
wire \AC1|Audio_Out_Serializer|Add1~18_cout ;
wire \AC1|Audio_Out_Serializer|Add1~14_cout ;
wire \AC1|Audio_Out_Serializer|Add1~10_cout ;
wire \AC1|Audio_Out_Serializer|Add1~1_sumout ;
wire \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0_combout ;
wire \AC1|Audio_Out_Serializer|Add0~26_cout ;
wire \AC1|Audio_Out_Serializer|Add0~22_cout ;
wire \AC1|Audio_Out_Serializer|Add0~18_cout ;
wire \AC1|Audio_Out_Serializer|Add0~14_cout ;
wire \AC1|Audio_Out_Serializer|Add0~10_cout ;
wire \AC1|Audio_Out_Serializer|Add0~1_sumout ;
wire \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0_combout ;
wire \AC1|Audio_Out_Serializer|Add1~2 ;
wire \AC1|Audio_Out_Serializer|Add1~5_sumout ;
wire \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1_combout ;
wire \AC1|Audio_Out_Serializer|Add0~2 ;
wire \AC1|Audio_Out_Serializer|Add0~5_sumout ;
wire \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1_combout ;
wire \AC1|always1~0_combout ;
wire \AC1|audio_out_allowed~q ;
wire \DC1|always10~0_combout ;
wire \DC1|data_reg[6]~DUPLICATE_q ;
wire \DC1|comb~1_combout ;
wire \DC1|data_reg[8]~DUPLICATE_q ;
wire \DC1|comb~4_combout ;
wire \DC1|i2cFinished~0_combout ;
wire \DC1|state~10_combout ;
wire \DC1|state.IDLE~q ;
wire \DC1|Selector1~0_combout ;
wire \DC1|i2c_double_clk_negedge~combout ;
wire \DC1|i2cState.I2CSTART~q ;
wire \DC1|i2cByteCounter[0]~2_combout ;
wire \DC1|i2cByteCounter[1]~1_combout ;
wire \DC1|state.UPDATE~0_combout ;
wire \DC1|state.UPDATE~q ;
wire \DC1|i2cByteCounter[0]~DUPLICATE_q ;
wire \DC1|Selector10~0_combout ;
wire \DC1|Selector9~0_combout ;
wire \DC1|Selector7~0_combout ;
wire \DC1|Selector5~0_combout ;
wire \DC1|i2cState.I2CREAD_ACK~q ;
wire \DC1|Selector7~1_combout ;
wire \DC1|Selector7~2_combout ;
wire \DC1|i2cState.I2CREAD~q ;
wire \DC1|Selector6~0_combout ;
wire \DAC_I2C_SDAT~input_o ;
wire \DC1|SDA_i_buff~4_combout ;
wire \DC1|SDA_Update_State~combout ;
wire \DC1|SDA_i_buff[1]~8_combout ;
wire \DC1|SDA_i_buff~9_combout ;
wire \DC1|SDA_i_buff[0]~12_combout ;
wire \DC1|data_reg[9]~DUPLICATE_q ;
wire \DC1|SDA_i_buff[0]~6_combout ;
wire \DC1|SDA_i_buff[0]~15_combout ;
wire \DC1|SDA_i_buff[0]~3_combout ;
wire \DC1|SDA_i_buff~14_combout ;
wire \DC1|SDA_i_buff~13_combout ;
wire \DC1|SDA_i_buff~16_combout ;
wire \DC1|SDA_i_buff~11_combout ;
wire \DC1|SDA_i_buff~10_combout ;
wire \DC1|SDA_i_buff~7_combout ;
wire \DC1|SDA_i_buff~5_combout ;
wire \DC1|SDA_i_buff[7]~0_combout ;
wire \DC1|SDA_i_buff[7]~1_combout ;
wire \DC1|Mux1~0_combout ;
wire \DC1|SDA_i_buff[7]~2_combout ;
wire \DC1|SDA_Claim~0_combout ;
wire \DC1|SDA_o~0_combout ;
wire \DC1|SDA_d~q ;
wire \DC1|Selector6~1_combout ;
wire \DC1|Selector6~2_combout ;
wire \DC1|i2cState.I2CWRITE~q ;
wire \DC1|WideNor2~combout ;
wire \DC1|Selector11~0_combout ;
wire \DC1|i2cBitCounter[0]~DUPLICATE_q ;
wire \DC1|WideOr8~0_combout ;
wire \DC1|Selector3~0_combout ;
wire \DC1|i2cState.I2CADDRS~q ;
wire \DC1|Selector2~0_combout ;
wire \DC1|i2cState.I2CWRITE_ACK~q ;
wire \DC1|i2cinACK~combout ;
wire \DC1|i2cByteCounter[2]~0_combout ;
wire \DC1|Selector8~0_combout ;
wire \DC1|Selector4~0_combout ;
wire \DC1|i2cState.I2CSTOP~q ;
wire \DC1|Selector0~0_combout ;
wire \DC1|i2cState.I2CREADY~q ;
wire \DC1|SCL_o~1_combout ;
wire \AVC1|Add0~61_sumout ;
wire \AVC1|Add0~30 ;
wire \AVC1|Add0~33_sumout ;
wire \AVC1|Add0~34 ;
wire \AVC1|Add0~37_sumout ;
wire \AVC1|LessThan0~2_combout ;
wire \AVC1|LessThan0~0_combout ;
wire \AVC1|Add0~38 ;
wire \AVC1|Add0~1_sumout ;
wire \AVC1|mI2C_CLK_DIV[11]~DUPLICATE_q ;
wire \AVC1|Add0~2 ;
wire \AVC1|Add0~45_sumout ;
wire \AVC1|Add0~46 ;
wire \AVC1|Add0~41_sumout ;
wire \AVC1|Add0~42 ;
wire \AVC1|Add0~53_sumout ;
wire \AVC1|Add0~54 ;
wire \AVC1|Add0~49_sumout ;
wire \AVC1|LessThan0~3_combout ;
wire \AVC1|LessThan0~4_combout ;
wire \AVC1|Add0~62 ;
wire \AVC1|Add0~57_sumout ;
wire \AVC1|Add0~58 ;
wire \AVC1|Add0~9_sumout ;
wire \AVC1|Add0~10 ;
wire \AVC1|Add0~5_sumout ;
wire \AVC1|Add0~6 ;
wire \AVC1|Add0~17_sumout ;
wire \AVC1|Add0~18 ;
wire \AVC1|Add0~13_sumout ;
wire \AVC1|Add0~14 ;
wire \AVC1|Add0~25_sumout ;
wire \AVC1|Add0~26 ;
wire \AVC1|Add0~21_sumout ;
wire \AVC1|Add0~22 ;
wire \AVC1|Add0~29_sumout ;
wire \AVC1|LessThan0~1_combout ;
wire \AVC1|mI2C_CTRL_CLK~0_combout ;
wire \AVC1|mI2C_CTRL_CLK~q ;
wire \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[0]~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[5]~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[2]~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[4]~3_combout ;
wire \AVC1|LUT_INDEX[4]~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[5]~1_combout ;
wire \AVC1|LUT_INDEX[5]~2_combout ;
wire \FPGA_I2C_SDAT~input_o ;
wire \AVC1|u0|SD_COUNTER[1]~5_combout ;
wire \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ;
wire \AVC1|u0|SD_COUNTER[0]~0_combout ;
wire \AVC1|u0|Add0~1_combout ;
wire \AVC1|u0|SD_COUNTER[4]~2_combout ;
wire \AVC1|u0|ACK2~1_combout ;
wire \AVC1|u0|ACK2~2_combout ;
wire \AVC1|u0|ACK2~0_combout ;
wire \AVC1|u0|ACK2~q ;
wire \AVC1|u0|ACK3~1_combout ;
wire \AVC1|u0|SD[22]~0_combout ;
wire \AVC1|u0|ACK3~0_combout ;
wire \AVC1|u0|ACK3~2_combout ;
wire \AVC1|u0|ACK3~3_combout ;
wire \AVC1|u0|ACK3~q ;
wire \AVC1|u0|Selector4~0_combout ;
wire \AVC1|u0|ACK1~0_combout ;
wire \AVC1|u0|ACK1~1_combout ;
wire \AVC1|u0|ACK1~q ;
wire \AVC1|mSetup_ST.0010~q ;
wire \AVC1|u0|END~q ;
wire \AVC1|Selector1~0_combout ;
wire \AVC1|mSetup_ST.0000~DUPLICATE_q ;
wire \AVC1|Selector2~0_combout ;
wire \AVC1|mSetup_ST.0001~q ;
wire \AVC1|mSetup_ST~12_combout ;
wire \AVC1|mSetup_ST.0010~DUPLICATE_q ;
wire \AVC1|LUT_INDEX[5]~0_combout ;
wire \AVC1|LUT_INDEX[0]~7_combout ;
wire \AVC1|LUT_INDEX[1]~6_combout ;
wire \AVC1|LUT_INDEX[2]~5_combout ;
wire \AVC1|LUT_INDEX[3]~4_combout ;
wire \AVC1|LessThan1~0_combout ;
wire \AVC1|mI2C_GO~DUPLICATE_q ;
wire \AVC1|u0|Add0~0_combout ;
wire \AVC1|u0|SD_COUNTER[5]~1_combout ;
wire \AVC1|u0|Add0~3_combout ;
wire \AVC1|u0|SD_COUNTER[2]~4_combout ;
wire \AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ;
wire \AVC1|u0|Selector0~0_combout ;
wire \AVC1|u0|Selector0~1_combout ;
wire \AVC1|u0|END~0_combout ;
wire \AVC1|u0|END~feeder_combout ;
wire \AVC1|u0|END~DUPLICATE_q ;
wire \AVC1|Selector0~0_combout ;
wire \AVC1|mI2C_GO~q ;
wire \AVC1|u0|SD_COUNTER[0]~6_combout ;
wire \AVC1|u0|Mux0~0_combout ;
wire \AVC1|u0|Add0~2_combout ;
wire \AVC1|u0|SD_COUNTER[3]~3_combout ;
wire \AVC1|Ram0~2_combout ;
wire \AVC1|mSetup_ST.0000~q ;
wire \AVC1|mI2C_DATA[22]~0_combout ;
wire \AVC1|u0|SD[22]~1_combout ;
wire \AVC1|Ram0~1_combout ;
wire \AVC1|Ram0~3_combout ;
wire \AVC1|Ram0~0_combout ;
wire \AVC1|u0|Mux0~4_combout ;
wire \AVC1|Ram0~14_combout ;
wire \AVC1|LessThan2~0_combout ;
wire \AVC1|Ram0~15_combout ;
wire \AVC1|mI2C_DATA[22]~1_combout ;
wire \AVC1|u0|Mux0~3_combout ;
wire \AVC1|u0|Mux0~2_combout ;
wire \AVC1|Ram0~4_combout ;
wire \AVC1|Ram0~5_combout ;
wire \AVC1|u0|Mux0~5_combout ;
wire \AVC1|u0|Mux0~6_combout ;
wire \AVC1|u0|Mux0~1_combout ;
wire \AVC1|Ram0~6_combout ;
wire \AVC1|Ram0~7_combout ;
wire \AVC1|u0|Mux0~7_combout ;
wire \AVC1|Ram0~13_combout ;
wire \AVC1|Ram0~12_combout ;
wire \AVC1|u0|Mux0~9_combout ;
wire \AVC1|Ram0~9_combout ;
wire \AVC1|Ram0~10_combout ;
wire \AVC1|Ram0~11_combout ;
wire \AVC1|Ram0~8_combout ;
wire \AVC1|u0|Mux0~8_combout ;
wire \AVC1|u0|Mux0~10_combout ;
wire \AVC1|u0|SDO~0_combout ;
wire \AVC1|u0|SDO~q ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|fb_clkin ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \A2|W1|N1|phase_angle[23]~DUPLICATE_q ;
wire \A2|W1|N1|Add0~30 ;
wire \A2|W1|N1|Add0~33_sumout ;
wire \A2|W1|N1|Add0~34 ;
wire \A2|W1|N1|Add0~37_sumout ;
wire \A2|W1|N1|Add0~38 ;
wire \A2|W1|N1|Add0~41_sumout ;
wire \A2|W1|N1|Add0~42 ;
wire \A2|W1|N1|Add0~45_sumout ;
wire \A2|W3|N1|Add0~30 ;
wire \A2|W3|N1|Add0~33_sumout ;
wire \A2|W3|N1|phase_angle[28]~DUPLICATE_q ;
wire \A2|W3|N1|Add0~34 ;
wire \A2|W3|N1|Add0~37_sumout ;
wire \A2|W3|N1|Add0~38 ;
wire \A2|W3|N1|Add0~41_sumout ;
wire \A2|W3|N1|Add0~42 ;
wire \A2|W3|N1|Add0~45_sumout ;
wire \A2|W2|N1|Add0~30 ;
wire \A2|W2|N1|Add0~33_sumout ;
wire \A2|W2|N1|Add0~34 ;
wire \A2|W2|N1|Add0~37_sumout ;
wire \A2|W2|N1|phase_angle[29]~DUPLICATE_q ;
wire \A2|W2|N1|Add0~38 ;
wire \A2|W2|N1|Add0~41_sumout ;
wire \A2|W2|N1|Add0~42 ;
wire \A2|W2|N1|Add0~45_sumout ;
wire \A1|Add11~34 ;
wire \A1|Add11~1_sumout ;
wire \A1|Add11~33_sumout ;
wire \A1|Add12~34 ;
wire \A1|Add12~1_sumout ;
wire \A1|amplitude_sum~0_combout ;
wire \A1|amplitude_sum~1_combout ;
wire \A2|W4|N1|Add0~30 ;
wire \A2|W4|N1|Add0~33_sumout ;
wire \A2|W4|N1|phase_angle[28]~DUPLICATE_q ;
wire \A2|W4|N1|Add0~34 ;
wire \A2|W4|N1|Add0~37_sumout ;
wire \A2|W4|N1|Add0~38 ;
wire \A2|W4|N1|Add0~41_sumout ;
wire \A2|W4|N1|Add0~42 ;
wire \A2|W4|N1|Add0~45_sumout ;
wire \A1|amplitude_sum~32_combout ;
wire \A1|Add12~33_sumout ;
wire \A1|Add13~34 ;
wire \A1|Add13~1_sumout ;
wire \A2|W5|N1|Add0~30 ;
wire \A2|W5|N1|Add0~33_sumout ;
wire \A2|W5|N1|Add0~34 ;
wire \A2|W5|N1|Add0~37_sumout ;
wire \A2|W5|N1|Add0~38 ;
wire \A2|W5|N1|Add0~41_sumout ;
wire \A2|W5|N1|Add0~42 ;
wire \A2|W5|N1|Add0~45_sumout ;
wire \A1|Add13~33_sumout ;
wire \A1|amplitude_sum~33_combout ;
wire \A1|Add14~34 ;
wire \A1|Add14~1_sumout ;
wire \A1|amplitude_sum~2_combout ;
wire \A1|amplitude_sum~3_combout ;
wire \A2|W6|N1|Add0~30 ;
wire \A2|W6|N1|Add0~33_sumout ;
wire \A2|W6|N1|Add0~34 ;
wire \A2|W6|N1|Add0~37_sumout ;
wire \A2|W6|N1|Add0~38 ;
wire \A2|W6|N1|Add0~41_sumout ;
wire \A2|W6|N1|Add0~42 ;
wire \A2|W6|N1|Add0~45_sumout ;
wire \A1|amplitude_sum~34_combout ;
wire \A1|Add14~33_sumout ;
wire \A1|Add15~34 ;
wire \A1|Add15~1_sumout ;
wire \A2|W7|N1|Add0~30 ;
wire \A2|W7|N1|Add0~33_sumout ;
wire \A2|W7|N1|phase_angle[28]~DUPLICATE_q ;
wire \A2|W7|N1|Add0~34 ;
wire \A2|W7|N1|Add0~37_sumout ;
wire \A2|W7|N1|Add0~38 ;
wire \A2|W7|N1|Add0~41_sumout ;
wire \A2|W7|N1|Add0~42 ;
wire \A2|W7|N1|Add0~45_sumout ;
wire \A1|amplitude_sum~35_combout ;
wire \A1|Add15~33_sumout ;
wire \A1|Add16~34_cout ;
wire \A1|Add16~1_sumout ;
wire \A1|Out~0_combout ;
wire \left_channel_audio_out[0]~feeder_combout ;
wire \L1|Play~5_combout ;
wire \L1|Play~1_combout ;
wire \B1|Add0~33_sumout ;
wire \B1|Add0~34 ;
wire \B1|Add0~73_sumout ;
wire \B1|Q[1]~DUPLICATE_q ;
wire \B1|Add0~74 ;
wire \B1|Add0~69_sumout ;
wire \B1|Add0~70 ;
wire \B1|Add0~65_sumout ;
wire \B1|Add0~66 ;
wire \B1|Add0~61_sumout ;
wire \B1|Add0~62 ;
wire \B1|Add0~57_sumout ;
wire \B1|Add0~58 ;
wire \B1|Add0~53_sumout ;
wire \B1|Add0~54 ;
wire \B1|Add0~49_sumout ;
wire \B1|Add0~50 ;
wire \B1|Add0~45_sumout ;
wire \B1|Add0~46 ;
wire \B1|Add0~77_sumout ;
wire \B1|Add0~78 ;
wire \B1|Add0~41_sumout ;
wire \B1|Add0~42 ;
wire \B1|Add0~37_sumout ;
wire \B1|Add0~38 ;
wire \B1|Add0~29_sumout ;
wire \B1|Add0~30 ;
wire \B1|Add0~25_sumout ;
wire \B1|Equal0~1_combout ;
wire \B1|Add0~26 ;
wire \B1|Add0~21_sumout ;
wire \B1|Add0~22 ;
wire \B1|Add0~17_sumout ;
wire \B1|Add0~18 ;
wire \B1|Add0~13_sumout ;
wire \B1|Add0~14 ;
wire \B1|Add0~9_sumout ;
wire \B1|Add0~10 ;
wire \B1|Add0~5_sumout ;
wire \B1|Add0~6 ;
wire \B1|Add0~1_sumout ;
wire \B1|Equal0~0_combout ;
wire \B1|Add0~2 ;
wire \B1|Add0~125_sumout ;
wire \B1|Add0~126 ;
wire \B1|Add0~121_sumout ;
wire \B1|Add0~122 ;
wire \B1|Add0~117_sumout ;
wire \B1|Add0~118 ;
wire \B1|Add0~113_sumout ;
wire \B1|Add0~114 ;
wire \B1|Add0~109_sumout ;
wire \B1|Add0~110 ;
wire \B1|Add0~105_sumout ;
wire \B1|Add0~106 ;
wire \B1|Add0~101_sumout ;
wire \B1|Add0~102 ;
wire \B1|Add0~97_sumout ;
wire \B1|Equal0~4_combout ;
wire \B1|Q[3]~DUPLICATE_q ;
wire \B1|Equal0~2_combout ;
wire \B1|Equal0~5_combout ;
wire \B1|Add0~98 ;
wire \B1|Add0~81_sumout ;
wire \B1|Add0~82 ;
wire \B1|Add0~93_sumout ;
wire \B1|Add0~94 ;
wire \B1|Add0~89_sumout ;
wire \B1|Add0~90 ;
wire \B1|Add0~85_sumout ;
wire \B1|Equal0~3_combout ;
wire \B1|Equal0~6_combout ;
wire \B1|Step~q ;
wire \L1|done~1_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \L1|Equal0~0_combout ;
wire \L1|Add1~2 ;
wire \L1|Add1~33_sumout ;
wire \L1|Q[11]~0_combout ;
wire \L1|Equal1~2_combout ;
wire \L1|Q[3]~1_combout ;
wire \L1|Add1~34 ;
wire \L1|Add1~9_sumout ;
wire \L1|Add1~10 ;
wire \L1|Add1~37_sumout ;
wire \L1|Add1~38 ;
wire \L1|Add1~41_sumout ;
wire \L1|Add1~42 ;
wire \L1|Add1~29_sumout ;
wire \L1|Add1~30 ;
wire \L1|Add1~25_sumout ;
wire \L1|Add1~26 ;
wire \L1|Add1~21_sumout ;
wire \L1|Add1~22 ;
wire \L1|Add1~17_sumout ;
wire \L1|Add1~18 ;
wire \L1|Add1~13_sumout ;
wire \L1|Equal1~1_combout ;
wire \L1|Q[0]~2_combout ;
wire \L1|Add1~5_sumout ;
wire \L1|Add1~6 ;
wire \L1|Add1~1_sumout ;
wire \L1|Equal1~0_combout ;
wire \L1|Equal1~3_combout ;
wire \L1|done~3_combout ;
wire \L1|done~0_combout ;
wire \L1|done~_emulated_q ;
wire \L1|done~2_combout ;
wire \L1|Play~3_combout ;
wire \L1|Play~0_combout ;
wire \L1|Play~_emulated_q ;
wire \L1|Play~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \A1|Add11~2 ;
wire \A1|Add11~5_sumout ;
wire \A1|Add12~2 ;
wire \A1|Add12~5_sumout ;
wire \A1|amplitude_sum~4_combout ;
wire \A1|amplitude_sum~5_combout ;
wire \A1|Add13~2 ;
wire \A1|Add13~5_sumout ;
wire \A1|Add14~2 ;
wire \A1|Add14~5_sumout ;
wire \A1|amplitude_sum~6_combout ;
wire \A1|amplitude_sum~7_combout ;
wire \A1|Add15~2 ;
wire \A1|Add15~5_sumout ;
wire \A1|Add16~2 ;
wire \A1|Add16~5_sumout ;
wire \A1|Out~1_combout ;
wire \left_channel_audio_out[1]~feeder_combout ;
wire \A1|Add11~6 ;
wire \A1|Add11~9_sumout ;
wire \A1|amplitude_sum~8_combout ;
wire \A1|Add12~6 ;
wire \A1|Add12~9_sumout ;
wire \A1|Add13~6 ;
wire \A1|Add13~9_sumout ;
wire \A1|amplitude_sum~9_combout ;
wire \A1|Add14~6 ;
wire \A1|Add14~9_sumout ;
wire \A1|amplitude_sum~10_combout ;
wire \A1|amplitude_sum~11_combout ;
wire \A1|Add15~6 ;
wire \A1|Add15~9_sumout ;
wire \A1|Add16~6 ;
wire \A1|Add16~9_sumout ;
wire \A1|Out~2_combout ;
wire \A1|Add11~10 ;
wire \A1|Add11~13_sumout ;
wire \A1|amplitude_sum~12_combout ;
wire \A1|Add12~10 ;
wire \A1|Add12~13_sumout ;
wire \A1|amplitude_sum~13_combout ;
wire \A1|Add13~10 ;
wire \A1|Add13~13_sumout ;
wire \A1|amplitude_sum~14_combout ;
wire \A1|Add14~10 ;
wire \A1|Add14~13_sumout ;
wire \A1|Add15~10 ;
wire \A1|Add15~13_sumout ;
wire \A1|amplitude_sum~15_combout ;
wire \A1|Add16~10 ;
wire \A1|Add16~13_sumout ;
wire \A1|Out~3_combout ;
wire \A1|Add11~14 ;
wire \A1|Add11~17_sumout ;
wire \A1|amplitude_sum~16_combout ;
wire \A1|Add12~14 ;
wire \A1|Add12~17_sumout ;
wire \A1|Add13~14 ;
wire \A1|Add13~17_sumout ;
wire \A1|amplitude_sum~17_combout ;
wire \A1|Add14~14 ;
wire \A1|Add14~17_sumout ;
wire \A1|amplitude_sum~18_combout ;
wire \A1|amplitude_sum~19_combout ;
wire \A1|Add15~14 ;
wire \A1|Add15~17_sumout ;
wire \A1|Add16~14 ;
wire \A1|Add16~17_sumout ;
wire \A1|Out~4_combout ;
wire \left_channel_audio_out[4]~feeder_combout ;
wire \A1|Add11~18 ;
wire \A1|Add11~21_sumout ;
wire \A1|amplitude_sum~20_combout ;
wire \A1|Add12~18 ;
wire \A1|Add12~21_sumout ;
wire \A1|amplitude_sum~21_combout ;
wire \A1|Add13~18 ;
wire \A1|Add13~21_sumout ;
wire \A1|amplitude_sum~22_combout ;
wire \A1|Add14~18 ;
wire \A1|Add14~21_sumout ;
wire \A1|Add15~18 ;
wire \A1|Add15~21_sumout ;
wire \A1|amplitude_sum~23_combout ;
wire \A1|Add16~18 ;
wire \A1|Add16~21_sumout ;
wire \A1|Out~5_combout ;
wire \A1|Add11~22 ;
wire \A1|Add11~25_sumout ;
wire \A1|Add12~22 ;
wire \A1|Add12~25_sumout ;
wire \A1|amplitude_sum~24_combout ;
wire \A1|amplitude_sum~25_combout ;
wire \A1|Add13~22 ;
wire \A1|Add13~25_sumout ;
wire \A1|amplitude_sum~26_combout ;
wire \A1|Add14~22 ;
wire \A1|Add14~25_sumout ;
wire \A1|amplitude_sum~27_combout ;
wire \A1|Add15~22 ;
wire \A1|Add15~25_sumout ;
wire \A1|Add16~22 ;
wire \A1|Add16~25_sumout ;
wire \A1|Out~6_combout ;
wire \left_channel_audio_out[6]~feeder_combout ;
wire \A1|Add11~26 ;
wire \A1|Add11~29_sumout ;
wire \A1|amplitude_sum~28_combout ;
wire \A1|Add12~26 ;
wire \A1|Add12~29_sumout ;
wire \A1|amplitude_sum~29_combout ;
wire \A1|Add13~26 ;
wire \A1|Add13~29_sumout ;
wire \A1|Add14~26 ;
wire \A1|Add14~29_sumout ;
wire \A1|amplitude_sum~30_combout ;
wire \A1|amplitude_sum~31_combout ;
wire \A1|Add15~26 ;
wire \A1|Add15~29_sumout ;
wire \A1|Add16~26 ;
wire \A1|Add16~29_sumout ;
wire \A1|Out~7_combout ;
wire \A1|Add11~30 ;
wire \A1|Add11~129_sumout ;
wire \A1|Add12~30 ;
wire \A1|Add12~129_sumout ;
wire \A1|amplitude_sum~128_combout ;
wire \A1|Add13~30 ;
wire \A1|Add13~129_sumout ;
wire \A1|amplitude_sum~129_combout ;
wire \A1|amplitude_sum~130_combout ;
wire \A1|Add14~30 ;
wire \A1|Add14~129_sumout ;
wire \A1|Add15~30 ;
wire \A1|Add15~129_sumout ;
wire \A1|amplitude_sum~131_combout ;
wire \A1|Add16~30 ;
wire \A1|Add16~129_sumout ;
wire \A1|Out~31_combout ;
wire \A1|Add11~130 ;
wire \A1|Add11~125_sumout ;
wire \A1|Add12~130 ;
wire \A1|Add12~125_sumout ;
wire \A1|amplitude_sum~124_combout ;
wire \A1|Add13~130 ;
wire \A1|Add13~125_sumout ;
wire \A1|amplitude_sum~125_combout ;
wire \A1|amplitude_sum~126_combout ;
wire \A1|Add14~130 ;
wire \A1|Add14~125_sumout ;
wire \A1|amplitude_sum~127_combout ;
wire \A1|Add15~130 ;
wire \A1|Add15~125_sumout ;
wire \A1|Add16~130 ;
wire \A1|Add16~125_sumout ;
wire \A1|Out~30_combout ;
wire \A1|Add11~126 ;
wire \A1|Add11~121_sumout ;
wire \A1|amplitude_sum~120_combout ;
wire \A1|Add12~126 ;
wire \A1|Add12~121_sumout ;
wire \A1|Add13~126 ;
wire \A1|Add13~121_sumout ;
wire \A1|amplitude_sum~121_combout ;
wire \A1|amplitude_sum~122_combout ;
wire \A1|Add14~126 ;
wire \A1|Add14~121_sumout ;
wire \A1|amplitude_sum~123_combout ;
wire \A1|Add15~126 ;
wire \A1|Add15~121_sumout ;
wire \A1|Add16~126 ;
wire \A1|Add16~121_sumout ;
wire \A1|Out~29_combout ;
wire \left_channel_audio_out[10]~feeder_combout ;
wire \A1|Add11~122 ;
wire \A1|Add11~117_sumout ;
wire \A1|amplitude_sum~116_combout ;
wire \A1|Add12~122 ;
wire \A1|Add12~117_sumout ;
wire \A1|amplitude_sum~117_combout ;
wire \A1|Add13~122 ;
wire \A1|Add13~117_sumout ;
wire \A1|amplitude_sum~118_combout ;
wire \A1|Add14~122 ;
wire \A1|Add14~117_sumout ;
wire \A1|Add15~122 ;
wire \A1|Add15~117_sumout ;
wire \A1|amplitude_sum~119_combout ;
wire \A1|Add16~122 ;
wire \A1|Add16~117_sumout ;
wire \A1|Out~28_combout ;
wire \left_channel_audio_out[11]~feeder_combout ;
wire \A1|Add11~118 ;
wire \A1|Add11~113_sumout ;
wire \A1|amplitude_sum~112_combout ;
wire \A1|Add12~118 ;
wire \A1|Add12~113_sumout ;
wire \A1|amplitude_sum~113_combout ;
wire \A1|Add13~118 ;
wire \A1|Add13~113_sumout ;
wire \A1|amplitude_sum~114_combout ;
wire \A1|Add14~118 ;
wire \A1|Add14~113_sumout ;
wire \A1|amplitude_sum~115_combout ;
wire \A1|Add15~118 ;
wire \A1|Add15~113_sumout ;
wire \A1|Add16~118 ;
wire \A1|Add16~113_sumout ;
wire \A1|Out~27_combout ;
wire \left_channel_audio_out[12]~feeder_combout ;
wire \A1|Add11~114 ;
wire \A1|Add11~109_sumout ;
wire \A1|Add12~114 ;
wire \A1|Add12~109_sumout ;
wire \A1|amplitude_sum~108_combout ;
wire \A1|amplitude_sum~109_combout ;
wire \A1|Add13~114 ;
wire \A1|Add13~109_sumout ;
wire \A1|amplitude_sum~110_combout ;
wire \A1|Add14~114 ;
wire \A1|Add14~109_sumout ;
wire \A1|Add15~114 ;
wire \A1|Add15~109_sumout ;
wire \A1|amplitude_sum~111_combout ;
wire \A1|Add16~114 ;
wire \A1|Add16~109_sumout ;
wire \A1|Out~26_combout ;
wire \A1|Add11~110 ;
wire \A1|Add11~105_sumout ;
wire \A1|amplitude_sum~104_combout ;
wire \A1|Add12~110 ;
wire \A1|Add12~105_sumout ;
wire \A1|Add13~110 ;
wire \A1|Add13~105_sumout ;
wire \A1|amplitude_sum~105_combout ;
wire \A1|amplitude_sum~106_combout ;
wire \A1|Add14~110 ;
wire \A1|Add14~105_sumout ;
wire \A1|amplitude_sum~107_combout ;
wire \A1|Add15~110 ;
wire \A1|Add15~105_sumout ;
wire \A1|Add16~110 ;
wire \A1|Add16~105_sumout ;
wire \A1|Out~25_combout ;
wire \left_channel_audio_out[14]~feeder_combout ;
wire \A1|Add11~106 ;
wire \A1|Add11~101_sumout ;
wire \A1|amplitude_sum~100_combout ;
wire \A1|Add12~106 ;
wire \A1|Add12~101_sumout ;
wire \A1|amplitude_sum~101_combout ;
wire \A1|Add13~106 ;
wire \A1|Add13~101_sumout ;
wire \A1|amplitude_sum~102_combout ;
wire \A1|Add14~106 ;
wire \A1|Add14~101_sumout ;
wire \A1|amplitude_sum~103_combout ;
wire \A1|Add15~106 ;
wire \A1|Add15~101_sumout ;
wire \A1|Add16~106 ;
wire \A1|Add16~101_sumout ;
wire \A1|Out~24_combout ;
wire \left_channel_audio_out[15]~feeder_combout ;
wire \A1|Add11~102 ;
wire \A1|Add11~97_sumout ;
wire \A1|Add12~102 ;
wire \A1|Add12~97_sumout ;
wire \A1|amplitude_sum~96_combout ;
wire \A1|amplitude_sum~97_combout ;
wire \A1|Add13~102 ;
wire \A1|Add13~97_sumout ;
wire \A1|amplitude_sum~98_combout ;
wire \A1|Add14~102 ;
wire \A1|Add14~97_sumout ;
wire \A1|amplitude_sum~99_combout ;
wire \A1|Add15~102 ;
wire \A1|Add15~97_sumout ;
wire \A1|Add16~102 ;
wire \A1|Add16~97_sumout ;
wire \A1|Out~23_combout ;
wire \A1|Add11~98 ;
wire \A1|Add11~93_sumout ;
wire \A1|Add12~98 ;
wire \A1|Add12~93_sumout ;
wire \A1|amplitude_sum~92_combout ;
wire \A1|amplitude_sum~93_combout ;
wire \A1|Add13~98 ;
wire \A1|Add13~93_sumout ;
wire \A1|Add14~98 ;
wire \A1|Add14~93_sumout ;
wire \A1|amplitude_sum~94_combout ;
wire \A1|amplitude_sum~95_combout ;
wire \A1|Add15~98 ;
wire \A1|Add15~93_sumout ;
wire \A1|Add16~98 ;
wire \A1|Add16~93_sumout ;
wire \A1|Out~22_combout ;
wire \left_channel_audio_out[17]~feeder_combout ;
wire \A1|Add11~94 ;
wire \A1|Add11~89_sumout ;
wire \A1|Add12~94 ;
wire \A1|Add12~89_sumout ;
wire \A1|amplitude_sum~88_combout ;
wire \A1|amplitude_sum~89_combout ;
wire \A1|Add13~94 ;
wire \A1|Add13~89_sumout ;
wire \A1|Add14~94 ;
wire \A1|Add14~89_sumout ;
wire \A1|amplitude_sum~90_combout ;
wire \A1|amplitude_sum~91_combout ;
wire \A1|Add15~94 ;
wire \A1|Add15~89_sumout ;
wire \A1|Add16~94 ;
wire \A1|Add16~89_sumout ;
wire \A1|Out~21_combout ;
wire \A1|Add11~90 ;
wire \A1|Add11~85_sumout ;
wire \A1|amplitude_sum~84_combout ;
wire \A1|Add12~90 ;
wire \A1|Add12~85_sumout ;
wire \A1|Add13~90 ;
wire \A1|Add13~85_sumout ;
wire \A1|amplitude_sum~85_combout ;
wire \A1|amplitude_sum~86_combout ;
wire \A1|Add14~90 ;
wire \A1|Add14~85_sumout ;
wire \A1|amplitude_sum~87_combout ;
wire \A1|Add15~90 ;
wire \A1|Add15~85_sumout ;
wire \A1|Add16~90 ;
wire \A1|Add16~85_sumout ;
wire \A1|Out~20_combout ;
wire \A1|Add11~86 ;
wire \A1|Add11~81_sumout ;
wire \A1|amplitude_sum~80_combout ;
wire \A1|Add12~86 ;
wire \A1|Add12~81_sumout ;
wire \A1|amplitude_sum~81_combout ;
wire \A1|Add13~86 ;
wire \A1|Add13~81_sumout ;
wire \A1|amplitude_sum~82_combout ;
wire \A1|Add14~86 ;
wire \A1|Add14~81_sumout ;
wire \A2|W6|N1|phase_angle[31]~DUPLICATE_q ;
wire \A1|Add15~86 ;
wire \A1|Add15~81_sumout ;
wire \A1|amplitude_sum~83_combout ;
wire \A1|Add16~86 ;
wire \A1|Add16~81_sumout ;
wire \A1|Out~19_combout ;
wire \left_channel_audio_out[20]~feeder_combout ;
wire \A1|Add11~82 ;
wire \A1|Add11~77_sumout ;
wire \A1|amplitude_sum~76_combout ;
wire \A1|Add12~82 ;
wire \A1|Add12~77_sumout ;
wire \A1|Add13~82 ;
wire \A1|Add13~77_sumout ;
wire \A1|amplitude_sum~77_combout ;
wire \A1|amplitude_sum~78_combout ;
wire \A1|Add14~82 ;
wire \A1|Add14~77_sumout ;
wire \A1|Add15~82 ;
wire \A1|Add15~77_sumout ;
wire \A1|amplitude_sum~79_combout ;
wire \A1|Add16~82 ;
wire \A1|Add16~77_sumout ;
wire \A1|Out~18_combout ;
wire \left_channel_audio_out[21]~feeder_combout ;
wire \A1|Add11~78 ;
wire \A1|Add11~73_sumout ;
wire \A1|Add12~78 ;
wire \A1|Add12~73_sumout ;
wire \A1|amplitude_sum~72_combout ;
wire \A1|amplitude_sum~73_combout ;
wire \A1|Add13~78 ;
wire \A1|Add13~73_sumout ;
wire \A1|Add14~78 ;
wire \A1|Add14~73_sumout ;
wire \A1|amplitude_sum~74_combout ;
wire \A1|amplitude_sum~75_combout ;
wire \A1|Add15~78 ;
wire \A1|Add15~73_sumout ;
wire \A1|Add16~78 ;
wire \A1|Add16~73_sumout ;
wire \A1|Out~17_combout ;
wire \A1|Add11~74 ;
wire \A1|Add11~69_sumout ;
wire \A1|amplitude_sum~68_combout ;
wire \A1|Add12~74 ;
wire \A1|Add12~69_sumout ;
wire \A1|amplitude_sum~69_combout ;
wire \A1|Add13~74 ;
wire \A1|Add13~69_sumout ;
wire \A1|amplitude_sum~70_combout ;
wire \A1|Add14~74 ;
wire \A1|Add14~69_sumout ;
wire \A1|amplitude_sum~71_combout ;
wire \A1|Add15~74 ;
wire \A1|Add15~69_sumout ;
wire \A1|Add16~74 ;
wire \A1|Add16~69_sumout ;
wire \A1|Out~16_combout ;
wire \A1|Add11~70 ;
wire \A1|Add11~65_sumout ;
wire \A1|Add12~70 ;
wire \A1|Add12~65_sumout ;
wire \A1|amplitude_sum~64_combout ;
wire \A1|Add13~70 ;
wire \A1|Add13~65_sumout ;
wire \A1|amplitude_sum~65_combout ;
wire \A1|amplitude_sum~66_combout ;
wire \A1|Add14~70 ;
wire \A1|Add14~65_sumout ;
wire \A1|Add15~70 ;
wire \A1|Add15~65_sumout ;
wire \A1|amplitude_sum~67_combout ;
wire \A1|Add16~70 ;
wire \A1|Add16~65_sumout ;
wire \A1|Out~15_combout ;
wire \A1|Add11~66 ;
wire \A1|Add11~61_sumout ;
wire \A1|amplitude_sum~60_combout ;
wire \A1|Add12~66 ;
wire \A1|Add12~61_sumout ;
wire \A1|Add13~66 ;
wire \A1|Add13~61_sumout ;
wire \A1|amplitude_sum~61_combout ;
wire \A1|amplitude_sum~62_combout ;
wire \A1|Add14~66 ;
wire \A1|Add14~61_sumout ;
wire \A1|Add15~66 ;
wire \A1|Add15~61_sumout ;
wire \A1|amplitude_sum~63_combout ;
wire \A1|Add16~66 ;
wire \A1|Add16~61_sumout ;
wire \A1|Out~14_combout ;
wire \A1|Add11~62 ;
wire \A1|Add11~57_sumout ;
wire \A1|Add12~62 ;
wire \A1|Add12~57_sumout ;
wire \A1|amplitude_sum~56_combout ;
wire \A1|amplitude_sum~57_combout ;
wire \A1|Add13~62 ;
wire \A1|Add13~57_sumout ;
wire \A1|amplitude_sum~58_combout ;
wire \A1|Add14~62 ;
wire \A1|Add14~57_sumout ;
wire \A1|amplitude_sum~59_combout ;
wire \A1|Add15~62 ;
wire \A1|Add15~57_sumout ;
wire \A1|Add16~62 ;
wire \A1|Add16~57_sumout ;
wire \A1|Out~13_combout ;
wire \left_channel_audio_out[26]~feeder_combout ;
wire \A1|Add11~58 ;
wire \A1|Add11~53_sumout ;
wire \A1|amplitude_sum~52_combout ;
wire \A1|Add12~58 ;
wire \A1|Add12~53_sumout ;
wire \A1|amplitude_sum~53_combout ;
wire \A1|Add13~58 ;
wire \A1|Add13~53_sumout ;
wire \A1|Add14~58 ;
wire \A1|Add14~53_sumout ;
wire \A1|amplitude_sum~54_combout ;
wire \A1|amplitude_sum~55_combout ;
wire \A1|Add15~58 ;
wire \A1|Add15~53_sumout ;
wire \A1|Add16~58 ;
wire \A1|Add16~53_sumout ;
wire \A1|Out~12_combout ;
wire \A1|Add11~54 ;
wire \A1|Add11~49_sumout ;
wire \A1|amplitude_sum~48_combout ;
wire \A1|Add12~54 ;
wire \A1|Add12~49_sumout ;
wire \A1|Add13~54 ;
wire \A1|Add13~49_sumout ;
wire \A1|amplitude_sum~49_combout ;
wire \A1|amplitude_sum~50_combout ;
wire \A1|Add14~54 ;
wire \A1|Add14~49_sumout ;
wire \A1|amplitude_sum~51_combout ;
wire \A1|Add15~54 ;
wire \A1|Add15~49_sumout ;
wire \A1|Add16~54 ;
wire \A1|Add16~49_sumout ;
wire \A1|Out~11_combout ;
wire \A1|Add11~50 ;
wire \A1|Add11~45_sumout ;
wire \A1|amplitude_sum~44_combout ;
wire \A1|Add12~50 ;
wire \A1|Add12~45_sumout ;
wire \A1|amplitude_sum~45_combout ;
wire \A1|Add13~50 ;
wire \A1|Add13~45_sumout ;
wire \A1|amplitude_sum~46_combout ;
wire \A1|Add14~50 ;
wire \A1|Add14~45_sumout ;
wire \A1|amplitude_sum~47_combout ;
wire \A1|Add15~50 ;
wire \A1|Add15~45_sumout ;
wire \A1|Add16~50 ;
wire \A1|Add16~45_sumout ;
wire \A1|Out~10_combout ;
wire \left_channel_audio_out[29]~feeder_combout ;
wire \A1|Add11~46 ;
wire \A1|Add11~41_sumout ;
wire \A1|amplitude_sum~40_combout ;
wire \A1|Add12~46 ;
wire \A1|Add12~41_sumout ;
wire \A1|Add13~46 ;
wire \A1|Add13~41_sumout ;
wire \A1|amplitude_sum~41_combout ;
wire \A1|amplitude_sum~42_combout ;
wire \A1|Add14~46 ;
wire \A1|Add14~41_sumout ;
wire \A1|amplitude_sum~43_combout ;
wire \A1|Add15~46 ;
wire \A1|Add15~41_sumout ;
wire \A1|Add16~46 ;
wire \A1|Add16~41_sumout ;
wire \A1|Out~9_combout ;
wire \A1|Add11~42 ;
wire \A1|Add11~37_sumout ;
wire \A1|amplitude_sum~36_combout ;
wire \A1|Add12~42 ;
wire \A1|Add12~37_sumout ;
wire \A1|amplitude_sum~37_combout ;
wire \A1|Add13~42 ;
wire \A1|Add13~37_sumout ;
wire \A1|amplitude_sum~38_combout ;
wire \A1|Add14~42 ;
wire \A1|Add14~37_sumout ;
wire \A1|Add15~42 ;
wire \A1|Add15~37_sumout ;
wire \A1|amplitude_sum~39_combout ;
wire \A1|Add16~42 ;
wire \A1|Add16~37_sumout ;
wire \A1|Out~8_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \AC1|Bit_Clock_Edges|cur_test_clk~q ;
wire \AC1|Bit_Clock_Edges|last_test_clk~q ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~34_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~32_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~31_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~30_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~29_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~28_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~27_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~26_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~25_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~24_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~23_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~22_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~21_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~20_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~19_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \AC1|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \AC1|Audio_Out_Serializer|serial_audio_out_data~0_combout ;
wire \AC1|Audio_Out_Serializer|serial_audio_out_data~q ;
wire \AVC1|u0|SCLK~0_combout ;
wire \AVC1|u0|Selector1~0_combout ;
wire \AVC1|u0|SCLK~1_combout ;
wire \AVC1|u0|SCLK~q ;
wire \AVC1|u0|FPGA_I2C_SCLK~0_combout ;
wire \AVC1|u0|FPGA_I2C_SCLK~1_combout ;
wire [5:0] \AVC1|LUT_INDEX ;
wire [31:0] \A1|Out ;
wire [31:0] \B1|Q ;
wire [31:0] \A2|W4|N1|phase_angle ;
wire [31:0] \A1|W2|U1|altsyncram_component|auto_generated|q_a ;
wire [32:1] \AC1|Audio_Out_Serializer|data_out_shift_reg ;
wire [15:0] \AVC1|mI2C_CLK_DIV ;
wire [7:0] \AC1|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [31:0] \A1|W1|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \A2|W3|N1|phase_angle ;
wire [31:0] \A1|W5|U1|altsyncram_component|auto_generated|q_a ;
wire [5:0] \AVC1|u0|SD_COUNTER ;
wire [31:0] \A1|W3|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \A1|W4|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \A2|W5|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \A1|W6|U1|altsyncram_component|auto_generated|q_a ;
wire [4:0] \CG1|counter ;
wire [31:0] \A1|W7|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] left_channel_audio_out;
wire [11:0] \L1|Q ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \DC1|i2cBitCounter ;
wire [11:0] \A2|W4|U1|altsyncram_component|auto_generated|q_a ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [5:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \L1|Loops_latched ;
wire [11:0] \A2|Out ;
wire [11:0] \DC1|data_reg ;
wire [31:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \A2|W1|U1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \A2|W1|N1|phase_angle ;
wire [11:0] \A2|W3|U1|altsyncram_component|auto_generated|q_a ;
wire [11:0] \A2|W2|U1|altsyncram_component|auto_generated|q_a ;
wire [23:0] \AVC1|u0|SD ;
wire [11:0] \A2|W6|U1|altsyncram_component|auto_generated|q_a ;
wire [11:0] \A2|W7|U1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \DC1|SDA_i_buff ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [2:0] \DC1|i2cByteCounter ;
wire [31:0] \A2|W5|N1|phase_angle ;
wire [31:0] \A2|W2|N1|phase_angle ;
wire [31:0] \A2|W6|N1|phase_angle ;
wire [31:0] \A2|W7|N1|phase_angle ;
wire [7:0] \AC1|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [23:0] \AVC1|mI2C_DATA ;

wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [39:0] \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [1] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [2] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [3] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [4] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [5] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [6] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [7] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [8] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [0] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [31] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W1|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W5|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W3|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W2|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W4|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W6|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [0] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [1] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [2] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [3] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [4] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [5] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [6] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [7] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [8] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [9] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [10] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \A2|W7|U1|altsyncram_component|auto_generated|q_a [11] = \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [29] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [30] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [27] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [28] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [25] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [26] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [23] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [24] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [21] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [22] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [19] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [20] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [17] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [18] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [15] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [16] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [13] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [14] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [11] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [12] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W1|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W5|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W3|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W2|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W4|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W6|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [9] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \A1|W7|U1|altsyncram_component|auto_generated|q_a [10] = \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30];
assign \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] = \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31];

assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \DAC_I2C_SCLK~output (
	.i(\DC1|SCL_o~1_combout ),
	.oe(\DC1|i2cState.I2CREADY~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \DAC_I2C_SCLK~output .bus_hold = "false";
defparam \DAC_I2C_SCLK~output .open_drain_output = "false";
defparam \DAC_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\AC1|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\AVC1|u0|FPGA_I2C_SCLK~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \DAC_I2C_A0~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_I2C_A0),
	.obar());
// synopsys translate_off
defparam \DAC_I2C_A0~output .bus_hold = "false";
defparam \DAC_I2C_A0~output .open_drain_output = "false";
defparam \DAC_I2C_A0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\A1|Out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\A1|Out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\A1|Out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\A1|Out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\A1|Out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\A1|Out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\A1|Out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\A1|Out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\L1|Play~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\B1|Step~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(!\AVC1|u0|SDO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \DAC_I2C_SDAT~output (
	.i(\DC1|SDA_o~0_combout ),
	.oe(\DC1|SDA_Claim~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \DAC_I2C_SDAT~output .bus_hold = "false";
defparam \DAC_I2C_SDAT~output .open_drain_output = "false";
defparam \DAC_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \CG1|counter[0]~4 (
// Equation(s):
// \CG1|counter[0]~4_combout  = !\CG1|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CG1|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|counter[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|counter[0]~4 .extended_lut = "off";
defparam \CG1|counter[0]~4 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \CG1|counter[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \CG1|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[0]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[0] .is_wysiwyg = "true";
defparam \CG1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \CG1|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[1] .is_wysiwyg = "true";
defparam \CG1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \CG1|counter[1]~3 (
// Equation(s):
// \CG1|counter[1]~3_combout  = ( !\CG1|counter [1] & ( \CG1|counter [0] ) ) # ( \CG1|counter [1] & ( !\CG1|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CG1|counter [1]),
	.dataf(!\CG1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|counter[1]~3 .extended_lut = "off";
defparam \CG1|counter[1]~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CG1|counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \CG1|counter[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CG1|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N43
dffeas \CG1|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[2] .is_wysiwyg = "true";
defparam \CG1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \CG1|counter[2]~2 (
// Equation(s):
// \CG1|counter[2]~2_combout  = ( \CG1|counter [0] & ( !\CG1|counter[1]~DUPLICATE_q  $ (!\CG1|counter [2]) ) ) # ( !\CG1|counter [0] & ( \CG1|counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CG1|counter[1]~DUPLICATE_q ),
	.datad(!\CG1|counter [2]),
	.datae(gnd),
	.dataf(!\CG1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|counter[2]~2 .extended_lut = "off";
defparam \CG1|counter[2]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CG1|counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \CG1|counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CG1|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \CG1|counter[3]~1 (
// Equation(s):
// \CG1|counter[3]~1_combout  = ( \CG1|counter [1] & ( !\CG1|counter [3] $ (((!\CG1|counter [0]) # (!\CG1|counter[2]~DUPLICATE_q ))) ) ) # ( !\CG1|counter [1] & ( \CG1|counter [3] ) )

	.dataa(gnd),
	.datab(!\CG1|counter [0]),
	.datac(!\CG1|counter[2]~DUPLICATE_q ),
	.datad(!\CG1|counter [3]),
	.datae(gnd),
	.dataf(!\CG1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|counter[3]~1 .extended_lut = "off";
defparam \CG1|counter[3]~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \CG1|counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \CG1|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[3] .is_wysiwyg = "true";
defparam \CG1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \CG1|counter[4]~0 (
// Equation(s):
// \CG1|counter[4]~0_combout  = ( \CG1|counter [2] & ( !\CG1|counter [4] $ (((!\CG1|counter [0]) # ((!\CG1|counter [3]) # (!\CG1|counter[1]~DUPLICATE_q )))) ) ) # ( !\CG1|counter [2] & ( \CG1|counter [4] ) )

	.dataa(!\CG1|counter [0]),
	.datab(!\CG1|counter [3]),
	.datac(!\CG1|counter[1]~DUPLICATE_q ),
	.datad(!\CG1|counter [4]),
	.datae(gnd),
	.dataf(!\CG1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|counter[4]~0 .extended_lut = "off";
defparam \CG1|counter[4]~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \CG1|counter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \CG1|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|counter[4]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|counter[4] .is_wysiwyg = "true";
defparam \CG1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \CG1|clk781kHz~0 (
// Equation(s):
// \CG1|clk781kHz~0_combout  = ( \CG1|clk781kHz~q  & ( \CG1|counter [2] & ( (!\CG1|counter [0]) # ((!\CG1|counter [4]) # ((!\CG1|counter[1]~DUPLICATE_q ) # (!\CG1|counter [3]))) ) ) ) # ( !\CG1|clk781kHz~q  & ( \CG1|counter [2] & ( (\CG1|counter [0] & 
// (\CG1|counter [4] & (\CG1|counter[1]~DUPLICATE_q  & \CG1|counter [3]))) ) ) ) # ( \CG1|clk781kHz~q  & ( !\CG1|counter [2] ) )

	.dataa(!\CG1|counter [0]),
	.datab(!\CG1|counter [4]),
	.datac(!\CG1|counter[1]~DUPLICATE_q ),
	.datad(!\CG1|counter [3]),
	.datae(!\CG1|clk781kHz~q ),
	.dataf(!\CG1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CG1|clk781kHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CG1|clk781kHz~0 .extended_lut = "off";
defparam \CG1|clk781kHz~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \CG1|clk781kHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \CG1|clk781kHz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CG1|clk781kHz~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CG1|clk781kHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CG1|clk781kHz .is_wysiwyg = "true";
defparam \CG1|clk781kHz .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N59
dffeas \DC1|i2c_double_clk_d (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CG1|clk781kHz~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2c_double_clk_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2c_double_clk_d .is_wysiwyg = "true";
defparam \DC1|i2c_double_clk_d .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \DC1|i2c_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|i2c_clk~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2c_clk .is_wysiwyg = "true";
defparam \DC1|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \DC1|i2c_clk~0 (
// Equation(s):
// \DC1|i2c_clk~0_combout  = ( \CG1|clk781kHz~q  & ( !\DC1|i2c_double_clk_d~q  $ (\DC1|i2c_clk~q ) ) ) # ( !\CG1|clk781kHz~q  & ( \DC1|i2c_clk~q  ) )

	.dataa(gnd),
	.datab(!\DC1|i2c_double_clk_d~q ),
	.datac(gnd),
	.datad(!\DC1|i2c_clk~q ),
	.datae(gnd),
	.dataf(!\CG1|clk781kHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2c_clk~0 .extended_lut = "off";
defparam \DC1|i2c_clk~0 .lut_mask = 64'h00FF00FFCC33CC33;
defparam \DC1|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \DC1|i2c_clk~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|i2c_clk~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2c_clk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2c_clk~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|i2c_clk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \A2|W7|N1|phase_angle[1]~0 (
// Equation(s):
// \A2|W7|N1|phase_angle[1]~0_combout  = ( !\A2|W7|N1|phase_angle [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|W7|N1|phase_angle [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|W7|N1|phase_angle[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[1]~0 .extended_lut = "off";
defparam \A2|W7|N1|phase_angle[1]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \A2|W7|N1|phase_angle[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G13
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X48_Y9_N13
dffeas \A2|W7|N1|phase_angle[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|phase_angle[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[1] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \A2|W1|N1|Add0~117 (
// Equation(s):
// \A2|W1|N1|Add0~117_sumout  = SUM(( \A2|W1|N1|phase_angle [2] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))
// \A2|W1|N1|Add0~118  = CARRY(( \A2|W1|N1|phase_angle [2] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(!\A2|W1|N1|phase_angle [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~117_sumout ),
	.cout(\A2|W1|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~117 .extended_lut = "off";
defparam \A2|W1|N1|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \A2|W1|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N2
dffeas \A2|W1|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \A2|W1|N1|Add0~113 (
// Equation(s):
// \A2|W1|N1|Add0~113_sumout  = SUM(( \A2|W1|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W1|N1|Add0~118  ))
// \A2|W1|N1|Add0~114  = CARRY(( \A2|W1|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W1|N1|Add0~118  ))

	.dataa(!\A2|W1|N1|phase_angle [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~113_sumout ),
	.cout(\A2|W1|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~113 .extended_lut = "off";
defparam \A2|W1|N1|Add0~113 .lut_mask = 64'h0000000000005555;
defparam \A2|W1|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N5
dffeas \A2|W1|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \A2|W1|N1|Add0~109 (
// Equation(s):
// \A2|W1|N1|Add0~109_sumout  = SUM(( \A2|W1|N1|phase_angle [4] ) + ( GND ) + ( \A2|W1|N1|Add0~114  ))
// \A2|W1|N1|Add0~110  = CARRY(( \A2|W1|N1|phase_angle [4] ) + ( GND ) + ( \A2|W1|N1|Add0~114  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~109_sumout ),
	.cout(\A2|W1|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~109 .extended_lut = "off";
defparam \A2|W1|N1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W1|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N8
dffeas \A2|W1|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \A2|W1|N1|Add0~105 (
// Equation(s):
// \A2|W1|N1|Add0~105_sumout  = SUM(( \A2|W1|N1|phase_angle [5] ) + ( GND ) + ( \A2|W1|N1|Add0~110  ))
// \A2|W1|N1|Add0~106  = CARRY(( \A2|W1|N1|phase_angle [5] ) + ( GND ) + ( \A2|W1|N1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~105_sumout ),
	.cout(\A2|W1|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~105 .extended_lut = "off";
defparam \A2|W1|N1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N11
dffeas \A2|W1|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \A2|W1|N1|Add0~101 (
// Equation(s):
// \A2|W1|N1|Add0~101_sumout  = SUM(( \A2|W1|N1|phase_angle [6] ) + ( VCC ) + ( \A2|W1|N1|Add0~106  ))
// \A2|W1|N1|Add0~102  = CARRY(( \A2|W1|N1|phase_angle [6] ) + ( VCC ) + ( \A2|W1|N1|Add0~106  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~101_sumout ),
	.cout(\A2|W1|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~101 .extended_lut = "off";
defparam \A2|W1|N1|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \A2|W1|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N14
dffeas \A2|W1|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \A2|W1|N1|Add0~97 (
// Equation(s):
// \A2|W1|N1|Add0~97_sumout  = SUM(( \A2|W1|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W1|N1|Add0~102  ))
// \A2|W1|N1|Add0~98  = CARRY(( \A2|W1|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W1|N1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~97_sumout ),
	.cout(\A2|W1|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~97 .extended_lut = "off";
defparam \A2|W1|N1|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W1|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N17
dffeas \A2|W1|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \A2|W1|N1|Add0~93 (
// Equation(s):
// \A2|W1|N1|Add0~93_sumout  = SUM(( \A2|W1|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W1|N1|Add0~98  ))
// \A2|W1|N1|Add0~94  = CARRY(( \A2|W1|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W1|N1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~93_sumout ),
	.cout(\A2|W1|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~93 .extended_lut = "off";
defparam \A2|W1|N1|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W1|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N20
dffeas \A2|W1|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \A2|W1|N1|Add0~89 (
// Equation(s):
// \A2|W1|N1|Add0~89_sumout  = SUM(( \A2|W1|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W1|N1|Add0~94  ))
// \A2|W1|N1|Add0~90  = CARRY(( \A2|W1|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W1|N1|Add0~94  ))

	.dataa(!\A2|W1|N1|phase_angle [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~89_sumout ),
	.cout(\A2|W1|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~89 .extended_lut = "off";
defparam \A2|W1|N1|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \A2|W1|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N23
dffeas \A2|W1|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \A2|W1|N1|Add0~85 (
// Equation(s):
// \A2|W1|N1|Add0~85_sumout  = SUM(( \A2|W1|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W1|N1|Add0~90  ))
// \A2|W1|N1|Add0~86  = CARRY(( \A2|W1|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W1|N1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~85_sumout ),
	.cout(\A2|W1|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~85 .extended_lut = "off";
defparam \A2|W1|N1|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W1|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N26
dffeas \A2|W1|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \A2|W1|N1|Add0~81 (
// Equation(s):
// \A2|W1|N1|Add0~81_sumout  = SUM(( \A2|W1|N1|phase_angle [11] ) + ( GND ) + ( \A2|W1|N1|Add0~86  ))
// \A2|W1|N1|Add0~82  = CARRY(( \A2|W1|N1|phase_angle [11] ) + ( GND ) + ( \A2|W1|N1|Add0~86  ))

	.dataa(!\A2|W1|N1|phase_angle [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~81_sumout ),
	.cout(\A2|W1|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~81 .extended_lut = "off";
defparam \A2|W1|N1|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N29
dffeas \A2|W1|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \A2|W1|N1|Add0~77 (
// Equation(s):
// \A2|W1|N1|Add0~77_sumout  = SUM(( \A2|W1|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W1|N1|Add0~82  ))
// \A2|W1|N1|Add0~78  = CARRY(( \A2|W1|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W1|N1|Add0~82  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~77_sumout ),
	.cout(\A2|W1|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~77 .extended_lut = "off";
defparam \A2|W1|N1|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \A2|W1|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N32
dffeas \A2|W1|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \A2|W1|N1|Add0~73 (
// Equation(s):
// \A2|W1|N1|Add0~73_sumout  = SUM(( \A2|W1|N1|phase_angle [13] ) + ( GND ) + ( \A2|W1|N1|Add0~78  ))
// \A2|W1|N1|Add0~74  = CARRY(( \A2|W1|N1|phase_angle [13] ) + ( GND ) + ( \A2|W1|N1|Add0~78  ))

	.dataa(!\A2|W1|N1|phase_angle [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~73_sumout ),
	.cout(\A2|W1|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~73 .extended_lut = "off";
defparam \A2|W1|N1|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N35
dffeas \A2|W1|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \A2|W1|N1|Add0~69 (
// Equation(s):
// \A2|W1|N1|Add0~69_sumout  = SUM(( \A2|W1|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W1|N1|Add0~74  ))
// \A2|W1|N1|Add0~70  = CARRY(( \A2|W1|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W1|N1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~69_sumout ),
	.cout(\A2|W1|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~69 .extended_lut = "off";
defparam \A2|W1|N1|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W1|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N38
dffeas \A2|W1|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \A2|W1|N1|Add0~65 (
// Equation(s):
// \A2|W1|N1|Add0~65_sumout  = SUM(( \A2|W1|N1|phase_angle [15] ) + ( GND ) + ( \A2|W1|N1|Add0~70  ))
// \A2|W1|N1|Add0~66  = CARRY(( \A2|W1|N1|phase_angle [15] ) + ( GND ) + ( \A2|W1|N1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~65_sumout ),
	.cout(\A2|W1|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~65 .extended_lut = "off";
defparam \A2|W1|N1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N41
dffeas \A2|W1|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \A2|W1|N1|Add0~61 (
// Equation(s):
// \A2|W1|N1|Add0~61_sumout  = SUM(( \A2|W1|N1|phase_angle [16] ) + ( GND ) + ( \A2|W1|N1|Add0~66  ))
// \A2|W1|N1|Add0~62  = CARRY(( \A2|W1|N1|phase_angle [16] ) + ( GND ) + ( \A2|W1|N1|Add0~66  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~61_sumout ),
	.cout(\A2|W1|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~61 .extended_lut = "off";
defparam \A2|W1|N1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W1|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N44
dffeas \A2|W1|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \A2|W1|N1|Add0~57 (
// Equation(s):
// \A2|W1|N1|Add0~57_sumout  = SUM(( \A2|W1|N1|phase_angle [17] ) + ( GND ) + ( \A2|W1|N1|Add0~62  ))
// \A2|W1|N1|Add0~58  = CARRY(( \A2|W1|N1|phase_angle [17] ) + ( GND ) + ( \A2|W1|N1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~57_sumout ),
	.cout(\A2|W1|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~57 .extended_lut = "off";
defparam \A2|W1|N1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N47
dffeas \A2|W1|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \A2|W1|N1|Add0~53 (
// Equation(s):
// \A2|W1|N1|Add0~53_sumout  = SUM(( \A2|W1|N1|phase_angle [18] ) + ( GND ) + ( \A2|W1|N1|Add0~58  ))
// \A2|W1|N1|Add0~54  = CARRY(( \A2|W1|N1|phase_angle [18] ) + ( GND ) + ( \A2|W1|N1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~53_sumout ),
	.cout(\A2|W1|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~53 .extended_lut = "off";
defparam \A2|W1|N1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N50
dffeas \A2|W1|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \A2|W1|N1|Add0~49 (
// Equation(s):
// \A2|W1|N1|Add0~49_sumout  = SUM(( \A2|W1|N1|phase_angle [19] ) + ( GND ) + ( \A2|W1|N1|Add0~54  ))
// \A2|W1|N1|Add0~50  = CARRY(( \A2|W1|N1|phase_angle [19] ) + ( GND ) + ( \A2|W1|N1|Add0~54  ))

	.dataa(!\A2|W1|N1|phase_angle [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~49_sumout ),
	.cout(\A2|W1|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~49 .extended_lut = "off";
defparam \A2|W1|N1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N53
dffeas \A2|W1|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \A2|W1|N1|Add0~1 (
// Equation(s):
// \A2|W1|N1|Add0~1_sumout  = SUM(( \A2|W1|N1|phase_angle [20] ) + ( GND ) + ( \A2|W1|N1|Add0~50  ))
// \A2|W1|N1|Add0~2  = CARRY(( \A2|W1|N1|phase_angle [20] ) + ( GND ) + ( \A2|W1|N1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~1_sumout ),
	.cout(\A2|W1|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~1 .extended_lut = "off";
defparam \A2|W1|N1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N56
dffeas \A2|W1|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \A2|W1|N1|Add0~5 (
// Equation(s):
// \A2|W1|N1|Add0~5_sumout  = SUM(( \A2|W1|N1|phase_angle [21] ) + ( GND ) + ( \A2|W1|N1|Add0~2  ))
// \A2|W1|N1|Add0~6  = CARRY(( \A2|W1|N1|phase_angle [21] ) + ( GND ) + ( \A2|W1|N1|Add0~2  ))

	.dataa(!\A2|W1|N1|phase_angle [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~5_sumout ),
	.cout(\A2|W1|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~5 .extended_lut = "off";
defparam \A2|W1|N1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N58
dffeas \A2|W1|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \A2|W1|N1|Add0~9 (
// Equation(s):
// \A2|W1|N1|Add0~9_sumout  = SUM(( \A2|W1|N1|phase_angle [22] ) + ( GND ) + ( \A2|W1|N1|Add0~6  ))
// \A2|W1|N1|Add0~10  = CARRY(( \A2|W1|N1|phase_angle [22] ) + ( GND ) + ( \A2|W1|N1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~9_sumout ),
	.cout(\A2|W1|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~9 .extended_lut = "off";
defparam \A2|W1|N1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N31
dffeas \A2|W1|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \A2|W1|N1|Add0~13 (
// Equation(s):
// \A2|W1|N1|Add0~13_sumout  = SUM(( \A2|W1|N1|phase_angle [23] ) + ( GND ) + ( \A2|W1|N1|Add0~10  ))
// \A2|W1|N1|Add0~14  = CARRY(( \A2|W1|N1|phase_angle [23] ) + ( GND ) + ( \A2|W1|N1|Add0~10  ))

	.dataa(!\A2|W1|N1|phase_angle [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~13_sumout ),
	.cout(\A2|W1|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~13 .extended_lut = "off";
defparam \A2|W1|N1|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N35
dffeas \A2|W1|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \A2|W1|N1|Add0~17 (
// Equation(s):
// \A2|W1|N1|Add0~17_sumout  = SUM(( \A2|W1|N1|phase_angle [24] ) + ( GND ) + ( \A2|W1|N1|Add0~14  ))
// \A2|W1|N1|Add0~18  = CARRY(( \A2|W1|N1|phase_angle [24] ) + ( GND ) + ( \A2|W1|N1|Add0~14  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~17_sumout ),
	.cout(\A2|W1|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~17 .extended_lut = "off";
defparam \A2|W1|N1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W1|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N37
dffeas \A2|W1|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \A2|W1|N1|Add0~21 (
// Equation(s):
// \A2|W1|N1|Add0~21_sumout  = SUM(( \A2|W1|N1|phase_angle [25] ) + ( GND ) + ( \A2|W1|N1|Add0~18  ))
// \A2|W1|N1|Add0~22  = CARRY(( \A2|W1|N1|phase_angle [25] ) + ( GND ) + ( \A2|W1|N1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~21_sumout ),
	.cout(\A2|W1|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~21 .extended_lut = "off";
defparam \A2|W1|N1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N40
dffeas \A2|W1|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \A2|W1|N1|Add0~25 (
// Equation(s):
// \A2|W1|N1|Add0~25_sumout  = SUM(( \A2|W1|N1|phase_angle[26]~DUPLICATE_q  ) + ( GND ) + ( \A2|W1|N1|Add0~22  ))
// \A2|W1|N1|Add0~26  = CARRY(( \A2|W1|N1|phase_angle[26]~DUPLICATE_q  ) + ( GND ) + ( \A2|W1|N1|Add0~22  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~25_sumout ),
	.cout(\A2|W1|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~25 .extended_lut = "off";
defparam \A2|W1|N1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W1|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N43
dffeas \A2|W1|N1|phase_angle[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[26]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \A2|W1|N1|Add0~29 (
// Equation(s):
// \A2|W1|N1|Add0~29_sumout  = SUM(( \A2|W1|N1|phase_angle [27] ) + ( GND ) + ( \A2|W1|N1|Add0~26  ))
// \A2|W1|N1|Add0~30  = CARRY(( \A2|W1|N1|phase_angle [27] ) + ( GND ) + ( \A2|W1|N1|Add0~26  ))

	.dataa(!\A2|W1|N1|phase_angle [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~29_sumout ),
	.cout(\A2|W1|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~29 .extended_lut = "off";
defparam \A2|W1|N1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N46
dffeas \A2|W1|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle[26]~DUPLICATE_q ,\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle [23],\A2|W1|N1|phase_angle [22],\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \A2|W2|N1|Add0~117 (
// Equation(s):
// \A2|W2|N1|Add0~117_sumout  = SUM(( \A2|W2|N1|phase_angle [2] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))
// \A2|W2|N1|Add0~118  = CARRY(( \A2|W2|N1|phase_angle [2] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(!\A2|W2|N1|phase_angle [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~117_sumout ),
	.cout(\A2|W2|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~117 .extended_lut = "off";
defparam \A2|W2|N1|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \A2|W2|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \A2|W2|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \A2|W2|N1|Add0~113 (
// Equation(s):
// \A2|W2|N1|Add0~113_sumout  = SUM(( \A2|W2|N1|phase_angle [3] ) + ( GND ) + ( \A2|W2|N1|Add0~118  ))
// \A2|W2|N1|Add0~114  = CARRY(( \A2|W2|N1|phase_angle [3] ) + ( GND ) + ( \A2|W2|N1|Add0~118  ))

	.dataa(!\A2|W2|N1|phase_angle [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~113_sumout ),
	.cout(\A2|W2|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~113 .extended_lut = "off";
defparam \A2|W2|N1|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \A2|W2|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \A2|W2|N1|Add0~109 (
// Equation(s):
// \A2|W2|N1|Add0~109_sumout  = SUM(( \A2|W2|N1|phase_angle [4] ) + ( GND ) + ( \A2|W2|N1|Add0~114  ))
// \A2|W2|N1|Add0~110  = CARRY(( \A2|W2|N1|phase_angle [4] ) + ( GND ) + ( \A2|W2|N1|Add0~114  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~109_sumout ),
	.cout(\A2|W2|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~109 .extended_lut = "off";
defparam \A2|W2|N1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \A2|W2|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \A2|W2|N1|Add0~105 (
// Equation(s):
// \A2|W2|N1|Add0~105_sumout  = SUM(( \A2|W2|N1|phase_angle [5] ) + ( GND ) + ( \A2|W2|N1|Add0~110  ))
// \A2|W2|N1|Add0~106  = CARRY(( \A2|W2|N1|phase_angle [5] ) + ( GND ) + ( \A2|W2|N1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~105_sumout ),
	.cout(\A2|W2|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~105 .extended_lut = "off";
defparam \A2|W2|N1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \A2|W2|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \A2|W2|N1|Add0~101 (
// Equation(s):
// \A2|W2|N1|Add0~101_sumout  = SUM(( \A2|W2|N1|phase_angle [6] ) + ( GND ) + ( \A2|W2|N1|Add0~106  ))
// \A2|W2|N1|Add0~102  = CARRY(( \A2|W2|N1|phase_angle [6] ) + ( GND ) + ( \A2|W2|N1|Add0~106  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~101_sumout ),
	.cout(\A2|W2|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~101 .extended_lut = "off";
defparam \A2|W2|N1|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \A2|W2|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \A2|W2|N1|Add0~97 (
// Equation(s):
// \A2|W2|N1|Add0~97_sumout  = SUM(( \A2|W2|N1|phase_angle [7] ) + ( GND ) + ( \A2|W2|N1|Add0~102  ))
// \A2|W2|N1|Add0~98  = CARRY(( \A2|W2|N1|phase_angle [7] ) + ( GND ) + ( \A2|W2|N1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~97_sumout ),
	.cout(\A2|W2|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~97 .extended_lut = "off";
defparam \A2|W2|N1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \A2|W2|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \A2|W2|N1|Add0~93 (
// Equation(s):
// \A2|W2|N1|Add0~93_sumout  = SUM(( \A2|W2|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W2|N1|Add0~98  ))
// \A2|W2|N1|Add0~94  = CARRY(( \A2|W2|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W2|N1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~93_sumout ),
	.cout(\A2|W2|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~93 .extended_lut = "off";
defparam \A2|W2|N1|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W2|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \A2|W2|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \A2|W2|N1|Add0~89 (
// Equation(s):
// \A2|W2|N1|Add0~89_sumout  = SUM(( \A2|W2|N1|phase_angle [9] ) + ( GND ) + ( \A2|W2|N1|Add0~94  ))
// \A2|W2|N1|Add0~90  = CARRY(( \A2|W2|N1|phase_angle [9] ) + ( GND ) + ( \A2|W2|N1|Add0~94  ))

	.dataa(!\A2|W2|N1|phase_angle [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~89_sumout ),
	.cout(\A2|W2|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~89 .extended_lut = "off";
defparam \A2|W2|N1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N23
dffeas \A2|W2|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \A2|W2|N1|Add0~85 (
// Equation(s):
// \A2|W2|N1|Add0~85_sumout  = SUM(( \A2|W2|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W2|N1|Add0~90  ))
// \A2|W2|N1|Add0~86  = CARRY(( \A2|W2|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W2|N1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~85_sumout ),
	.cout(\A2|W2|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~85 .extended_lut = "off";
defparam \A2|W2|N1|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W2|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N26
dffeas \A2|W2|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \A2|W2|N1|Add0~81 (
// Equation(s):
// \A2|W2|N1|Add0~81_sumout  = SUM(( \A2|W2|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W2|N1|Add0~86  ))
// \A2|W2|N1|Add0~82  = CARRY(( \A2|W2|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W2|N1|Add0~86  ))

	.dataa(!\A2|W2|N1|phase_angle [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~81_sumout ),
	.cout(\A2|W2|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~81 .extended_lut = "off";
defparam \A2|W2|N1|Add0~81 .lut_mask = 64'h0000000000005555;
defparam \A2|W2|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \A2|W2|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \A2|W2|N1|Add0~77 (
// Equation(s):
// \A2|W2|N1|Add0~77_sumout  = SUM(( \A2|W2|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W2|N1|Add0~82  ))
// \A2|W2|N1|Add0~78  = CARRY(( \A2|W2|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W2|N1|Add0~82  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~77_sumout ),
	.cout(\A2|W2|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~77 .extended_lut = "off";
defparam \A2|W2|N1|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \A2|W2|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N32
dffeas \A2|W2|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \A2|W2|N1|Add0~73 (
// Equation(s):
// \A2|W2|N1|Add0~73_sumout  = SUM(( \A2|W2|N1|phase_angle [13] ) + ( GND ) + ( \A2|W2|N1|Add0~78  ))
// \A2|W2|N1|Add0~74  = CARRY(( \A2|W2|N1|phase_angle [13] ) + ( GND ) + ( \A2|W2|N1|Add0~78  ))

	.dataa(!\A2|W2|N1|phase_angle [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~73_sumout ),
	.cout(\A2|W2|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~73 .extended_lut = "off";
defparam \A2|W2|N1|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N35
dffeas \A2|W2|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \A2|W2|N1|Add0~69 (
// Equation(s):
// \A2|W2|N1|Add0~69_sumout  = SUM(( \A2|W2|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W2|N1|Add0~74  ))
// \A2|W2|N1|Add0~70  = CARRY(( \A2|W2|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W2|N1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~69_sumout ),
	.cout(\A2|W2|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~69 .extended_lut = "off";
defparam \A2|W2|N1|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W2|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N38
dffeas \A2|W2|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \A2|W2|N1|Add0~65 (
// Equation(s):
// \A2|W2|N1|Add0~65_sumout  = SUM(( \A2|W2|N1|phase_angle [15] ) + ( GND ) + ( \A2|W2|N1|Add0~70  ))
// \A2|W2|N1|Add0~66  = CARRY(( \A2|W2|N1|phase_angle [15] ) + ( GND ) + ( \A2|W2|N1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~65_sumout ),
	.cout(\A2|W2|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~65 .extended_lut = "off";
defparam \A2|W2|N1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N41
dffeas \A2|W2|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \A2|W2|N1|Add0~61 (
// Equation(s):
// \A2|W2|N1|Add0~61_sumout  = SUM(( \A2|W2|N1|phase_angle [16] ) + ( GND ) + ( \A2|W2|N1|Add0~66  ))
// \A2|W2|N1|Add0~62  = CARRY(( \A2|W2|N1|phase_angle [16] ) + ( GND ) + ( \A2|W2|N1|Add0~66  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~61_sumout ),
	.cout(\A2|W2|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~61 .extended_lut = "off";
defparam \A2|W2|N1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N44
dffeas \A2|W2|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \A2|W2|N1|Add0~57 (
// Equation(s):
// \A2|W2|N1|Add0~57_sumout  = SUM(( \A2|W2|N1|phase_angle [17] ) + ( GND ) + ( \A2|W2|N1|Add0~62  ))
// \A2|W2|N1|Add0~58  = CARRY(( \A2|W2|N1|phase_angle [17] ) + ( GND ) + ( \A2|W2|N1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~57_sumout ),
	.cout(\A2|W2|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~57 .extended_lut = "off";
defparam \A2|W2|N1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N47
dffeas \A2|W2|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \A2|W2|N1|Add0~53 (
// Equation(s):
// \A2|W2|N1|Add0~53_sumout  = SUM(( \A2|W2|N1|phase_angle [18] ) + ( GND ) + ( \A2|W2|N1|Add0~58  ))
// \A2|W2|N1|Add0~54  = CARRY(( \A2|W2|N1|phase_angle [18] ) + ( GND ) + ( \A2|W2|N1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~53_sumout ),
	.cout(\A2|W2|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~53 .extended_lut = "off";
defparam \A2|W2|N1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N50
dffeas \A2|W2|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \A2|W2|N1|Add0~49 (
// Equation(s):
// \A2|W2|N1|Add0~49_sumout  = SUM(( \A2|W2|N1|phase_angle [19] ) + ( GND ) + ( \A2|W2|N1|Add0~54  ))
// \A2|W2|N1|Add0~50  = CARRY(( \A2|W2|N1|phase_angle [19] ) + ( GND ) + ( \A2|W2|N1|Add0~54  ))

	.dataa(!\A2|W2|N1|phase_angle [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~49_sumout ),
	.cout(\A2|W2|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~49 .extended_lut = "off";
defparam \A2|W2|N1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N53
dffeas \A2|W2|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \A2|W2|N1|Add0~1 (
// Equation(s):
// \A2|W2|N1|Add0~1_sumout  = SUM(( \A2|W2|N1|phase_angle [20] ) + ( GND ) + ( \A2|W2|N1|Add0~50  ))
// \A2|W2|N1|Add0~2  = CARRY(( \A2|W2|N1|phase_angle [20] ) + ( GND ) + ( \A2|W2|N1|Add0~50  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~1_sumout ),
	.cout(\A2|W2|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~1 .extended_lut = "off";
defparam \A2|W2|N1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \A2|W2|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \A2|W2|N1|Add0~5 (
// Equation(s):
// \A2|W2|N1|Add0~5_sumout  = SUM(( \A2|W2|N1|phase_angle [21] ) + ( GND ) + ( \A2|W2|N1|Add0~2  ))
// \A2|W2|N1|Add0~6  = CARRY(( \A2|W2|N1|phase_angle [21] ) + ( GND ) + ( \A2|W2|N1|Add0~2  ))

	.dataa(!\A2|W2|N1|phase_angle [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~5_sumout ),
	.cout(\A2|W2|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~5 .extended_lut = "off";
defparam \A2|W2|N1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N58
dffeas \A2|W2|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \A2|W2|N1|Add0~9 (
// Equation(s):
// \A2|W2|N1|Add0~9_sumout  = SUM(( \A2|W2|N1|phase_angle [22] ) + ( GND ) + ( \A2|W2|N1|Add0~6  ))
// \A2|W2|N1|Add0~10  = CARRY(( \A2|W2|N1|phase_angle [22] ) + ( GND ) + ( \A2|W2|N1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~9_sumout ),
	.cout(\A2|W2|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~9 .extended_lut = "off";
defparam \A2|W2|N1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \A2|W2|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \A2|W2|N1|Add0~13 (
// Equation(s):
// \A2|W2|N1|Add0~13_sumout  = SUM(( \A2|W2|N1|phase_angle [23] ) + ( GND ) + ( \A2|W2|N1|Add0~10  ))
// \A2|W2|N1|Add0~14  = CARRY(( \A2|W2|N1|phase_angle [23] ) + ( GND ) + ( \A2|W2|N1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~13_sumout ),
	.cout(\A2|W2|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~13 .extended_lut = "off";
defparam \A2|W2|N1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N4
dffeas \A2|W2|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \A2|W2|N1|Add0~17 (
// Equation(s):
// \A2|W2|N1|Add0~17_sumout  = SUM(( \A2|W2|N1|phase_angle [24] ) + ( GND ) + ( \A2|W2|N1|Add0~14  ))
// \A2|W2|N1|Add0~18  = CARRY(( \A2|W2|N1|phase_angle [24] ) + ( GND ) + ( \A2|W2|N1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~17_sumout ),
	.cout(\A2|W2|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~17 .extended_lut = "off";
defparam \A2|W2|N1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \A2|W2|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \A2|W2|N1|Add0~21 (
// Equation(s):
// \A2|W2|N1|Add0~21_sumout  = SUM(( \A2|W2|N1|phase_angle [25] ) + ( GND ) + ( \A2|W2|N1|Add0~18  ))
// \A2|W2|N1|Add0~22  = CARRY(( \A2|W2|N1|phase_angle [25] ) + ( GND ) + ( \A2|W2|N1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~21_sumout ),
	.cout(\A2|W2|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~21 .extended_lut = "off";
defparam \A2|W2|N1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N10
dffeas \A2|W2|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \A2|W2|N1|Add0~25 (
// Equation(s):
// \A2|W2|N1|Add0~25_sumout  = SUM(( \A2|W2|N1|phase_angle [26] ) + ( GND ) + ( \A2|W2|N1|Add0~22  ))
// \A2|W2|N1|Add0~26  = CARRY(( \A2|W2|N1|phase_angle [26] ) + ( GND ) + ( \A2|W2|N1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~25_sumout ),
	.cout(\A2|W2|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~25 .extended_lut = "off";
defparam \A2|W2|N1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \A2|W2|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \A2|W2|N1|Add0~29 (
// Equation(s):
// \A2|W2|N1|Add0~29_sumout  = SUM(( \A2|W2|N1|phase_angle [27] ) + ( GND ) + ( \A2|W2|N1|Add0~26  ))
// \A2|W2|N1|Add0~30  = CARRY(( \A2|W2|N1|phase_angle [27] ) + ( GND ) + ( \A2|W2|N1|Add0~26  ))

	.dataa(!\A2|W2|N1|phase_angle [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~29_sumout ),
	.cout(\A2|W2|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~29 .extended_lut = "off";
defparam \A2|W2|N1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \A2|W2|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \A2|Add11~49 (
// Equation(s):
// \A2|Add11~49_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [0]) ) + ( !VCC ))
// \A2|Add11~50  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [0]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~49_sumout ),
	.cout(\A2|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~49 .extended_lut = "off";
defparam \A2|Add11~49 .lut_mask = 64'h0000FCFC000000FF;
defparam \A2|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \A2|Add11~25 (
// Equation(s):
// \A2|Add11~25_sumout  = SUM(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [1]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add11~50  ))
// \A2|Add11~26  = CARRY(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [1]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add11~50  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~25_sumout ),
	.cout(\A2|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~25 .extended_lut = "off";
defparam \A2|Add11~25 .lut_mask = 64'h0000F0F000000033;
defparam \A2|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \A2|Add11~29 (
// Equation(s):
// \A2|Add11~29_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [2]) ) + ( \A2|Add11~26  ))
// \A2|Add11~30  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [2]) ) + ( \A2|Add11~26  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~29_sumout ),
	.cout(\A2|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~29 .extended_lut = "off";
defparam \A2|Add11~29 .lut_mask = 64'h0000FCFC000000FF;
defparam \A2|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \A2|Add11~33 (
// Equation(s):
// \A2|Add11~33_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [3]) ) + ( \A2|Add11~30  ))
// \A2|Add11~34  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [3]) ) + ( \A2|Add11~30  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~33_sumout ),
	.cout(\A2|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~33 .extended_lut = "off";
defparam \A2|Add11~33 .lut_mask = 64'h0000FCFC000000FF;
defparam \A2|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \A2|Add11~37 (
// Equation(s):
// \A2|Add11~37_sumout  = SUM(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [4]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add11~34  ))
// \A2|Add11~38  = CARRY(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [4]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add11~34  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A2|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~37_sumout ),
	.cout(\A2|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~37 .extended_lut = "off";
defparam \A2|Add11~37 .lut_mask = 64'h0000FF0000000033;
defparam \A2|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \A2|Add11~41 (
// Equation(s):
// \A2|Add11~41_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [5]) ) + ( \A2|Add11~38  ))
// \A2|Add11~42  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [5]) ) + ( \A2|Add11~38  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~41_sumout ),
	.cout(\A2|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~41 .extended_lut = "off";
defparam \A2|Add11~41 .lut_mask = 64'h0000FCFC000000FF;
defparam \A2|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \A2|Add11~45 (
// Equation(s):
// \A2|Add11~45_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [6]) ) + ( \A2|Add11~42  ))
// \A2|Add11~46  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [6]) ) + ( \A2|Add11~42  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~45_sumout ),
	.cout(\A2|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~45 .extended_lut = "off";
defparam \A2|Add11~45 .lut_mask = 64'h0000FCFC000000FF;
defparam \A2|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \A2|Add11~17 (
// Equation(s):
// \A2|Add11~17_sumout  = SUM(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [7]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add11~46  ))
// \A2|Add11~18  = CARRY(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [7]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add11~46  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~17_sumout ),
	.cout(\A2|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~17 .extended_lut = "off";
defparam \A2|Add11~17 .lut_mask = 64'h0000F0F000000033;
defparam \A2|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \A2|Add11~21 (
// Equation(s):
// \A2|Add11~21_sumout  = SUM(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [8]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add11~18  ))
// \A2|Add11~22  = CARRY(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [8]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add11~18  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~21_sumout ),
	.cout(\A2|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~21 .extended_lut = "off";
defparam \A2|Add11~21 .lut_mask = 64'h0000F0F000000033;
defparam \A2|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \A2|Add11~13 (
// Equation(s):
// \A2|Add11~13_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (\A2|W1|U1|altsyncram_component|auto_generated|q_a [9] & \SW[0]~input_o ) ) + ( \A2|Add11~22  ))
// \A2|Add11~14  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (\A2|W1|U1|altsyncram_component|auto_generated|q_a [9] & \SW[0]~input_o ) ) + ( \A2|Add11~22  ))

	.dataa(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~13_sumout ),
	.cout(\A2|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~13 .extended_lut = "off";
defparam \A2|Add11~13 .lut_mask = 64'h0000EEEE000000FF;
defparam \A2|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \A2|amplitude_sum~12 (
// Equation(s):
// \A2|amplitude_sum~12_combout  = ( \A2|Add11~13_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [9])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~13_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\A2|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~12 .extended_lut = "off";
defparam \A2|amplitude_sum~12 .lut_mask = 64'h000A000A555F555F;
defparam \A2|amplitude_sum~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N0
cyclonev_lcell_comb \A2|W3|N1|Add0~121 (
// Equation(s):
// \A2|W3|N1|Add0~121_sumout  = SUM(( \A2|W3|N1|phase_angle [1] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))
// \A2|W3|N1|Add0~122  = CARRY(( \A2|W3|N1|phase_angle [1] ) + ( \A2|W7|N1|phase_angle [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(!\A2|W3|N1|phase_angle [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~121_sumout ),
	.cout(\A2|W3|N1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~121 .extended_lut = "off";
defparam \A2|W3|N1|Add0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \A2|W3|N1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N2
dffeas \A2|W3|N1|phase_angle[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[1] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N3
cyclonev_lcell_comb \A2|W3|N1|Add0~117 (
// Equation(s):
// \A2|W3|N1|Add0~117_sumout  = SUM(( \A2|W3|N1|phase_angle [2] ) + ( GND ) + ( \A2|W3|N1|Add0~122  ))
// \A2|W3|N1|Add0~118  = CARRY(( \A2|W3|N1|phase_angle [2] ) + ( GND ) + ( \A2|W3|N1|Add0~122  ))

	.dataa(!\A2|W3|N1|phase_angle [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~117_sumout ),
	.cout(\A2|W3|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~117 .extended_lut = "off";
defparam \A2|W3|N1|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N5
dffeas \A2|W3|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N6
cyclonev_lcell_comb \A2|W3|N1|Add0~113 (
// Equation(s):
// \A2|W3|N1|Add0~113_sumout  = SUM(( \A2|W3|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W3|N1|Add0~118  ))
// \A2|W3|N1|Add0~114  = CARRY(( \A2|W3|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W3|N1|Add0~118  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~113_sumout ),
	.cout(\A2|W3|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~113 .extended_lut = "off";
defparam \A2|W3|N1|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \A2|W3|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \A2|W3|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N9
cyclonev_lcell_comb \A2|W3|N1|Add0~109 (
// Equation(s):
// \A2|W3|N1|Add0~109_sumout  = SUM(( \A2|W3|N1|phase_angle [4] ) + ( GND ) + ( \A2|W3|N1|Add0~114  ))
// \A2|W3|N1|Add0~110  = CARRY(( \A2|W3|N1|phase_angle [4] ) + ( GND ) + ( \A2|W3|N1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~109_sumout ),
	.cout(\A2|W3|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~109 .extended_lut = "off";
defparam \A2|W3|N1|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N11
dffeas \A2|W3|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N12
cyclonev_lcell_comb \A2|W3|N1|Add0~105 (
// Equation(s):
// \A2|W3|N1|Add0~105_sumout  = SUM(( \A2|W3|N1|phase_angle [5] ) + ( GND ) + ( \A2|W3|N1|Add0~110  ))
// \A2|W3|N1|Add0~106  = CARRY(( \A2|W3|N1|phase_angle [5] ) + ( GND ) + ( \A2|W3|N1|Add0~110  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~105_sumout ),
	.cout(\A2|W3|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~105 .extended_lut = "off";
defparam \A2|W3|N1|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N14
dffeas \A2|W3|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N15
cyclonev_lcell_comb \A2|W3|N1|Add0~101 (
// Equation(s):
// \A2|W3|N1|Add0~101_sumout  = SUM(( \A2|W3|N1|phase_angle [6] ) + ( GND ) + ( \A2|W3|N1|Add0~106  ))
// \A2|W3|N1|Add0~102  = CARRY(( \A2|W3|N1|phase_angle [6] ) + ( GND ) + ( \A2|W3|N1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~101_sumout ),
	.cout(\A2|W3|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~101 .extended_lut = "off";
defparam \A2|W3|N1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N17
dffeas \A2|W3|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N18
cyclonev_lcell_comb \A2|W3|N1|Add0~97 (
// Equation(s):
// \A2|W3|N1|Add0~97_sumout  = SUM(( \A2|W3|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W3|N1|Add0~102  ))
// \A2|W3|N1|Add0~98  = CARRY(( \A2|W3|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W3|N1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~97_sumout ),
	.cout(\A2|W3|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~97 .extended_lut = "off";
defparam \A2|W3|N1|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W3|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N20
dffeas \A2|W3|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N21
cyclonev_lcell_comb \A2|W3|N1|Add0~93 (
// Equation(s):
// \A2|W3|N1|Add0~93_sumout  = SUM(( \A2|W3|N1|phase_angle [8] ) + ( GND ) + ( \A2|W3|N1|Add0~98  ))
// \A2|W3|N1|Add0~94  = CARRY(( \A2|W3|N1|phase_angle [8] ) + ( GND ) + ( \A2|W3|N1|Add0~98  ))

	.dataa(!\A2|W3|N1|phase_angle [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~93_sumout ),
	.cout(\A2|W3|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~93 .extended_lut = "off";
defparam \A2|W3|N1|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N23
dffeas \A2|W3|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N24
cyclonev_lcell_comb \A2|W3|N1|Add0~89 (
// Equation(s):
// \A2|W3|N1|Add0~89_sumout  = SUM(( \A2|W3|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W3|N1|Add0~94  ))
// \A2|W3|N1|Add0~90  = CARRY(( \A2|W3|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W3|N1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~89_sumout ),
	.cout(\A2|W3|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~89 .extended_lut = "off";
defparam \A2|W3|N1|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W3|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \A2|W3|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \A2|W3|N1|Add0~85 (
// Equation(s):
// \A2|W3|N1|Add0~85_sumout  = SUM(( \A2|W3|N1|phase_angle [10] ) + ( GND ) + ( \A2|W3|N1|Add0~90  ))
// \A2|W3|N1|Add0~86  = CARRY(( \A2|W3|N1|phase_angle [10] ) + ( GND ) + ( \A2|W3|N1|Add0~90  ))

	.dataa(!\A2|W3|N1|phase_angle [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~85_sumout ),
	.cout(\A2|W3|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~85 .extended_lut = "off";
defparam \A2|W3|N1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N29
dffeas \A2|W3|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N30
cyclonev_lcell_comb \A2|W3|N1|Add0~81 (
// Equation(s):
// \A2|W3|N1|Add0~81_sumout  = SUM(( \A2|W3|N1|phase_angle [11] ) + ( GND ) + ( \A2|W3|N1|Add0~86  ))
// \A2|W3|N1|Add0~82  = CARRY(( \A2|W3|N1|phase_angle [11] ) + ( GND ) + ( \A2|W3|N1|Add0~86  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~81_sumout ),
	.cout(\A2|W3|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~81 .extended_lut = "off";
defparam \A2|W3|N1|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \A2|W3|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N33
cyclonev_lcell_comb \A2|W3|N1|Add0~77 (
// Equation(s):
// \A2|W3|N1|Add0~77_sumout  = SUM(( \A2|W3|N1|phase_angle [12] ) + ( GND ) + ( \A2|W3|N1|Add0~82  ))
// \A2|W3|N1|Add0~78  = CARRY(( \A2|W3|N1|phase_angle [12] ) + ( GND ) + ( \A2|W3|N1|Add0~82  ))

	.dataa(!\A2|W3|N1|phase_angle [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~77_sumout ),
	.cout(\A2|W3|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~77 .extended_lut = "off";
defparam \A2|W3|N1|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N35
dffeas \A2|W3|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N36
cyclonev_lcell_comb \A2|W3|N1|Add0~73 (
// Equation(s):
// \A2|W3|N1|Add0~73_sumout  = SUM(( \A2|W3|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W3|N1|Add0~78  ))
// \A2|W3|N1|Add0~74  = CARRY(( \A2|W3|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W3|N1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~73_sumout ),
	.cout(\A2|W3|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~73 .extended_lut = "off";
defparam \A2|W3|N1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W3|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \A2|W3|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N39
cyclonev_lcell_comb \A2|W3|N1|Add0~69 (
// Equation(s):
// \A2|W3|N1|Add0~69_sumout  = SUM(( \A2|W3|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W3|N1|Add0~74  ))
// \A2|W3|N1|Add0~70  = CARRY(( \A2|W3|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W3|N1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~69_sumout ),
	.cout(\A2|W3|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~69 .extended_lut = "off";
defparam \A2|W3|N1|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W3|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N41
dffeas \A2|W3|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N42
cyclonev_lcell_comb \A2|W3|N1|Add0~65 (
// Equation(s):
// \A2|W3|N1|Add0~65_sumout  = SUM(( \A2|W3|N1|phase_angle [15] ) + ( GND ) + ( \A2|W3|N1|Add0~70  ))
// \A2|W3|N1|Add0~66  = CARRY(( \A2|W3|N1|phase_angle [15] ) + ( GND ) + ( \A2|W3|N1|Add0~70  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~65_sumout ),
	.cout(\A2|W3|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~65 .extended_lut = "off";
defparam \A2|W3|N1|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas \A2|W3|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N45
cyclonev_lcell_comb \A2|W3|N1|Add0~61 (
// Equation(s):
// \A2|W3|N1|Add0~61_sumout  = SUM(( \A2|W3|N1|phase_angle [16] ) + ( GND ) + ( \A2|W3|N1|Add0~66  ))
// \A2|W3|N1|Add0~62  = CARRY(( \A2|W3|N1|phase_angle [16] ) + ( GND ) + ( \A2|W3|N1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~61_sumout ),
	.cout(\A2|W3|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~61 .extended_lut = "off";
defparam \A2|W3|N1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N47
dffeas \A2|W3|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N48
cyclonev_lcell_comb \A2|W3|N1|Add0~57 (
// Equation(s):
// \A2|W3|N1|Add0~57_sumout  = SUM(( \A2|W3|N1|phase_angle [17] ) + ( GND ) + ( \A2|W3|N1|Add0~62  ))
// \A2|W3|N1|Add0~58  = CARRY(( \A2|W3|N1|phase_angle [17] ) + ( GND ) + ( \A2|W3|N1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~57_sumout ),
	.cout(\A2|W3|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~57 .extended_lut = "off";
defparam \A2|W3|N1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N50
dffeas \A2|W3|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N51
cyclonev_lcell_comb \A2|W3|N1|Add0~53 (
// Equation(s):
// \A2|W3|N1|Add0~53_sumout  = SUM(( \A2|W3|N1|phase_angle [18] ) + ( GND ) + ( \A2|W3|N1|Add0~58  ))
// \A2|W3|N1|Add0~54  = CARRY(( \A2|W3|N1|phase_angle [18] ) + ( GND ) + ( \A2|W3|N1|Add0~58  ))

	.dataa(!\A2|W3|N1|phase_angle [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~53_sumout ),
	.cout(\A2|W3|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~53 .extended_lut = "off";
defparam \A2|W3|N1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N53
dffeas \A2|W3|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N54
cyclonev_lcell_comb \A2|W3|N1|Add0~49 (
// Equation(s):
// \A2|W3|N1|Add0~49_sumout  = SUM(( \A2|W3|N1|phase_angle [19] ) + ( GND ) + ( \A2|W3|N1|Add0~54  ))
// \A2|W3|N1|Add0~50  = CARRY(( \A2|W3|N1|phase_angle [19] ) + ( GND ) + ( \A2|W3|N1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~49_sumout ),
	.cout(\A2|W3|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~49 .extended_lut = "off";
defparam \A2|W3|N1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N56
dffeas \A2|W3|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N57
cyclonev_lcell_comb \A2|W3|N1|Add0~1 (
// Equation(s):
// \A2|W3|N1|Add0~1_sumout  = SUM(( \A2|W3|N1|phase_angle [20] ) + ( GND ) + ( \A2|W3|N1|Add0~50  ))
// \A2|W3|N1|Add0~2  = CARRY(( \A2|W3|N1|phase_angle [20] ) + ( GND ) + ( \A2|W3|N1|Add0~50  ))

	.dataa(!\A2|W3|N1|phase_angle [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~1_sumout ),
	.cout(\A2|W3|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~1 .extended_lut = "off";
defparam \A2|W3|N1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N58
dffeas \A2|W3|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N0
cyclonev_lcell_comb \A2|W3|N1|Add0~5 (
// Equation(s):
// \A2|W3|N1|Add0~5_sumout  = SUM(( \A2|W3|N1|phase_angle [21] ) + ( GND ) + ( \A2|W3|N1|Add0~2  ))
// \A2|W3|N1|Add0~6  = CARRY(( \A2|W3|N1|phase_angle [21] ) + ( GND ) + ( \A2|W3|N1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~5_sumout ),
	.cout(\A2|W3|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~5 .extended_lut = "off";
defparam \A2|W3|N1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N1
dffeas \A2|W3|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \A2|W3|N1|Add0~9 (
// Equation(s):
// \A2|W3|N1|Add0~9_sumout  = SUM(( \A2|W3|N1|phase_angle [22] ) + ( GND ) + ( \A2|W3|N1|Add0~6  ))
// \A2|W3|N1|Add0~10  = CARRY(( \A2|W3|N1|phase_angle [22] ) + ( GND ) + ( \A2|W3|N1|Add0~6  ))

	.dataa(!\A2|W3|N1|phase_angle [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~9_sumout ),
	.cout(\A2|W3|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~9 .extended_lut = "off";
defparam \A2|W3|N1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \A2|W3|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \A2|W3|N1|Add0~13 (
// Equation(s):
// \A2|W3|N1|Add0~13_sumout  = SUM(( \A2|W3|N1|phase_angle [23] ) + ( GND ) + ( \A2|W3|N1|Add0~10  ))
// \A2|W3|N1|Add0~14  = CARRY(( \A2|W3|N1|phase_angle [23] ) + ( GND ) + ( \A2|W3|N1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~13_sumout ),
	.cout(\A2|W3|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~13 .extended_lut = "off";
defparam \A2|W3|N1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \A2|W3|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N9
cyclonev_lcell_comb \A2|W3|N1|Add0~17 (
// Equation(s):
// \A2|W3|N1|Add0~17_sumout  = SUM(( \A2|W3|N1|phase_angle [24] ) + ( GND ) + ( \A2|W3|N1|Add0~14  ))
// \A2|W3|N1|Add0~18  = CARRY(( \A2|W3|N1|phase_angle [24] ) + ( GND ) + ( \A2|W3|N1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~17_sumout ),
	.cout(\A2|W3|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~17 .extended_lut = "off";
defparam \A2|W3|N1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N10
dffeas \A2|W3|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \A2|W3|N1|Add0~21 (
// Equation(s):
// \A2|W3|N1|Add0~21_sumout  = SUM(( \A2|W3|N1|phase_angle [25] ) + ( GND ) + ( \A2|W3|N1|Add0~18  ))
// \A2|W3|N1|Add0~22  = CARRY(( \A2|W3|N1|phase_angle [25] ) + ( GND ) + ( \A2|W3|N1|Add0~18  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~21_sumout ),
	.cout(\A2|W3|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~21 .extended_lut = "off";
defparam \A2|W3|N1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N14
dffeas \A2|W3|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N15
cyclonev_lcell_comb \A2|W3|N1|Add0~25 (
// Equation(s):
// \A2|W3|N1|Add0~25_sumout  = SUM(( \A2|W3|N1|phase_angle [26] ) + ( GND ) + ( \A2|W3|N1|Add0~22  ))
// \A2|W3|N1|Add0~26  = CARRY(( \A2|W3|N1|phase_angle [26] ) + ( GND ) + ( \A2|W3|N1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~25_sumout ),
	.cout(\A2|W3|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~25 .extended_lut = "off";
defparam \A2|W3|N1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N16
dffeas \A2|W3|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N18
cyclonev_lcell_comb \A2|W3|N1|Add0~29 (
// Equation(s):
// \A2|W3|N1|Add0~29_sumout  = SUM(( \A2|W3|N1|phase_angle [27] ) + ( GND ) + ( \A2|W3|N1|Add0~26  ))
// \A2|W3|N1|Add0~30  = CARRY(( \A2|W3|N1|phase_angle [27] ) + ( GND ) + ( \A2|W3|N1|Add0~26  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~29_sumout ),
	.cout(\A2|W3|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~29 .extended_lut = "off";
defparam \A2|W3|N1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N19
dffeas \A2|W3|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \A2|Add12~49 (
// Equation(s):
// \A2|Add12~49_sumout  = SUM(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [0]))) # (\SW[1]~input_o  & (((\A2|Add11~49_sumout )))) ) + ( !VCC ))
// \A2|Add12~50  = CARRY(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [0]))) # (\SW[1]~input_o  & (((\A2|Add11~49_sumout )))) ) + ( !VCC ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\A2|Add11~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~49_sumout ),
	.cout(\A2|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~49 .extended_lut = "off";
defparam \A2|Add12~49 .lut_mask = 64'h0000FBC8000000FF;
defparam \A2|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \A2|Add12~25 (
// Equation(s):
// \A2|Add12~25_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [1]))) # (\SW[1]~input_o  & (((\A2|Add11~25_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add12~50  
// ))
// \A2|Add12~26  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [1]))) # (\SW[1]~input_o  & (((\A2|Add11~25_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add12~50  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\A2|Add11~25_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\A2|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~25_sumout ),
	.cout(\A2|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~25 .extended_lut = "off";
defparam \A2|Add12~25 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \A2|Add12~29 (
// Equation(s):
// \A2|Add12~29_sumout  = SUM(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [2]))) # (\SW[1]~input_o  & (((\A2|Add11~29_sumout )))) ) + ( \A2|Add12~26  
// ))
// \A2|Add12~30  = CARRY(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [2]))) # (\SW[1]~input_o  & (((\A2|Add11~29_sumout )))) ) + ( \A2|Add12~26  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\A2|Add11~29_sumout ),
	.datag(gnd),
	.cin(\A2|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~29_sumout ),
	.cout(\A2|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~29 .extended_lut = "off";
defparam \A2|Add12~29 .lut_mask = 64'h0000FBC8000000FF;
defparam \A2|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N9
cyclonev_lcell_comb \A2|Add12~33 (
// Equation(s):
// \A2|Add12~33_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [3]))) # (\SW[1]~input_o  & (((\A2|Add11~33_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add12~30  
// ))
// \A2|Add12~34  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [3]))) # (\SW[1]~input_o  & (((\A2|Add11~33_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add12~30  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\A2|Add11~33_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A2|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~33_sumout ),
	.cout(\A2|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~33 .extended_lut = "off";
defparam \A2|Add12~33 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \A2|Add12~37 (
// Equation(s):
// \A2|Add12~37_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [4]))) # (\SW[1]~input_o  & (((\A2|Add11~37_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add12~34  
// ))
// \A2|Add12~38  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [4]))) # (\SW[1]~input_o  & (((\A2|Add11~37_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add12~34  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\A2|Add11~37_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A2|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~37_sumout ),
	.cout(\A2|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~37 .extended_lut = "off";
defparam \A2|Add12~37 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \A2|Add12~41 (
// Equation(s):
// \A2|Add12~41_sumout  = SUM(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [5]))) # (\SW[1]~input_o  & (((\A2|Add11~41_sumout )))) ) + ( \A2|Add12~38  
// ))
// \A2|Add12~42  = CARRY(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [5]))) # (\SW[1]~input_o  & (((\A2|Add11~41_sumout )))) ) + ( \A2|Add12~38  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\A2|Add11~41_sumout ),
	.datag(gnd),
	.cin(\A2|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~41_sumout ),
	.cout(\A2|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~41 .extended_lut = "off";
defparam \A2|Add12~41 .lut_mask = 64'h0000FBC8000000FF;
defparam \A2|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \A2|Add12~45 (
// Equation(s):
// \A2|Add12~45_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [6]))) # (\SW[1]~input_o  & (((\A2|Add11~45_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add12~42  
// ))
// \A2|Add12~46  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [6]))) # (\SW[1]~input_o  & (((\A2|Add11~45_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add12~42  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\A2|Add11~45_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A2|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~45_sumout ),
	.cout(\A2|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~45 .extended_lut = "off";
defparam \A2|Add12~45 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \A2|Add12~17 (
// Equation(s):
// \A2|Add12~17_sumout  = SUM(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]))) # (\SW[1]~input_o  & (((\A2|Add11~17_sumout )))) ) + ( \A2|Add12~46  
// ))
// \A2|Add12~18  = CARRY(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]))) # (\SW[1]~input_o  & (((\A2|Add11~17_sumout )))) ) + ( \A2|Add12~46  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\A2|Add11~17_sumout ),
	.datag(gnd),
	.cin(\A2|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~17_sumout ),
	.cout(\A2|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~17 .extended_lut = "off";
defparam \A2|Add12~17 .lut_mask = 64'h0000FBC8000000FF;
defparam \A2|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \A2|Add12~21 (
// Equation(s):
// \A2|Add12~21_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [8]))) # (\SW[1]~input_o  & (((\A2|Add11~21_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add12~18  
// ))
// \A2|Add12~22  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [8]))) # (\SW[1]~input_o  & (((\A2|Add11~21_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add12~18  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\A2|Add11~21_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\A2|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~21_sumout ),
	.cout(\A2|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~21 .extended_lut = "off";
defparam \A2|Add12~21 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \A2|Add12~13 (
// Equation(s):
// \A2|Add12~13_sumout  = SUM(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [9]))) # (\SW[1]~input_o  & (((\A2|Add11~13_sumout )))) ) + ( \A2|Add12~22  
// ))
// \A2|Add12~14  = CARRY(( \A2|W3|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [9]))) # (\SW[1]~input_o  & (((\A2|Add11~13_sumout )))) ) + ( \A2|Add12~22  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\A2|Add11~13_sumout ),
	.datag(gnd),
	.cin(\A2|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~13_sumout ),
	.cout(\A2|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~13 .extended_lut = "off";
defparam \A2|Add12~13 .lut_mask = 64'h0000FBC8000000FF;
defparam \A2|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \A2|amplitude_sum~13 (
// Equation(s):
// \A2|amplitude_sum~13_combout  = ( \A2|Add12~13_sumout  & ( (\A2|amplitude_sum~12_combout ) # (\SW[2]~input_o ) ) ) # ( !\A2|Add12~13_sumout  & ( (!\SW[2]~input_o  & \A2|amplitude_sum~12_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~12_combout ),
	.datae(gnd),
	.dataf(!\A2|Add12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~13 .extended_lut = "off";
defparam \A2|amplitude_sum~13 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A2|amplitude_sum~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \A2|W4|N1|Add0~122 (
// Equation(s):
// \A2|W4|N1|Add0~122_cout  = CARRY(( \A2|W7|N1|phase_angle [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A2|W4|N1|Add0~122_cout ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~122 .extended_lut = "off";
defparam \A2|W4|N1|Add0~122 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W4|N1|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \A2|W4|N1|Add0~117 (
// Equation(s):
// \A2|W4|N1|Add0~117_sumout  = SUM(( \A2|W4|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W4|N1|Add0~122_cout  ))
// \A2|W4|N1|Add0~118  = CARRY(( \A2|W4|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W4|N1|Add0~122_cout  ))

	.dataa(!\A2|W4|N1|phase_angle [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~117_sumout ),
	.cout(\A2|W4|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~117 .extended_lut = "off";
defparam \A2|W4|N1|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \A2|W4|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N5
dffeas \A2|W4|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \A2|W4|N1|Add0~113 (
// Equation(s):
// \A2|W4|N1|Add0~113_sumout  = SUM(( \A2|W4|N1|phase_angle [3] ) + ( GND ) + ( \A2|W4|N1|Add0~118  ))
// \A2|W4|N1|Add0~114  = CARRY(( \A2|W4|N1|phase_angle [3] ) + ( GND ) + ( \A2|W4|N1|Add0~118  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~113_sumout ),
	.cout(\A2|W4|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~113 .extended_lut = "off";
defparam \A2|W4|N1|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W4|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N8
dffeas \A2|W4|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \A2|W4|N1|Add0~109 (
// Equation(s):
// \A2|W4|N1|Add0~109_sumout  = SUM(( \A2|W4|N1|phase_angle [4] ) + ( GND ) + ( \A2|W4|N1|Add0~114  ))
// \A2|W4|N1|Add0~110  = CARRY(( \A2|W4|N1|phase_angle [4] ) + ( GND ) + ( \A2|W4|N1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~109_sumout ),
	.cout(\A2|W4|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~109 .extended_lut = "off";
defparam \A2|W4|N1|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N11
dffeas \A2|W4|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \A2|W4|N1|Add0~105 (
// Equation(s):
// \A2|W4|N1|Add0~105_sumout  = SUM(( \A2|W4|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W4|N1|Add0~110  ))
// \A2|W4|N1|Add0~106  = CARRY(( \A2|W4|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W4|N1|Add0~110  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~105_sumout ),
	.cout(\A2|W4|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~105 .extended_lut = "off";
defparam \A2|W4|N1|Add0~105 .lut_mask = 64'h0000000000003333;
defparam \A2|W4|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N14
dffeas \A2|W4|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \A2|W4|N1|Add0~101 (
// Equation(s):
// \A2|W4|N1|Add0~101_sumout  = SUM(( \A2|W4|N1|phase_angle [6] ) + ( VCC ) + ( \A2|W4|N1|Add0~106  ))
// \A2|W4|N1|Add0~102  = CARRY(( \A2|W4|N1|phase_angle [6] ) + ( VCC ) + ( \A2|W4|N1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~101_sumout ),
	.cout(\A2|W4|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~101 .extended_lut = "off";
defparam \A2|W4|N1|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W4|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N17
dffeas \A2|W4|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \A2|W4|N1|Add0~97 (
// Equation(s):
// \A2|W4|N1|Add0~97_sumout  = SUM(( \A2|W4|N1|phase_angle [7] ) + ( GND ) + ( \A2|W4|N1|Add0~102  ))
// \A2|W4|N1|Add0~98  = CARRY(( \A2|W4|N1|phase_angle [7] ) + ( GND ) + ( \A2|W4|N1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~97_sumout ),
	.cout(\A2|W4|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~97 .extended_lut = "off";
defparam \A2|W4|N1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N20
dffeas \A2|W4|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N21
cyclonev_lcell_comb \A2|W4|N1|Add0~93 (
// Equation(s):
// \A2|W4|N1|Add0~93_sumout  = SUM(( \A2|W4|N1|phase_angle [8] ) + ( GND ) + ( \A2|W4|N1|Add0~98  ))
// \A2|W4|N1|Add0~94  = CARRY(( \A2|W4|N1|phase_angle [8] ) + ( GND ) + ( \A2|W4|N1|Add0~98  ))

	.dataa(!\A2|W4|N1|phase_angle [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~93_sumout ),
	.cout(\A2|W4|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~93 .extended_lut = "off";
defparam \A2|W4|N1|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N23
dffeas \A2|W4|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \A2|W4|N1|Add0~89 (
// Equation(s):
// \A2|W4|N1|Add0~89_sumout  = SUM(( \A2|W4|N1|phase_angle [9] ) + ( GND ) + ( \A2|W4|N1|Add0~94  ))
// \A2|W4|N1|Add0~90  = CARRY(( \A2|W4|N1|phase_angle [9] ) + ( GND ) + ( \A2|W4|N1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~89_sumout ),
	.cout(\A2|W4|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~89 .extended_lut = "off";
defparam \A2|W4|N1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N26
dffeas \A2|W4|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \A2|W4|N1|Add0~85 (
// Equation(s):
// \A2|W4|N1|Add0~85_sumout  = SUM(( \A2|W4|N1|phase_angle [10] ) + ( GND ) + ( \A2|W4|N1|Add0~90  ))
// \A2|W4|N1|Add0~86  = CARRY(( \A2|W4|N1|phase_angle [10] ) + ( GND ) + ( \A2|W4|N1|Add0~90  ))

	.dataa(!\A2|W4|N1|phase_angle [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~85_sumout ),
	.cout(\A2|W4|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~85 .extended_lut = "off";
defparam \A2|W4|N1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N29
dffeas \A2|W4|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \A2|W4|N1|Add0~81 (
// Equation(s):
// \A2|W4|N1|Add0~81_sumout  = SUM(( \A2|W4|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W4|N1|Add0~86  ))
// \A2|W4|N1|Add0~82  = CARRY(( \A2|W4|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W4|N1|Add0~86  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~81_sumout ),
	.cout(\A2|W4|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~81 .extended_lut = "off";
defparam \A2|W4|N1|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \A2|W4|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N32
dffeas \A2|W4|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \A2|W4|N1|Add0~77 (
// Equation(s):
// \A2|W4|N1|Add0~77_sumout  = SUM(( \A2|W4|N1|phase_angle [12] ) + ( GND ) + ( \A2|W4|N1|Add0~82  ))
// \A2|W4|N1|Add0~78  = CARRY(( \A2|W4|N1|phase_angle [12] ) + ( GND ) + ( \A2|W4|N1|Add0~82  ))

	.dataa(!\A2|W4|N1|phase_angle [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~77_sumout ),
	.cout(\A2|W4|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~77 .extended_lut = "off";
defparam \A2|W4|N1|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N35
dffeas \A2|W4|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \A2|W4|N1|Add0~73 (
// Equation(s):
// \A2|W4|N1|Add0~73_sumout  = SUM(( \A2|W4|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W4|N1|Add0~78  ))
// \A2|W4|N1|Add0~74  = CARRY(( \A2|W4|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W4|N1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~73_sumout ),
	.cout(\A2|W4|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~73 .extended_lut = "off";
defparam \A2|W4|N1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W4|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N38
dffeas \A2|W4|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \A2|W4|N1|Add0~69 (
// Equation(s):
// \A2|W4|N1|Add0~69_sumout  = SUM(( \A2|W4|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W4|N1|Add0~74  ))
// \A2|W4|N1|Add0~70  = CARRY(( \A2|W4|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W4|N1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~69_sumout ),
	.cout(\A2|W4|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~69 .extended_lut = "off";
defparam \A2|W4|N1|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W4|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N41
dffeas \A2|W4|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \A2|W4|N1|Add0~65 (
// Equation(s):
// \A2|W4|N1|Add0~65_sumout  = SUM(( \A2|W4|N1|phase_angle [15] ) + ( GND ) + ( \A2|W4|N1|Add0~70  ))
// \A2|W4|N1|Add0~66  = CARRY(( \A2|W4|N1|phase_angle [15] ) + ( GND ) + ( \A2|W4|N1|Add0~70  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~65_sumout ),
	.cout(\A2|W4|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~65 .extended_lut = "off";
defparam \A2|W4|N1|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W4|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N44
dffeas \A2|W4|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N45
cyclonev_lcell_comb \A2|W4|N1|Add0~61 (
// Equation(s):
// \A2|W4|N1|Add0~61_sumout  = SUM(( \A2|W4|N1|phase_angle [16] ) + ( GND ) + ( \A2|W4|N1|Add0~66  ))
// \A2|W4|N1|Add0~62  = CARRY(( \A2|W4|N1|phase_angle [16] ) + ( GND ) + ( \A2|W4|N1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~61_sumout ),
	.cout(\A2|W4|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~61 .extended_lut = "off";
defparam \A2|W4|N1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N47
dffeas \A2|W4|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \A2|W4|N1|Add0~57 (
// Equation(s):
// \A2|W4|N1|Add0~57_sumout  = SUM(( \A2|W4|N1|phase_angle [17] ) + ( GND ) + ( \A2|W4|N1|Add0~62  ))
// \A2|W4|N1|Add0~58  = CARRY(( \A2|W4|N1|phase_angle [17] ) + ( GND ) + ( \A2|W4|N1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~57_sumout ),
	.cout(\A2|W4|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~57 .extended_lut = "off";
defparam \A2|W4|N1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N50
dffeas \A2|W4|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \A2|W4|N1|Add0~53 (
// Equation(s):
// \A2|W4|N1|Add0~53_sumout  = SUM(( \A2|W4|N1|phase_angle [18] ) + ( GND ) + ( \A2|W4|N1|Add0~58  ))
// \A2|W4|N1|Add0~54  = CARRY(( \A2|W4|N1|phase_angle [18] ) + ( GND ) + ( \A2|W4|N1|Add0~58  ))

	.dataa(!\A2|W4|N1|phase_angle [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~53_sumout ),
	.cout(\A2|W4|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~53 .extended_lut = "off";
defparam \A2|W4|N1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N53
dffeas \A2|W4|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \A2|W4|N1|Add0~49 (
// Equation(s):
// \A2|W4|N1|Add0~49_sumout  = SUM(( \A2|W4|N1|phase_angle [19] ) + ( GND ) + ( \A2|W4|N1|Add0~54  ))
// \A2|W4|N1|Add0~50  = CARRY(( \A2|W4|N1|phase_angle [19] ) + ( GND ) + ( \A2|W4|N1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~49_sumout ),
	.cout(\A2|W4|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~49 .extended_lut = "off";
defparam \A2|W4|N1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \A2|W4|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \A2|W4|N1|Add0~1 (
// Equation(s):
// \A2|W4|N1|Add0~1_sumout  = SUM(( \A2|W4|N1|phase_angle [20] ) + ( GND ) + ( \A2|W4|N1|Add0~50  ))
// \A2|W4|N1|Add0~2  = CARRY(( \A2|W4|N1|phase_angle [20] ) + ( GND ) + ( \A2|W4|N1|Add0~50  ))

	.dataa(!\A2|W4|N1|phase_angle [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~1_sumout ),
	.cout(\A2|W4|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~1 .extended_lut = "off";
defparam \A2|W4|N1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N58
dffeas \A2|W4|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \A2|W4|N1|Add0~5 (
// Equation(s):
// \A2|W4|N1|Add0~5_sumout  = SUM(( \A2|W4|N1|phase_angle [21] ) + ( GND ) + ( \A2|W4|N1|Add0~2  ))
// \A2|W4|N1|Add0~6  = CARRY(( \A2|W4|N1|phase_angle [21] ) + ( GND ) + ( \A2|W4|N1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~5_sumout ),
	.cout(\A2|W4|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~5 .extended_lut = "off";
defparam \A2|W4|N1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N1
dffeas \A2|W4|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N5
dffeas \A2|W4|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \A2|W4|N1|Add0~9 (
// Equation(s):
// \A2|W4|N1|Add0~9_sumout  = SUM(( \A2|W4|N1|phase_angle [22] ) + ( GND ) + ( \A2|W4|N1|Add0~6  ))
// \A2|W4|N1|Add0~10  = CARRY(( \A2|W4|N1|phase_angle [22] ) + ( GND ) + ( \A2|W4|N1|Add0~6  ))

	.dataa(!\A2|W4|N1|phase_angle [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~9_sumout ),
	.cout(\A2|W4|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~9 .extended_lut = "off";
defparam \A2|W4|N1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N4
dffeas \A2|W4|N1|phase_angle[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[22]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \A2|W4|N1|Add0~13 (
// Equation(s):
// \A2|W4|N1|Add0~13_sumout  = SUM(( \A2|W4|N1|phase_angle [23] ) + ( GND ) + ( \A2|W4|N1|Add0~10  ))
// \A2|W4|N1|Add0~14  = CARRY(( \A2|W4|N1|phase_angle [23] ) + ( GND ) + ( \A2|W4|N1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~13_sumout ),
	.cout(\A2|W4|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~13 .extended_lut = "off";
defparam \A2|W4|N1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N7
dffeas \A2|W4|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N11
dffeas \A2|W4|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \A2|W4|N1|Add0~17 (
// Equation(s):
// \A2|W4|N1|Add0~17_sumout  = SUM(( \A2|W4|N1|phase_angle [24] ) + ( GND ) + ( \A2|W4|N1|Add0~14  ))
// \A2|W4|N1|Add0~18  = CARRY(( \A2|W4|N1|phase_angle [24] ) + ( GND ) + ( \A2|W4|N1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~17_sumout ),
	.cout(\A2|W4|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~17 .extended_lut = "off";
defparam \A2|W4|N1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N10
dffeas \A2|W4|N1|phase_angle[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[24]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \A2|W4|N1|Add0~21 (
// Equation(s):
// \A2|W4|N1|Add0~21_sumout  = SUM(( \A2|W4|N1|phase_angle [25] ) + ( GND ) + ( \A2|W4|N1|Add0~18  ))
// \A2|W4|N1|Add0~22  = CARRY(( \A2|W4|N1|phase_angle [25] ) + ( GND ) + ( \A2|W4|N1|Add0~18  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~21_sumout ),
	.cout(\A2|W4|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~21 .extended_lut = "off";
defparam \A2|W4|N1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W4|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N13
dffeas \A2|W4|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \A2|W4|N1|Add0~25 (
// Equation(s):
// \A2|W4|N1|Add0~25_sumout  = SUM(( \A2|W4|N1|phase_angle [26] ) + ( GND ) + ( \A2|W4|N1|Add0~22  ))
// \A2|W4|N1|Add0~26  = CARRY(( \A2|W4|N1|phase_angle [26] ) + ( GND ) + ( \A2|W4|N1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~25_sumout ),
	.cout(\A2|W4|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~25 .extended_lut = "off";
defparam \A2|W4|N1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N17
dffeas \A2|W4|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \A2|W4|N1|Add0~29 (
// Equation(s):
// \A2|W4|N1|Add0~29_sumout  = SUM(( \A2|W4|N1|phase_angle [27] ) + ( GND ) + ( \A2|W4|N1|Add0~26  ))
// \A2|W4|N1|Add0~30  = CARRY(( \A2|W4|N1|phase_angle [27] ) + ( GND ) + ( \A2|W4|N1|Add0~26  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~29_sumout ),
	.cout(\A2|W4|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~29 .extended_lut = "off";
defparam \A2|W4|N1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W4|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N19
dffeas \A2|W4|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \A2|amplitude_sum~20 (
// Equation(s):
// \A2|amplitude_sum~20_combout  = ( \A2|Add11~21_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [8])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~21_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [8])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\A2|Add11~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~20 .extended_lut = "off";
defparam \A2|amplitude_sum~20 .lut_mask = 64'h0022002255775577;
defparam \A2|amplitude_sum~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \A2|amplitude_sum~16 (
// Equation(s):
// \A2|amplitude_sum~16_combout  = (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]))) # (\SW[1]~input_o  & (((\A2|Add11~17_sumout ))))

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\A2|Add11~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~16 .extended_lut = "off";
defparam \A2|amplitude_sum~16 .lut_mask = 64'h0257025702570257;
defparam \A2|amplitude_sum~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \A2|amplitude_sum~44 (
// Equation(s):
// \A2|amplitude_sum~44_combout  = ( \A2|Add11~45_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [6])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~45_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add11~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~44 .extended_lut = "off";
defparam \A2|amplitude_sum~44 .lut_mask = 64'h0202020257575757;
defparam \A2|amplitude_sum~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \A2|amplitude_sum~40 (
// Equation(s):
// \A2|amplitude_sum~40_combout  = ( \A2|Add11~41_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [5])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~41_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~40 .extended_lut = "off";
defparam \A2|amplitude_sum~40 .lut_mask = 64'h0202020257575757;
defparam \A2|amplitude_sum~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \A2|amplitude_sum~36 (
// Equation(s):
// \A2|amplitude_sum~36_combout  = ( \A2|Add11~37_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [4])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~37_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\A2|Add11~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~36 .extended_lut = "off";
defparam \A2|amplitude_sum~36 .lut_mask = 64'h0022002255775577;
defparam \A2|amplitude_sum~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \A2|amplitude_sum~32 (
// Equation(s):
// \A2|amplitude_sum~32_combout  = ( \A2|Add11~33_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [3])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~33_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add11~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~32 .extended_lut = "off";
defparam \A2|amplitude_sum~32 .lut_mask = 64'h0202020257575757;
defparam \A2|amplitude_sum~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \A2|amplitude_sum~28 (
// Equation(s):
// \A2|amplitude_sum~28_combout  = ( \A2|W1|U1|altsyncram_component|auto_generated|q_a [2] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A2|Add11~29_sumout ))) ) ) # ( !\A2|W1|U1|altsyncram_component|auto_generated|q_a [2] & ( 
// (\SW[1]~input_o  & \A2|Add11~29_sumout ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A2|Add11~29_sumout ),
	.datae(gnd),
	.dataf(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~28 .extended_lut = "off";
defparam \A2|amplitude_sum~28 .lut_mask = 64'h005500550A5F0A5F;
defparam \A2|amplitude_sum~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \A2|amplitude_sum~24 (
// Equation(s):
// \A2|amplitude_sum~24_combout  = ( \A2|Add11~25_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [1])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~25_sumout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [1])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\A2|Add11~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~24 .extended_lut = "off";
defparam \A2|amplitude_sum~24 .lut_mask = 64'h005000500F5F0F5F;
defparam \A2|amplitude_sum~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \A2|amplitude_sum~48 (
// Equation(s):
// \A2|amplitude_sum~48_combout  = ( \A2|Add11~49_sumout  & ( ((\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [0])) # (\SW[1]~input_o ) ) ) # ( !\A2|Add11~49_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A2|W1|U1|altsyncram_component|auto_generated|q_a [0])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\A2|Add11~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~48 .extended_lut = "off";
defparam \A2|amplitude_sum~48 .lut_mask = 64'h000A000A555F555F;
defparam \A2|amplitude_sum~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \A2|Add13~49 (
// Equation(s):
// \A2|Add13~49_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~48_combout )) # (\SW[2]~input_o  & ((\A2|Add12~49_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \A2|Add13~50  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~48_combout )) # (\SW[2]~input_o  & ((\A2|Add12~49_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~48_combout ),
	.datad(!\A2|Add12~49_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~49_sumout ),
	.cout(\A2|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~49 .extended_lut = "off";
defparam \A2|Add13~49 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \A2|Add13~25 (
// Equation(s):
// \A2|Add13~25_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~24_combout )) # (\SW[2]~input_o  & ((\A2|Add12~25_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add13~50  ))
// \A2|Add13~26  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~24_combout )) # (\SW[2]~input_o  & ((\A2|Add12~25_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add13~50  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A2|amplitude_sum~24_combout ),
	.datac(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\A2|Add12~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~25_sumout ),
	.cout(\A2|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~25 .extended_lut = "off";
defparam \A2|Add13~25 .lut_mask = 64'h0000F0F000002277;
defparam \A2|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \A2|Add13~29 (
// Equation(s):
// \A2|Add13~29_sumout  = SUM(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~28_combout )) # (\SW[2]~input_o  & ((\A2|Add12~29_sumout ))) ) + ( \A2|Add13~26  ))
// \A2|Add13~30  = CARRY(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~28_combout )) # (\SW[2]~input_o  & ((\A2|Add12~29_sumout ))) ) + ( \A2|Add13~26  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A2|amplitude_sum~28_combout ),
	.datac(!\A2|Add12~29_sumout ),
	.datad(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~29_sumout ),
	.cout(\A2|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~29 .extended_lut = "off";
defparam \A2|Add13~29 .lut_mask = 64'h0000D8D8000000FF;
defparam \A2|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \A2|Add13~33 (
// Equation(s):
// \A2|Add13~33_sumout  = SUM(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~32_combout )) # (\SW[2]~input_o  & ((\A2|Add12~33_sumout ))) ) + ( \A2|Add13~30  ))
// \A2|Add13~34  = CARRY(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~32_combout )) # (\SW[2]~input_o  & ((\A2|Add12~33_sumout ))) ) + ( \A2|Add13~30  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~32_combout ),
	.datad(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\A2|Add12~33_sumout ),
	.datag(gnd),
	.cin(\A2|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~33_sumout ),
	.cout(\A2|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~33 .extended_lut = "off";
defparam \A2|Add13~33 .lut_mask = 64'h0000F5A0000000FF;
defparam \A2|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \A2|Add13~37 (
// Equation(s):
// \A2|Add13~37_sumout  = SUM(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (!\SW[2]~input_o  & ((\A2|amplitude_sum~36_combout ))) # (\SW[2]~input_o  & (\A2|Add12~37_sumout )) ) + ( \A2|Add13~34  ))
// \A2|Add13~38  = CARRY(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (!\SW[2]~input_o  & ((\A2|amplitude_sum~36_combout ))) # (\SW[2]~input_o  & (\A2|Add12~37_sumout )) ) + ( \A2|Add13~34  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A2|Add12~37_sumout ),
	.datac(!\A2|amplitude_sum~36_combout ),
	.datad(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~37_sumout ),
	.cout(\A2|Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~37 .extended_lut = "off";
defparam \A2|Add13~37 .lut_mask = 64'h0000E4E4000000FF;
defparam \A2|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \A2|Add13~41 (
// Equation(s):
// \A2|Add13~41_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~40_combout )) # (\SW[2]~input_o  & ((\A2|Add12~41_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add13~38  ))
// \A2|Add13~42  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~40_combout )) # (\SW[2]~input_o  & ((\A2|Add12~41_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add13~38  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~40_combout ),
	.datad(!\A2|Add12~41_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A2|Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~41_sumout ),
	.cout(\A2|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~41 .extended_lut = "off";
defparam \A2|Add13~41 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \A2|Add13~45 (
// Equation(s):
// \A2|Add13~45_sumout  = SUM(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~44_combout )) # (\SW[2]~input_o  & ((\A2|Add12~45_sumout ))) ) + ( \A2|Add13~42  ))
// \A2|Add13~46  = CARRY(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~44_combout )) # (\SW[2]~input_o  & ((\A2|Add12~45_sumout ))) ) + ( \A2|Add13~42  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A2|amplitude_sum~44_combout ),
	.datac(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add12~45_sumout ),
	.datag(gnd),
	.cin(\A2|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~45_sumout ),
	.cout(\A2|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~45 .extended_lut = "off";
defparam \A2|Add13~45 .lut_mask = 64'h0000DD8800000F0F;
defparam \A2|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \A2|Add13~17 (
// Equation(s):
// \A2|Add13~17_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~16_combout )) # (\SW[2]~input_o  & ((\A2|Add12~17_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add13~46  ))
// \A2|Add13~18  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~16_combout )) # (\SW[2]~input_o  & ((\A2|Add12~17_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add13~46  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~16_combout ),
	.datad(!\A2|Add12~17_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A2|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~17_sumout ),
	.cout(\A2|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~17 .extended_lut = "off";
defparam \A2|Add13~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \A2|Add13~21 (
// Equation(s):
// \A2|Add13~21_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~20_combout )) # (\SW[2]~input_o  & ((\A2|Add12~21_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add13~18  ))
// \A2|Add13~22  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~20_combout )) # (\SW[2]~input_o  & ((\A2|Add12~21_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add13~18  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~20_combout ),
	.datad(!\A2|Add12~21_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\A2|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~21_sumout ),
	.cout(\A2|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~21 .extended_lut = "off";
defparam \A2|Add13~21 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \A2|Add13~13 (
// Equation(s):
// \A2|Add13~13_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~12_combout )) # (\SW[2]~input_o  & ((\A2|Add12~13_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add13~22  ))
// \A2|Add13~14  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~12_combout )) # (\SW[2]~input_o  & ((\A2|Add12~13_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add13~22  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~12_combout ),
	.datad(!\A2|Add12~13_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A2|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~13_sumout ),
	.cout(\A2|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~13 .extended_lut = "off";
defparam \A2|Add13~13 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \A2|amplitude_sum~14 (
// Equation(s):
// \A2|amplitude_sum~14_combout  = ( \A2|amplitude_sum~13_combout  & ( \A2|Add13~13_sumout  ) ) # ( !\A2|amplitude_sum~13_combout  & ( \A2|Add13~13_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A2|amplitude_sum~13_combout  & ( !\A2|Add13~13_sumout  & ( 
// !\SW[3]~input_o  ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|amplitude_sum~13_combout ),
	.dataf(!\A2|Add13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~14 .extended_lut = "off";
defparam \A2|amplitude_sum~14 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \A2|amplitude_sum~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \A2|W5|N1|Add0~126 (
// Equation(s):
// \A2|W5|N1|Add0~126_cout  = CARRY(( \A2|W7|N1|phase_angle [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A2|W5|N1|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~126 .extended_lut = "off";
defparam \A2|W5|N1|Add0~126 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W5|N1|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \A2|W5|N1|Add0~121 (
// Equation(s):
// \A2|W5|N1|Add0~121_sumout  = SUM(( \A2|W5|N1|phase_angle [1] ) + ( VCC ) + ( \A2|W5|N1|Add0~126_cout  ))
// \A2|W5|N1|Add0~122  = CARRY(( \A2|W5|N1|phase_angle [1] ) + ( VCC ) + ( \A2|W5|N1|Add0~126_cout  ))

	.dataa(!\A2|W5|N1|phase_angle [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~121_sumout ),
	.cout(\A2|W5|N1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~121 .extended_lut = "off";
defparam \A2|W5|N1|Add0~121 .lut_mask = 64'h0000000000005555;
defparam \A2|W5|N1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \A2|W5|N1|phase_angle[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[1] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \A2|W5|N1|Add0~117 (
// Equation(s):
// \A2|W5|N1|Add0~117_sumout  = SUM(( \A2|W5|N1|phase_angle [2] ) + ( GND ) + ( \A2|W5|N1|Add0~122  ))
// \A2|W5|N1|Add0~118  = CARRY(( \A2|W5|N1|phase_angle [2] ) + ( GND ) + ( \A2|W5|N1|Add0~122  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~117_sumout ),
	.cout(\A2|W5|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~117 .extended_lut = "off";
defparam \A2|W5|N1|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W5|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N8
dffeas \A2|W5|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \A2|W5|N1|Add0~113 (
// Equation(s):
// \A2|W5|N1|Add0~113_sumout  = SUM(( \A2|W5|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W5|N1|Add0~118  ))
// \A2|W5|N1|Add0~114  = CARRY(( \A2|W5|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W5|N1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~113_sumout ),
	.cout(\A2|W5|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~113 .extended_lut = "off";
defparam \A2|W5|N1|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W5|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \A2|W5|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \A2|W5|N1|Add0~109 (
// Equation(s):
// \A2|W5|N1|Add0~109_sumout  = SUM(( \A2|W5|N1|phase_angle [4] ) + ( VCC ) + ( \A2|W5|N1|Add0~114  ))
// \A2|W5|N1|Add0~110  = CARRY(( \A2|W5|N1|phase_angle [4] ) + ( VCC ) + ( \A2|W5|N1|Add0~114  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~109_sumout ),
	.cout(\A2|W5|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~109 .extended_lut = "off";
defparam \A2|W5|N1|Add0~109 .lut_mask = 64'h0000000000003333;
defparam \A2|W5|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N14
dffeas \A2|W5|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N15
cyclonev_lcell_comb \A2|W5|N1|Add0~105 (
// Equation(s):
// \A2|W5|N1|Add0~105_sumout  = SUM(( \A2|W5|N1|phase_angle [5] ) + ( GND ) + ( \A2|W5|N1|Add0~110  ))
// \A2|W5|N1|Add0~106  = CARRY(( \A2|W5|N1|phase_angle [5] ) + ( GND ) + ( \A2|W5|N1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~105_sumout ),
	.cout(\A2|W5|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~105 .extended_lut = "off";
defparam \A2|W5|N1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \A2|W5|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \A2|W5|N1|Add0~101 (
// Equation(s):
// \A2|W5|N1|Add0~101_sumout  = SUM(( \A2|W5|N1|phase_angle [6] ) + ( GND ) + ( \A2|W5|N1|Add0~106  ))
// \A2|W5|N1|Add0~102  = CARRY(( \A2|W5|N1|phase_angle [6] ) + ( GND ) + ( \A2|W5|N1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~101_sumout ),
	.cout(\A2|W5|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~101 .extended_lut = "off";
defparam \A2|W5|N1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N20
dffeas \A2|W5|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N21
cyclonev_lcell_comb \A2|W5|N1|Add0~97 (
// Equation(s):
// \A2|W5|N1|Add0~97_sumout  = SUM(( \A2|W5|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W5|N1|Add0~102  ))
// \A2|W5|N1|Add0~98  = CARRY(( \A2|W5|N1|phase_angle [7] ) + ( VCC ) + ( \A2|W5|N1|Add0~102  ))

	.dataa(!\A2|W5|N1|phase_angle [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~97_sumout ),
	.cout(\A2|W5|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~97 .extended_lut = "off";
defparam \A2|W5|N1|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \A2|W5|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \A2|W5|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \A2|W5|N1|Add0~93 (
// Equation(s):
// \A2|W5|N1|Add0~93_sumout  = SUM(( \A2|W5|N1|phase_angle [8] ) + ( GND ) + ( \A2|W5|N1|Add0~98  ))
// \A2|W5|N1|Add0~94  = CARRY(( \A2|W5|N1|phase_angle [8] ) + ( GND ) + ( \A2|W5|N1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~93_sumout ),
	.cout(\A2|W5|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~93 .extended_lut = "off";
defparam \A2|W5|N1|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N26
dffeas \A2|W5|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N27
cyclonev_lcell_comb \A2|W5|N1|Add0~89 (
// Equation(s):
// \A2|W5|N1|Add0~89_sumout  = SUM(( \A2|W5|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W5|N1|Add0~94  ))
// \A2|W5|N1|Add0~90  = CARRY(( \A2|W5|N1|phase_angle [9] ) + ( VCC ) + ( \A2|W5|N1|Add0~94  ))

	.dataa(!\A2|W5|N1|phase_angle [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~89_sumout ),
	.cout(\A2|W5|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~89 .extended_lut = "off";
defparam \A2|W5|N1|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \A2|W5|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \A2|W5|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \A2|W5|N1|Add0~85 (
// Equation(s):
// \A2|W5|N1|Add0~85_sumout  = SUM(( \A2|W5|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W5|N1|Add0~90  ))
// \A2|W5|N1|Add0~86  = CARRY(( \A2|W5|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W5|N1|Add0~90  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~85_sumout ),
	.cout(\A2|W5|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~85 .extended_lut = "off";
defparam \A2|W5|N1|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \A2|W5|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N32
dffeas \A2|W5|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N33
cyclonev_lcell_comb \A2|W5|N1|Add0~81 (
// Equation(s):
// \A2|W5|N1|Add0~81_sumout  = SUM(( \A2|W5|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W5|N1|Add0~86  ))
// \A2|W5|N1|Add0~82  = CARRY(( \A2|W5|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W5|N1|Add0~86  ))

	.dataa(!\A2|W5|N1|phase_angle [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~81_sumout ),
	.cout(\A2|W5|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~81 .extended_lut = "off";
defparam \A2|W5|N1|Add0~81 .lut_mask = 64'h0000000000005555;
defparam \A2|W5|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N35
dffeas \A2|W5|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \A2|W5|N1|Add0~77 (
// Equation(s):
// \A2|W5|N1|Add0~77_sumout  = SUM(( \A2|W5|N1|phase_angle [12] ) + ( GND ) + ( \A2|W5|N1|Add0~82  ))
// \A2|W5|N1|Add0~78  = CARRY(( \A2|W5|N1|phase_angle [12] ) + ( GND ) + ( \A2|W5|N1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~77_sumout ),
	.cout(\A2|W5|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~77 .extended_lut = "off";
defparam \A2|W5|N1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N38
dffeas \A2|W5|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \A2|W5|N1|Add0~73 (
// Equation(s):
// \A2|W5|N1|Add0~73_sumout  = SUM(( \A2|W5|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W5|N1|Add0~78  ))
// \A2|W5|N1|Add0~74  = CARRY(( \A2|W5|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W5|N1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~73_sumout ),
	.cout(\A2|W5|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~73 .extended_lut = "off";
defparam \A2|W5|N1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W5|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \A2|W5|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \A2|W5|N1|Add0~69 (
// Equation(s):
// \A2|W5|N1|Add0~69_sumout  = SUM(( \A2|W5|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W5|N1|Add0~74  ))
// \A2|W5|N1|Add0~70  = CARRY(( \A2|W5|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W5|N1|Add0~74  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~69_sumout ),
	.cout(\A2|W5|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~69 .extended_lut = "off";
defparam \A2|W5|N1|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \A2|W5|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N44
dffeas \A2|W5|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N45
cyclonev_lcell_comb \A2|W5|N1|Add0~65 (
// Equation(s):
// \A2|W5|N1|Add0~65_sumout  = SUM(( \A2|W5|N1|phase_angle [15] ) + ( GND ) + ( \A2|W5|N1|Add0~70  ))
// \A2|W5|N1|Add0~66  = CARRY(( \A2|W5|N1|phase_angle [15] ) + ( GND ) + ( \A2|W5|N1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~65_sumout ),
	.cout(\A2|W5|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~65 .extended_lut = "off";
defparam \A2|W5|N1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N47
dffeas \A2|W5|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \A2|W5|N1|Add0~61 (
// Equation(s):
// \A2|W5|N1|Add0~61_sumout  = SUM(( \A2|W5|N1|phase_angle [16] ) + ( GND ) + ( \A2|W5|N1|Add0~66  ))
// \A2|W5|N1|Add0~62  = CARRY(( \A2|W5|N1|phase_angle [16] ) + ( GND ) + ( \A2|W5|N1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~61_sumout ),
	.cout(\A2|W5|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~61 .extended_lut = "off";
defparam \A2|W5|N1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N50
dffeas \A2|W5|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N51
cyclonev_lcell_comb \A2|W5|N1|Add0~57 (
// Equation(s):
// \A2|W5|N1|Add0~57_sumout  = SUM(( \A2|W5|N1|phase_angle [17] ) + ( GND ) + ( \A2|W5|N1|Add0~62  ))
// \A2|W5|N1|Add0~58  = CARRY(( \A2|W5|N1|phase_angle [17] ) + ( GND ) + ( \A2|W5|N1|Add0~62  ))

	.dataa(!\A2|W5|N1|phase_angle [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~57_sumout ),
	.cout(\A2|W5|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~57 .extended_lut = "off";
defparam \A2|W5|N1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W5|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N53
dffeas \A2|W5|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \A2|W5|N1|Add0~53 (
// Equation(s):
// \A2|W5|N1|Add0~53_sumout  = SUM(( \A2|W5|N1|phase_angle [18] ) + ( GND ) + ( \A2|W5|N1|Add0~58  ))
// \A2|W5|N1|Add0~54  = CARRY(( \A2|W5|N1|phase_angle [18] ) + ( GND ) + ( \A2|W5|N1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~53_sumout ),
	.cout(\A2|W5|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~53 .extended_lut = "off";
defparam \A2|W5|N1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N56
dffeas \A2|W5|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N57
cyclonev_lcell_comb \A2|W5|N1|Add0~49 (
// Equation(s):
// \A2|W5|N1|Add0~49_sumout  = SUM(( \A2|W5|N1|phase_angle [19] ) + ( GND ) + ( \A2|W5|N1|Add0~54  ))
// \A2|W5|N1|Add0~50  = CARRY(( \A2|W5|N1|phase_angle [19] ) + ( GND ) + ( \A2|W5|N1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~49_sumout ),
	.cout(\A2|W5|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~49 .extended_lut = "off";
defparam \A2|W5|N1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N59
dffeas \A2|W5|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \A2|W5|N1|Add0~1 (
// Equation(s):
// \A2|W5|N1|Add0~1_sumout  = SUM(( \A2|W5|N1|phase_angle [20] ) + ( GND ) + ( \A2|W5|N1|Add0~50  ))
// \A2|W5|N1|Add0~2  = CARRY(( \A2|W5|N1|phase_angle [20] ) + ( GND ) + ( \A2|W5|N1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~1_sumout ),
	.cout(\A2|W5|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~1 .extended_lut = "off";
defparam \A2|W5|N1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \A2|W5|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \A2|W5|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \A2|W5|N1|Add0~5 (
// Equation(s):
// \A2|W5|N1|Add0~5_sumout  = SUM(( \A2|W5|N1|phase_angle [21] ) + ( GND ) + ( \A2|W5|N1|Add0~2  ))
// \A2|W5|N1|Add0~6  = CARRY(( \A2|W5|N1|phase_angle [21] ) + ( GND ) + ( \A2|W5|N1|Add0~2  ))

	.dataa(!\A2|W5|N1|phase_angle [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~5_sumout ),
	.cout(\A2|W5|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~5 .extended_lut = "off";
defparam \A2|W5|N1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W5|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N4
dffeas \A2|W5|N1|phase_angle[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[21]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \A2|W5|N1|Add0~9 (
// Equation(s):
// \A2|W5|N1|Add0~9_sumout  = SUM(( \A2|W5|N1|phase_angle [22] ) + ( GND ) + ( \A2|W5|N1|Add0~6  ))
// \A2|W5|N1|Add0~10  = CARRY(( \A2|W5|N1|phase_angle [22] ) + ( GND ) + ( \A2|W5|N1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~9_sumout ),
	.cout(\A2|W5|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~9 .extended_lut = "off";
defparam \A2|W5|N1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \A2|W5|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \A2|W5|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \A2|W5|N1|Add0~13 (
// Equation(s):
// \A2|W5|N1|Add0~13_sumout  = SUM(( \A2|W5|N1|phase_angle [23] ) + ( GND ) + ( \A2|W5|N1|Add0~10  ))
// \A2|W5|N1|Add0~14  = CARRY(( \A2|W5|N1|phase_angle [23] ) + ( GND ) + ( \A2|W5|N1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~13_sumout ),
	.cout(\A2|W5|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~13 .extended_lut = "off";
defparam \A2|W5|N1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N10
dffeas \A2|W5|N1|phase_angle[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[23]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \A2|W5|N1|Add0~17 (
// Equation(s):
// \A2|W5|N1|Add0~17_sumout  = SUM(( \A2|W5|N1|phase_angle [24] ) + ( GND ) + ( \A2|W5|N1|Add0~14  ))
// \A2|W5|N1|Add0~18  = CARRY(( \A2|W5|N1|phase_angle [24] ) + ( GND ) + ( \A2|W5|N1|Add0~14  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~17_sumout ),
	.cout(\A2|W5|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~17 .extended_lut = "off";
defparam \A2|W5|N1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W5|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \A2|W5|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \A2|W5|N1|Add0~21 (
// Equation(s):
// \A2|W5|N1|Add0~21_sumout  = SUM(( \A2|W5|N1|phase_angle [25] ) + ( GND ) + ( \A2|W5|N1|Add0~18  ))
// \A2|W5|N1|Add0~22  = CARRY(( \A2|W5|N1|phase_angle [25] ) + ( GND ) + ( \A2|W5|N1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~21_sumout ),
	.cout(\A2|W5|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~21 .extended_lut = "off";
defparam \A2|W5|N1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \A2|W5|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \A2|W5|N1|Add0~25 (
// Equation(s):
// \A2|W5|N1|Add0~25_sumout  = SUM(( \A2|W5|N1|phase_angle [26] ) + ( GND ) + ( \A2|W5|N1|Add0~22  ))
// \A2|W5|N1|Add0~26  = CARRY(( \A2|W5|N1|phase_angle [26] ) + ( GND ) + ( \A2|W5|N1|Add0~22  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~25_sumout ),
	.cout(\A2|W5|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~25 .extended_lut = "off";
defparam \A2|W5|N1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W5|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \A2|W5|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \A2|W5|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \A2|W5|N1|Add0~29 (
// Equation(s):
// \A2|W5|N1|Add0~29_sumout  = SUM(( \A2|W5|N1|phase_angle [27] ) + ( GND ) + ( \A2|W5|N1|Add0~26  ))
// \A2|W5|N1|Add0~30  = CARRY(( \A2|W5|N1|phase_angle [27] ) + ( GND ) + ( \A2|W5|N1|Add0~26  ))

	.dataa(!\A2|W5|N1|phase_angle [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~29_sumout ),
	.cout(\A2|W5|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~29 .extended_lut = "off";
defparam \A2|W5|N1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W5|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N22
dffeas \A2|W5|N1|phase_angle[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[27]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \A2|amplitude_sum~21 (
// Equation(s):
// \A2|amplitude_sum~21_combout  = ( \A2|Add12~21_sumout  & ( \A2|amplitude_sum~20_combout  ) ) # ( !\A2|Add12~21_sumout  & ( \A2|amplitude_sum~20_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A2|Add12~21_sumout  & ( !\A2|amplitude_sum~20_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|Add12~21_sumout ),
	.dataf(!\A2|amplitude_sum~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~21 .extended_lut = "off";
defparam \A2|amplitude_sum~21 .lut_mask = 64'h00003333CCCCFFFF;
defparam \A2|amplitude_sum~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \A2|amplitude_sum~17 (
// Equation(s):
// \A2|amplitude_sum~17_combout  = ( \A2|Add12~17_sumout  & ( \A2|amplitude_sum~16_combout  ) ) # ( !\A2|Add12~17_sumout  & ( \A2|amplitude_sum~16_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A2|Add12~17_sumout  & ( !\A2|amplitude_sum~16_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A2|Add12~17_sumout ),
	.dataf(!\A2|amplitude_sum~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~17 .extended_lut = "off";
defparam \A2|amplitude_sum~17 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A2|amplitude_sum~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \A2|amplitude_sum~45 (
// Equation(s):
// \A2|amplitude_sum~45_combout  = ( \A2|amplitude_sum~44_combout  & ( \A2|Add12~45_sumout  ) ) # ( !\A2|amplitude_sum~44_combout  & ( \A2|Add12~45_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A2|amplitude_sum~44_combout  & ( !\A2|Add12~45_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|amplitude_sum~44_combout ),
	.dataf(!\A2|Add12~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~45 .extended_lut = "off";
defparam \A2|amplitude_sum~45 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \A2|amplitude_sum~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \A2|amplitude_sum~41 (
// Equation(s):
// \A2|amplitude_sum~41_combout  = ( \SW[2]~input_o  & ( \A2|Add12~41_sumout  ) ) # ( !\SW[2]~input_o  & ( \A2|Add12~41_sumout  & ( \A2|amplitude_sum~40_combout  ) ) ) # ( !\SW[2]~input_o  & ( !\A2|Add12~41_sumout  & ( \A2|amplitude_sum~40_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~40_combout ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\A2|Add12~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~41 .extended_lut = "off";
defparam \A2|amplitude_sum~41 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \A2|amplitude_sum~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \A2|amplitude_sum~37 (
// Equation(s):
// \A2|amplitude_sum~37_combout  = ( \A2|Add12~37_sumout  & ( \A2|amplitude_sum~36_combout  ) ) # ( !\A2|Add12~37_sumout  & ( \A2|amplitude_sum~36_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A2|Add12~37_sumout  & ( !\A2|amplitude_sum~36_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|Add12~37_sumout ),
	.dataf(!\A2|amplitude_sum~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~37 .extended_lut = "off";
defparam \A2|amplitude_sum~37 .lut_mask = 64'h00003333CCCCFFFF;
defparam \A2|amplitude_sum~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \A2|amplitude_sum~33 (
// Equation(s):
// \A2|amplitude_sum~33_combout  = ( \A2|amplitude_sum~32_combout  & ( \A2|Add12~33_sumout  ) ) # ( !\A2|amplitude_sum~32_combout  & ( \A2|Add12~33_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A2|amplitude_sum~32_combout  & ( !\A2|Add12~33_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A2|amplitude_sum~32_combout ),
	.dataf(!\A2|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~33 .extended_lut = "off";
defparam \A2|amplitude_sum~33 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A2|amplitude_sum~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \A2|amplitude_sum~29 (
// Equation(s):
// \A2|amplitude_sum~29_combout  = ( \A2|Add12~29_sumout  & ( (\A2|amplitude_sum~28_combout ) # (\SW[2]~input_o ) ) ) # ( !\A2|Add12~29_sumout  & ( (!\SW[2]~input_o  & \A2|amplitude_sum~28_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\A2|amplitude_sum~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add12~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~29 .extended_lut = "off";
defparam \A2|amplitude_sum~29 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \A2|amplitude_sum~25 (
// Equation(s):
// \A2|amplitude_sum~25_combout  = ( \A2|Add12~25_sumout  & ( (\A2|amplitude_sum~24_combout ) # (\SW[2]~input_o ) ) ) # ( !\A2|Add12~25_sumout  & ( (!\SW[2]~input_o  & \A2|amplitude_sum~24_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\A2|amplitude_sum~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~25 .extended_lut = "off";
defparam \A2|amplitude_sum~25 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \A2|amplitude_sum~49 (
// Equation(s):
// \A2|amplitude_sum~49_combout  = ( \A2|Add12~49_sumout  & ( (\A2|amplitude_sum~48_combout ) # (\SW[2]~input_o ) ) ) # ( !\A2|Add12~49_sumout  & ( (!\SW[2]~input_o  & \A2|amplitude_sum~48_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(!\A2|amplitude_sum~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add12~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~49 .extended_lut = "off";
defparam \A2|amplitude_sum~49 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \A2|Add14~49 (
// Equation(s):
// \A2|Add14~49_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~49_combout )) # (\SW[3]~input_o  & ((\A2|Add13~49_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \A2|Add14~50  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~49_combout )) # (\SW[3]~input_o  & ((\A2|Add13~49_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\A2|amplitude_sum~49_combout ),
	.datac(gnd),
	.datad(!\A2|Add13~49_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~49_sumout ),
	.cout(\A2|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~49 .extended_lut = "off";
defparam \A2|Add14~49 .lut_mask = 64'h0000FF0000002277;
defparam \A2|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \A2|Add14~25 (
// Equation(s):
// \A2|Add14~25_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~25_combout )) # (\SW[3]~input_o  & ((\A2|Add13~25_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add14~50  ))
// \A2|Add14~26  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~25_combout )) # (\SW[3]~input_o  & ((\A2|Add13~25_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add14~50  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~25_combout ),
	.datad(!\A2|Add13~25_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\A2|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~25_sumout ),
	.cout(\A2|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~25 .extended_lut = "off";
defparam \A2|Add14~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \A2|Add14~29 (
// Equation(s):
// \A2|Add14~29_sumout  = SUM(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~29_combout )) # (\SW[3]~input_o  & ((\A2|Add13~29_sumout ))) ) + ( \A2|Add14~26  ))
// \A2|Add14~30  = CARRY(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~29_combout )) # (\SW[3]~input_o  & ((\A2|Add13~29_sumout ))) ) + ( \A2|Add14~26  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~29_combout ),
	.datad(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\A2|Add13~29_sumout ),
	.datag(gnd),
	.cin(\A2|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~29_sumout ),
	.cout(\A2|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~29 .extended_lut = "off";
defparam \A2|Add14~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \A2|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \A2|Add14~33 (
// Equation(s):
// \A2|Add14~33_sumout  = SUM(( (!\SW[3]~input_o  & ((\A2|amplitude_sum~33_combout ))) # (\SW[3]~input_o  & (\A2|Add13~33_sumout )) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add14~30  ))
// \A2|Add14~34  = CARRY(( (!\SW[3]~input_o  & ((\A2|amplitude_sum~33_combout ))) # (\SW[3]~input_o  & (\A2|Add13~33_sumout )) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add14~30  ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\A2|Add13~33_sumout ),
	.datac(!\A2|amplitude_sum~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A2|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~33_sumout ),
	.cout(\A2|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~33 .extended_lut = "off";
defparam \A2|Add14~33 .lut_mask = 64'h0000FF0000001B1B;
defparam \A2|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \A2|Add14~37 (
// Equation(s):
// \A2|Add14~37_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~37_combout )) # (\SW[3]~input_o  & ((\A2|Add13~37_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add14~34  ))
// \A2|Add14~38  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~37_combout )) # (\SW[3]~input_o  & ((\A2|Add13~37_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add14~34  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~37_combout ),
	.datad(!\A2|Add13~37_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A2|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~37_sumout ),
	.cout(\A2|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~37 .extended_lut = "off";
defparam \A2|Add14~37 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \A2|Add14~41 (
// Equation(s):
// \A2|Add14~41_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~41_combout )) # (\SW[3]~input_o  & ((\A2|Add13~41_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add14~38  ))
// \A2|Add14~42  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~41_combout )) # (\SW[3]~input_o  & ((\A2|Add13~41_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add14~38  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~41_combout ),
	.datad(!\A2|Add13~41_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A2|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~41_sumout ),
	.cout(\A2|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~41 .extended_lut = "off";
defparam \A2|Add14~41 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \A2|Add14~45 (
// Equation(s):
// \A2|Add14~45_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~45_combout )) # (\SW[3]~input_o  & ((\A2|Add13~45_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add14~42  ))
// \A2|Add14~46  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~45_combout )) # (\SW[3]~input_o  & ((\A2|Add13~45_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add14~42  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~45_combout ),
	.datad(!\A2|Add13~45_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A2|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~45_sumout ),
	.cout(\A2|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~45 .extended_lut = "off";
defparam \A2|Add14~45 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \A2|Add14~17 (
// Equation(s):
// \A2|Add14~17_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~17_combout )) # (\SW[3]~input_o  & ((\A2|Add13~17_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add14~46  ))
// \A2|Add14~18  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~17_combout )) # (\SW[3]~input_o  & ((\A2|Add13~17_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add14~46  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~17_combout ),
	.datad(!\A2|Add13~17_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A2|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~17_sumout ),
	.cout(\A2|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~17 .extended_lut = "off";
defparam \A2|Add14~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \A2|Add14~21 (
// Equation(s):
// \A2|Add14~21_sumout  = SUM(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~21_combout )) # (\SW[3]~input_o  & ((\A2|Add13~21_sumout ))) ) + ( \A2|Add14~18  ))
// \A2|Add14~22  = CARRY(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~21_combout )) # (\SW[3]~input_o  & ((\A2|Add13~21_sumout ))) ) + ( \A2|Add14~18  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~21_combout ),
	.datad(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\A2|Add13~21_sumout ),
	.datag(gnd),
	.cin(\A2|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~21_sumout ),
	.cout(\A2|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~21 .extended_lut = "off";
defparam \A2|Add14~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \A2|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \A2|Add14~13 (
// Equation(s):
// \A2|Add14~13_sumout  = SUM(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~13_combout )) # (\SW[3]~input_o  & ((\A2|Add13~13_sumout ))) ) + ( \A2|Add14~22  ))
// \A2|Add14~14  = CARRY(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~13_combout )) # (\SW[3]~input_o  & ((\A2|Add13~13_sumout ))) ) + ( \A2|Add14~22  ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\A2|amplitude_sum~13_combout ),
	.datac(!\A2|Add13~13_sumout ),
	.datad(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~13_sumout ),
	.cout(\A2|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~13 .extended_lut = "off";
defparam \A2|Add14~13 .lut_mask = 64'h0000D8D8000000FF;
defparam \A2|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \A2|amplitude_sum~15 (
// Equation(s):
// \A2|amplitude_sum~15_combout  = ( \A2|Add14~13_sumout  & ( (\SW[4]~input_o ) # (\A2|amplitude_sum~14_combout ) ) ) # ( !\A2|Add14~13_sumout  & ( (\A2|amplitude_sum~14_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~14_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A2|Add14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~15 .extended_lut = "off";
defparam \A2|amplitude_sum~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A2|amplitude_sum~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N0
cyclonev_lcell_comb \A2|W6|N1|Add0~126 (
// Equation(s):
// \A2|W6|N1|Add0~126_cout  = CARRY(( \A2|W7|N1|phase_angle [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A2|W6|N1|Add0~126_cout ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~126 .extended_lut = "off";
defparam \A2|W6|N1|Add0~126 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N3
cyclonev_lcell_comb \A2|W6|N1|Add0~121 (
// Equation(s):
// \A2|W6|N1|Add0~121_sumout  = SUM(( \A2|W6|N1|phase_angle [1] ) + ( VCC ) + ( \A2|W6|N1|Add0~126_cout  ))
// \A2|W6|N1|Add0~122  = CARRY(( \A2|W6|N1|phase_angle [1] ) + ( VCC ) + ( \A2|W6|N1|Add0~126_cout  ))

	.dataa(!\A2|W6|N1|phase_angle [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~121_sumout ),
	.cout(\A2|W6|N1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~121 .extended_lut = "off";
defparam \A2|W6|N1|Add0~121 .lut_mask = 64'h0000000000005555;
defparam \A2|W6|N1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N5
dffeas \A2|W6|N1|phase_angle[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[1] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N6
cyclonev_lcell_comb \A2|W6|N1|Add0~117 (
// Equation(s):
// \A2|W6|N1|Add0~117_sumout  = SUM(( \A2|W6|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W6|N1|Add0~122  ))
// \A2|W6|N1|Add0~118  = CARRY(( \A2|W6|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W6|N1|Add0~122  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~117_sumout ),
	.cout(\A2|W6|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~117 .extended_lut = "off";
defparam \A2|W6|N1|Add0~117 .lut_mask = 64'h0000000000003333;
defparam \A2|W6|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N8
dffeas \A2|W6|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N9
cyclonev_lcell_comb \A2|W6|N1|Add0~113 (
// Equation(s):
// \A2|W6|N1|Add0~113_sumout  = SUM(( \A2|W6|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W6|N1|Add0~118  ))
// \A2|W6|N1|Add0~114  = CARRY(( \A2|W6|N1|phase_angle [3] ) + ( VCC ) + ( \A2|W6|N1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~113_sumout ),
	.cout(\A2|W6|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~113 .extended_lut = "off";
defparam \A2|W6|N1|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N11
dffeas \A2|W6|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N12
cyclonev_lcell_comb \A2|W6|N1|Add0~109 (
// Equation(s):
// \A2|W6|N1|Add0~109_sumout  = SUM(( \A2|W6|N1|phase_angle [4] ) + ( GND ) + ( \A2|W6|N1|Add0~114  ))
// \A2|W6|N1|Add0~110  = CARRY(( \A2|W6|N1|phase_angle [4] ) + ( GND ) + ( \A2|W6|N1|Add0~114  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~109_sumout ),
	.cout(\A2|W6|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~109 .extended_lut = "off";
defparam \A2|W6|N1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W6|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N14
dffeas \A2|W6|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N15
cyclonev_lcell_comb \A2|W6|N1|Add0~105 (
// Equation(s):
// \A2|W6|N1|Add0~105_sumout  = SUM(( \A2|W6|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W6|N1|Add0~110  ))
// \A2|W6|N1|Add0~106  = CARRY(( \A2|W6|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W6|N1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~105_sumout ),
	.cout(\A2|W6|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~105 .extended_lut = "off";
defparam \A2|W6|N1|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N17
dffeas \A2|W6|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N18
cyclonev_lcell_comb \A2|W6|N1|Add0~101 (
// Equation(s):
// \A2|W6|N1|Add0~101_sumout  = SUM(( \A2|W6|N1|phase_angle [6] ) + ( GND ) + ( \A2|W6|N1|Add0~106  ))
// \A2|W6|N1|Add0~102  = CARRY(( \A2|W6|N1|phase_angle [6] ) + ( GND ) + ( \A2|W6|N1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~101_sumout ),
	.cout(\A2|W6|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~101 .extended_lut = "off";
defparam \A2|W6|N1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N20
dffeas \A2|W6|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N21
cyclonev_lcell_comb \A2|W6|N1|Add0~97 (
// Equation(s):
// \A2|W6|N1|Add0~97_sumout  = SUM(( \A2|W6|N1|phase_angle [7] ) + ( GND ) + ( \A2|W6|N1|Add0~102  ))
// \A2|W6|N1|Add0~98  = CARRY(( \A2|W6|N1|phase_angle [7] ) + ( GND ) + ( \A2|W6|N1|Add0~102  ))

	.dataa(!\A2|W6|N1|phase_angle [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~97_sumout ),
	.cout(\A2|W6|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~97 .extended_lut = "off";
defparam \A2|W6|N1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N23
dffeas \A2|W6|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N24
cyclonev_lcell_comb \A2|W6|N1|Add0~93 (
// Equation(s):
// \A2|W6|N1|Add0~93_sumout  = SUM(( \A2|W6|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W6|N1|Add0~98  ))
// \A2|W6|N1|Add0~94  = CARRY(( \A2|W6|N1|phase_angle [8] ) + ( VCC ) + ( \A2|W6|N1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~93_sumout ),
	.cout(\A2|W6|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~93 .extended_lut = "off";
defparam \A2|W6|N1|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N26
dffeas \A2|W6|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N27
cyclonev_lcell_comb \A2|W6|N1|Add0~89 (
// Equation(s):
// \A2|W6|N1|Add0~89_sumout  = SUM(( \A2|W6|N1|phase_angle [9] ) + ( GND ) + ( \A2|W6|N1|Add0~94  ))
// \A2|W6|N1|Add0~90  = CARRY(( \A2|W6|N1|phase_angle [9] ) + ( GND ) + ( \A2|W6|N1|Add0~94  ))

	.dataa(!\A2|W6|N1|phase_angle [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~89_sumout ),
	.cout(\A2|W6|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~89 .extended_lut = "off";
defparam \A2|W6|N1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N29
dffeas \A2|W6|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N30
cyclonev_lcell_comb \A2|W6|N1|Add0~85 (
// Equation(s):
// \A2|W6|N1|Add0~85_sumout  = SUM(( \A2|W6|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W6|N1|Add0~90  ))
// \A2|W6|N1|Add0~86  = CARRY(( \A2|W6|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W6|N1|Add0~90  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~85_sumout ),
	.cout(\A2|W6|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~85 .extended_lut = "off";
defparam \A2|W6|N1|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \A2|W6|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N32
dffeas \A2|W6|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N33
cyclonev_lcell_comb \A2|W6|N1|Add0~81 (
// Equation(s):
// \A2|W6|N1|Add0~81_sumout  = SUM(( \A2|W6|N1|phase_angle [11] ) + ( GND ) + ( \A2|W6|N1|Add0~86  ))
// \A2|W6|N1|Add0~82  = CARRY(( \A2|W6|N1|phase_angle [11] ) + ( GND ) + ( \A2|W6|N1|Add0~86  ))

	.dataa(!\A2|W6|N1|phase_angle [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~81_sumout ),
	.cout(\A2|W6|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~81 .extended_lut = "off";
defparam \A2|W6|N1|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N35
dffeas \A2|W6|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N36
cyclonev_lcell_comb \A2|W6|N1|Add0~77 (
// Equation(s):
// \A2|W6|N1|Add0~77_sumout  = SUM(( \A2|W6|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W6|N1|Add0~82  ))
// \A2|W6|N1|Add0~78  = CARRY(( \A2|W6|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W6|N1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~77_sumout ),
	.cout(\A2|W6|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~77 .extended_lut = "off";
defparam \A2|W6|N1|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N38
dffeas \A2|W6|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N39
cyclonev_lcell_comb \A2|W6|N1|Add0~73 (
// Equation(s):
// \A2|W6|N1|Add0~73_sumout  = SUM(( \A2|W6|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W6|N1|Add0~78  ))
// \A2|W6|N1|Add0~74  = CARRY(( \A2|W6|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W6|N1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~73_sumout ),
	.cout(\A2|W6|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~73 .extended_lut = "off";
defparam \A2|W6|N1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W6|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N41
dffeas \A2|W6|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N42
cyclonev_lcell_comb \A2|W6|N1|Add0~69 (
// Equation(s):
// \A2|W6|N1|Add0~69_sumout  = SUM(( \A2|W6|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W6|N1|Add0~74  ))
// \A2|W6|N1|Add0~70  = CARRY(( \A2|W6|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W6|N1|Add0~74  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~69_sumout ),
	.cout(\A2|W6|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~69 .extended_lut = "off";
defparam \A2|W6|N1|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \A2|W6|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N44
dffeas \A2|W6|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N45
cyclonev_lcell_comb \A2|W6|N1|Add0~65 (
// Equation(s):
// \A2|W6|N1|Add0~65_sumout  = SUM(( \A2|W6|N1|phase_angle [15] ) + ( GND ) + ( \A2|W6|N1|Add0~70  ))
// \A2|W6|N1|Add0~66  = CARRY(( \A2|W6|N1|phase_angle [15] ) + ( GND ) + ( \A2|W6|N1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~65_sumout ),
	.cout(\A2|W6|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~65 .extended_lut = "off";
defparam \A2|W6|N1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N47
dffeas \A2|W6|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N48
cyclonev_lcell_comb \A2|W6|N1|Add0~61 (
// Equation(s):
// \A2|W6|N1|Add0~61_sumout  = SUM(( \A2|W6|N1|phase_angle [16] ) + ( GND ) + ( \A2|W6|N1|Add0~66  ))
// \A2|W6|N1|Add0~62  = CARRY(( \A2|W6|N1|phase_angle [16] ) + ( GND ) + ( \A2|W6|N1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~61_sumout ),
	.cout(\A2|W6|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~61 .extended_lut = "off";
defparam \A2|W6|N1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N50
dffeas \A2|W6|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N51
cyclonev_lcell_comb \A2|W6|N1|Add0~57 (
// Equation(s):
// \A2|W6|N1|Add0~57_sumout  = SUM(( \A2|W6|N1|phase_angle [17] ) + ( GND ) + ( \A2|W6|N1|Add0~62  ))
// \A2|W6|N1|Add0~58  = CARRY(( \A2|W6|N1|phase_angle [17] ) + ( GND ) + ( \A2|W6|N1|Add0~62  ))

	.dataa(!\A2|W6|N1|phase_angle [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~57_sumout ),
	.cout(\A2|W6|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~57 .extended_lut = "off";
defparam \A2|W6|N1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N53
dffeas \A2|W6|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N54
cyclonev_lcell_comb \A2|W6|N1|Add0~53 (
// Equation(s):
// \A2|W6|N1|Add0~53_sumout  = SUM(( \A2|W6|N1|phase_angle [18] ) + ( GND ) + ( \A2|W6|N1|Add0~58  ))
// \A2|W6|N1|Add0~54  = CARRY(( \A2|W6|N1|phase_angle [18] ) + ( GND ) + ( \A2|W6|N1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~53_sumout ),
	.cout(\A2|W6|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~53 .extended_lut = "off";
defparam \A2|W6|N1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N56
dffeas \A2|W6|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y17_N57
cyclonev_lcell_comb \A2|W6|N1|Add0~49 (
// Equation(s):
// \A2|W6|N1|Add0~49_sumout  = SUM(( \A2|W6|N1|phase_angle [19] ) + ( GND ) + ( \A2|W6|N1|Add0~54  ))
// \A2|W6|N1|Add0~50  = CARRY(( \A2|W6|N1|phase_angle [19] ) + ( GND ) + ( \A2|W6|N1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~49_sumout ),
	.cout(\A2|W6|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~49 .extended_lut = "off";
defparam \A2|W6|N1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y17_N59
dffeas \A2|W6|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N0
cyclonev_lcell_comb \A2|W6|N1|Add0~1 (
// Equation(s):
// \A2|W6|N1|Add0~1_sumout  = SUM(( \A2|W6|N1|phase_angle [20] ) + ( GND ) + ( \A2|W6|N1|Add0~50  ))
// \A2|W6|N1|Add0~2  = CARRY(( \A2|W6|N1|phase_angle [20] ) + ( GND ) + ( \A2|W6|N1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~1_sumout ),
	.cout(\A2|W6|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~1 .extended_lut = "off";
defparam \A2|W6|N1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \A2|W6|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N3
cyclonev_lcell_comb \A2|W6|N1|Add0~5 (
// Equation(s):
// \A2|W6|N1|Add0~5_sumout  = SUM(( \A2|W6|N1|phase_angle [21] ) + ( GND ) + ( \A2|W6|N1|Add0~2  ))
// \A2|W6|N1|Add0~6  = CARRY(( \A2|W6|N1|phase_angle [21] ) + ( GND ) + ( \A2|W6|N1|Add0~2  ))

	.dataa(!\A2|W6|N1|phase_angle [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~5_sumout ),
	.cout(\A2|W6|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~5 .extended_lut = "off";
defparam \A2|W6|N1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N4
dffeas \A2|W6|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N6
cyclonev_lcell_comb \A2|W6|N1|Add0~9 (
// Equation(s):
// \A2|W6|N1|Add0~9_sumout  = SUM(( \A2|W6|N1|phase_angle [22] ) + ( GND ) + ( \A2|W6|N1|Add0~6  ))
// \A2|W6|N1|Add0~10  = CARRY(( \A2|W6|N1|phase_angle [22] ) + ( GND ) + ( \A2|W6|N1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~9_sumout ),
	.cout(\A2|W6|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~9 .extended_lut = "off";
defparam \A2|W6|N1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \A2|W6|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N9
cyclonev_lcell_comb \A2|W6|N1|Add0~13 (
// Equation(s):
// \A2|W6|N1|Add0~13_sumout  = SUM(( \A2|W6|N1|phase_angle [23] ) + ( GND ) + ( \A2|W6|N1|Add0~10  ))
// \A2|W6|N1|Add0~14  = CARRY(( \A2|W6|N1|phase_angle [23] ) + ( GND ) + ( \A2|W6|N1|Add0~10  ))

	.dataa(!\A2|W6|N1|phase_angle [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~13_sumout ),
	.cout(\A2|W6|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~13 .extended_lut = "off";
defparam \A2|W6|N1|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N10
dffeas \A2|W6|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \A2|W6|N1|Add0~17 (
// Equation(s):
// \A2|W6|N1|Add0~17_sumout  = SUM(( \A2|W6|N1|phase_angle [24] ) + ( GND ) + ( \A2|W6|N1|Add0~14  ))
// \A2|W6|N1|Add0~18  = CARRY(( \A2|W6|N1|phase_angle [24] ) + ( GND ) + ( \A2|W6|N1|Add0~14  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~17_sumout ),
	.cout(\A2|W6|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~17 .extended_lut = "off";
defparam \A2|W6|N1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W6|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N13
dffeas \A2|W6|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \A2|W6|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N15
cyclonev_lcell_comb \A2|W6|N1|Add0~21 (
// Equation(s):
// \A2|W6|N1|Add0~21_sumout  = SUM(( \A2|W6|N1|phase_angle [25] ) + ( GND ) + ( \A2|W6|N1|Add0~18  ))
// \A2|W6|N1|Add0~22  = CARRY(( \A2|W6|N1|phase_angle [25] ) + ( GND ) + ( \A2|W6|N1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~21_sumout ),
	.cout(\A2|W6|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~21 .extended_lut = "off";
defparam \A2|W6|N1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N16
dffeas \A2|W6|N1|phase_angle[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[25]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N18
cyclonev_lcell_comb \A2|W6|N1|Add0~25 (
// Equation(s):
// \A2|W6|N1|Add0~25_sumout  = SUM(( \A2|W6|N1|phase_angle [26] ) + ( GND ) + ( \A2|W6|N1|Add0~22  ))
// \A2|W6|N1|Add0~26  = CARRY(( \A2|W6|N1|phase_angle [26] ) + ( GND ) + ( \A2|W6|N1|Add0~22  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~25_sumout ),
	.cout(\A2|W6|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~25 .extended_lut = "off";
defparam \A2|W6|N1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W6|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \A2|W6|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N21
cyclonev_lcell_comb \A2|W6|N1|Add0~29 (
// Equation(s):
// \A2|W6|N1|Add0~29_sumout  = SUM(( \A2|W6|N1|phase_angle [27] ) + ( GND ) + ( \A2|W6|N1|Add0~26  ))
// \A2|W6|N1|Add0~30  = CARRY(( \A2|W6|N1|phase_angle [27] ) + ( GND ) + ( \A2|W6|N1|Add0~26  ))

	.dataa(!\A2|W6|N1|phase_angle [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~29_sumout ),
	.cout(\A2|W6|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~29 .extended_lut = "off";
defparam \A2|W6|N1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N22
dffeas \A2|W6|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \A2|amplitude_sum~22 (
// Equation(s):
// \A2|amplitude_sum~22_combout  = ( \A2|Add13~21_sumout  & ( (\A2|amplitude_sum~21_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~21_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A2|amplitude_sum~21_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~22 .extended_lut = "off";
defparam \A2|amplitude_sum~22 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A2|amplitude_sum~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \A2|amplitude_sum~18 (
// Equation(s):
// \A2|amplitude_sum~18_combout  = ( \A2|Add13~17_sumout  & ( (\A2|amplitude_sum~17_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~17_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A2|amplitude_sum~17_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~18 .extended_lut = "off";
defparam \A2|amplitude_sum~18 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A2|amplitude_sum~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \A2|amplitude_sum~46 (
// Equation(s):
// \A2|amplitude_sum~46_combout  = ( \A2|Add13~45_sumout  & ( (\A2|amplitude_sum~45_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~45_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~45_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~45_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~46 .extended_lut = "off";
defparam \A2|amplitude_sum~46 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A2|amplitude_sum~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \A2|amplitude_sum~42 (
// Equation(s):
// \A2|amplitude_sum~42_combout  = ( \A2|Add13~41_sumout  & ( (\A2|amplitude_sum~41_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~41_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~41_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add13~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~42 .extended_lut = "off";
defparam \A2|amplitude_sum~42 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A2|amplitude_sum~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \A2|amplitude_sum~38 (
// Equation(s):
// \A2|amplitude_sum~38_combout  = ( \A2|Add13~37_sumout  & ( (\A2|amplitude_sum~37_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~37_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~37_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add13~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~38 .extended_lut = "off";
defparam \A2|amplitude_sum~38 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A2|amplitude_sum~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \A2|amplitude_sum~34 (
// Equation(s):
// \A2|amplitude_sum~34_combout  = ( \A2|Add13~33_sumout  & ( (\A2|amplitude_sum~33_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~33_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~33_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A2|amplitude_sum~33_combout ),
	.datad(gnd),
	.datae(!\A2|Add13~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~34 .extended_lut = "off";
defparam \A2|amplitude_sum~34 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \A2|amplitude_sum~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \A2|amplitude_sum~30 (
// Equation(s):
// \A2|amplitude_sum~30_combout  = ( \A2|Add13~29_sumout  & ( (\A2|amplitude_sum~29_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~29_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~29_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~29_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~30 .extended_lut = "off";
defparam \A2|amplitude_sum~30 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A2|amplitude_sum~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \A2|amplitude_sum~26 (
// Equation(s):
// \A2|amplitude_sum~26_combout  = ( \A2|Add13~25_sumout  & ( (\A2|amplitude_sum~25_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~25_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~25_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~26 .extended_lut = "off";
defparam \A2|amplitude_sum~26 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A2|amplitude_sum~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \A2|amplitude_sum~50 (
// Equation(s):
// \A2|amplitude_sum~50_combout  = ( \A2|Add13~49_sumout  & ( (\A2|amplitude_sum~49_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~49_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~49_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~49_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~50 .extended_lut = "off";
defparam \A2|amplitude_sum~50 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A2|amplitude_sum~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \A2|Add15~49 (
// Equation(s):
// \A2|Add15~49_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~50_combout )) # (\SW[4]~input_o  & ((\A2|Add14~49_sumout ))) ) + ( !VCC ))
// \A2|Add15~50  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~50_combout )) # (\SW[4]~input_o  & ((\A2|Add14~49_sumout ))) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~50_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\A2|Add14~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~49_sumout ),
	.cout(\A2|Add15~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~49 .extended_lut = "off";
defparam \A2|Add15~49 .lut_mask = 64'h0000F3C0000000FF;
defparam \A2|Add15~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \A2|Add15~25 (
// Equation(s):
// \A2|Add15~25_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~26_combout )) # (\SW[4]~input_o  & ((\A2|Add14~25_sumout ))) ) + ( \A2|Add15~50  ))
// \A2|Add15~26  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~26_combout )) # (\SW[4]~input_o  & ((\A2|Add14~25_sumout ))) ) + ( \A2|Add15~50  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~26_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\A2|Add14~25_sumout ),
	.datag(gnd),
	.cin(\A2|Add15~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~25_sumout ),
	.cout(\A2|Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~25 .extended_lut = "off";
defparam \A2|Add15~25 .lut_mask = 64'h0000F3C0000000FF;
defparam \A2|Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \A2|Add15~29 (
// Equation(s):
// \A2|Add15~29_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~30_combout )) # (\SW[4]~input_o  & ((\A2|Add14~29_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A2|Add15~26  ))
// \A2|Add15~30  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~30_combout )) # (\SW[4]~input_o  & ((\A2|Add14~29_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A2|Add15~26  ))

	.dataa(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~30_combout ),
	.datad(!\A2|Add14~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~29_sumout ),
	.cout(\A2|Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~29 .extended_lut = "off";
defparam \A2|Add15~29 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A2|Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \A2|Add15~33 (
// Equation(s):
// \A2|Add15~33_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~34_combout )) # (\SW[4]~input_o  & ((\A2|Add14~33_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add15~30  ))
// \A2|Add15~34  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~34_combout )) # (\SW[4]~input_o  & ((\A2|Add14~33_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add15~30  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~34_combout ),
	.datad(!\A2|Add14~33_sumout ),
	.datae(gnd),
	.dataf(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A2|Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~33_sumout ),
	.cout(\A2|Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~33 .extended_lut = "off";
defparam \A2|Add15~33 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \A2|Add15~37 (
// Equation(s):
// \A2|Add15~37_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~38_combout )) # (\SW[4]~input_o  & ((\A2|Add14~37_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add15~34  ))
// \A2|Add15~38  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~38_combout )) # (\SW[4]~input_o  & ((\A2|Add14~37_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add15~34  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~38_combout ),
	.datad(!\A2|Add14~37_sumout ),
	.datae(gnd),
	.dataf(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A2|Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~37_sumout ),
	.cout(\A2|Add15~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~37 .extended_lut = "off";
defparam \A2|Add15~37 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \A2|Add15~41 (
// Equation(s):
// \A2|Add15~41_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~42_combout )) # (\SW[4]~input_o  & ((\A2|Add14~41_sumout ))) ) + ( \A2|Add15~38  ))
// \A2|Add15~42  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~42_combout )) # (\SW[4]~input_o  & ((\A2|Add14~41_sumout ))) ) + ( \A2|Add15~38  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~42_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\A2|Add14~41_sumout ),
	.datag(gnd),
	.cin(\A2|Add15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~41_sumout ),
	.cout(\A2|Add15~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~41 .extended_lut = "off";
defparam \A2|Add15~41 .lut_mask = 64'h0000F3C0000000FF;
defparam \A2|Add15~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \A2|Add15~45 (
// Equation(s):
// \A2|Add15~45_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~46_combout )) # (\SW[4]~input_o  & ((\A2|Add14~45_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add15~42  ))
// \A2|Add15~46  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~46_combout )) # (\SW[4]~input_o  & ((\A2|Add14~45_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add15~42  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A2|amplitude_sum~46_combout ),
	.datac(!\A2|Add14~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A2|Add15~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~45_sumout ),
	.cout(\A2|Add15~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~45 .extended_lut = "off";
defparam \A2|Add15~45 .lut_mask = 64'h0000FF0000002727;
defparam \A2|Add15~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \A2|Add15~17 (
// Equation(s):
// \A2|Add15~17_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~18_combout )) # (\SW[4]~input_o  & ((\A2|Add14~17_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add15~46  ))
// \A2|Add15~18  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~18_combout )) # (\SW[4]~input_o  & ((\A2|Add14~17_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A2|Add15~46  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~18_combout ),
	.datad(!\A2|Add14~17_sumout ),
	.datae(gnd),
	.dataf(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A2|Add15~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~17_sumout ),
	.cout(\A2|Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~17 .extended_lut = "off";
defparam \A2|Add15~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \A2|Add15~21 (
// Equation(s):
// \A2|Add15~21_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~22_combout )) # (\SW[4]~input_o  & ((\A2|Add14~21_sumout ))) ) + ( \A2|Add15~18  ))
// \A2|Add15~22  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~22_combout )) # (\SW[4]~input_o  & ((\A2|Add14~21_sumout ))) ) + ( \A2|Add15~18  ))

	.dataa(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add14~21_sumout ),
	.datag(gnd),
	.cin(\A2|Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~21_sumout ),
	.cout(\A2|Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~21 .extended_lut = "off";
defparam \A2|Add15~21 .lut_mask = 64'h0000F3C000005555;
defparam \A2|Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \A2|Add15~13 (
// Equation(s):
// \A2|Add15~13_sumout  = SUM(( (!\SW[4]~input_o  & (\A2|amplitude_sum~14_combout )) # (\SW[4]~input_o  & ((\A2|Add14~13_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add15~22  ))
// \A2|Add15~14  = CARRY(( (!\SW[4]~input_o  & (\A2|amplitude_sum~14_combout )) # (\SW[4]~input_o  & ((\A2|Add14~13_sumout ))) ) + ( \A2|W6|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add15~22  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~14_combout ),
	.datad(!\A2|Add14~13_sumout ),
	.datae(gnd),
	.dataf(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A2|Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~13_sumout ),
	.cout(\A2|Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~13 .extended_lut = "off";
defparam \A2|Add15~13 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \A2|W7|N1|Add0~122 (
// Equation(s):
// \A2|W7|N1|Add0~122_cout  = CARRY(( \A2|W7|N1|phase_angle [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A2|W7|N1|Add0~122_cout ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~122 .extended_lut = "off";
defparam \A2|W7|N1|Add0~122 .lut_mask = 64'h0000000000003333;
defparam \A2|W7|N1|Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \A2|W7|N1|Add0~117 (
// Equation(s):
// \A2|W7|N1|Add0~117_sumout  = SUM(( \A2|W7|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W7|N1|Add0~122_cout  ))
// \A2|W7|N1|Add0~118  = CARRY(( \A2|W7|N1|phase_angle [2] ) + ( VCC ) + ( \A2|W7|N1|Add0~122_cout  ))

	.dataa(!\A2|W7|N1|phase_angle [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~117_sumout ),
	.cout(\A2|W7|N1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~117 .extended_lut = "off";
defparam \A2|W7|N1|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \A2|W7|N1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N5
dffeas \A2|W7|N1|phase_angle[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[2] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \A2|W7|N1|Add0~113 (
// Equation(s):
// \A2|W7|N1|Add0~113_sumout  = SUM(( \A2|W7|N1|phase_angle [3] ) + ( GND ) + ( \A2|W7|N1|Add0~118  ))
// \A2|W7|N1|Add0~114  = CARRY(( \A2|W7|N1|phase_angle [3] ) + ( GND ) + ( \A2|W7|N1|Add0~118  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~113_sumout ),
	.cout(\A2|W7|N1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~113 .extended_lut = "off";
defparam \A2|W7|N1|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W7|N1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N8
dffeas \A2|W7|N1|phase_angle[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[3] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \A2|W7|N1|Add0~109 (
// Equation(s):
// \A2|W7|N1|Add0~109_sumout  = SUM(( \A2|W7|N1|phase_angle [4] ) + ( GND ) + ( \A2|W7|N1|Add0~114  ))
// \A2|W7|N1|Add0~110  = CARRY(( \A2|W7|N1|phase_angle [4] ) + ( GND ) + ( \A2|W7|N1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~109_sumout ),
	.cout(\A2|W7|N1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~109 .extended_lut = "off";
defparam \A2|W7|N1|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N11
dffeas \A2|W7|N1|phase_angle[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[4] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \A2|W7|N1|Add0~105 (
// Equation(s):
// \A2|W7|N1|Add0~105_sumout  = SUM(( \A2|W7|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W7|N1|Add0~110  ))
// \A2|W7|N1|Add0~106  = CARRY(( \A2|W7|N1|phase_angle [5] ) + ( VCC ) + ( \A2|W7|N1|Add0~110  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~105_sumout ),
	.cout(\A2|W7|N1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~105 .extended_lut = "off";
defparam \A2|W7|N1|Add0~105 .lut_mask = 64'h0000000000003333;
defparam \A2|W7|N1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N14
dffeas \A2|W7|N1|phase_angle[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[5] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \A2|W7|N1|Add0~101 (
// Equation(s):
// \A2|W7|N1|Add0~101_sumout  = SUM(( \A2|W7|N1|phase_angle [6] ) + ( GND ) + ( \A2|W7|N1|Add0~106  ))
// \A2|W7|N1|Add0~102  = CARRY(( \A2|W7|N1|phase_angle [6] ) + ( GND ) + ( \A2|W7|N1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~101_sumout ),
	.cout(\A2|W7|N1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~101 .extended_lut = "off";
defparam \A2|W7|N1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N17
dffeas \A2|W7|N1|phase_angle[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[6] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \A2|W7|N1|Add0~97 (
// Equation(s):
// \A2|W7|N1|Add0~97_sumout  = SUM(( \A2|W7|N1|phase_angle [7] ) + ( GND ) + ( \A2|W7|N1|Add0~102  ))
// \A2|W7|N1|Add0~98  = CARRY(( \A2|W7|N1|phase_angle [7] ) + ( GND ) + ( \A2|W7|N1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~97_sumout ),
	.cout(\A2|W7|N1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~97 .extended_lut = "off";
defparam \A2|W7|N1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N20
dffeas \A2|W7|N1|phase_angle[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[7] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \A2|W7|N1|Add0~93 (
// Equation(s):
// \A2|W7|N1|Add0~93_sumout  = SUM(( \A2|W7|N1|phase_angle [8] ) + ( GND ) + ( \A2|W7|N1|Add0~98  ))
// \A2|W7|N1|Add0~94  = CARRY(( \A2|W7|N1|phase_angle [8] ) + ( GND ) + ( \A2|W7|N1|Add0~98  ))

	.dataa(!\A2|W7|N1|phase_angle [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~93_sumout ),
	.cout(\A2|W7|N1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~93 .extended_lut = "off";
defparam \A2|W7|N1|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W7|N1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N23
dffeas \A2|W7|N1|phase_angle[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[8] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N24
cyclonev_lcell_comb \A2|W7|N1|Add0~89 (
// Equation(s):
// \A2|W7|N1|Add0~89_sumout  = SUM(( \A2|W7|N1|phase_angle [9] ) + ( GND ) + ( \A2|W7|N1|Add0~94  ))
// \A2|W7|N1|Add0~90  = CARRY(( \A2|W7|N1|phase_angle [9] ) + ( GND ) + ( \A2|W7|N1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~89_sumout ),
	.cout(\A2|W7|N1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~89 .extended_lut = "off";
defparam \A2|W7|N1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N26
dffeas \A2|W7|N1|phase_angle[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[9] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \A2|W7|N1|Add0~85 (
// Equation(s):
// \A2|W7|N1|Add0~85_sumout  = SUM(( \A2|W7|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W7|N1|Add0~90  ))
// \A2|W7|N1|Add0~86  = CARRY(( \A2|W7|N1|phase_angle [10] ) + ( VCC ) + ( \A2|W7|N1|Add0~90  ))

	.dataa(!\A2|W7|N1|phase_angle [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~85_sumout ),
	.cout(\A2|W7|N1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~85 .extended_lut = "off";
defparam \A2|W7|N1|Add0~85 .lut_mask = 64'h0000000000005555;
defparam \A2|W7|N1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N29
dffeas \A2|W7|N1|phase_angle[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[10] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \A2|W7|N1|Add0~81 (
// Equation(s):
// \A2|W7|N1|Add0~81_sumout  = SUM(( \A2|W7|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W7|N1|Add0~86  ))
// \A2|W7|N1|Add0~82  = CARRY(( \A2|W7|N1|phase_angle [11] ) + ( VCC ) + ( \A2|W7|N1|Add0~86  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~81_sumout ),
	.cout(\A2|W7|N1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~81 .extended_lut = "off";
defparam \A2|W7|N1|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \A2|W7|N1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N32
dffeas \A2|W7|N1|phase_angle[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[11] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \A2|W7|N1|Add0~77 (
// Equation(s):
// \A2|W7|N1|Add0~77_sumout  = SUM(( \A2|W7|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W7|N1|Add0~82  ))
// \A2|W7|N1|Add0~78  = CARRY(( \A2|W7|N1|phase_angle [12] ) + ( VCC ) + ( \A2|W7|N1|Add0~82  ))

	.dataa(!\A2|W7|N1|phase_angle [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~77_sumout ),
	.cout(\A2|W7|N1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~77 .extended_lut = "off";
defparam \A2|W7|N1|Add0~77 .lut_mask = 64'h0000000000005555;
defparam \A2|W7|N1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N35
dffeas \A2|W7|N1|phase_angle[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[12] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \A2|W7|N1|Add0~73 (
// Equation(s):
// \A2|W7|N1|Add0~73_sumout  = SUM(( \A2|W7|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W7|N1|Add0~78  ))
// \A2|W7|N1|Add0~74  = CARRY(( \A2|W7|N1|phase_angle [13] ) + ( VCC ) + ( \A2|W7|N1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~73_sumout ),
	.cout(\A2|W7|N1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~73 .extended_lut = "off";
defparam \A2|W7|N1|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W7|N1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N38
dffeas \A2|W7|N1|phase_angle[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[13] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \A2|W7|N1|Add0~69 (
// Equation(s):
// \A2|W7|N1|Add0~69_sumout  = SUM(( \A2|W7|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W7|N1|Add0~74  ))
// \A2|W7|N1|Add0~70  = CARRY(( \A2|W7|N1|phase_angle [14] ) + ( VCC ) + ( \A2|W7|N1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~69_sumout ),
	.cout(\A2|W7|N1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~69 .extended_lut = "off";
defparam \A2|W7|N1|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \A2|W7|N1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N41
dffeas \A2|W7|N1|phase_angle[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[14] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \A2|W7|N1|Add0~65 (
// Equation(s):
// \A2|W7|N1|Add0~65_sumout  = SUM(( \A2|W7|N1|phase_angle [15] ) + ( GND ) + ( \A2|W7|N1|Add0~70  ))
// \A2|W7|N1|Add0~66  = CARRY(( \A2|W7|N1|phase_angle [15] ) + ( GND ) + ( \A2|W7|N1|Add0~70  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~65_sumout ),
	.cout(\A2|W7|N1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~65 .extended_lut = "off";
defparam \A2|W7|N1|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W7|N1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N44
dffeas \A2|W7|N1|phase_angle[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[15] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N45
cyclonev_lcell_comb \A2|W7|N1|Add0~61 (
// Equation(s):
// \A2|W7|N1|Add0~61_sumout  = SUM(( \A2|W7|N1|phase_angle [16] ) + ( GND ) + ( \A2|W7|N1|Add0~66  ))
// \A2|W7|N1|Add0~62  = CARRY(( \A2|W7|N1|phase_angle [16] ) + ( GND ) + ( \A2|W7|N1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~61_sumout ),
	.cout(\A2|W7|N1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~61 .extended_lut = "off";
defparam \A2|W7|N1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N47
dffeas \A2|W7|N1|phase_angle[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[16] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \A2|W7|N1|Add0~57 (
// Equation(s):
// \A2|W7|N1|Add0~57_sumout  = SUM(( \A2|W7|N1|phase_angle [17] ) + ( GND ) + ( \A2|W7|N1|Add0~62  ))
// \A2|W7|N1|Add0~58  = CARRY(( \A2|W7|N1|phase_angle [17] ) + ( GND ) + ( \A2|W7|N1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~57_sumout ),
	.cout(\A2|W7|N1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~57 .extended_lut = "off";
defparam \A2|W7|N1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N50
dffeas \A2|W7|N1|phase_angle[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[17] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \A2|W7|N1|Add0~53 (
// Equation(s):
// \A2|W7|N1|Add0~53_sumout  = SUM(( \A2|W7|N1|phase_angle [18] ) + ( GND ) + ( \A2|W7|N1|Add0~58  ))
// \A2|W7|N1|Add0~54  = CARRY(( \A2|W7|N1|phase_angle [18] ) + ( GND ) + ( \A2|W7|N1|Add0~58  ))

	.dataa(!\A2|W7|N1|phase_angle [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~53_sumout ),
	.cout(\A2|W7|N1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~53 .extended_lut = "off";
defparam \A2|W7|N1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W7|N1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N53
dffeas \A2|W7|N1|phase_angle[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[18] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \A2|W7|N1|Add0~49 (
// Equation(s):
// \A2|W7|N1|Add0~49_sumout  = SUM(( \A2|W7|N1|phase_angle [19] ) + ( GND ) + ( \A2|W7|N1|Add0~54  ))
// \A2|W7|N1|Add0~50  = CARRY(( \A2|W7|N1|phase_angle [19] ) + ( GND ) + ( \A2|W7|N1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~49_sumout ),
	.cout(\A2|W7|N1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~49 .extended_lut = "off";
defparam \A2|W7|N1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N56
dffeas \A2|W7|N1|phase_angle[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[19] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \A2|W7|N1|Add0~1 (
// Equation(s):
// \A2|W7|N1|Add0~1_sumout  = SUM(( \A2|W7|N1|phase_angle [20] ) + ( GND ) + ( \A2|W7|N1|Add0~50  ))
// \A2|W7|N1|Add0~2  = CARRY(( \A2|W7|N1|phase_angle [20] ) + ( GND ) + ( \A2|W7|N1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~1_sumout ),
	.cout(\A2|W7|N1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~1 .extended_lut = "off";
defparam \A2|W7|N1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y10_N59
dffeas \A2|W7|N1|phase_angle[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[20] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \A2|W7|N1|Add0~5 (
// Equation(s):
// \A2|W7|N1|Add0~5_sumout  = SUM(( \A2|W7|N1|phase_angle [21] ) + ( GND ) + ( \A2|W7|N1|Add0~2  ))
// \A2|W7|N1|Add0~6  = CARRY(( \A2|W7|N1|phase_angle [21] ) + ( GND ) + ( \A2|W7|N1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~5_sumout ),
	.cout(\A2|W7|N1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~5 .extended_lut = "off";
defparam \A2|W7|N1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N1
dffeas \A2|W7|N1|phase_angle[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[21] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y9_N5
dffeas \A2|W7|N1|phase_angle[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[22] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N3
cyclonev_lcell_comb \A2|W7|N1|Add0~9 (
// Equation(s):
// \A2|W7|N1|Add0~9_sumout  = SUM(( \A2|W7|N1|phase_angle [22] ) + ( GND ) + ( \A2|W7|N1|Add0~6  ))
// \A2|W7|N1|Add0~10  = CARRY(( \A2|W7|N1|phase_angle [22] ) + ( GND ) + ( \A2|W7|N1|Add0~6  ))

	.dataa(!\A2|W7|N1|phase_angle [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~9_sumout ),
	.cout(\A2|W7|N1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~9 .extended_lut = "off";
defparam \A2|W7|N1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W7|N1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N4
dffeas \A2|W7|N1|phase_angle[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[22]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \A2|W7|N1|Add0~13 (
// Equation(s):
// \A2|W7|N1|Add0~13_sumout  = SUM(( \A2|W7|N1|phase_angle [23] ) + ( GND ) + ( \A2|W7|N1|Add0~10  ))
// \A2|W7|N1|Add0~14  = CARRY(( \A2|W7|N1|phase_angle [23] ) + ( GND ) + ( \A2|W7|N1|Add0~10  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~13_sumout ),
	.cout(\A2|W7|N1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~13 .extended_lut = "off";
defparam \A2|W7|N1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W7|N1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N8
dffeas \A2|W7|N1|phase_angle[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[23] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N9
cyclonev_lcell_comb \A2|W7|N1|Add0~17 (
// Equation(s):
// \A2|W7|N1|Add0~17_sumout  = SUM(( \A2|W7|N1|phase_angle [24] ) + ( GND ) + ( \A2|W7|N1|Add0~14  ))
// \A2|W7|N1|Add0~18  = CARRY(( \A2|W7|N1|phase_angle [24] ) + ( GND ) + ( \A2|W7|N1|Add0~14  ))

	.dataa(!\A2|W7|N1|phase_angle [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~17_sumout ),
	.cout(\A2|W7|N1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~17 .extended_lut = "off";
defparam \A2|W7|N1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W7|N1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N10
dffeas \A2|W7|N1|phase_angle[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[24] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \A2|W7|N1|Add0~21 (
// Equation(s):
// \A2|W7|N1|Add0~21_sumout  = SUM(( \A2|W7|N1|phase_angle [25] ) + ( GND ) + ( \A2|W7|N1|Add0~18  ))
// \A2|W7|N1|Add0~22  = CARRY(( \A2|W7|N1|phase_angle [25] ) + ( GND ) + ( \A2|W7|N1|Add0~18  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~21_sumout ),
	.cout(\A2|W7|N1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~21 .extended_lut = "off";
defparam \A2|W7|N1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W7|N1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N13
dffeas \A2|W7|N1|phase_angle[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[25] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \A2|W7|N1|Add0~25 (
// Equation(s):
// \A2|W7|N1|Add0~25_sumout  = SUM(( \A2|W7|N1|phase_angle [26] ) + ( GND ) + ( \A2|W7|N1|Add0~22  ))
// \A2|W7|N1|Add0~26  = CARRY(( \A2|W7|N1|phase_angle [26] ) + ( GND ) + ( \A2|W7|N1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~25_sumout ),
	.cout(\A2|W7|N1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~25 .extended_lut = "off";
defparam \A2|W7|N1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N17
dffeas \A2|W7|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \A2|W7|N1|Add0~29 (
// Equation(s):
// \A2|W7|N1|Add0~29_sumout  = SUM(( \A2|W7|N1|phase_angle [27] ) + ( GND ) + ( \A2|W7|N1|Add0~26  ))
// \A2|W7|N1|Add0~30  = CARRY(( \A2|W7|N1|phase_angle [27] ) + ( GND ) + ( \A2|W7|N1|Add0~26  ))

	.dataa(gnd),
	.datab(!\A2|W7|N1|phase_angle [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~29_sumout ),
	.cout(\A2|W7|N1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~29 .extended_lut = "off";
defparam \A2|W7|N1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W7|N1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N19
dffeas \A2|W7|N1|phase_angle[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[27] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine256.mif";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_uch1:auto_generated|ALTSYNCRAM";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "007CD0079B007680073600704006D3006A1006700063E0060D005DD005AD0057D0054D0051E004EF004C100494004660043A0040E003E2003B80038D003640033B00313002EC002C6002A00027B002570023400212001F1001D0001B10019200175001590013D0012300109000F1000DA000C4000AF0009B0008900077000670";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00580004A0003D00031000270001E000160000F0000900005000020000000000000000000200005000090000F000160001E00027000310003D0004A000580006700077000890009B000AF000C4000DA000F100109001230013D001590017500192001B1001D0001F10021200234002570027B002A0002C6002EC003130033B003640038D003B8003E20040E0043A0046600494004C1004EF0051E0054D0057D005AD005DD0060D0063E00670006A1006D30070400736007680079B007CD007FF008310086300896008C8008FA0092B0095D0098E009C0009F100A2100A5100A8100AB100AE000B0F00B3D00B6A00B9800BC400BF000C1C00C4600C7100C9A00C";
defparam \A2|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C300CEB00D1200D3800D5E00D8300DA700DCA00DEC00E0D00E2E00E4D00E6C00E8900EA500EC100EDB00EF500F0D00F2400F3A00F4F00F6300F7500F8700F9700FA600FB400FC100FCD00FD700FE000FE800FEF00FF500FF900FFC00FFE00FFF00FFE00FFC00FF900FF500FEF00FE800FE000FD700FCD00FC100FB400FA600F9700F8700F7500F6300F4F00F3A00F2400F0D00EF500EDB00EC100EA500E8900E6C00E4D00E2E00E0D00DEC00DCA00DA700D8300D5E00D3800D1200CEB00CC300C9A00C7100C4600C1C00BF000BC400B9800B6A00B3D00B0F00AE000AB100A8100A5100A21009F1009C00098E0095D0092B008FA008C8008960086300831007FF";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \A2|amplitude_sum~23 (
// Equation(s):
// \A2|amplitude_sum~23_combout  = ( \A2|Add14~21_sumout  & ( (\A2|amplitude_sum~22_combout ) # (\SW[4]~input_o ) ) ) # ( !\A2|Add14~21_sumout  & ( (!\SW[4]~input_o  & \A2|amplitude_sum~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A2|amplitude_sum~22_combout ),
	.datae(gnd),
	.dataf(!\A2|Add14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~23 .extended_lut = "off";
defparam \A2|amplitude_sum~23 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A2|amplitude_sum~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \A2|amplitude_sum~19 (
// Equation(s):
// \A2|amplitude_sum~19_combout  = ( \A2|Add14~17_sumout  & ( (\SW[4]~input_o ) # (\A2|amplitude_sum~18_combout ) ) ) # ( !\A2|Add14~17_sumout  & ( (\A2|amplitude_sum~18_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~18_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A2|Add14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~19 .extended_lut = "off";
defparam \A2|amplitude_sum~19 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A2|amplitude_sum~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \A2|amplitude_sum~47 (
// Equation(s):
// \A2|amplitude_sum~47_combout  = ( \A2|Add14~45_sumout  & ( (\A2|amplitude_sum~46_combout ) # (\SW[4]~input_o ) ) ) # ( !\A2|Add14~45_sumout  & ( (!\SW[4]~input_o  & \A2|amplitude_sum~46_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~46_combout ),
	.datae(gnd),
	.dataf(!\A2|Add14~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~47 .extended_lut = "off";
defparam \A2|amplitude_sum~47 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A2|amplitude_sum~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \A2|amplitude_sum~43 (
// Equation(s):
// \A2|amplitude_sum~43_combout  = ( \A2|Add14~41_sumout  & ( (\A2|amplitude_sum~42_combout ) # (\SW[4]~input_o ) ) ) # ( !\A2|Add14~41_sumout  & ( (!\SW[4]~input_o  & \A2|amplitude_sum~42_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add14~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~43 .extended_lut = "off";
defparam \A2|amplitude_sum~43 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \A2|amplitude_sum~39 (
// Equation(s):
// \A2|amplitude_sum~39_combout  = ( \A2|Add14~37_sumout  & ( (\A2|amplitude_sum~38_combout ) # (\SW[4]~input_o ) ) ) # ( !\A2|Add14~37_sumout  & ( (!\SW[4]~input_o  & \A2|amplitude_sum~38_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~38_combout ),
	.datae(gnd),
	.dataf(!\A2|Add14~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~39 .extended_lut = "off";
defparam \A2|amplitude_sum~39 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A2|amplitude_sum~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \A2|amplitude_sum~35 (
// Equation(s):
// \A2|amplitude_sum~35_combout  = ( \A2|Add14~33_sumout  & ( \A2|amplitude_sum~34_combout  ) ) # ( !\A2|Add14~33_sumout  & ( \A2|amplitude_sum~34_combout  & ( !\SW[4]~input_o  ) ) ) # ( \A2|Add14~33_sumout  & ( !\A2|amplitude_sum~34_combout  & ( 
// \SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|Add14~33_sumout ),
	.dataf(!\A2|amplitude_sum~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~35 .extended_lut = "off";
defparam \A2|amplitude_sum~35 .lut_mask = 64'h00003333CCCCFFFF;
defparam \A2|amplitude_sum~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \A2|amplitude_sum~31 (
// Equation(s):
// \A2|amplitude_sum~31_combout  = ( \A2|amplitude_sum~30_combout  & ( (!\SW[4]~input_o ) # (\A2|Add14~29_sumout ) ) ) # ( !\A2|amplitude_sum~30_combout  & ( (\SW[4]~input_o  & \A2|Add14~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|Add14~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|amplitude_sum~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~31 .extended_lut = "off";
defparam \A2|amplitude_sum~31 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A2|amplitude_sum~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \A2|amplitude_sum~27 (
// Equation(s):
// \A2|amplitude_sum~27_combout  = ( \A2|Add14~25_sumout  & ( (\A2|amplitude_sum~26_combout ) # (\SW[4]~input_o ) ) ) # ( !\A2|Add14~25_sumout  & ( (!\SW[4]~input_o  & \A2|amplitude_sum~26_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~27 .extended_lut = "off";
defparam \A2|amplitude_sum~27 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \A2|amplitude_sum~51 (
// Equation(s):
// \A2|amplitude_sum~51_combout  = ( \A2|amplitude_sum~50_combout  & ( (!\SW[4]~input_o ) # (\A2|Add14~49_sumout ) ) ) # ( !\A2|amplitude_sum~50_combout  & ( (\SW[4]~input_o  & \A2|Add14~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|Add14~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|amplitude_sum~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~51 .extended_lut = "off";
defparam \A2|amplitude_sum~51 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A2|amplitude_sum~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \A2|Add16~50 (
// Equation(s):
// \A2|Add16~50_cout  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~51_combout )) # (\SW[5]~input_o  & ((\A2|Add15~49_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~51_combout ),
	.datad(!\A2|Add15~49_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A2|Add16~50_cout ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~50 .extended_lut = "off";
defparam \A2|Add16~50 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \A2|Add16~25 (
// Equation(s):
// \A2|Add16~25_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A2|Add15~25_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add16~50_cout  ))
// \A2|Add16~26  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A2|Add15~25_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A2|Add16~50_cout  ))

	.dataa(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~27_combout ),
	.datad(!\A2|Add15~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add16~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~25_sumout ),
	.cout(\A2|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~25 .extended_lut = "off";
defparam \A2|Add16~25 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A2|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \A2|Add16~29 (
// Equation(s):
// \A2|Add16~29_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~31_combout )) # (\SW[5]~input_o  & ((\A2|Add15~29_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A2|Add16~26  ))
// \A2|Add16~30  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~31_combout )) # (\SW[5]~input_o  & ((\A2|Add15~29_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A2|Add16~26  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~31_combout ),
	.datad(!\A2|Add15~29_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\A2|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~29_sumout ),
	.cout(\A2|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~29 .extended_lut = "off";
defparam \A2|Add16~29 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \A2|Add16~33 (
// Equation(s):
// \A2|Add16~33_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~35_combout )) # (\SW[5]~input_o  & ((\A2|Add15~33_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add16~30  ))
// \A2|Add16~34  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~35_combout )) # (\SW[5]~input_o  & ((\A2|Add15~33_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A2|Add16~30  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~35_combout ),
	.datad(!\A2|Add15~33_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A2|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~33_sumout ),
	.cout(\A2|Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~33 .extended_lut = "off";
defparam \A2|Add16~33 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \A2|Add16~37 (
// Equation(s):
// \A2|Add16~37_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~39_combout )) # (\SW[5]~input_o  & ((\A2|Add15~37_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add16~34  ))
// \A2|Add16~38  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~39_combout )) # (\SW[5]~input_o  & ((\A2|Add15~37_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A2|Add16~34  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~39_combout ),
	.datad(!\A2|Add15~37_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A2|Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~37_sumout ),
	.cout(\A2|Add16~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~37 .extended_lut = "off";
defparam \A2|Add16~37 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \A2|Add16~41 (
// Equation(s):
// \A2|Add16~41_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A2|Add15~41_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add16~38  ))
// \A2|Add16~42  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A2|Add15~41_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A2|Add16~38  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~43_combout ),
	.datad(!\A2|Add15~41_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A2|Add16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~41_sumout ),
	.cout(\A2|Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~41 .extended_lut = "off";
defparam \A2|Add16~41 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \A2|Add16~45 (
// Equation(s):
// \A2|Add16~45_sumout  = SUM(( (!\SW[5]~input_o  & ((\A2|amplitude_sum~47_combout ))) # (\SW[5]~input_o  & (\A2|Add15~45_sumout )) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add16~42  ))
// \A2|Add16~46  = CARRY(( (!\SW[5]~input_o  & ((\A2|amplitude_sum~47_combout ))) # (\SW[5]~input_o  & (\A2|Add15~45_sumout )) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A2|Add16~42  ))

	.dataa(!\A2|Add15~45_sumout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A2|Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~45_sumout ),
	.cout(\A2|Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~45 .extended_lut = "off";
defparam \A2|Add16~45 .lut_mask = 64'h0000FF0000001D1D;
defparam \A2|Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \A2|Add16~17 (
// Equation(s):
// \A2|Add16~17_sumout  = SUM(( \A2|W7|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[5]~input_o  & (\A2|amplitude_sum~19_combout )) # (\SW[5]~input_o  & ((\A2|Add15~17_sumout ))) ) + ( \A2|Add16~46  ))
// \A2|Add16~18  = CARRY(( \A2|W7|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[5]~input_o  & (\A2|amplitude_sum~19_combout )) # (\SW[5]~input_o  & ((\A2|Add15~17_sumout ))) ) + ( \A2|Add16~46  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~19_combout ),
	.datad(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\A2|Add15~17_sumout ),
	.datag(gnd),
	.cin(\A2|Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~17_sumout ),
	.cout(\A2|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~17 .extended_lut = "off";
defparam \A2|Add16~17 .lut_mask = 64'h0000F3C0000000FF;
defparam \A2|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \A2|Add16~21 (
// Equation(s):
// \A2|Add16~21_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A2|Add15~21_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add16~18  ))
// \A2|Add16~22  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A2|Add15~21_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A2|Add16~18  ))

	.dataa(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~23_combout ),
	.datad(!\A2|Add15~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~21_sumout ),
	.cout(\A2|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~21 .extended_lut = "off";
defparam \A2|Add16~21 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A2|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \A2|Add16~13 (
// Equation(s):
// \A2|Add16~13_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A2|Add15~13_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add16~22  ))
// \A2|Add16~14  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A2|Add15~13_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A2|Add16~22  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~15_combout ),
	.datad(!\A2|Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A2|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~13_sumout ),
	.cout(\A2|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~13 .extended_lut = "off";
defparam \A2|Add16~13 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \A2|Out~3 (
// Equation(s):
// \A2|Out~3_combout  = ( \A2|Add16~13_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A2|Add15~13_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~13_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A2|Add15~13_sumout ))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\A2|amplitude_sum~15_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A2|Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~3 .extended_lut = "off";
defparam \A2|Out~3 .lut_mask = 64'h207020702F7F2F7F;
defparam \A2|Out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \A1|Add1~1 (
// Equation(s):
// \A1|Add1~1_combout  = ( \SW[2]~input_o  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) # ( !\SW[2]~input_o  & ( (\SW[1]~input_o  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add1~1 .extended_lut = "off";
defparam \A1|Add1~1 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \A1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \A1|Add1~0 (
// Equation(s):
// \A1|Add1~0_combout  = ( \SW[2]~input_o  & ( !\SW[1]~input_o  $ (\SW[0]~input_o ) ) ) # ( !\SW[2]~input_o  & ( !\SW[1]~input_o  $ (!\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add1~0 .extended_lut = "off";
defparam \A1|Add1~0 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \A1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \A1|Equal0~0 (
// Equation(s):
// \A1|Equal0~0_combout  = ( !\A1|Add1~0_combout  & ( !\SW[5]~input_o  & ( (!\SW[3]~input_o  & (!\A1|Add1~1_combout  & (!\SW[4]~input_o  & !\SW[6]~input_o ))) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\A1|Add1~1_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\A1|Add1~0_combout ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Equal0~0 .extended_lut = "off";
defparam \A1|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \A1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \A2|Out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[8] .is_wysiwyg = "true";
defparam \A2|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \A2|Out~5 (
// Equation(s):
// \A2|Out~5_combout  = ( \A2|Add16~21_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A2|Add15~21_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~21_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A2|Add15~21_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\A2|amplitude_sum~23_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\A2|Add15~21_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~5 .extended_lut = "off";
defparam \A2|Out~5 .lut_mask = 64'h202A202A757F757F;
defparam \A2|Out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \A2|Out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[7] .is_wysiwyg = "true";
defparam \A2|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \A2|Out~8 (
// Equation(s):
// \A2|Out~8_combout  = ( \A2|Add16~33_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~35_combout )) # (\SW[5]~input_o  & ((\A2|Add15~33_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~33_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~35_combout )) # (\SW[5]~input_o  & ((\A2|Add15~33_sumout ))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A2|amplitude_sum~35_combout ),
	.datad(!\A2|Add15~33_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~8 .extended_lut = "off";
defparam \A2|Out~8 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \A2|Out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \A2|Out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[2] .is_wysiwyg = "true";
defparam \A2|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \DC1|data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[2] .is_wysiwyg = "true";
defparam \DC1|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \A2|Out~7 (
// Equation(s):
// \A2|Out~7_combout  = ( \A2|amplitude_sum~31_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A2|Add15~29_sumout )))) # (\SW[6]~input_o  & (((\A2|Add16~29_sumout )))) ) ) # ( !\A2|amplitude_sum~31_combout  & ( (!\SW[6]~input_o  & (\SW[5]~input_o  
// & ((\A2|Add15~29_sumout )))) # (\SW[6]~input_o  & (((\A2|Add16~29_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\A2|Add16~29_sumout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A2|Add15~29_sumout ),
	.datae(gnd),
	.dataf(!\A2|amplitude_sum~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~7 .extended_lut = "off";
defparam \A2|Out~7 .lut_mask = 64'h03530353A3F3A3F3;
defparam \A2|Out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \A2|Out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[1] .is_wysiwyg = "true";
defparam \A2|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \DC1|data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[1] .is_wysiwyg = "true";
defparam \DC1|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \A2|Out~6 (
// Equation(s):
// \A2|Out~6_combout  = ( \A2|Add16~25_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A2|Add15~25_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~25_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A2|Add15~25_sumout ))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A2|amplitude_sum~27_combout ),
	.datad(!\A2|Add15~25_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~6 .extended_lut = "off";
defparam \A2|Out~6 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \A2|Out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \A2|Out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[0] .is_wysiwyg = "true";
defparam \A2|Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N28
dffeas \DC1|data_reg[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|data_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \DC1|comb~2 (
// Equation(s):
// \DC1|comb~2_combout  = ( \A2|Out [0] & ( \A2|Out [2] & ( (\DC1|data_reg [2] & (\DC1|data_reg[0]~DUPLICATE_q  & (!\DC1|data_reg [1] $ (\A2|Out [1])))) ) ) ) # ( !\A2|Out [0] & ( \A2|Out [2] & ( (\DC1|data_reg [2] & (!\DC1|data_reg[0]~DUPLICATE_q  & 
// (!\DC1|data_reg [1] $ (\A2|Out [1])))) ) ) ) # ( \A2|Out [0] & ( !\A2|Out [2] & ( (!\DC1|data_reg [2] & (\DC1|data_reg[0]~DUPLICATE_q  & (!\DC1|data_reg [1] $ (\A2|Out [1])))) ) ) ) # ( !\A2|Out [0] & ( !\A2|Out [2] & ( (!\DC1|data_reg [2] & 
// (!\DC1|data_reg[0]~DUPLICATE_q  & (!\DC1|data_reg [1] $ (\A2|Out [1])))) ) ) )

	.dataa(!\DC1|data_reg [2]),
	.datab(!\DC1|data_reg [1]),
	.datac(!\DC1|data_reg[0]~DUPLICATE_q ),
	.datad(!\A2|Out [1]),
	.datae(!\A2|Out [0]),
	.dataf(!\A2|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~2 .extended_lut = "off";
defparam \DC1|comb~2 .lut_mask = 64'h8020080240100401;
defparam \DC1|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \DC1|data_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[8] .is_wysiwyg = "true";
defparam \DC1|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \A2|Out~4 (
// Equation(s):
// \A2|Out~4_combout  = ( \A2|Add15~17_sumout  & ( (!\SW[6]~input_o  & (((\SW[5]~input_o )) # (\A2|amplitude_sum~19_combout ))) # (\SW[6]~input_o  & (((\A2|Add16~17_sumout )))) ) ) # ( !\A2|Add15~17_sumout  & ( (!\SW[6]~input_o  & 
// (\A2|amplitude_sum~19_combout  & (!\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A2|Add16~17_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\A2|amplitude_sum~19_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\A2|Add16~17_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~4 .extended_lut = "off";
defparam \A2|Out~4 .lut_mask = 64'h207520752A7F2A7F;
defparam \A2|Out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \A2|Out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[6] .is_wysiwyg = "true";
defparam \A2|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N34
dffeas \DC1|data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[6] .is_wysiwyg = "true";
defparam \DC1|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \DC1|comb~5 (
// Equation(s):
// \DC1|comb~5_combout  = ( \A2|Out [8] & ( \A2|Out [6] & ( (\DC1|data_reg [8] & (\DC1|data_reg [6] & (!\DC1|data_reg [7] $ (\A2|Out [7])))) ) ) ) # ( !\A2|Out [8] & ( \A2|Out [6] & ( (!\DC1|data_reg [8] & (\DC1|data_reg [6] & (!\DC1|data_reg [7] $ (\A2|Out 
// [7])))) ) ) ) # ( \A2|Out [8] & ( !\A2|Out [6] & ( (\DC1|data_reg [8] & (!\DC1|data_reg [6] & (!\DC1|data_reg [7] $ (\A2|Out [7])))) ) ) ) # ( !\A2|Out [8] & ( !\A2|Out [6] & ( (!\DC1|data_reg [8] & (!\DC1|data_reg [6] & (!\DC1|data_reg [7] $ (\A2|Out 
// [7])))) ) ) )

	.dataa(!\DC1|data_reg [8]),
	.datab(!\DC1|data_reg [6]),
	.datac(!\DC1|data_reg [7]),
	.datad(!\A2|Out [7]),
	.datae(!\A2|Out [8]),
	.dataf(!\A2|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~5 .extended_lut = "off";
defparam \DC1|comb~5 .lut_mask = 64'h8008400420021001;
defparam \DC1|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \A2|Out~10 (
// Equation(s):
// \A2|Out~10_combout  = ( \A2|amplitude_sum~43_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A2|Add15~41_sumout )))) # (\SW[6]~input_o  & (((\A2|Add16~41_sumout )))) ) ) # ( !\A2|amplitude_sum~43_combout  & ( (!\SW[6]~input_o  & (\SW[5]~input_o  
// & (\A2|Add15~41_sumout ))) # (\SW[6]~input_o  & (((\A2|Add16~41_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|Add15~41_sumout ),
	.datad(!\A2|Add16~41_sumout ),
	.datae(gnd),
	.dataf(!\A2|amplitude_sum~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~10 .extended_lut = "off";
defparam \A2|Out~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \A2|Out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N59
dffeas \A2|Out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[4] .is_wysiwyg = "true";
defparam \A2|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \DC1|data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[4] .is_wysiwyg = "true";
defparam \DC1|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \A2|Out~9 (
// Equation(s):
// \A2|Out~9_combout  = ( \A2|amplitude_sum~39_combout  & ( \A2|Add16~37_sumout  & ( ((!\SW[5]~input_o ) # (\SW[6]~input_o )) # (\A2|Add15~37_sumout ) ) ) ) # ( !\A2|amplitude_sum~39_combout  & ( \A2|Add16~37_sumout  & ( ((\A2|Add15~37_sumout  & 
// \SW[5]~input_o )) # (\SW[6]~input_o ) ) ) ) # ( \A2|amplitude_sum~39_combout  & ( !\A2|Add16~37_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # (\A2|Add15~37_sumout ))) ) ) ) # ( !\A2|amplitude_sum~39_combout  & ( !\A2|Add16~37_sumout  & ( 
// (\A2|Add15~37_sumout  & (\SW[5]~input_o  & !\SW[6]~input_o )) ) ) )

	.dataa(!\A2|Add15~37_sumout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\A2|amplitude_sum~39_combout ),
	.dataf(!\A2|Add16~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~9 .extended_lut = "off";
defparam \A2|Out~9 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \A2|Out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \A2|Out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[3] .is_wysiwyg = "true";
defparam \A2|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \DC1|data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[3] .is_wysiwyg = "true";
defparam \DC1|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \A2|Out~11 (
// Equation(s):
// \A2|Out~11_combout  = ( \A2|Add16~45_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A2|Add15~45_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~45_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A2|Add15~45_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~47_combout ),
	.datad(!\A2|Add15~45_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~11 .extended_lut = "off";
defparam \A2|Out~11 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \A2|Out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \A2|Out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[5] .is_wysiwyg = "true";
defparam \A2|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \DC1|data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[5] .is_wysiwyg = "true";
defparam \DC1|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \DC1|comb~3 (
// Equation(s):
// \DC1|comb~3_combout  = ( \A2|Out [5] & ( \A2|Out [3] & ( (\DC1|data_reg [3] & (\DC1|data_reg [5] & (!\DC1|data_reg [4] $ (\A2|Out [4])))) ) ) ) # ( !\A2|Out [5] & ( \A2|Out [3] & ( (\DC1|data_reg [3] & (!\DC1|data_reg [5] & (!\DC1|data_reg [4] $ (\A2|Out 
// [4])))) ) ) ) # ( \A2|Out [5] & ( !\A2|Out [3] & ( (!\DC1|data_reg [3] & (\DC1|data_reg [5] & (!\DC1|data_reg [4] $ (\A2|Out [4])))) ) ) ) # ( !\A2|Out [5] & ( !\A2|Out [3] & ( (!\DC1|data_reg [3] & (!\DC1|data_reg [5] & (!\DC1|data_reg [4] $ (\A2|Out 
// [4])))) ) ) )

	.dataa(!\DC1|data_reg [4]),
	.datab(!\A2|Out [4]),
	.datac(!\DC1|data_reg [3]),
	.datad(!\DC1|data_reg [5]),
	.datae(!\A2|Out [5]),
	.dataf(!\A2|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~3 .extended_lut = "off";
defparam \DC1|comb~3 .lut_mask = 64'h9000009009000009;
defparam \DC1|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \A2|Add11~1 (
// Equation(s):
// \A2|Add11~1_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [10]) ) + ( \A2|Add11~14  ))
// \A2|Add11~2  = CARRY(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [10]) ) + ( \A2|Add11~14  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\A2|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~1_sumout ),
	.cout(\A2|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~1 .extended_lut = "off";
defparam \A2|Add11~1 .lut_mask = 64'h0000FFCC000000FF;
defparam \A2|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \A2|amplitude_sum~0 (
// Equation(s):
// \A2|amplitude_sum~0_combout  = ( \A2|W1|U1|altsyncram_component|auto_generated|q_a [10] & ( \A2|Add11~1_sumout  & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A2|W1|U1|altsyncram_component|auto_generated|q_a [10] & ( \A2|Add11~1_sumout  & ( 
// \SW[1]~input_o  ) ) ) # ( \A2|W1|U1|altsyncram_component|auto_generated|q_a [10] & ( !\A2|Add11~1_sumout  & ( (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\A2|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~0 .extended_lut = "off";
defparam \A2|amplitude_sum~0 .lut_mask = 64'h0000550000FF55FF;
defparam \A2|amplitude_sum~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \A2|Add12~1 (
// Equation(s):
// \A2|Add12~1_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [10]))) # (\SW[1]~input_o  & (((\A2|Add11~1_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A2|Add12~14  
// ))
// \A2|Add12~2  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [10]))) # (\SW[1]~input_o  & (((\A2|Add11~1_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A2|Add12~14  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\A2|Add11~1_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\A2|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~1_sumout ),
	.cout(\A2|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~1 .extended_lut = "off";
defparam \A2|Add12~1 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \A2|amplitude_sum~1 (
// Equation(s):
// \A2|amplitude_sum~1_combout  = ( \SW[2]~input_o  & ( \A2|Add12~1_sumout  ) ) # ( !\SW[2]~input_o  & ( \A2|Add12~1_sumout  & ( \A2|amplitude_sum~0_combout  ) ) ) # ( !\SW[2]~input_o  & ( !\A2|Add12~1_sumout  & ( \A2|amplitude_sum~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~0_combout ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\A2|Add12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~1 .extended_lut = "off";
defparam \A2|amplitude_sum~1 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \A2|amplitude_sum~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \A2|Add13~1 (
// Equation(s):
// \A2|Add13~1_sumout  = SUM(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~0_combout )) # (\SW[2]~input_o  & ((\A2|Add12~1_sumout ))) ) + ( \A2|Add13~14  ))
// \A2|Add13~2  = CARRY(( \A2|W4|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[2]~input_o  & (\A2|amplitude_sum~0_combout )) # (\SW[2]~input_o  & ((\A2|Add12~1_sumout ))) ) + ( \A2|Add13~14  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~0_combout ),
	.datad(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\A2|Add12~1_sumout ),
	.datag(gnd),
	.cin(\A2|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~1_sumout ),
	.cout(\A2|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~1 .extended_lut = "off";
defparam \A2|Add13~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \A2|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \A2|Add14~1 (
// Equation(s):
// \A2|Add14~1_sumout  = SUM(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~1_combout )) # (\SW[3]~input_o  & ((\A2|Add13~1_sumout ))) ) + ( \A2|Add14~14  ))
// \A2|Add14~2  = CARRY(( \A2|W5|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[3]~input_o  & (\A2|amplitude_sum~1_combout )) # (\SW[3]~input_o  & ((\A2|Add13~1_sumout ))) ) + ( \A2|Add14~14  ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\A2|amplitude_sum~1_combout ),
	.datac(!\A2|Add13~1_sumout ),
	.datad(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~1_sumout ),
	.cout(\A2|Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~1 .extended_lut = "off";
defparam \A2|Add14~1 .lut_mask = 64'h0000D8D8000000FF;
defparam \A2|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N3
cyclonev_lcell_comb \A2|amplitude_sum~2 (
// Equation(s):
// \A2|amplitude_sum~2_combout  = ( \A2|Add13~1_sumout  & ( (\A2|amplitude_sum~1_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~1_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~1_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\A2|amplitude_sum~1_combout ),
	.datae(gnd),
	.dataf(!\A2|Add13~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~2 .extended_lut = "off";
defparam \A2|amplitude_sum~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A2|amplitude_sum~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N51
cyclonev_lcell_comb \A2|amplitude_sum~3 (
// Equation(s):
// \A2|amplitude_sum~3_combout  = ( \SW[4]~input_o  & ( \A2|Add14~1_sumout  ) ) # ( !\SW[4]~input_o  & ( \A2|amplitude_sum~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|Add14~1_sumout ),
	.datad(!\A2|amplitude_sum~2_combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~3 .extended_lut = "off";
defparam \A2|amplitude_sum~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \A2|amplitude_sum~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \A2|Add15~1 (
// Equation(s):
// \A2|Add15~1_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~2_combout )) # (\SW[4]~input_o  & ((\A2|Add14~1_sumout ))) ) + ( \A2|Add15~14  ))
// \A2|Add15~2  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[4]~input_o  & (\A2|amplitude_sum~2_combout )) # (\SW[4]~input_o  & ((\A2|Add14~1_sumout ))) ) + ( \A2|Add15~14  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~2_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\A2|Add14~1_sumout ),
	.datag(gnd),
	.cin(\A2|Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~1_sumout ),
	.cout(\A2|Add15~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~1 .extended_lut = "off";
defparam \A2|Add15~1 .lut_mask = 64'h0000F5A0000000FF;
defparam \A2|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \A2|Add16~1 (
// Equation(s):
// \A2|Add16~1_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A2|Add15~1_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A2|Add16~14  ))
// \A2|Add16~2  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A2|Add15~1_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A2|Add16~14  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~3_combout ),
	.datad(!\A2|Add15~1_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\A2|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~1_sumout ),
	.cout(\A2|Add16~2 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~1 .extended_lut = "off";
defparam \A2|Add16~1 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \A2|Out~0 (
// Equation(s):
// \A2|Out~0_combout  = ( \A2|Add16~1_sumout  & ( ((!\SW[5]~input_o  & (\A2|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A2|Add15~1_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A2|Add16~1_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A2|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A2|Add15~1_sumout ))))) ) )

	.dataa(!\A2|amplitude_sum~3_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A2|Add15~1_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add16~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~0 .extended_lut = "off";
defparam \A2|Out~0 .lut_mask = 64'h407040704F7F4F7F;
defparam \A2|Out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \A2|Out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[9] .is_wysiwyg = "true";
defparam \A2|Out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \A2|Add11~5 (
// Equation(s):
// \A2|Add11~5_sumout  = SUM(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [11]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add11~2  ))
// \A2|Add11~6  = CARRY(( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [11]) ) + ( \A2|W2|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add11~2  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~5_sumout ),
	.cout(\A2|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~5 .extended_lut = "off";
defparam \A2|Add11~5 .lut_mask = 64'h0000FF0000000303;
defparam \A2|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \A2|Add12~5 (
// Equation(s):
// \A2|Add12~5_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]))) # (\SW[1]~input_o  & (((\A2|Add11~5_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add12~2  
// ))
// \A2|Add12~6  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]))) # (\SW[1]~input_o  & (((\A2|Add11~5_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add12~2  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\A2|Add11~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~5_sumout ),
	.cout(\A2|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~5 .extended_lut = "off";
defparam \A2|Add12~5 .lut_mask = 64'h0000FF0000000437;
defparam \A2|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \A2|amplitude_sum~4 (
// Equation(s):
// \A2|amplitude_sum~4_combout  = ( \SW[1]~input_o  & ( \A2|Add11~5_sumout  ) ) # ( !\SW[1]~input_o  & ( (\A2|W1|U1|altsyncram_component|auto_generated|q_a [11] & \SW[0]~input_o ) ) )

	.dataa(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A2|Add11~5_sumout ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~4 .extended_lut = "off";
defparam \A2|amplitude_sum~4 .lut_mask = 64'h0505050500FF00FF;
defparam \A2|amplitude_sum~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N45
cyclonev_lcell_comb \A2|amplitude_sum~5 (
// Equation(s):
// \A2|amplitude_sum~5_combout  = ( \A2|amplitude_sum~4_combout  & ( (!\SW[2]~input_o ) # (\A2|Add12~5_sumout ) ) ) # ( !\A2|amplitude_sum~4_combout  & ( (\SW[2]~input_o  & \A2|Add12~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A2|Add12~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|amplitude_sum~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~5 .extended_lut = "off";
defparam \A2|amplitude_sum~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A2|amplitude_sum~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \A2|Add13~5 (
// Equation(s):
// \A2|Add13~5_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~4_combout )) # (\SW[2]~input_o  & ((\A2|Add12~5_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add13~2  ))
// \A2|Add13~6  = CARRY(( (!\SW[2]~input_o  & (\A2|amplitude_sum~4_combout )) # (\SW[2]~input_o  & ((\A2|Add12~5_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add13~2  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~4_combout ),
	.datad(!\A2|Add12~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~5_sumout ),
	.cout(\A2|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~5 .extended_lut = "off";
defparam \A2|Add13~5 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \A2|Add14~5 (
// Equation(s):
// \A2|Add14~5_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~5_combout )) # (\SW[3]~input_o  & ((\A2|Add13~5_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add14~2  ))
// \A2|Add14~6  = CARRY(( (!\SW[3]~input_o  & (\A2|amplitude_sum~5_combout )) # (\SW[3]~input_o  & ((\A2|Add13~5_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add14~2  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~5_combout ),
	.datad(!\A2|Add13~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~5_sumout ),
	.cout(\A2|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~5 .extended_lut = "off";
defparam \A2|Add14~5 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \A2|amplitude_sum~6 (
// Equation(s):
// \A2|amplitude_sum~6_combout  = ( \A2|Add13~5_sumout  & ( (\A2|amplitude_sum~5_combout ) # (\SW[3]~input_o ) ) ) # ( !\A2|Add13~5_sumout  & ( (!\SW[3]~input_o  & \A2|amplitude_sum~5_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A2|amplitude_sum~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|Add13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~6 .extended_lut = "off";
defparam \A2|amplitude_sum~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A2|amplitude_sum~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \A2|amplitude_sum~7 (
// Equation(s):
// \A2|amplitude_sum~7_combout  = ( \A2|amplitude_sum~6_combout  & ( (!\SW[4]~input_o ) # (\A2|Add14~5_sumout ) ) ) # ( !\A2|amplitude_sum~6_combout  & ( (\SW[4]~input_o  & \A2|Add14~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|Add14~5_sumout ),
	.datad(gnd),
	.datae(!\A2|amplitude_sum~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~7 .extended_lut = "off";
defparam \A2|amplitude_sum~7 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \A2|amplitude_sum~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \A2|Add15~5 (
// Equation(s):
// \A2|Add15~5_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [11] ) + ( (!\SW[4]~input_o  & ((\A2|amplitude_sum~6_combout ))) # (\SW[4]~input_o  & (\A2|Add14~5_sumout )) ) + ( \A2|Add15~2  ))
// \A2|Add15~6  = CARRY(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [11] ) + ( (!\SW[4]~input_o  & ((\A2|amplitude_sum~6_combout ))) # (\SW[4]~input_o  & (\A2|Add14~5_sumout )) ) + ( \A2|Add15~2  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A2|Add14~5_sumout ),
	.datac(!\A2|amplitude_sum~6_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add15~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~5_sumout ),
	.cout(\A2|Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~5 .extended_lut = "off";
defparam \A2|Add15~5 .lut_mask = 64'h0000E4E4000000FF;
defparam \A2|Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \A2|Add16~5 (
// Equation(s):
// \A2|Add16~5_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~7_combout )) # (\SW[5]~input_o  & ((\A2|Add15~5_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add16~2  ))
// \A2|Add16~6  = CARRY(( (!\SW[5]~input_o  & (\A2|amplitude_sum~7_combout )) # (\SW[5]~input_o  & ((\A2|Add15~5_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add16~2  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~7_combout ),
	.datad(!\A2|Add15~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add16~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~5_sumout ),
	.cout(\A2|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~5 .extended_lut = "off";
defparam \A2|Add16~5 .lut_mask = 64'h0000FF0000000C3F;
defparam \A2|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \A2|Out~1 (
// Equation(s):
// \A2|Out~1_combout  = ( \A2|Add15~5_sumout  & ( (!\SW[6]~input_o  & (((\A2|amplitude_sum~7_combout )) # (\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A2|Add16~5_sumout )))) ) ) # ( !\A2|Add15~5_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// (\A2|amplitude_sum~7_combout ))) # (\SW[6]~input_o  & (((\A2|Add16~5_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~7_combout ),
	.datad(!\A2|Add16~5_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add15~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~1 .extended_lut = "off";
defparam \A2|Out~1 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \A2|Out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N35
dffeas \A2|Out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[10] .is_wysiwyg = "true";
defparam \A2|Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N22
dffeas \DC1|data_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[10] .is_wysiwyg = "true";
defparam \DC1|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \A2|Add11~9 (
// Equation(s):
// \A2|Add11~9_sumout  = SUM(( \A2|W2|U1|altsyncram_component|auto_generated|q_a [11] ) + ( (\SW[0]~input_o  & \A2|W1|U1|altsyncram_component|auto_generated|q_a [11]) ) + ( \A2|Add11~6  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A2|W2|U1|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add11~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add11~9 .extended_lut = "off";
defparam \A2|Add11~9 .lut_mask = 64'h0000FFCC00000F0F;
defparam \A2|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \A2|amplitude_sum~8 (
// Equation(s):
// \A2|amplitude_sum~8_combout  = ( \A2|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( \A2|Add11~9_sumout  & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A2|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( \A2|Add11~9_sumout  & ( 
// \SW[1]~input_o  ) ) ) # ( \A2|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( !\A2|Add11~9_sumout  & ( (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\A2|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~8 .extended_lut = "off";
defparam \A2|amplitude_sum~8 .lut_mask = 64'h0000550000FF55FF;
defparam \A2|amplitude_sum~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \A2|Add12~9 (
// Equation(s):
// \A2|Add12~9_sumout  = SUM(( (!\SW[1]~input_o  & (\A2|W1|U1|altsyncram_component|auto_generated|q_a [11] & (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\A2|Add11~9_sumout )))) ) + ( \A2|W3|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add12~6  
// ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\A2|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\SW[0]~input_o ),
	.datad(!\A2|Add11~9_sumout ),
	.datae(gnd),
	.dataf(!\A2|W3|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add12~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add12~9 .extended_lut = "off";
defparam \A2|Add12~9 .lut_mask = 64'h0000FF0000000257;
defparam \A2|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \A2|Add13~9 (
// Equation(s):
// \A2|Add13~9_sumout  = SUM(( (!\SW[2]~input_o  & (\A2|amplitude_sum~8_combout )) # (\SW[2]~input_o  & ((\A2|Add12~9_sumout ))) ) + ( \A2|W4|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add13~6  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~8_combout ),
	.datad(!\A2|Add12~9_sumout ),
	.datae(gnd),
	.dataf(!\A2|W4|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add13~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add13~9 .extended_lut = "off";
defparam \A2|Add13~9 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \A2|amplitude_sum~9 (
// Equation(s):
// \A2|amplitude_sum~9_combout  = ( \A2|Add12~9_sumout  & ( \A2|amplitude_sum~8_combout  ) ) # ( !\A2|Add12~9_sumout  & ( \A2|amplitude_sum~8_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A2|Add12~9_sumout  & ( !\A2|amplitude_sum~8_combout  & ( \SW[2]~input_o  ) 
// ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A2|Add12~9_sumout ),
	.dataf(!\A2|amplitude_sum~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~9 .extended_lut = "off";
defparam \A2|amplitude_sum~9 .lut_mask = 64'h00005555AAAAFFFF;
defparam \A2|amplitude_sum~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \A2|amplitude_sum~10 (
// Equation(s):
// \A2|amplitude_sum~10_combout  = ( \A2|Add13~9_sumout  & ( \A2|amplitude_sum~9_combout  ) ) # ( !\A2|Add13~9_sumout  & ( \A2|amplitude_sum~9_combout  & ( !\SW[3]~input_o  ) ) ) # ( \A2|Add13~9_sumout  & ( !\A2|amplitude_sum~9_combout  & ( \SW[3]~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\A2|Add13~9_sumout ),
	.dataf(!\A2|amplitude_sum~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~10 .extended_lut = "off";
defparam \A2|amplitude_sum~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A2|amplitude_sum~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \A2|Add14~9 (
// Equation(s):
// \A2|Add14~9_sumout  = SUM(( (!\SW[3]~input_o  & (\A2|amplitude_sum~9_combout )) # (\SW[3]~input_o  & ((\A2|Add13~9_sumout ))) ) + ( \A2|W5|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add14~6  ))

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~9_combout ),
	.datad(!\A2|Add13~9_sumout ),
	.datae(gnd),
	.dataf(!\A2|W5|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A2|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add14~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add14~9 .extended_lut = "off";
defparam \A2|Add14~9 .lut_mask = 64'h0000FF0000000A5F;
defparam \A2|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \A2|amplitude_sum~11 (
// Equation(s):
// \A2|amplitude_sum~11_combout  = ( \SW[4]~input_o  & ( \A2|Add14~9_sumout  ) ) # ( !\SW[4]~input_o  & ( \A2|Add14~9_sumout  & ( \A2|amplitude_sum~10_combout  ) ) ) # ( !\SW[4]~input_o  & ( !\A2|Add14~9_sumout  & ( \A2|amplitude_sum~10_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|amplitude_sum~10_combout ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(!\A2|Add14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|amplitude_sum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|amplitude_sum~11 .extended_lut = "off";
defparam \A2|amplitude_sum~11 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \A2|amplitude_sum~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \A2|Add15~9 (
// Equation(s):
// \A2|Add15~9_sumout  = SUM(( \A2|W6|U1|altsyncram_component|auto_generated|q_a [11] ) + ( (!\SW[4]~input_o  & ((\A2|amplitude_sum~10_combout ))) # (\SW[4]~input_o  & (\A2|Add14~9_sumout )) ) + ( \A2|Add15~6  ))

	.dataa(!\A2|Add14~9_sumout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\A2|amplitude_sum~10_combout ),
	.datad(!\A2|W6|U1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add15~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add15~9 .extended_lut = "off";
defparam \A2|Add15~9 .lut_mask = 64'h0000E2E2000000FF;
defparam \A2|Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \A2|Add16~9 (
// Equation(s):
// \A2|Add16~9_sumout  = SUM(( (!\SW[5]~input_o  & (\A2|amplitude_sum~11_combout )) # (\SW[5]~input_o  & ((\A2|Add15~9_sumout ))) ) + ( \A2|W7|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A2|Add16~6  ))

	.dataa(!\A2|W7|U1|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~11_combout ),
	.datad(!\A2|Add15~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|Add16~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Add16~9 .extended_lut = "off";
defparam \A2|Add16~9 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A2|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \A2|Out~2 (
// Equation(s):
// \A2|Out~2_combout  = ( \A2|Add15~9_sumout  & ( (!\SW[6]~input_o  & (((\A2|amplitude_sum~11_combout )) # (\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A2|Add16~9_sumout )))) ) ) # ( !\A2|Add15~9_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// (\A2|amplitude_sum~11_combout ))) # (\SW[6]~input_o  & (((\A2|Add16~9_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A2|amplitude_sum~11_combout ),
	.datad(!\A2|Add16~9_sumout ),
	.datae(gnd),
	.dataf(!\A2|Add15~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A2|Out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|Out~2 .extended_lut = "off";
defparam \A2|Out~2 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \A2|Out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \A2|Out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|Out[11] .is_wysiwyg = "true";
defparam \A2|Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N20
dffeas \DC1|data_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[11] .is_wysiwyg = "true";
defparam \DC1|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \DC1|data_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[9] .is_wysiwyg = "true";
defparam \DC1|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \DC1|comb~0 (
// Equation(s):
// \DC1|comb~0_combout  = ( \DC1|data_reg [9] & ( \A2|Out [10] & ( (\A2|Out [9] & (\DC1|data_reg [10] & (!\DC1|data_reg [11] $ (\A2|Out [11])))) ) ) ) # ( !\DC1|data_reg [9] & ( \A2|Out [10] & ( (!\A2|Out [9] & (\DC1|data_reg [10] & (!\DC1|data_reg [11] $ 
// (\A2|Out [11])))) ) ) ) # ( \DC1|data_reg [9] & ( !\A2|Out [10] & ( (\A2|Out [9] & (!\DC1|data_reg [10] & (!\DC1|data_reg [11] $ (\A2|Out [11])))) ) ) ) # ( !\DC1|data_reg [9] & ( !\A2|Out [10] & ( (!\A2|Out [9] & (!\DC1|data_reg [10] & (!\DC1|data_reg 
// [11] $ (\A2|Out [11])))) ) ) )

	.dataa(!\A2|Out [9]),
	.datab(!\DC1|data_reg [10]),
	.datac(!\DC1|data_reg [11]),
	.datad(!\A2|Out [11]),
	.datae(!\DC1|data_reg [9]),
	.dataf(!\A2|Out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~0 .extended_lut = "off";
defparam \DC1|comb~0 .lut_mask = 64'h8008400420021001;
defparam \DC1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N28
dffeas \AC1|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \AC1|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \AC1|done_dac_channel_sync~0 (
// Equation(s):
// \AC1|done_dac_channel_sync~0_combout  = ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) # (\AC1|done_dac_channel_sync~q ) ) ) # ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|done_dac_channel_sync~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|done_dac_channel_sync~0 .extended_lut = "off";
defparam \AC1|done_dac_channel_sync~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \AC1|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \AC1|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|done_dac_channel_sync .is_wysiwyg = "true";
defparam \AC1|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|read_right_channel~0_combout  = ( \AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & \AC1|done_dac_channel_sync~q )) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h00000000000A000A;
defparam \AC1|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \AC1|done_dac_channel_sync~q  & ( \KEY[0]~input_o  & ( !\AC1|Audio_Out_Serializer|comb~1_combout  $ 
// (((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( \KEY[0]~input_o  & ( 
// \AC1|Audio_Out_Serializer|comb~1_combout  ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( !\KEY[0]~input_o  ) ) # ( !\AC1|done_dac_channel_sync~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFFFFFFFF00FF10EF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N47
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h8000800000000000;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ( ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )) # (\AC1|Audio_Out_Serializer|comb~1_combout ) ) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ( 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & (!\AC1|Audio_Out_Serializer|comb~1_combout  & \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout )) ) ) 
// ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ( (!\AC1|Audio_Out_Serializer|comb~1_combout ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ( (\AC1|Audio_Out_Serializer|comb~1_combout  & \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0303CFCF00443377;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N37
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \KEY[0]~input_o  & ( 
// (!\AC1|Audio_Out_Serializer|comb~1_combout  & (((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ) # (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # 
// (\AC1|Audio_Out_Serializer|comb~1_combout  & ((!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # ((\AC1|Audio_Out_Serializer|read_right_channel~0_combout )))) ) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|comb~1_combout  & (((\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )))) # (\AC1|Audio_Out_Serializer|comb~1_combout  & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h00000000202CE3EF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\AC1|Audio_Out_Serializer|comb~1_combout ))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((!\AC1|Audio_Out_Serializer|comb~1_combout  & (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\AC1|Audio_Out_Serializer|comb~1_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 64'h0000000062FB62FB;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\AC1|Audio_Out_Serializer|comb~1_combout ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datac(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h000000005D505D50;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \AC1|Audio_Out_Serializer|read_left_channel~combout  = ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & 
// (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \AC1|done_dac_channel_sync~q ))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0001000100000000;
defparam \AC1|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|read_left_channel~0_combout  = ( \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0000000000005555;
defparam \AC1|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \AC1|DAC_Left_Right_Clock_Edges|found_edge~0 (
// Equation(s):
// \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  = ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|DAC_Left_Right_Clock_Edges|found_edge~0 .extended_lut = "off";
defparam \AC1|DAC_Left_Right_Clock_Edges|found_edge~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \AC1|DAC_Left_Right_Clock_Edges|found_edge~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout  = ( \AC1|audio_out_allowed~q  & ( \KEY[0]~input_o  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  $ (((\AC1|done_dac_channel_sync~q  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) 
// ) # ( !\AC1|audio_out_allowed~q  & ( \KEY[0]~input_o  & ( (\AC1|done_dac_channel_sync~q  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout )) ) ) ) # ( \AC1|audio_out_allowed~q  & ( 
// !\KEY[0]~input_o  ) ) # ( !\AC1|audio_out_allowed~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\AC1|audio_out_allowed~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .lut_mask = 64'hFFFFFFFF0011F0E1;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] 
// ) + ( !\AC1|Audio_Out_Serializer|comb~0_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (\AC1|audio_out_allowed~q  & \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\AC1|audio_out_allowed~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0001000100000000;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]) # 
// ((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ) # (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout )))) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'hAAAAAAAAAAA8AAA8;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( \AC1|done_dac_channel_sync~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & (((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) # 
// (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) # (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ))) ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'hF0F0F0F0F0F0F0D0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N44
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|comb~0_combout  = ( \AC1|audio_out_allowed~q  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|audio_out_allowed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|comb~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \AC1|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h8000800000000000;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \AC1|Audio_Out_Serializer|read_left_channel~combout  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ( (!\AC1|Audio_Out_Serializer|comb~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ))) # 
// (\AC1|Audio_Out_Serializer|comb~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) ) ) ) # ( !\AC1|Audio_Out_Serializer|read_left_channel~combout  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ( (!\AC1|Audio_Out_Serializer|comb~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) 
// # (\AC1|Audio_Out_Serializer|comb~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) ) # ( \AC1|Audio_Out_Serializer|read_left_channel~combout  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & \AC1|Audio_Out_Serializer|comb~0_combout ) ) 
// ) ) # ( !\AC1|Audio_Out_Serializer|read_left_channel~combout  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  & ( (!\AC1|Audio_Out_Serializer|comb~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\AC1|Audio_Out_Serializer|comb~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h53530505535305F5;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\AC1|Audio_Out_Serializer|comb~0_combout )))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|comb~0_combout  & (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\AC1|Audio_Out_Serializer|comb~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 64'h000000004AEF4AEF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N35
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \KEY[0]~input_o  & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((!\AC1|Audio_Out_Serializer|comb~0_combout ) # ((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout  & (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) # (\AC1|Audio_Out_Serializer|comb~0_combout ))) ) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (\AC1|Audio_Out_Serializer|comb~0_combout  & 
// ((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|comb~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h000000002604BF9D;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\AC1|Audio_Out_Serializer|comb~0_combout ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h000000004E0E4E0E;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (!\AC1|done_dac_channel_sync~q ) # 
// ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( !\AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (\AC1|done_dac_channel_sync~q  & (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) ) ) # ( \AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (!\AC1|done_dac_channel_sync~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0000FBFB0010FBFB;
defparam \AC1|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \AC1|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & (\AC1|audio_out_allowed~q  & \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) 
// ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\AC1|audio_out_allowed~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000002020202;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & ( 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  & \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000010001;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  
// & ( ((!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # (!\AC1|done_dac_channel_sync~q )) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q 
//  & ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & (((!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # (!\AC1|done_dac_channel_sync~q )) # 
// (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h0F0FFFFF0F0DFFDD;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|comb~1_combout  = (!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \AC1|audio_out_allowed~q )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\AC1|audio_out_allowed~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|comb~1 .lut_mask = 64'h2222222222222222;
defparam \AC1|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] ) + ( !\AC1|Audio_Out_Serializer|comb~1_combout  ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~26 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~26_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~26 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~26 .lut_mask = 64'h000033330000FF00;
defparam \AC1|Audio_Out_Serializer|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~22 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~22_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~26_cout  ))

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~22 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~22 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \AC1|Audio_Out_Serializer|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~18 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~18_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~22_cout  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~18 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~18 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \AC1|Audio_Out_Serializer|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~14 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~14_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~14 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~14 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \AC1|Audio_Out_Serializer|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~10 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~10_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~10 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~10 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \AC1|Audio_Out_Serializer|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~10_cout  ))
// \AC1|Audio_Out_Serializer|Add1~2  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add1~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(\AC1|Audio_Out_Serializer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \AC1|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0_combout  = ( \AC1|Audio_Out_Serializer|Add1~1_sumout  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0 .lut_mask = 64'h0000000033333333;
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N32
dffeas \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~26 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~26_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add0~26_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~26 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~26 .lut_mask = 64'h000033330000F0F0;
defparam \AC1|Audio_Out_Serializer|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~22 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~22_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~26_cout  ))

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add0~22_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~22 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~22 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \AC1|Audio_Out_Serializer|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~18 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~18_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~22_cout  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~18 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~18 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \AC1|Audio_Out_Serializer|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~14 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~14_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~18_cout  ))

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add0~14_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~14 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~14 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \AC1|Audio_Out_Serializer|Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~10 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~10_cout  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~14_cout  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\AC1|Audio_Out_Serializer|Add0~10_cout ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~10 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~10 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \AC1|Audio_Out_Serializer|Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~10_cout  ))
// \AC1|Audio_Out_Serializer|Add0~2  = CARRY(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \AC1|Audio_Out_Serializer|Add0~10_cout  ))

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(\AC1|Audio_Out_Serializer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \AC1|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0_combout  = ( \AC1|Audio_Out_Serializer|Add0~1_sumout  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0 .lut_mask = 64'h0000000033333333;
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N38
dffeas \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \AC1|Audio_Out_Serializer|Add1~2  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h000000000000CCCC;
defparam \AC1|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N29
dffeas \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \AC1|Audio_Out_Serializer|Add0~2  ))

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h000000000000CCCC;
defparam \AC1|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N41
dffeas \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \AC1|always1~0 (
// Equation(s):
// \AC1|always1~0_combout  = ( \AC1|Audio_Out_Serializer|left_channel_fifo_write_space [7] & ( (\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # (\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [6]) ) ) # ( 
// !\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [7] & ( (\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [6] & ((\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [7]) # (\AC1|Audio_Out_Serializer|right_channel_fifo_write_space 
// [6]))) ) )

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datac(!\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datad(!\AC1|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|always1~0 .extended_lut = "off";
defparam \AC1|always1~0 .lut_mask = 64'h030F030F33FF33FF;
defparam \AC1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N26
dffeas \AC1|audio_out_allowed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|audio_out_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|audio_out_allowed .is_wysiwyg = "true";
defparam \AC1|audio_out_allowed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \DC1|always10~0 (
// Equation(s):
// \DC1|always10~0_combout  = ( \DC1|comb~0_combout  & ( \AC1|audio_out_allowed~q  & ( (!\DC1|i2cState.I2CREADY~q  & ((!\DC1|comb~2_combout ) # ((!\DC1|comb~5_combout ) # (!\DC1|comb~3_combout )))) ) ) ) # ( !\DC1|comb~0_combout  & ( \AC1|audio_out_allowed~q 
//  & ( !\DC1|i2cState.I2CREADY~q  ) ) )

	.dataa(!\DC1|comb~2_combout ),
	.datab(!\DC1|i2cState.I2CREADY~q ),
	.datac(!\DC1|comb~5_combout ),
	.datad(!\DC1|comb~3_combout ),
	.datae(!\DC1|comb~0_combout ),
	.dataf(!\AC1|audio_out_allowed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|always10~0 .extended_lut = "off";
defparam \DC1|always10~0 .lut_mask = 64'h00000000CCCCCCC8;
defparam \DC1|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N10
dffeas \DC1|data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[7] .is_wysiwyg = "true";
defparam \DC1|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \DC1|data_reg[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|data_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \DC1|comb~1 (
// Equation(s):
// \DC1|comb~1_combout  = ( \DC1|data_reg[6]~DUPLICATE_q  & ( (\A2|Out [6] & (!\DC1|data_reg [7] $ (\A2|Out [7]))) ) ) # ( !\DC1|data_reg[6]~DUPLICATE_q  & ( (!\A2|Out [6] & (!\DC1|data_reg [7] $ (\A2|Out [7]))) ) )

	.dataa(!\DC1|data_reg [7]),
	.datab(gnd),
	.datac(!\A2|Out [7]),
	.datad(!\A2|Out [6]),
	.datae(gnd),
	.dataf(!\DC1|data_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~1 .extended_lut = "off";
defparam \DC1|comb~1 .lut_mask = 64'hA500A50000A500A5;
defparam \DC1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N52
dffeas \DC1|data_reg[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|data_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \DC1|comb~4 (
// Equation(s):
// \DC1|comb~4_combout  = ( \DC1|comb~2_combout  & ( (\DC1|comb~1_combout  & (\DC1|comb~3_combout  & (!\A2|Out [8] $ (\DC1|data_reg[8]~DUPLICATE_q )))) ) )

	.dataa(!\A2|Out [8]),
	.datab(!\DC1|comb~1_combout ),
	.datac(!\DC1|data_reg[8]~DUPLICATE_q ),
	.datad(!\DC1|comb~3_combout ),
	.datae(gnd),
	.dataf(!\DC1|comb~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|comb~4 .extended_lut = "off";
defparam \DC1|comb~4 .lut_mask = 64'h0000000000210021;
defparam \DC1|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \DC1|i2cFinished~0 (
// Equation(s):
// \DC1|i2cFinished~0_combout  = ( \DC1|i2cState.I2CSTOP~q  & ( !\DC1|i2c_clk~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\DC1|i2c_clk~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2cState.I2CSTOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2cFinished~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2cFinished~0 .extended_lut = "off";
defparam \DC1|i2cFinished~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \DC1|i2cFinished~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \DC1|state~10 (
// Equation(s):
// \DC1|state~10_combout  = ( \DC1|i2cFinished~0_combout  & ( (\AC1|audio_out_allowed~q  & (!\DC1|state.IDLE~q  & ((!\DC1|comb~4_combout ) # (!\DC1|comb~0_combout )))) ) ) # ( !\DC1|i2cFinished~0_combout  & ( ((\AC1|audio_out_allowed~q  & 
// ((!\DC1|comb~4_combout ) # (!\DC1|comb~0_combout )))) # (\DC1|state.IDLE~q ) ) )

	.dataa(!\DC1|comb~4_combout ),
	.datab(!\DC1|comb~0_combout ),
	.datac(!\AC1|audio_out_allowed~q ),
	.datad(!\DC1|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\DC1|i2cFinished~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|state~10 .extended_lut = "off";
defparam \DC1|state~10 .lut_mask = 64'h0EFF0EFF0E000E00;
defparam \DC1|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N44
dffeas \DC1|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|state~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|state.IDLE .is_wysiwyg = "true";
defparam \DC1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \DC1|Selector1~0 (
// Equation(s):
// \DC1|Selector1~0_combout  = ( \DC1|state.IDLE~q  & ( (!\DC1|i2c_clk~DUPLICATE_q  & ((!\DC1|i2cState.I2CREADY~q ) # (\DC1|i2cState.I2CSTART~q ))) ) ) # ( !\DC1|state.IDLE~q  & ( (!\DC1|i2c_clk~DUPLICATE_q  & \DC1|i2cState.I2CSTART~q ) ) )

	.dataa(gnd),
	.datab(!\DC1|i2c_clk~DUPLICATE_q ),
	.datac(!\DC1|i2cState.I2CSTART~q ),
	.datad(!\DC1|i2cState.I2CREADY~q ),
	.datae(gnd),
	.dataf(!\DC1|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector1~0 .extended_lut = "off";
defparam \DC1|Selector1~0 .lut_mask = 64'h0C0C0C0CCC0CCC0C;
defparam \DC1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N57
cyclonev_lcell_comb \DC1|i2c_double_clk_negedge (
// Equation(s):
// \DC1|i2c_double_clk_negedge~combout  = (\DC1|i2c_double_clk_d~q  & !\CG1|clk781kHz~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|i2c_double_clk_d~q ),
	.datad(!\CG1|clk781kHz~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2c_double_clk_negedge~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2c_double_clk_negedge .extended_lut = "off";
defparam \DC1|i2c_double_clk_negedge .lut_mask = 64'h0F000F000F000F00;
defparam \DC1|i2c_double_clk_negedge .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N59
dffeas \DC1|i2cState.I2CSTART (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DC1|Selector1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CSTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CSTART .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CSTART .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \DC1|i2cBitCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cBitCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cBitCounter[0] .is_wysiwyg = "true";
defparam \DC1|i2cBitCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \DC1|i2cByteCounter[0]~2 (
// Equation(s):
// \DC1|i2cByteCounter[0]~2_combout  = ( !\DC1|i2cByteCounter [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2cByteCounter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2cByteCounter[0]~2 .extended_lut = "off";
defparam \DC1|i2cByteCounter[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DC1|i2cByteCounter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \DC1|i2cByteCounter[0] (
	.clk(\DC1|i2cinACK~combout ),
	.d(gnd),
	.asdata(\DC1|i2cByteCounter[0]~2_combout ),
	.clrn(!\DC1|i2cState.I2CSTART~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cByteCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cByteCounter[0] .is_wysiwyg = "true";
defparam \DC1|i2cByteCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \DC1|i2cByteCounter[1]~1 (
// Equation(s):
// \DC1|i2cByteCounter[1]~1_combout  = ( \DC1|i2cByteCounter [0] & ( !\DC1|i2cByteCounter [1] ) ) # ( !\DC1|i2cByteCounter [0] & ( \DC1|i2cByteCounter [1] ) )

	.dataa(!\DC1|i2cByteCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2cByteCounter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2cByteCounter[1]~1 .extended_lut = "off";
defparam \DC1|i2cByteCounter[1]~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \DC1|i2cByteCounter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \DC1|i2cByteCounter[1] (
	.clk(\DC1|i2cinACK~combout ),
	.d(gnd),
	.asdata(\DC1|i2cByteCounter[1]~1_combout ),
	.clrn(!\DC1|i2cState.I2CSTART~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cByteCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cByteCounter[1] .is_wysiwyg = "true";
defparam \DC1|i2cByteCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \DC1|state.UPDATE~0 (
// Equation(s):
// \DC1|state.UPDATE~0_combout  = ( \DC1|state.UPDATE~q  & ( \DC1|i2cFinished~0_combout  & ( !\DC1|state.IDLE~q  ) ) ) # ( !\DC1|state.UPDATE~q  & ( \DC1|i2cFinished~0_combout  & ( (!\DC1|state.IDLE~q  & (\AC1|audio_out_allowed~q  & ((!\DC1|comb~4_combout ) 
// # (!\DC1|comb~0_combout )))) ) ) ) # ( \DC1|state.UPDATE~q  & ( !\DC1|i2cFinished~0_combout  ) ) # ( !\DC1|state.UPDATE~q  & ( !\DC1|i2cFinished~0_combout  & ( (!\DC1|state.IDLE~q  & (\AC1|audio_out_allowed~q  & ((!\DC1|comb~4_combout ) # 
// (!\DC1|comb~0_combout )))) ) ) )

	.dataa(!\DC1|comb~4_combout ),
	.datab(!\DC1|state.IDLE~q ),
	.datac(!\AC1|audio_out_allowed~q ),
	.datad(!\DC1|comb~0_combout ),
	.datae(!\DC1|state.UPDATE~q ),
	.dataf(!\DC1|i2cFinished~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|state.UPDATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|state.UPDATE~0 .extended_lut = "off";
defparam \DC1|state.UPDATE~0 .lut_mask = 64'h0C08FFFF0C08CCCC;
defparam \DC1|state.UPDATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N37
dffeas \DC1|state.UPDATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|state.UPDATE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|state.UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|state.UPDATE .is_wysiwyg = "true";
defparam \DC1|state.UPDATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \DC1|i2cByteCounter[0]~DUPLICATE (
	.clk(\DC1|i2cinACK~combout ),
	.d(gnd),
	.asdata(\DC1|i2cByteCounter[0]~2_combout ),
	.clrn(!\DC1|i2cState.I2CSTART~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cByteCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|i2cByteCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \DC1|Selector10~0 (
// Equation(s):
// \DC1|Selector10~0_combout  = ( !\DC1|WideNor2~combout  & ( !\DC1|i2cBitCounter [1] $ (((!\DC1|i2cBitCounter[0]~DUPLICATE_q ) # (!\DC1|SCL_o~1_combout ))) ) )

	.dataa(!\DC1|i2cBitCounter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\DC1|SCL_o~1_combout ),
	.datad(!\DC1|i2cBitCounter [1]),
	.datae(gnd),
	.dataf(!\DC1|WideNor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector10~0 .extended_lut = "off";
defparam \DC1|Selector10~0 .lut_mask = 64'h05FA05FA00000000;
defparam \DC1|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \DC1|i2cBitCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cBitCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cBitCounter[1] .is_wysiwyg = "true";
defparam \DC1|i2cBitCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \DC1|Selector9~0 (
// Equation(s):
// \DC1|Selector9~0_combout  = ( \DC1|i2cBitCounter [1] & ( (!\DC1|WideNor2~combout  & (!\DC1|i2cBitCounter [2] $ (((!\DC1|i2cBitCounter[0]~DUPLICATE_q ) # (!\DC1|SCL_o~1_combout ))))) ) ) # ( !\DC1|i2cBitCounter [1] & ( (!\DC1|WideNor2~combout  & 
// \DC1|i2cBitCounter [2]) ) )

	.dataa(!\DC1|i2cBitCounter[0]~DUPLICATE_q ),
	.datab(!\DC1|WideNor2~combout ),
	.datac(!\DC1|SCL_o~1_combout ),
	.datad(!\DC1|i2cBitCounter [2]),
	.datae(gnd),
	.dataf(!\DC1|i2cBitCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector9~0 .extended_lut = "off";
defparam \DC1|Selector9~0 .lut_mask = 64'h00CC00CC04C804C8;
defparam \DC1|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \DC1|i2cBitCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cBitCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cBitCounter[2] .is_wysiwyg = "true";
defparam \DC1|i2cBitCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \DC1|Selector7~0 (
// Equation(s):
// \DC1|Selector7~0_combout  = ( \DC1|i2cBitCounter [2] & ( \DC1|i2c_clk~DUPLICATE_q  & ( \DC1|i2cState.I2CREAD~q  ) ) ) # ( !\DC1|i2cBitCounter [2] & ( \DC1|i2c_clk~DUPLICATE_q  & ( (\DC1|i2cState.I2CREAD~q  & (((!\DC1|i2cState.I2CREADY~q ) # 
// (\DC1|i2cBitCounter [0])) # (\DC1|i2cBitCounter [1]))) ) ) ) # ( \DC1|i2cBitCounter [2] & ( !\DC1|i2c_clk~DUPLICATE_q  & ( \DC1|i2cState.I2CREAD~q  ) ) ) # ( !\DC1|i2cBitCounter [2] & ( !\DC1|i2c_clk~DUPLICATE_q  & ( \DC1|i2cState.I2CREAD~q  ) ) )

	.dataa(!\DC1|i2cBitCounter [1]),
	.datab(!\DC1|i2cState.I2CREAD~q ),
	.datac(!\DC1|i2cBitCounter [0]),
	.datad(!\DC1|i2cState.I2CREADY~q ),
	.datae(!\DC1|i2cBitCounter [2]),
	.dataf(!\DC1|i2c_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector7~0 .extended_lut = "off";
defparam \DC1|Selector7~0 .lut_mask = 64'h3333333333133333;
defparam \DC1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \DC1|Selector5~0 (
// Equation(s):
// \DC1|Selector5~0_combout  = ( \DC1|i2cState.I2CREAD_ACK~q  & ( (!\DC1|i2c_clk~q ) # ((\DC1|i2cState.I2CREAD~q  & \DC1|WideOr8~0_combout )) ) ) # ( !\DC1|i2cState.I2CREAD_ACK~q  & ( (\DC1|i2cState.I2CREAD~q  & (\DC1|WideOr8~0_combout  & \DC1|i2c_clk~q )) ) 
// )

	.dataa(!\DC1|i2cState.I2CREAD~q ),
	.datab(!\DC1|WideOr8~0_combout ),
	.datac(!\DC1|i2c_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2cState.I2CREAD_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector5~0 .extended_lut = "off";
defparam \DC1|Selector5~0 .lut_mask = 64'h01010101F1F1F1F1;
defparam \DC1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \DC1|i2cState.I2CREAD_ACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DC1|Selector5~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CREAD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CREAD_ACK .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CREAD_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \DC1|Selector7~1 (
// Equation(s):
// \DC1|Selector7~1_combout  = ( \DC1|i2c_clk~DUPLICATE_q  & ( (\DC1|i2cState.I2CREAD_ACK~q  & \DC1|i2cState.I2CREADY~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|i2cState.I2CREAD_ACK~q ),
	.datad(!\DC1|i2cState.I2CREADY~q ),
	.datae(gnd),
	.dataf(!\DC1|i2c_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector7~1 .extended_lut = "off";
defparam \DC1|Selector7~1 .lut_mask = 64'h00000000000F000F;
defparam \DC1|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \DC1|Selector7~2 (
// Equation(s):
// \DC1|Selector7~2_combout  = ( \DC1|Selector7~0_combout  & ( \DC1|Selector7~1_combout  ) ) # ( !\DC1|Selector7~0_combout  & ( \DC1|Selector7~1_combout  & ( (\DC1|state.UPDATE~q  & (((!\DC1|i2cByteCounter [1]) # (!\DC1|i2cByteCounter[0]~DUPLICATE_q )) # 
// (\DC1|i2cByteCounter [2]))) ) ) ) # ( \DC1|Selector7~0_combout  & ( !\DC1|Selector7~1_combout  ) )

	.dataa(!\DC1|i2cByteCounter [2]),
	.datab(!\DC1|i2cByteCounter [1]),
	.datac(!\DC1|state.UPDATE~q ),
	.datad(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datae(!\DC1|Selector7~0_combout ),
	.dataf(!\DC1|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector7~2 .extended_lut = "off";
defparam \DC1|Selector7~2 .lut_mask = 64'h0000FFFF0F0DFFFF;
defparam \DC1|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N11
dffeas \DC1|i2cState.I2CREAD (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CREAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CREAD .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CREAD .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \DC1|Selector6~0 (
// Equation(s):
// \DC1|Selector6~0_combout  = ( \DC1|i2cState.I2CWRITE~q  & ( (((!\DC1|i2c_clk~q ) # (\DC1|i2cBitCounter [2])) # (\DC1|i2cBitCounter [1])) # (\DC1|i2cBitCounter[0]~DUPLICATE_q ) ) )

	.dataa(!\DC1|i2cBitCounter[0]~DUPLICATE_q ),
	.datab(!\DC1|i2cBitCounter [1]),
	.datac(!\DC1|i2c_clk~q ),
	.datad(!\DC1|i2cBitCounter [2]),
	.datae(gnd),
	.dataf(!\DC1|i2cState.I2CWRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector6~0 .extended_lut = "off";
defparam \DC1|Selector6~0 .lut_mask = 64'h00000000F7FFF7FF;
defparam \DC1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \DAC_I2C_SDAT~input (
	.i(DAC_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DAC_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \DAC_I2C_SDAT~input .bus_hold = "false";
defparam \DAC_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \DC1|SDA_i_buff~4 (
// Equation(s):
// \DC1|SDA_i_buff~4_combout  = ( \DC1|state.UPDATE~q  & ( \DC1|data_reg [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|data_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|state.UPDATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~4 .extended_lut = "off";
defparam \DC1|SDA_i_buff~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \DC1|SDA_i_buff~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \DC1|SDA_Update_State (
// Equation(s):
// \DC1|SDA_Update_State~combout  = (!\DC1|i2cState.I2CWRITE_ACK~q  & !\DC1|i2cState.I2CSTART~q )

	.dataa(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DC1|i2cState.I2CSTART~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_Update_State~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_Update_State .extended_lut = "off";
defparam \DC1|SDA_Update_State .lut_mask = 64'hAA00AA00AA00AA00;
defparam \DC1|SDA_Update_State .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \DC1|SDA_i_buff[1]~8 (
// Equation(s):
// \DC1|SDA_i_buff[1]~8_combout  = ( \DC1|i2cByteCounter [2] & ( (!\DC1|i2cState.I2CWRITE_ACK~q  & (!\DC1|i2cState.I2CSTART~q  & ((!\DC1|i2cByteCounter [1]) # (\DC1|i2cByteCounter[0]~DUPLICATE_q )))) ) ) # ( !\DC1|i2cByteCounter [2] & ( 
// ((!\DC1|i2cByteCounter [1] & (!\DC1|i2cState.I2CWRITE_ACK~q  & !\DC1|i2cState.I2CSTART~q ))) # (\DC1|i2cByteCounter[0]~DUPLICATE_q ) ) )

	.dataa(!\DC1|i2cByteCounter [1]),
	.datab(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datac(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datad(!\DC1|i2cState.I2CSTART~q ),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[1]~8 .extended_lut = "off";
defparam \DC1|SDA_i_buff[1]~8 .lut_mask = 64'h8F0F8F0F8C008C00;
defparam \DC1|SDA_i_buff[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \DC1|SDA_i_buff~9 (
// Equation(s):
// \DC1|SDA_i_buff~9_combout  = ( !\DC1|i2cByteCounter[0]~DUPLICATE_q  & ( \DC1|i2cByteCounter [1] & ( (!\DC1|i2cByteCounter [2] & (\DC1|state.UPDATE~q  & ((\DC1|i2cState.I2CSTART~q ) # (\DC1|i2cState.I2CWRITE_ACK~q )))) ) ) ) # ( 
// \DC1|i2cByteCounter[0]~DUPLICATE_q  & ( !\DC1|i2cByteCounter [1] & ( (!\DC1|i2cByteCounter [2] & (\DC1|state.UPDATE~q  & ((\DC1|i2cState.I2CSTART~q ) # (\DC1|i2cState.I2CWRITE_ACK~q )))) ) ) )

	.dataa(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datab(!\DC1|i2cByteCounter [2]),
	.datac(!\DC1|state.UPDATE~q ),
	.datad(!\DC1|i2cState.I2CSTART~q ),
	.datae(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.dataf(!\DC1|i2cByteCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~9 .extended_lut = "off";
defparam \DC1|SDA_i_buff~9 .lut_mask = 64'h0000040C040C0000;
defparam \DC1|SDA_i_buff~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \DC1|SDA_i_buff[0]~12 (
// Equation(s):
// \DC1|SDA_i_buff[0]~12_combout  = ( !\DC1|i2cByteCounter [2] & ( (\DC1|i2cState.I2CWRITE_ACK~q ) # (\DC1|i2cState.I2CSTART~q ) ) )

	.dataa(!\DC1|i2cState.I2CSTART~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[0]~12 .extended_lut = "off";
defparam \DC1|SDA_i_buff[0]~12 .lut_mask = 64'h55FF55FF00000000;
defparam \DC1|SDA_i_buff[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \DC1|data_reg[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|data_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \DC1|data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A2|Out [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DC1|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|data_reg[0] .is_wysiwyg = "true";
defparam \DC1|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \DC1|SDA_i_buff[0]~6 (
// Equation(s):
// \DC1|SDA_i_buff[0]~6_combout  = ( \DC1|i2cState.I2CWRITE_ACK~q  & ( (!\DC1|i2cByteCounter [2] & \DC1|state.UPDATE~q ) ) ) # ( !\DC1|i2cState.I2CWRITE_ACK~q  & ( (!\DC1|i2cByteCounter [2] & (\DC1|state.UPDATE~q  & \DC1|i2cState.I2CSTART~q )) ) )

	.dataa(gnd),
	.datab(!\DC1|i2cByteCounter [2]),
	.datac(!\DC1|state.UPDATE~q ),
	.datad(!\DC1|i2cState.I2CSTART~q ),
	.datae(gnd),
	.dataf(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[0]~6 .extended_lut = "off";
defparam \DC1|SDA_i_buff[0]~6 .lut_mask = 64'h000C000C0C0C0C0C;
defparam \DC1|SDA_i_buff[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \DC1|SDA_i_buff[0]~15 (
// Equation(s):
// \DC1|SDA_i_buff[0]~15_combout  = ( \DC1|i2cByteCounter [1] & ( (\DC1|data_reg [0] & (\DC1|SDA_i_buff[0]~6_combout  & !\DC1|i2cByteCounter[0]~DUPLICATE_q )) ) ) # ( !\DC1|i2cByteCounter [1] & ( (\DC1|SDA_i_buff[0]~6_combout  & 
// (\DC1|i2cByteCounter[0]~DUPLICATE_q  & \DC1|data_reg[8]~DUPLICATE_q )) ) )

	.dataa(!\DC1|data_reg [0]),
	.datab(!\DC1|SDA_i_buff[0]~6_combout ),
	.datac(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datad(!\DC1|data_reg[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[0]~15 .extended_lut = "off";
defparam \DC1|SDA_i_buff[0]~15 .lut_mask = 64'h0003000310101010;
defparam \DC1|SDA_i_buff[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \DC1|SDA_i_buff[0]~3 (
// Equation(s):
// \DC1|SDA_i_buff[0]~3_combout  = ( !\DC1|SDA_Update_State~combout  & ( \DC1|WideOr8~0_combout  & ( \DC1|i2c_double_clk_negedge~combout  ) ) ) # ( \DC1|SDA_Update_State~combout  & ( !\DC1|WideOr8~0_combout  & ( (!\DC1|SCL_o~1_combout  & 
// (\DC1|i2c_double_clk_negedge~combout  & ((\DC1|i2cState.I2CADDRS~q ) # (\DC1|i2cState.I2CWRITE~q )))) ) ) ) # ( !\DC1|SDA_Update_State~combout  & ( !\DC1|WideOr8~0_combout  & ( \DC1|i2c_double_clk_negedge~combout  ) ) )

	.dataa(!\DC1|SCL_o~1_combout ),
	.datab(!\DC1|i2cState.I2CWRITE~q ),
	.datac(!\DC1|i2c_double_clk_negedge~combout ),
	.datad(!\DC1|i2cState.I2CADDRS~q ),
	.datae(!\DC1|SDA_Update_State~combout ),
	.dataf(!\DC1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[0]~3 .extended_lut = "off";
defparam \DC1|SDA_i_buff[0]~3 .lut_mask = 64'h0F0F020A0F0F0000;
defparam \DC1|SDA_i_buff[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N10
dffeas \DC1|SDA_i_buff[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[0] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \DC1|SDA_i_buff~14 (
// Equation(s):
// \DC1|SDA_i_buff~14_combout  = ( \DC1|SDA_Update_State~combout  & ( \DC1|SDA_i_buff[1]~8_combout  & ( ((\DC1|SDA_i_buff~9_combout  & \DC1|data_reg[9]~DUPLICATE_q )) # (\DC1|SDA_i_buff [0]) ) ) ) # ( !\DC1|SDA_Update_State~combout  & ( 
// \DC1|SDA_i_buff[1]~8_combout  & ( (\DC1|SDA_i_buff~9_combout  & \DC1|data_reg[9]~DUPLICATE_q ) ) ) ) # ( \DC1|SDA_Update_State~combout  & ( !\DC1|SDA_i_buff[1]~8_combout  & ( ((\DC1|SDA_i_buff~9_combout  & \DC1|data_reg [1])) # (\DC1|SDA_i_buff [0]) ) ) ) 
// # ( !\DC1|SDA_Update_State~combout  & ( !\DC1|SDA_i_buff[1]~8_combout  & ( (\DC1|SDA_i_buff~9_combout  & \DC1|data_reg [1]) ) ) )

	.dataa(!\DC1|SDA_i_buff~9_combout ),
	.datab(!\DC1|data_reg[9]~DUPLICATE_q ),
	.datac(!\DC1|SDA_i_buff [0]),
	.datad(!\DC1|data_reg [1]),
	.datae(!\DC1|SDA_Update_State~combout ),
	.dataf(!\DC1|SDA_i_buff[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~14 .extended_lut = "off";
defparam \DC1|SDA_i_buff~14 .lut_mask = 64'h00550F5F11111F1F;
defparam \DC1|SDA_i_buff~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \DC1|SDA_i_buff[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[1] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \DC1|SDA_i_buff~13 (
// Equation(s):
// \DC1|SDA_i_buff~13_combout  = ( \DC1|SDA_i_buff [1] & ( (!\DC1|i2cState.I2CSTART~q  & !\DC1|i2cState.I2CWRITE_ACK~q ) ) )

	.dataa(!\DC1|i2cState.I2CSTART~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datae(gnd),
	.dataf(!\DC1|SDA_i_buff [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~13 .extended_lut = "off";
defparam \DC1|SDA_i_buff~13 .lut_mask = 64'h00000000AA00AA00;
defparam \DC1|SDA_i_buff~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \DC1|SDA_i_buff~16 (
// Equation(s):
// \DC1|SDA_i_buff~16_combout  = ( !\DC1|i2cByteCounter [1] & ( ((\DC1|SDA_i_buff[0]~12_combout  & ((!\DC1|i2cByteCounter[0]~DUPLICATE_q ) # ((\DC1|data_reg [10] & \DC1|state.UPDATE~q ))))) # (\DC1|SDA_i_buff~13_combout ) ) ) # ( \DC1|i2cByteCounter [1] & ( 
// ((\DC1|SDA_i_buff[0]~12_combout  & (\DC1|data_reg [2] & (\DC1|state.UPDATE~q  & !\DC1|i2cByteCounter[0]~DUPLICATE_q )))) # (\DC1|SDA_i_buff~13_combout ) ) )

	.dataa(!\DC1|SDA_i_buff[0]~12_combout ),
	.datab(!\DC1|SDA_i_buff~13_combout ),
	.datac(!\DC1|data_reg [2]),
	.datad(!\DC1|state.UPDATE~q ),
	.datae(!\DC1|i2cByteCounter [1]),
	.dataf(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datag(!\DC1|data_reg [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~16 .extended_lut = "on";
defparam \DC1|SDA_i_buff~16 .lut_mask = 64'h7777333733373333;
defparam \DC1|SDA_i_buff~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N55
dffeas \DC1|SDA_i_buff[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[2] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \DC1|SDA_i_buff~11 (
// Equation(s):
// \DC1|SDA_i_buff~11_combout  = ( \DC1|data_reg [11] & ( \DC1|SDA_i_buff[1]~8_combout  & ( ((\DC1|SDA_i_buff [2] & \DC1|SDA_Update_State~combout )) # (\DC1|SDA_i_buff~9_combout ) ) ) ) # ( !\DC1|data_reg [11] & ( \DC1|SDA_i_buff[1]~8_combout  & ( 
// (\DC1|SDA_i_buff [2] & \DC1|SDA_Update_State~combout ) ) ) ) # ( \DC1|data_reg [11] & ( !\DC1|SDA_i_buff[1]~8_combout  & ( (!\DC1|SDA_i_buff [2] & (\DC1|SDA_i_buff~9_combout  & ((\DC1|data_reg [3])))) # (\DC1|SDA_i_buff [2] & (((\DC1|SDA_i_buff~9_combout  
// & \DC1|data_reg [3])) # (\DC1|SDA_Update_State~combout ))) ) ) ) # ( !\DC1|data_reg [11] & ( !\DC1|SDA_i_buff[1]~8_combout  & ( (!\DC1|SDA_i_buff [2] & (\DC1|SDA_i_buff~9_combout  & ((\DC1|data_reg [3])))) # (\DC1|SDA_i_buff [2] & 
// (((\DC1|SDA_i_buff~9_combout  & \DC1|data_reg [3])) # (\DC1|SDA_Update_State~combout ))) ) ) )

	.dataa(!\DC1|SDA_i_buff [2]),
	.datab(!\DC1|SDA_i_buff~9_combout ),
	.datac(!\DC1|SDA_Update_State~combout ),
	.datad(!\DC1|data_reg [3]),
	.datae(!\DC1|data_reg [11]),
	.dataf(!\DC1|SDA_i_buff[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~11 .extended_lut = "off";
defparam \DC1|SDA_i_buff~11 .lut_mask = 64'h0537053705053737;
defparam \DC1|SDA_i_buff~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \DC1|SDA_i_buff[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[3] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \DC1|SDA_i_buff~10 (
// Equation(s):
// \DC1|SDA_i_buff~10_combout  = ( \DC1|data_reg [4] & ( (!\DC1|SDA_i_buff[1]~8_combout  & (((\DC1|SDA_Update_State~combout  & \DC1|SDA_i_buff [3])) # (\DC1|SDA_i_buff~9_combout ))) # (\DC1|SDA_i_buff[1]~8_combout  & (((\DC1|SDA_Update_State~combout  & 
// \DC1|SDA_i_buff [3])))) ) ) # ( !\DC1|data_reg [4] & ( (\DC1|SDA_Update_State~combout  & \DC1|SDA_i_buff [3]) ) )

	.dataa(!\DC1|SDA_i_buff[1]~8_combout ),
	.datab(!\DC1|SDA_i_buff~9_combout ),
	.datac(!\DC1|SDA_Update_State~combout ),
	.datad(!\DC1|SDA_i_buff [3]),
	.datae(gnd),
	.dataf(!\DC1|data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~10 .extended_lut = "off";
defparam \DC1|SDA_i_buff~10 .lut_mask = 64'h000F000F222F222F;
defparam \DC1|SDA_i_buff~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \DC1|SDA_i_buff[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[4] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \DC1|SDA_i_buff~7 (
// Equation(s):
// \DC1|SDA_i_buff~7_combout  = ( \DC1|SDA_i_buff [4] & ( \DC1|SDA_i_buff[0]~6_combout  & ( ((!\DC1|i2cByteCounter[0]~DUPLICATE_q  & (\DC1|i2cByteCounter [1] & \DC1|data_reg [5]))) # (\DC1|SDA_Update_State~combout ) ) ) ) # ( !\DC1|SDA_i_buff [4] & ( 
// \DC1|SDA_i_buff[0]~6_combout  & ( (!\DC1|i2cByteCounter[0]~DUPLICATE_q  & (\DC1|i2cByteCounter [1] & \DC1|data_reg [5])) ) ) ) # ( \DC1|SDA_i_buff [4] & ( !\DC1|SDA_i_buff[0]~6_combout  & ( \DC1|SDA_Update_State~combout  ) ) )

	.dataa(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datab(!\DC1|i2cByteCounter [1]),
	.datac(!\DC1|SDA_Update_State~combout ),
	.datad(!\DC1|data_reg [5]),
	.datae(!\DC1|SDA_i_buff [4]),
	.dataf(!\DC1|SDA_i_buff[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~7 .extended_lut = "off";
defparam \DC1|SDA_i_buff~7 .lut_mask = 64'h00000F0F00220F2F;
defparam \DC1|SDA_i_buff~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \DC1|SDA_i_buff[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[5] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \DC1|SDA_i_buff~5 (
// Equation(s):
// \DC1|SDA_i_buff~5_combout  = ( \DC1|SDA_Update_State~combout  & ( \DC1|i2cByteCounter[0]~DUPLICATE_q  & ( \DC1|SDA_i_buff [5] ) ) ) # ( \DC1|SDA_Update_State~combout  & ( !\DC1|i2cByteCounter[0]~DUPLICATE_q  & ( \DC1|SDA_i_buff [5] ) ) ) # ( 
// !\DC1|SDA_Update_State~combout  & ( !\DC1|i2cByteCounter[0]~DUPLICATE_q  & ( (!\DC1|i2cByteCounter [2] & ((!\DC1|i2cByteCounter [1]) # (\DC1|SDA_i_buff~4_combout ))) ) ) )

	.dataa(!\DC1|i2cByteCounter [2]),
	.datab(!\DC1|i2cByteCounter [1]),
	.datac(!\DC1|SDA_i_buff~4_combout ),
	.datad(!\DC1|SDA_i_buff [5]),
	.datae(!\DC1|SDA_Update_State~combout ),
	.dataf(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff~5 .extended_lut = "off";
defparam \DC1|SDA_i_buff~5 .lut_mask = 64'h8A8A00FF000000FF;
defparam \DC1|SDA_i_buff~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \DC1|SDA_i_buff[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[6] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \DC1|SDA_i_buff[7]~0 (
// Equation(s):
// \DC1|SDA_i_buff[7]~0_combout  = ( !\DC1|SDA_i_buff [6] & ( (!\DC1|i2cState.I2CSTART~q  & !\DC1|i2cState.I2CWRITE_ACK~q ) ) )

	.dataa(!\DC1|i2cState.I2CSTART~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datae(gnd),
	.dataf(!\DC1|SDA_i_buff [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[7]~0 .extended_lut = "off";
defparam \DC1|SDA_i_buff[7]~0 .lut_mask = 64'hAA00AA0000000000;
defparam \DC1|SDA_i_buff[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \DC1|SDA_i_buff[7]~1 (
// Equation(s):
// \DC1|SDA_i_buff[7]~1_combout  = ( \DC1|SDA_Update_State~combout  & ( \DC1|i2cState.I2CADDRS~q  & ( (\DC1|SDA_i_buff [6] & (!\DC1|WideOr8~0_combout  & !\DC1|SCL_o~1_combout )) ) ) ) # ( \DC1|SDA_Update_State~combout  & ( !\DC1|i2cState.I2CADDRS~q  & ( 
// (\DC1|SDA_i_buff [6] & (!\DC1|WideOr8~0_combout  & (!\DC1|SCL_o~1_combout  & \DC1|i2cState.I2CWRITE~q ))) ) ) )

	.dataa(!\DC1|SDA_i_buff [6]),
	.datab(!\DC1|WideOr8~0_combout ),
	.datac(!\DC1|SCL_o~1_combout ),
	.datad(!\DC1|i2cState.I2CWRITE~q ),
	.datae(!\DC1|SDA_Update_State~combout ),
	.dataf(!\DC1|i2cState.I2CADDRS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[7]~1 .extended_lut = "off";
defparam \DC1|SDA_i_buff[7]~1 .lut_mask = 64'h0000004000004040;
defparam \DC1|SDA_i_buff[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \DC1|Mux1~0 (
// Equation(s):
// \DC1|Mux1~0_combout  = (\DC1|data_reg [7] & \DC1|state.UPDATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|data_reg [7]),
	.datad(!\DC1|state.UPDATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Mux1~0 .extended_lut = "off";
defparam \DC1|Mux1~0 .lut_mask = 64'h000F000F000F000F;
defparam \DC1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \DC1|SDA_i_buff[7]~2 (
// Equation(s):
// \DC1|SDA_i_buff[7]~2_combout  = ( \DC1|Mux1~0_combout  & ( \DC1|i2cByteCounter [1] & ( ((!\DC1|i2cByteCounter[0]~DUPLICATE_q  & (!\DC1|i2cByteCounter [2] & !\DC1|SDA_i_buff[7]~0_combout ))) # (\DC1|SDA_i_buff[7]~1_combout ) ) ) ) # ( !\DC1|Mux1~0_combout  
// & ( \DC1|i2cByteCounter [1] & ( \DC1|SDA_i_buff[7]~1_combout  ) ) ) # ( \DC1|Mux1~0_combout  & ( !\DC1|i2cByteCounter [1] & ( ((!\DC1|i2cByteCounter[0]~DUPLICATE_q  & (!\DC1|i2cByteCounter [2] & !\DC1|SDA_i_buff[7]~0_combout ))) # 
// (\DC1|SDA_i_buff[7]~1_combout ) ) ) ) # ( !\DC1|Mux1~0_combout  & ( !\DC1|i2cByteCounter [1] & ( ((!\DC1|i2cByteCounter[0]~DUPLICATE_q  & (!\DC1|i2cByteCounter [2] & !\DC1|SDA_i_buff[7]~0_combout ))) # (\DC1|SDA_i_buff[7]~1_combout ) ) ) )

	.dataa(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datab(!\DC1|i2cByteCounter [2]),
	.datac(!\DC1|SDA_i_buff[7]~0_combout ),
	.datad(!\DC1|SDA_i_buff[7]~1_combout ),
	.datae(!\DC1|Mux1~0_combout ),
	.dataf(!\DC1|i2cByteCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_i_buff[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_i_buff[7]~2 .extended_lut = "off";
defparam \DC1|SDA_i_buff[7]~2 .lut_mask = 64'h80FF80FF00FF80FF;
defparam \DC1|SDA_i_buff[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \DC1|SDA_i_buff[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_i_buff[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|SDA_i_buff[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_i_buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_i_buff[7] .is_wysiwyg = "true";
defparam \DC1|SDA_i_buff[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \DC1|SDA_Claim~0 (
// Equation(s):
// \DC1|SDA_Claim~0_combout  = (!\DC1|i2cState.I2CWRITE_ACK~q  & (!\DC1|i2cState.I2CREAD~q  & \DC1|i2cState.I2CREADY~q ))

	.dataa(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datab(!\DC1|i2cState.I2CREAD~q ),
	.datac(gnd),
	.datad(!\DC1|i2cState.I2CREADY~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_Claim~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_Claim~0 .extended_lut = "off";
defparam \DC1|SDA_Claim~0 .lut_mask = 64'h0088008800880088;
defparam \DC1|SDA_Claim~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \DC1|SDA_o~0 (
// Equation(s):
// \DC1|SDA_o~0_combout  = ( \DC1|i2cState.I2CSTART~q  & ( \DC1|i2cState.I2CREAD_ACK~q  & ( (\DAC_I2C_SDAT~input_o  & !\DC1|SDA_Claim~0_combout ) ) ) ) # ( !\DC1|i2cState.I2CSTART~q  & ( \DC1|i2cState.I2CREAD_ACK~q  & ( (\DAC_I2C_SDAT~input_o  & 
// !\DC1|SDA_Claim~0_combout ) ) ) ) # ( \DC1|i2cState.I2CSTART~q  & ( !\DC1|i2cState.I2CREAD_ACK~q  & ( (\DAC_I2C_SDAT~input_o  & !\DC1|SDA_Claim~0_combout ) ) ) ) # ( !\DC1|i2cState.I2CSTART~q  & ( !\DC1|i2cState.I2CREAD_ACK~q  & ( 
// (!\DC1|SDA_Claim~0_combout  & (((\DAC_I2C_SDAT~input_o )))) # (\DC1|SDA_Claim~0_combout  & (!\DC1|i2cState.I2CSTOP~q  & ((\DC1|SDA_i_buff [7])))) ) ) )

	.dataa(!\DC1|i2cState.I2CSTOP~q ),
	.datab(!\DAC_I2C_SDAT~input_o ),
	.datac(!\DC1|SDA_i_buff [7]),
	.datad(!\DC1|SDA_Claim~0_combout ),
	.datae(!\DC1|i2cState.I2CSTART~q ),
	.dataf(!\DC1|i2cState.I2CREAD_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SDA_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SDA_o~0 .extended_lut = "off";
defparam \DC1|SDA_o~0 .lut_mask = 64'h330A330033003300;
defparam \DC1|SDA_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N32
dffeas \DC1|SDA_d (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|SDA_o~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|SDA_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|SDA_d .is_wysiwyg = "true";
defparam \DC1|SDA_d .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \DC1|Selector6~1 (
// Equation(s):
// \DC1|Selector6~1_combout  = ( \DC1|i2c_clk~DUPLICATE_q  & ( (\DC1|i2cState.I2CWRITE_ACK~q  & !\DC1|SDA_d~q ) ) )

	.dataa(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datab(gnd),
	.datac(!\DC1|SDA_d~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2c_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector6~1 .extended_lut = "off";
defparam \DC1|Selector6~1 .lut_mask = 64'h0000000050505050;
defparam \DC1|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \DC1|Selector6~2 (
// Equation(s):
// \DC1|Selector6~2_combout  = ( \DC1|Selector6~0_combout  & ( \DC1|Selector6~1_combout  ) ) # ( !\DC1|Selector6~0_combout  & ( \DC1|Selector6~1_combout  & ( (\DC1|state.UPDATE~q  & (((!\DC1|i2cByteCounter [1]) # (!\DC1|i2cByteCounter[0]~DUPLICATE_q )) # 
// (\DC1|i2cByteCounter [2]))) ) ) ) # ( \DC1|Selector6~0_combout  & ( !\DC1|Selector6~1_combout  ) )

	.dataa(!\DC1|i2cByteCounter [2]),
	.datab(!\DC1|i2cByteCounter [1]),
	.datac(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datad(!\DC1|state.UPDATE~q ),
	.datae(!\DC1|Selector6~0_combout ),
	.dataf(!\DC1|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector6~2 .extended_lut = "off";
defparam \DC1|Selector6~2 .lut_mask = 64'h0000FFFF00FDFFFF;
defparam \DC1|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N8
dffeas \DC1|i2cState.I2CWRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CWRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CWRITE .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CWRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \DC1|WideNor2 (
// Equation(s):
// \DC1|WideNor2~combout  = ( !\DC1|i2cState.I2CADDRS~q  & ( (!\DC1|i2cState.I2CREAD~q  & !\DC1|i2cState.I2CWRITE~q ) ) )

	.dataa(!\DC1|i2cState.I2CREAD~q ),
	.datab(gnd),
	.datac(!\DC1|i2cState.I2CWRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2cState.I2CADDRS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|WideNor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|WideNor2 .extended_lut = "off";
defparam \DC1|WideNor2 .lut_mask = 64'hA0A0A0A000000000;
defparam \DC1|WideNor2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \DC1|Selector11~0 (
// Equation(s):
// \DC1|Selector11~0_combout  = ( \DC1|i2cBitCounter [0] & ( !\DC1|WideNor2~combout  & ( !\DC1|SCL_o~1_combout  ) ) ) # ( !\DC1|i2cBitCounter [0] & ( !\DC1|WideNor2~combout  & ( \DC1|SCL_o~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|SCL_o~1_combout ),
	.datad(gnd),
	.datae(!\DC1|i2cBitCounter [0]),
	.dataf(!\DC1|WideNor2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector11~0 .extended_lut = "off";
defparam \DC1|Selector11~0 .lut_mask = 64'h0F0FF0F000000000;
defparam \DC1|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \DC1|i2cBitCounter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cBitCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cBitCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DC1|i2cBitCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \DC1|WideOr8~0 (
// Equation(s):
// \DC1|WideOr8~0_combout  = (!\DC1|i2cBitCounter[0]~DUPLICATE_q  & (!\DC1|i2cBitCounter [1] & !\DC1|i2cBitCounter [2]))

	.dataa(!\DC1|i2cBitCounter[0]~DUPLICATE_q ),
	.datab(!\DC1|i2cBitCounter [1]),
	.datac(gnd),
	.datad(!\DC1|i2cBitCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|WideOr8~0 .extended_lut = "off";
defparam \DC1|WideOr8~0 .lut_mask = 64'h8800880088008800;
defparam \DC1|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \DC1|Selector3~0 (
// Equation(s):
// \DC1|Selector3~0_combout  = ( \DC1|WideOr8~0_combout  & ( (!\DC1|i2c_clk~q  & ((\DC1|i2cState.I2CADDRS~q ))) # (\DC1|i2c_clk~q  & (\DC1|i2cState.I2CSTART~q )) ) ) # ( !\DC1|WideOr8~0_combout  & ( ((\DC1|i2cState.I2CSTART~q  & \DC1|i2c_clk~q )) # 
// (\DC1|i2cState.I2CADDRS~q ) ) )

	.dataa(!\DC1|i2cState.I2CSTART~q ),
	.datab(gnd),
	.datac(!\DC1|i2c_clk~q ),
	.datad(!\DC1|i2cState.I2CADDRS~q ),
	.datae(gnd),
	.dataf(!\DC1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector3~0 .extended_lut = "off";
defparam \DC1|Selector3~0 .lut_mask = 64'h05FF05FF05F505F5;
defparam \DC1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \DC1|i2cState.I2CADDRS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CADDRS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CADDRS .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CADDRS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \DC1|Selector2~0 (
// Equation(s):
// \DC1|Selector2~0_combout  = ( \DC1|WideOr8~0_combout  & ( (!\DC1|SCL_o~1_combout  & (((\DC1|i2cState.I2CWRITE~q )) # (\DC1|i2cState.I2CADDRS~q ))) # (\DC1|SCL_o~1_combout  & (((\DC1|i2cState.I2CWRITE_ACK~q )))) ) ) # ( !\DC1|WideOr8~0_combout  & ( 
// (\DC1|SCL_o~1_combout  & \DC1|i2cState.I2CWRITE_ACK~q ) ) )

	.dataa(!\DC1|SCL_o~1_combout ),
	.datab(!\DC1|i2cState.I2CADDRS~q ),
	.datac(!\DC1|i2cState.I2CWRITE~q ),
	.datad(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datae(gnd),
	.dataf(!\DC1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector2~0 .extended_lut = "off";
defparam \DC1|Selector2~0 .lut_mask = 64'h005500552A7F2A7F;
defparam \DC1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \DC1|i2cState.I2CWRITE_ACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CWRITE_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CWRITE_ACK .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CWRITE_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \DC1|i2cinACK (
// Equation(s):
// \DC1|i2cinACK~combout  = LCELL((\DC1|i2cState.I2CREAD_ACK~q ) # (\DC1|i2cState.I2CWRITE_ACK~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datad(!\DC1|i2cState.I2CREAD_ACK~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2cinACK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2cinACK .extended_lut = "off";
defparam \DC1|i2cinACK .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \DC1|i2cinACK .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \DC1|i2cByteCounter[2]~0 (
// Equation(s):
// \DC1|i2cByteCounter[2]~0_combout  = !\DC1|i2cByteCounter [2] $ (((!\DC1|i2cByteCounter [1]) # (!\DC1|i2cByteCounter[0]~DUPLICATE_q )))

	.dataa(!\DC1|i2cByteCounter [1]),
	.datab(gnd),
	.datac(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datad(!\DC1|i2cByteCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|i2cByteCounter[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|i2cByteCounter[2]~0 .extended_lut = "off";
defparam \DC1|i2cByteCounter[2]~0 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \DC1|i2cByteCounter[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \DC1|i2cByteCounter[2] (
	.clk(\DC1|i2cinACK~combout ),
	.d(gnd),
	.asdata(\DC1|i2cByteCounter[2]~0_combout ),
	.clrn(!\DC1|i2cState.I2CSTART~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cByteCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cByteCounter[2] .is_wysiwyg = "true";
defparam \DC1|i2cByteCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \DC1|Selector8~0 (
// Equation(s):
// \DC1|Selector8~0_combout  = ( \DC1|i2cByteCounter[0]~DUPLICATE_q  & ( (\DC1|state.UPDATE~q  & ((!\DC1|i2cByteCounter [1]) # (\DC1|i2cByteCounter [2]))) ) ) # ( !\DC1|i2cByteCounter[0]~DUPLICATE_q  & ( \DC1|state.UPDATE~q  ) )

	.dataa(gnd),
	.datab(!\DC1|i2cByteCounter [2]),
	.datac(!\DC1|state.UPDATE~q ),
	.datad(!\DC1|i2cByteCounter [1]),
	.datae(gnd),
	.dataf(!\DC1|i2cByteCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector8~0 .extended_lut = "off";
defparam \DC1|Selector8~0 .lut_mask = 64'h0F0F0F0F0F030F03;
defparam \DC1|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \DC1|Selector4~0 (
// Equation(s):
// \DC1|Selector4~0_combout  = ( \DC1|i2cState.I2CSTOP~q  & ( \DC1|i2cState.I2CREAD_ACK~q  & ( !\DC1|SCL_o~1_combout  ) ) ) # ( !\DC1|i2cState.I2CSTOP~q  & ( \DC1|i2cState.I2CREAD_ACK~q  & ( (!\DC1|SCL_o~1_combout  & ((!\DC1|Selector8~0_combout ) # 
// ((\DC1|i2cState.I2CWRITE_ACK~q  & \DC1|SDA_d~q )))) ) ) ) # ( \DC1|i2cState.I2CSTOP~q  & ( !\DC1|i2cState.I2CREAD_ACK~q  & ( !\DC1|SCL_o~1_combout  ) ) ) # ( !\DC1|i2cState.I2CSTOP~q  & ( !\DC1|i2cState.I2CREAD_ACK~q  & ( (!\DC1|SCL_o~1_combout  & 
// (\DC1|i2cState.I2CWRITE_ACK~q  & ((!\DC1|Selector8~0_combout ) # (\DC1|SDA_d~q )))) ) ) )

	.dataa(!\DC1|SCL_o~1_combout ),
	.datab(!\DC1|Selector8~0_combout ),
	.datac(!\DC1|i2cState.I2CWRITE_ACK~q ),
	.datad(!\DC1|SDA_d~q ),
	.datae(!\DC1|i2cState.I2CSTOP~q ),
	.dataf(!\DC1|i2cState.I2CREAD_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector4~0 .extended_lut = "off";
defparam \DC1|Selector4~0 .lut_mask = 64'h080AAAAA888AAAAA;
defparam \DC1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N26
dffeas \DC1|i2cState.I2CSTOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CSTOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CSTOP .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CSTOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \DC1|Selector0~0 (
// Equation(s):
// \DC1|Selector0~0_combout  = ( \DC1|i2c_clk~DUPLICATE_q  & ( \DC1|i2cState.I2CREADY~q  ) ) # ( !\DC1|i2c_clk~DUPLICATE_q  & ( (!\DC1|i2cState.I2CSTOP~q  & ((\DC1|i2cState.I2CREADY~q ) # (\DC1|state.IDLE~q ))) ) )

	.dataa(!\DC1|i2cState.I2CSTOP~q ),
	.datab(gnd),
	.datac(!\DC1|state.IDLE~q ),
	.datad(!\DC1|i2cState.I2CREADY~q ),
	.datae(gnd),
	.dataf(!\DC1|i2c_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|Selector0~0 .extended_lut = "off";
defparam \DC1|Selector0~0 .lut_mask = 64'h0AAA0AAA00FF00FF;
defparam \DC1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N52
dffeas \DC1|i2cState.I2CREADY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DC1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DC1|i2c_double_clk_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DC1|i2cState.I2CREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DC1|i2cState.I2CREADY .is_wysiwyg = "true";
defparam \DC1|i2cState.I2CREADY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \DC1|SCL_o~1 (
// Equation(s):
// \DC1|SCL_o~1_combout  = ( \DC1|i2c_clk~DUPLICATE_q  & ( !\DC1|i2cState.I2CREADY~q  ) ) # ( !\DC1|i2c_clk~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DC1|i2cState.I2CREADY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DC1|i2c_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DC1|SCL_o~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DC1|SCL_o~1 .extended_lut = "off";
defparam \DC1|SCL_o~1 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \DC1|SCL_o~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \AVC1|Add0~61 (
// Equation(s):
// \AVC1|Add0~61_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \AVC1|Add0~62  = CARRY(( \AVC1|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~61_sumout ),
	.cout(\AVC1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~61 .extended_lut = "off";
defparam \AVC1|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \AVC1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \AVC1|Add0~29 (
// Equation(s):
// \AVC1|Add0~29_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [8] ) + ( GND ) + ( \AVC1|Add0~22  ))
// \AVC1|Add0~30  = CARRY(( \AVC1|mI2C_CLK_DIV [8] ) + ( GND ) + ( \AVC1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~29_sumout ),
	.cout(\AVC1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~29 .extended_lut = "off";
defparam \AVC1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N27
cyclonev_lcell_comb \AVC1|Add0~33 (
// Equation(s):
// \AVC1|Add0~33_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [9] ) + ( GND ) + ( \AVC1|Add0~30  ))
// \AVC1|Add0~34  = CARRY(( \AVC1|mI2C_CLK_DIV [9] ) + ( GND ) + ( \AVC1|Add0~30  ))

	.dataa(!\AVC1|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~33_sumout ),
	.cout(\AVC1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~33 .extended_lut = "off";
defparam \AVC1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \AVC1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N29
dffeas \AVC1|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N30
cyclonev_lcell_comb \AVC1|Add0~37 (
// Equation(s):
// \AVC1|Add0~37_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [10] ) + ( GND ) + ( \AVC1|Add0~34  ))
// \AVC1|Add0~38  = CARRY(( \AVC1|mI2C_CLK_DIV [10] ) + ( GND ) + ( \AVC1|Add0~34  ))

	.dataa(gnd),
	.datab(!\AVC1|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~37_sumout ),
	.cout(\AVC1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~37 .extended_lut = "off";
defparam \AVC1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \AVC1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N32
dffeas \AVC1|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N57
cyclonev_lcell_comb \AVC1|LessThan0~2 (
// Equation(s):
// \AVC1|LessThan0~2_combout  = ( !\AVC1|mI2C_CLK_DIV [10] & ( !\AVC1|mI2C_CLK_DIV [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AVC1|mI2C_CLK_DIV [9]),
	.datae(gnd),
	.dataf(!\AVC1|mI2C_CLK_DIV [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan0~2 .extended_lut = "off";
defparam \AVC1|LessThan0~2 .lut_mask = 64'hFF00FF0000000000;
defparam \AVC1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N48
cyclonev_lcell_comb \AVC1|LessThan0~0 (
// Equation(s):
// \AVC1|LessThan0~0_combout  = ( !\AVC1|mI2C_CLK_DIV [5] & ( (!\AVC1|mI2C_CLK_DIV [3] & (!\AVC1|mI2C_CLK_DIV [2] & !\AVC1|mI2C_CLK_DIV [4])) ) )

	.dataa(gnd),
	.datab(!\AVC1|mI2C_CLK_DIV [3]),
	.datac(!\AVC1|mI2C_CLK_DIV [2]),
	.datad(!\AVC1|mI2C_CLK_DIV [4]),
	.datae(gnd),
	.dataf(!\AVC1|mI2C_CLK_DIV [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan0~0 .extended_lut = "off";
defparam \AVC1|LessThan0~0 .lut_mask = 64'hC000C00000000000;
defparam \AVC1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N33
cyclonev_lcell_comb \AVC1|Add0~1 (
// Equation(s):
// \AVC1|Add0~1_sumout  = SUM(( \AVC1|mI2C_CLK_DIV[11]~DUPLICATE_q  ) + ( GND ) + ( \AVC1|Add0~38  ))
// \AVC1|Add0~2  = CARRY(( \AVC1|mI2C_CLK_DIV[11]~DUPLICATE_q  ) + ( GND ) + ( \AVC1|Add0~38  ))

	.dataa(!\AVC1|mI2C_CLK_DIV[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~1_sumout ),
	.cout(\AVC1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~1 .extended_lut = "off";
defparam \AVC1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \AVC1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N35
dffeas \AVC1|mI2C_CLK_DIV[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[11]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N36
cyclonev_lcell_comb \AVC1|Add0~45 (
// Equation(s):
// \AVC1|Add0~45_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [12] ) + ( GND ) + ( \AVC1|Add0~2  ))
// \AVC1|Add0~46  = CARRY(( \AVC1|mI2C_CLK_DIV [12] ) + ( GND ) + ( \AVC1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~45_sumout ),
	.cout(\AVC1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~45 .extended_lut = "off";
defparam \AVC1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N38
dffeas \AVC1|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \AVC1|Add0~41 (
// Equation(s):
// \AVC1|Add0~41_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [13] ) + ( GND ) + ( \AVC1|Add0~46  ))
// \AVC1|Add0~42  = CARRY(( \AVC1|mI2C_CLK_DIV [13] ) + ( GND ) + ( \AVC1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~41_sumout ),
	.cout(\AVC1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~41 .extended_lut = "off";
defparam \AVC1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N41
dffeas \AVC1|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N42
cyclonev_lcell_comb \AVC1|Add0~53 (
// Equation(s):
// \AVC1|Add0~53_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [14] ) + ( GND ) + ( \AVC1|Add0~42  ))
// \AVC1|Add0~54  = CARRY(( \AVC1|mI2C_CLK_DIV [14] ) + ( GND ) + ( \AVC1|Add0~42  ))

	.dataa(gnd),
	.datab(!\AVC1|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~53_sumout ),
	.cout(\AVC1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~53 .extended_lut = "off";
defparam \AVC1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \AVC1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N44
dffeas \AVC1|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N45
cyclonev_lcell_comb \AVC1|Add0~49 (
// Equation(s):
// \AVC1|Add0~49_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [15] ) + ( GND ) + ( \AVC1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~49 .extended_lut = "off";
defparam \AVC1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N47
dffeas \AVC1|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N51
cyclonev_lcell_comb \AVC1|LessThan0~3 (
// Equation(s):
// \AVC1|LessThan0~3_combout  = ( !\AVC1|mI2C_CLK_DIV [13] & ( (!\AVC1|mI2C_CLK_DIV [12] & (!\AVC1|mI2C_CLK_DIV [14] & !\AVC1|mI2C_CLK_DIV [15])) ) )

	.dataa(!\AVC1|mI2C_CLK_DIV [12]),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [14]),
	.datad(!\AVC1|mI2C_CLK_DIV [15]),
	.datae(gnd),
	.dataf(!\AVC1|mI2C_CLK_DIV [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan0~3 .extended_lut = "off";
defparam \AVC1|LessThan0~3 .lut_mask = 64'hA000A00000000000;
defparam \AVC1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N34
dffeas \AVC1|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \AVC1|LessThan0~4 (
// Equation(s):
// \AVC1|LessThan0~4_combout  = ( \AVC1|mI2C_CLK_DIV [11] & ( \AVC1|LessThan0~1_combout  & ( (!\AVC1|LessThan0~2_combout ) # ((!\AVC1|LessThan0~0_combout ) # (!\AVC1|LessThan0~3_combout )) ) ) ) # ( !\AVC1|mI2C_CLK_DIV [11] & ( \AVC1|LessThan0~1_combout  & ( 
// !\AVC1|LessThan0~3_combout  ) ) ) # ( \AVC1|mI2C_CLK_DIV [11] & ( !\AVC1|LessThan0~1_combout  & ( (!\AVC1|LessThan0~2_combout ) # (!\AVC1|LessThan0~3_combout ) ) ) ) # ( !\AVC1|mI2C_CLK_DIV [11] & ( !\AVC1|LessThan0~1_combout  & ( 
// !\AVC1|LessThan0~3_combout  ) ) )

	.dataa(!\AVC1|LessThan0~2_combout ),
	.datab(!\AVC1|LessThan0~0_combout ),
	.datac(!\AVC1|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\AVC1|mI2C_CLK_DIV [11]),
	.dataf(!\AVC1|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan0~4 .extended_lut = "off";
defparam \AVC1|LessThan0~4 .lut_mask = 64'hF0F0FAFAF0F0FEFE;
defparam \AVC1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N2
dffeas \AVC1|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N3
cyclonev_lcell_comb \AVC1|Add0~57 (
// Equation(s):
// \AVC1|Add0~57_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [1] ) + ( GND ) + ( \AVC1|Add0~62  ))
// \AVC1|Add0~58  = CARRY(( \AVC1|mI2C_CLK_DIV [1] ) + ( GND ) + ( \AVC1|Add0~62  ))

	.dataa(!\AVC1|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~57_sumout ),
	.cout(\AVC1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~57 .extended_lut = "off";
defparam \AVC1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \AVC1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N5
dffeas \AVC1|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \AVC1|Add0~9 (
// Equation(s):
// \AVC1|Add0~9_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [2] ) + ( GND ) + ( \AVC1|Add0~58  ))
// \AVC1|Add0~10  = CARRY(( \AVC1|mI2C_CLK_DIV [2] ) + ( GND ) + ( \AVC1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~9_sumout ),
	.cout(\AVC1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~9 .extended_lut = "off";
defparam \AVC1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N7
dffeas \AVC1|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N9
cyclonev_lcell_comb \AVC1|Add0~5 (
// Equation(s):
// \AVC1|Add0~5_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [3] ) + ( GND ) + ( \AVC1|Add0~10  ))
// \AVC1|Add0~6  = CARRY(( \AVC1|mI2C_CLK_DIV [3] ) + ( GND ) + ( \AVC1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~5_sumout ),
	.cout(\AVC1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~5 .extended_lut = "off";
defparam \AVC1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N11
dffeas \AVC1|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N12
cyclonev_lcell_comb \AVC1|Add0~17 (
// Equation(s):
// \AVC1|Add0~17_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [4] ) + ( GND ) + ( \AVC1|Add0~6  ))
// \AVC1|Add0~18  = CARRY(( \AVC1|mI2C_CLK_DIV [4] ) + ( GND ) + ( \AVC1|Add0~6  ))

	.dataa(gnd),
	.datab(!\AVC1|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~17_sumout ),
	.cout(\AVC1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~17 .extended_lut = "off";
defparam \AVC1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \AVC1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N14
dffeas \AVC1|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N15
cyclonev_lcell_comb \AVC1|Add0~13 (
// Equation(s):
// \AVC1|Add0~13_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [5] ) + ( GND ) + ( \AVC1|Add0~18  ))
// \AVC1|Add0~14  = CARRY(( \AVC1|mI2C_CLK_DIV [5] ) + ( GND ) + ( \AVC1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~13_sumout ),
	.cout(\AVC1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~13 .extended_lut = "off";
defparam \AVC1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N17
dffeas \AVC1|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N18
cyclonev_lcell_comb \AVC1|Add0~25 (
// Equation(s):
// \AVC1|Add0~25_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [6] ) + ( GND ) + ( \AVC1|Add0~14  ))
// \AVC1|Add0~26  = CARRY(( \AVC1|mI2C_CLK_DIV [6] ) + ( GND ) + ( \AVC1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~25_sumout ),
	.cout(\AVC1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~25 .extended_lut = "off";
defparam \AVC1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \AVC1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N20
dffeas \AVC1|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N21
cyclonev_lcell_comb \AVC1|Add0~21 (
// Equation(s):
// \AVC1|Add0~21_sumout  = SUM(( \AVC1|mI2C_CLK_DIV [7] ) + ( GND ) + ( \AVC1|Add0~26  ))
// \AVC1|Add0~22  = CARRY(( \AVC1|mI2C_CLK_DIV [7] ) + ( GND ) + ( \AVC1|Add0~26  ))

	.dataa(!\AVC1|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AVC1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\AVC1|Add0~21_sumout ),
	.cout(\AVC1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \AVC1|Add0~21 .extended_lut = "off";
defparam \AVC1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \AVC1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N23
dffeas \AVC1|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N26
dffeas \AVC1|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AVC1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\AVC1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \AVC1|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N54
cyclonev_lcell_comb \AVC1|LessThan0~1 (
// Equation(s):
// \AVC1|LessThan0~1_combout  = ( \AVC1|mI2C_CLK_DIV [6] & ( (\AVC1|mI2C_CLK_DIV [8] & \AVC1|mI2C_CLK_DIV [7]) ) )

	.dataa(!\AVC1|mI2C_CLK_DIV [8]),
	.datab(gnd),
	.datac(!\AVC1|mI2C_CLK_DIV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|mI2C_CLK_DIV [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan0~1 .extended_lut = "off";
defparam \AVC1|LessThan0~1 .lut_mask = 64'h0000000005050505;
defparam \AVC1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \AVC1|mI2C_CTRL_CLK~0 (
// Equation(s):
// \AVC1|mI2C_CTRL_CLK~0_combout  = ( \AVC1|mI2C_CLK_DIV [11] & ( \AVC1|mI2C_CTRL_CLK~q  & ( (\AVC1|LessThan0~2_combout  & (\AVC1|LessThan0~3_combout  & ((!\AVC1|LessThan0~1_combout ) # (\AVC1|LessThan0~0_combout )))) ) ) ) # ( !\AVC1|mI2C_CLK_DIV [11] & ( 
// \AVC1|mI2C_CTRL_CLK~q  & ( \AVC1|LessThan0~3_combout  ) ) ) # ( \AVC1|mI2C_CLK_DIV [11] & ( !\AVC1|mI2C_CTRL_CLK~q  & ( (!\AVC1|LessThan0~2_combout ) # ((!\AVC1|LessThan0~3_combout ) # ((\AVC1|LessThan0~1_combout  & !\AVC1|LessThan0~0_combout ))) ) ) ) # 
// ( !\AVC1|mI2C_CLK_DIV [11] & ( !\AVC1|mI2C_CTRL_CLK~q  & ( !\AVC1|LessThan0~3_combout  ) ) )

	.dataa(!\AVC1|LessThan0~1_combout ),
	.datab(!\AVC1|LessThan0~2_combout ),
	.datac(!\AVC1|LessThan0~3_combout ),
	.datad(!\AVC1|LessThan0~0_combout ),
	.datae(!\AVC1|mI2C_CLK_DIV [11]),
	.dataf(!\AVC1|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \AVC1|mI2C_CTRL_CLK~0 .lut_mask = 64'hF0F0FDFC0F0F0203;
defparam \AVC1|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N53
dffeas \AVC1|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\AVC1|mI2C_CTRL_CLK~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \AVC1|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N31
dffeas \AVC1|u0|SD_COUNTER[3]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[3]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \AVC1|LUT_INDEX[0]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[0]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N16
dffeas \AVC1|LUT_INDEX[5]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[5]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[5]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \AVC1|LUT_INDEX[2]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[2]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \AVC1|LUT_INDEX[4] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[4]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \AVC1|LUT_INDEX[4]~3 (
// Equation(s):
// \AVC1|LUT_INDEX[4]~3_combout  = ( \AVC1|LUT_INDEX [1] & ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX [4] $ (((!\AVC1|LUT_INDEX[2]~DUPLICATE_q ) # ((!\AVC1|LUT_INDEX [0]) # (!\AVC1|LUT_INDEX [3])))) ) ) ) # ( !\AVC1|LUT_INDEX [1] & ( 
// \AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX [4] ) ) ) # ( \AVC1|LUT_INDEX [1] & ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX [4] ) ) ) # ( !\AVC1|LUT_INDEX [1] & ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX [4] ) ) )

	.dataa(!\AVC1|LUT_INDEX [4]),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [0]),
	.datad(!\AVC1|LUT_INDEX [3]),
	.datae(!\AVC1|LUT_INDEX [1]),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[4]~3 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[4]~3 .lut_mask = 64'h5555555555555556;
defparam \AVC1|LUT_INDEX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \AVC1|LUT_INDEX[4]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[4]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[4]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \AVC1|LUT_INDEX[5]~1 (
// Equation(s):
// \AVC1|LUT_INDEX[5]~1_combout  = (\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX[4]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[5]~1 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[5]~1 .lut_mask = 64'h000F000F000F000F;
defparam \AVC1|LUT_INDEX[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \AVC1|LUT_INDEX[5]~2 (
// Equation(s):
// \AVC1|LUT_INDEX[5]~2_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  $ (((!\AVC1|LUT_INDEX [1]) # ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q ) # (!\AVC1|LUT_INDEX[5]~1_combout )))) ) ) ) # ( !\AVC1|LUT_INDEX 
// [0] & ( \AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  ) ) ) # ( \AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX[5]~0_combout  & ( 
// \AVC1|LUT_INDEX[5]~DUPLICATE_q  ) ) )

	.dataa(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [1]),
	.datac(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX[5]~1_combout ),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[5]~2 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[5]~2 .lut_mask = 64'h5555555555555556;
defparam \AVC1|LUT_INDEX[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \AVC1|LUT_INDEX[5] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[5]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[1]~5 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[1]~5_combout  = ( \AVC1|mI2C_GO~q  & ( \AVC1|u0|SD_COUNTER [3] & ( !\AVC1|u0|SD_COUNTER [0] $ (\AVC1|u0|SD_COUNTER [1]) ) ) ) # ( !\AVC1|mI2C_GO~q  & ( \AVC1|u0|SD_COUNTER [3] ) ) # ( \AVC1|mI2C_GO~q  & ( !\AVC1|u0|SD_COUNTER [3] & ( 
// (!\AVC1|u0|SD_COUNTER [0] & (!\AVC1|u0|SD_COUNTER [1] & ((!\AVC1|u0|SD_COUNTER[0]~0_combout ) # (\AVC1|u0|SD_COUNTER [5])))) # (\AVC1|u0|SD_COUNTER [0] & (((\AVC1|u0|SD_COUNTER [1])))) ) ) ) # ( !\AVC1|mI2C_GO~q  & ( !\AVC1|u0|SD_COUNTER [3] ) )

	.dataa(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datab(!\AVC1|u0|SD_COUNTER [5]),
	.datac(!\AVC1|u0|SD_COUNTER [0]),
	.datad(!\AVC1|u0|SD_COUNTER [1]),
	.datae(!\AVC1|mI2C_GO~q ),
	.dataf(!\AVC1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[1]~5 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[1]~5 .lut_mask = 64'hFFFFB00FFFFFF00F;
defparam \AVC1|u0|SD_COUNTER[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \AVC1|u0|SD_COUNTER[1] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|SD_COUNTER[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N20
dffeas \AVC1|u0|SD_COUNTER[4]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[4]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[0]~0 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[0]~0_combout  = ( !\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\AVC1|u0|SD_COUNTER [1] & !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\AVC1|u0|SD_COUNTER [1]),
	.datac(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[0]~0 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[0]~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \AVC1|u0|SD_COUNTER[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N12
cyclonev_lcell_comb \AVC1|u0|Add0~1 (
// Equation(s):
// \AVC1|u0|Add0~1_combout  = ( \AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\AVC1|u0|SD_COUNTER [4] ) ) # ( !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ( !\AVC1|u0|SD_COUNTER [4] $ (((!\AVC1|u0|SD_COUNTER [0] & (!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & 
// !\AVC1|u0|SD_COUNTER [1])))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [0]),
	.datab(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [4]),
	.datad(!\AVC1|u0|SD_COUNTER [1]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Add0~1 .extended_lut = "off";
defparam \AVC1|u0|Add0~1 .lut_mask = 64'h78F078F0F0F0F0F0;
defparam \AVC1|u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[4]~2 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[4]~2_combout  = ( \AVC1|u0|SD_COUNTER [5] & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # (!\AVC1|u0|Add0~1_combout ) ) ) # ( !\AVC1|u0|SD_COUNTER [5] & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # ((!\AVC1|u0|Add0~1_combout  & 
// ((!\AVC1|u0|SD_COUNTER[0]~0_combout ) # (!\AVC1|u0|Mux0~0_combout )))) ) )

	.dataa(!\AVC1|mI2C_GO~DUPLICATE_q ),
	.datab(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\AVC1|u0|Mux0~0_combout ),
	.datad(!\AVC1|u0|Add0~1_combout ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[4]~2 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[4]~2 .lut_mask = 64'hFEAAFEAAFFAAFFAA;
defparam \AVC1|u0|SD_COUNTER[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N19
dffeas \AVC1|u0|SD_COUNTER[4] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N36
cyclonev_lcell_comb \AVC1|u0|ACK2~1 (
// Equation(s):
// \AVC1|u0|ACK2~1_combout  = ( \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (\AVC1|u0|ACK2~q  & ((!\AVC1|u0|SD_COUNTER [0]) # (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) # ( !\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ( ((!\AVC1|u0|SD_COUNTER [0] & 
// !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q )) # (\AVC1|u0|ACK2~q ) ) )

	.dataa(!\AVC1|u0|ACK2~q ),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER [0]),
	.datad(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK2~1 .extended_lut = "off";
defparam \AVC1|u0|ACK2~1 .lut_mask = 64'hF555F55555505550;
defparam \AVC1|u0|ACK2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N9
cyclonev_lcell_comb \AVC1|u0|ACK2~2 (
// Equation(s):
// \AVC1|u0|ACK2~2_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (\AVC1|u0|SD_COUNTER [1] & ((!\AVC1|u0|ACK2~1_combout ) # ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & !\AVC1|u0|SD_COUNTER [0])))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [1]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [0]),
	.datad(!\AVC1|u0|ACK2~1_combout ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK2~2 .extended_lut = "off";
defparam \AVC1|u0|ACK2~2 .lut_mask = 64'h0000000055405540;
defparam \AVC1|u0|ACK2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N54
cyclonev_lcell_comb \AVC1|u0|ACK2~0 (
// Equation(s):
// \AVC1|u0|ACK2~0_combout  = ( \AVC1|u0|ACK2~1_combout  & ( \AVC1|u0|ACK2~2_combout  & ( (!\AVC1|u0|SD_COUNTER [5] & (\AVC1|u0|ACK2~q )) # (\AVC1|u0|SD_COUNTER [5] & (((\AVC1|u0|ACK2~q  & \AVC1|u0|SD_COUNTER [4])) # (\FPGA_I2C_SDAT~input_o ))) ) ) ) # ( 
// !\AVC1|u0|ACK2~1_combout  & ( \AVC1|u0|ACK2~2_combout  & ( (\AVC1|u0|ACK2~q  & ((!\AVC1|u0|SD_COUNTER [5]) # ((\FPGA_I2C_SDAT~input_o  & !\AVC1|u0|SD_COUNTER [4])))) ) ) ) # ( \AVC1|u0|ACK2~1_combout  & ( !\AVC1|u0|ACK2~2_combout  & ( \AVC1|u0|ACK2~q  ) ) 
// ) # ( !\AVC1|u0|ACK2~1_combout  & ( !\AVC1|u0|ACK2~2_combout  & ( \AVC1|u0|ACK2~q  ) ) )

	.dataa(!\AVC1|u0|ACK2~q ),
	.datab(!\FPGA_I2C_SDAT~input_o ),
	.datac(!\AVC1|u0|SD_COUNTER [4]),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(!\AVC1|u0|ACK2~1_combout ),
	.dataf(!\AVC1|u0|ACK2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK2~0 .extended_lut = "off";
defparam \AVC1|u0|ACK2~0 .lut_mask = 64'h5555555555105537;
defparam \AVC1|u0|ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N35
dffeas \AVC1|u0|ACK2 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|ACK2~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|ACK2 .is_wysiwyg = "true";
defparam \AVC1|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \AVC1|u0|ACK3~1 (
// Equation(s):
// \AVC1|u0|ACK3~1_combout  = ( \AVC1|u0|SD_COUNTER [1] & ( (!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ) # ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ) # ((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ) # (!\AVC1|u0|SD_COUNTER [5]))) ) ) # ( !\AVC1|u0|SD_COUNTER [1] & ( 
// (((!\AVC1|u0|SD_COUNTER [5]) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q )) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q )) # (\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK3~1 .extended_lut = "off";
defparam \AVC1|u0|ACK3~1 .lut_mask = 64'hFF7FFF7FFFFEFFFE;
defparam \AVC1|u0|ACK3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \AVC1|u0|SD[22]~0 (
// Equation(s):
// \AVC1|u0|SD[22]~0_combout  = ( \AVC1|u0|SD_COUNTER [4] & ( (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & !\AVC1|u0|SD_COUNTER [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD[22]~0 .extended_lut = "off";
defparam \AVC1|u0|SD[22]~0 .lut_mask = 64'h000000000F000F00;
defparam \AVC1|u0|SD[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N15
cyclonev_lcell_comb \AVC1|u0|ACK3~0 (
// Equation(s):
// \AVC1|u0|ACK3~0_combout  = ( \AVC1|u0|SD_COUNTER [4] & ( (\AVC1|u0|SD_COUNTER [3] & \AVC1|u0|SD_COUNTER [5]) ) ) # ( !\AVC1|u0|SD_COUNTER [4] & ( (!\AVC1|u0|SD_COUNTER [3] & \AVC1|u0|SD_COUNTER [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER [3]),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK3~0 .extended_lut = "off";
defparam \AVC1|u0|ACK3~0 .lut_mask = 64'h00F000F0000F000F;
defparam \AVC1|u0|ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \AVC1|u0|ACK3~2 (
// Equation(s):
// \AVC1|u0|ACK3~2_combout  = ( \AVC1|u0|SD_COUNTER[0]~0_combout  & ( \AVC1|u0|ACK3~0_combout  & ( (!\AVC1|u0|SD_COUNTER [0]) # (((\AVC1|u0|SD[22]~0_combout  & \AVC1|u0|SD_COUNTER [4])) # (\AVC1|u0|ACK3~1_combout )) ) ) ) # ( 
// !\AVC1|u0|SD_COUNTER[0]~0_combout  & ( \AVC1|u0|ACK3~0_combout  & ( ((\AVC1|u0|SD[22]~0_combout  & \AVC1|u0|SD_COUNTER [4])) # (\AVC1|u0|ACK3~1_combout ) ) ) ) # ( \AVC1|u0|SD_COUNTER[0]~0_combout  & ( !\AVC1|u0|ACK3~0_combout  & ( \AVC1|u0|ACK3~1_combout 
//  ) ) ) # ( !\AVC1|u0|SD_COUNTER[0]~0_combout  & ( !\AVC1|u0|ACK3~0_combout  & ( \AVC1|u0|ACK3~1_combout  ) ) )

	.dataa(!\AVC1|u0|SD[22]~0_combout ),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|ACK3~1_combout ),
	.datad(!\AVC1|u0|SD_COUNTER [4]),
	.datae(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.dataf(!\AVC1|u0|ACK3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK3~2 .extended_lut = "off";
defparam \AVC1|u0|ACK3~2 .lut_mask = 64'h0F0F0F0F0F5FCFDF;
defparam \AVC1|u0|ACK3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \AVC1|u0|ACK3~3 (
// Equation(s):
// \AVC1|u0|ACK3~3_combout  = ( !\AVC1|u0|ACK3~q  & ( (!\AVC1|u0|ACK3~1_combout  & (\AVC1|u0|SD_COUNTER[0]~0_combout  & (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|ACK3~0_combout  & \FPGA_I2C_SDAT~input_o )))) ) ) # ( \AVC1|u0|ACK3~q  & ( 
// (((\AVC1|u0|SD_COUNTER[0]~0_combout  & (\AVC1|u0|ACK3~0_combout  & \FPGA_I2C_SDAT~input_o ))) # (\AVC1|u0|ACK3~2_combout )) ) )

	.dataa(!\AVC1|u0|ACK3~1_combout ),
	.datab(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\AVC1|u0|ACK3~2_combout ),
	.datad(!\AVC1|u0|ACK3~0_combout ),
	.datae(!\AVC1|u0|ACK3~q ),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(!\AVC1|u0|SD_COUNTER [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK3~3 .extended_lut = "on";
defparam \AVC1|u0|ACK3~3 .lut_mask = 64'h00000F0F00020F3F;
defparam \AVC1|u0|ACK3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N26
dffeas \AVC1|u0|ACK3 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|ACK3~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|ACK3 .is_wysiwyg = "true";
defparam \AVC1|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N13
dffeas \AVC1|u0|SD_COUNTER[2] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \AVC1|u0|Selector4~0 (
// Equation(s):
// \AVC1|u0|Selector4~0_combout  = ( \AVC1|u0|SD_COUNTER [3] & ( (\AVC1|u0|SD_COUNTER [2] & (\AVC1|u0|SD_COUNTER [1] & (\AVC1|u0|SD_COUNTER [5] & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ))) ) ) # ( !\AVC1|u0|SD_COUNTER [3] & ( (!\AVC1|u0|SD_COUNTER [2] & 
// (\AVC1|u0|SD_COUNTER [1] & (\AVC1|u0|SD_COUNTER [5] & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [2]),
	.datab(!\AVC1|u0|SD_COUNTER [1]),
	.datac(!\AVC1|u0|SD_COUNTER [5]),
	.datad(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Selector4~0 .extended_lut = "off";
defparam \AVC1|u0|Selector4~0 .lut_mask = 64'h0002000200010001;
defparam \AVC1|u0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \AVC1|u0|ACK1~0 (
// Equation(s):
// \AVC1|u0|ACK1~0_combout  = ( \AVC1|u0|SD_COUNTER [5] & ( (\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & (\AVC1|u0|SD_COUNTER [1] & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  $ (\AVC1|u0|SD_COUNTER [3])))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [3]),
	.datad(!\AVC1|u0|SD_COUNTER [1]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK1~0 .extended_lut = "off";
defparam \AVC1|u0|ACK1~0 .lut_mask = 64'h0000000000410041;
defparam \AVC1|u0|ACK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \AVC1|u0|ACK1~1 (
// Equation(s):
// \AVC1|u0|ACK1~1_combout  = ( \AVC1|u0|ACK1~q  & ( \AVC1|u0|ACK1~0_combout  & ( (!\AVC1|u0|SD_COUNTER [0]) # ((!\AVC1|u0|Selector4~0_combout ) # ((\FPGA_I2C_SDAT~input_o  & !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) ) # ( !\AVC1|u0|ACK1~q  & ( 
// \AVC1|u0|ACK1~0_combout  & ( (\FPGA_I2C_SDAT~input_o  & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|SD_COUNTER [0] & \AVC1|u0|Selector4~0_combout ))) ) ) ) # ( \AVC1|u0|ACK1~q  & ( !\AVC1|u0|ACK1~0_combout  & ( !\AVC1|u0|Selector4~0_combout  ) ) )

	.dataa(!\FPGA_I2C_SDAT~input_o ),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [0]),
	.datad(!\AVC1|u0|Selector4~0_combout ),
	.datae(!\AVC1|u0|ACK1~q ),
	.dataf(!\AVC1|u0|ACK1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|ACK1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|ACK1~1 .extended_lut = "off";
defparam \AVC1|u0|ACK1~1 .lut_mask = 64'h0000FF000004FFF4;
defparam \AVC1|u0|ACK1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N5
dffeas \AVC1|u0|ACK1 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|ACK1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|ACK1 .is_wysiwyg = "true";
defparam \AVC1|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y1_N5
dffeas \AVC1|mSetup_ST.0010 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \AVC1|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N50
dffeas \AVC1|u0|END (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|END~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|END .is_wysiwyg = "true";
defparam \AVC1|u0|END .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \AVC1|Selector1~0 (
// Equation(s):
// \AVC1|Selector1~0_combout  = ( !\AVC1|mSetup_ST.0010~q  & ( \AVC1|u0|END~q  ) ) # ( !\AVC1|mSetup_ST.0010~q  & ( !\AVC1|u0|END~q  & ( (!\AVC1|mSetup_ST.0001~q ) # ((!\AVC1|u0|ACK3~q  & (!\AVC1|u0|ACK2~q  & !\AVC1|u0|ACK1~q ))) ) ) )

	.dataa(!\AVC1|u0|ACK3~q ),
	.datab(!\AVC1|u0|ACK2~q ),
	.datac(!\AVC1|mSetup_ST.0001~q ),
	.datad(!\AVC1|u0|ACK1~q ),
	.datae(!\AVC1|mSetup_ST.0010~q ),
	.dataf(!\AVC1|u0|END~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Selector1~0 .extended_lut = "off";
defparam \AVC1|Selector1~0 .lut_mask = 64'hF8F00000FFFF0000;
defparam \AVC1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \AVC1|mSetup_ST.0000~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mSetup_ST.0000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mSetup_ST.0000~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|mSetup_ST.0000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N39
cyclonev_lcell_comb \AVC1|Selector2~0 (
// Equation(s):
// \AVC1|Selector2~0_combout  = ( \AVC1|mSetup_ST.0000~DUPLICATE_q  & ( (\AVC1|mSetup_ST.0001~q  & \AVC1|u0|END~DUPLICATE_q ) ) ) # ( !\AVC1|mSetup_ST.0000~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\AVC1|mSetup_ST.0001~q ),
	.datac(!\AVC1|u0|END~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|mSetup_ST.0000~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Selector2~0 .extended_lut = "off";
defparam \AVC1|Selector2~0 .lut_mask = 64'hFFFFFFFF03030303;
defparam \AVC1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N2
dffeas \AVC1|mSetup_ST.0001 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Selector2~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \AVC1|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N3
cyclonev_lcell_comb \AVC1|mSetup_ST~12 (
// Equation(s):
// \AVC1|mSetup_ST~12_combout  = ( \AVC1|mSetup_ST.0001~q  & ( (!\AVC1|u0|ACK2~q  & (!\AVC1|u0|END~DUPLICATE_q  & (!\AVC1|u0|ACK3~q  & !\AVC1|u0|ACK1~q ))) ) )

	.dataa(!\AVC1|u0|ACK2~q ),
	.datab(!\AVC1|u0|END~DUPLICATE_q ),
	.datac(!\AVC1|u0|ACK3~q ),
	.datad(!\AVC1|u0|ACK1~q ),
	.datae(gnd),
	.dataf(!\AVC1|mSetup_ST.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|mSetup_ST~12 .extended_lut = "off";
defparam \AVC1|mSetup_ST~12 .lut_mask = 64'h0000000080008000;
defparam \AVC1|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N4
dffeas \AVC1|mSetup_ST.0010~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mSetup_ST.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mSetup_ST.0010~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|mSetup_ST.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \AVC1|LUT_INDEX[5]~0 (
// Equation(s):
// \AVC1|LUT_INDEX[5]~0_combout  = ( \AVC1|LUT_INDEX [3] & ( \AVC1|mSetup_ST.0010~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [5]) # (!\AVC1|LUT_INDEX [4]) ) ) ) # ( !\AVC1|LUT_INDEX [3] & ( \AVC1|mSetup_ST.0010~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [5]) # 
// ((!\AVC1|LUT_INDEX [4]) # ((!\AVC1|LUT_INDEX [2] & !\AVC1|LUT_INDEX [1]))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [2]),
	.datab(!\AVC1|LUT_INDEX [1]),
	.datac(!\AVC1|LUT_INDEX [5]),
	.datad(!\AVC1|LUT_INDEX [4]),
	.datae(!\AVC1|LUT_INDEX [3]),
	.dataf(!\AVC1|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[5]~0 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[5]~0 .lut_mask = 64'h00000000FFF8FFF0;
defparam \AVC1|LUT_INDEX[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \AVC1|LUT_INDEX[0]~7 (
// Equation(s):
// \AVC1|LUT_INDEX[0]~7_combout  = ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  ) ) # ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[0]~7 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[0]~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \AVC1|LUT_INDEX[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N37
dffeas \AVC1|LUT_INDEX[0] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[0]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \AVC1|LUT_INDEX[1]~6 (
// Equation(s):
// \AVC1|LUT_INDEX[1]~6_combout  = ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX [1] $ (!\AVC1|LUT_INDEX [0]) ) ) # ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX [1] ) )

	.dataa(!\AVC1|LUT_INDEX [1]),
	.datab(gnd),
	.datac(!\AVC1|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[1]~6 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[1]~6 .lut_mask = 64'h555555555A5A5A5A;
defparam \AVC1|LUT_INDEX[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \AVC1|LUT_INDEX[1] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[1]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \AVC1|LUT_INDEX[2]~5 (
// Equation(s):
// \AVC1|LUT_INDEX[2]~5_combout  = ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (((!\AVC1|LUT_INDEX [1]) # (!\AVC1|LUT_INDEX [0]))) ) ) # ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  ) )

	.dataa(!\AVC1|LUT_INDEX [1]),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[2]~5 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[2]~5 .lut_mask = 64'h3333333336363636;
defparam \AVC1|LUT_INDEX[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N38
dffeas \AVC1|LUT_INDEX[2] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[2]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \AVC1|LUT_INDEX[3]~4 (
// Equation(s):
// \AVC1|LUT_INDEX[3]~4_combout  = ( \AVC1|LUT_INDEX[5]~0_combout  & ( !\AVC1|LUT_INDEX [3] $ (((!\AVC1|LUT_INDEX [2]) # ((!\AVC1|LUT_INDEX [0]) # (!\AVC1|LUT_INDEX [1])))) ) ) # ( !\AVC1|LUT_INDEX[5]~0_combout  & ( \AVC1|LUT_INDEX [3] ) )

	.dataa(!\AVC1|LUT_INDEX [2]),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX [0]),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\AVC1|LUT_INDEX[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LUT_INDEX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LUT_INDEX[3]~4 .extended_lut = "off";
defparam \AVC1|LUT_INDEX[3]~4 .lut_mask = 64'h3333333333363336;
defparam \AVC1|LUT_INDEX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N41
dffeas \AVC1|LUT_INDEX[3] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|LUT_INDEX[3]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \AVC1|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \AVC1|LessThan1~0 (
// Equation(s):
// \AVC1|LessThan1~0_combout  = ( \AVC1|LUT_INDEX [2] & ( \AVC1|LUT_INDEX [4] & ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  ) ) ) # ( !\AVC1|LUT_INDEX [2] & ( \AVC1|LUT_INDEX [4] & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q ) # ((!\AVC1|LUT_INDEX [3] & !\AVC1|LUT_INDEX [1])) 
// ) ) ) # ( \AVC1|LUT_INDEX [2] & ( !\AVC1|LUT_INDEX [4] ) ) # ( !\AVC1|LUT_INDEX [2] & ( !\AVC1|LUT_INDEX [4] ) )

	.dataa(gnd),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX [2]),
	.dataf(!\AVC1|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan1~0 .extended_lut = "off";
defparam \AVC1|LessThan1~0 .lut_mask = 64'hFFFFFFFFFCF0F0F0;
defparam \AVC1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N50
dffeas \AVC1|mI2C_GO~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Selector0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \AVC1|u0|Add0~0 (
// Equation(s):
// \AVC1|u0|Add0~0_combout  = ( !\AVC1|u0|SD_COUNTER [4] & ( (!\AVC1|u0|SD_COUNTER [3] & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\AVC1|u0|SD_COUNTER [1] & !\AVC1|u0|SD_COUNTER [0]))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [3]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [1]),
	.datad(!\AVC1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Add0~0 .extended_lut = "off";
defparam \AVC1|u0|Add0~0 .lut_mask = 64'h8000800000000000;
defparam \AVC1|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[5]~1 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[5]~1_combout  = ( \AVC1|u0|SD_COUNTER[0]~0_combout  & ( \AVC1|u0|Add0~0_combout  & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # ((!\AVC1|u0|SD_COUNTER [5] & !\AVC1|u0|Mux0~0_combout )) ) ) ) # ( !\AVC1|u0|SD_COUNTER[0]~0_combout  & ( 
// \AVC1|u0|Add0~0_combout  & ( (!\AVC1|u0|SD_COUNTER [5]) # (!\AVC1|mI2C_GO~DUPLICATE_q ) ) ) ) # ( \AVC1|u0|SD_COUNTER[0]~0_combout  & ( !\AVC1|u0|Add0~0_combout  & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # (\AVC1|u0|SD_COUNTER [5]) ) ) ) # ( 
// !\AVC1|u0|SD_COUNTER[0]~0_combout  & ( !\AVC1|u0|Add0~0_combout  & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # (\AVC1|u0|SD_COUNTER [5]) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [5]),
	.datab(!\AVC1|u0|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\AVC1|mI2C_GO~DUPLICATE_q ),
	.datae(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.dataf(!\AVC1|u0|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[5]~1 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[5]~1 .lut_mask = 64'hFF55FF55FFAAFF88;
defparam \AVC1|u0|SD_COUNTER[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N8
dffeas \AVC1|u0|SD_COUNTER[5] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|SD_COUNTER[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \AVC1|u0|Add0~3 (
// Equation(s):
// \AVC1|u0|Add0~3_combout  = ( \AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  ) ) # ( !\AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER [1] $ (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER [1]),
	.datad(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Add0~3 .extended_lut = "off";
defparam \AVC1|u0|Add0~3 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \AVC1|u0|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[2]~4 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[2]~4_combout  = ( \AVC1|u0|Mux0~0_combout  & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # ((!\AVC1|u0|Add0~3_combout  & ((!\AVC1|u0|SD_COUNTER[0]~0_combout ) # (\AVC1|u0|SD_COUNTER [5])))) ) ) # ( !\AVC1|u0|Mux0~0_combout  & ( 
// (!\AVC1|mI2C_GO~DUPLICATE_q ) # (!\AVC1|u0|Add0~3_combout ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [5]),
	.datab(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\AVC1|mI2C_GO~DUPLICATE_q ),
	.datad(!\AVC1|u0|Add0~3_combout ),
	.datae(gnd),
	.dataf(!\AVC1|u0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[2]~4 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[2]~4 .lut_mask = 64'hFFF0FFF0FDF0FDF0;
defparam \AVC1|u0|SD_COUNTER[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N14
dffeas \AVC1|u0|SD_COUNTER[2]~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[2]~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N15
cyclonev_lcell_comb \AVC1|u0|Selector0~0 (
// Equation(s):
// \AVC1|u0|Selector0~0_combout  = ( \AVC1|u0|SD_COUNTER [1] & ( (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [0]),
	.datab(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Selector0~0 .extended_lut = "off";
defparam \AVC1|u0|Selector0~0 .lut_mask = 64'h0000000000010001;
defparam \AVC1|u0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \AVC1|u0|Selector0~1 (
// Equation(s):
// \AVC1|u0|Selector0~1_combout  = ( !\AVC1|u0|SD_COUNTER [5] & ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|SD_COUNTER [1] & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [0]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [1]),
	.datad(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(!\AVC1|u0|SD_COUNTER [5]),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Selector0~1 .extended_lut = "off";
defparam \AVC1|u0|Selector0~1 .lut_mask = 64'h0000000000010000;
defparam \AVC1|u0|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \AVC1|u0|END~0 (
// Equation(s):
// \AVC1|u0|END~0_combout  = ( \AVC1|u0|Selector0~1_combout  & ( \AVC1|u0|END~q  & ( !\AVC1|u0|Selector0~0_combout  ) ) ) # ( !\AVC1|u0|Selector0~1_combout  & ( \AVC1|u0|END~q  ) ) # ( !\AVC1|u0|Selector0~1_combout  & ( !\AVC1|u0|END~q  & ( 
// \AVC1|u0|Selector0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AVC1|u0|Selector0~0_combout ),
	.datae(!\AVC1|u0|Selector0~1_combout ),
	.dataf(!\AVC1|u0|END~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|END~0 .extended_lut = "off";
defparam \AVC1|u0|END~0 .lut_mask = 64'h00FF0000FFFFFF00;
defparam \AVC1|u0|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \AVC1|u0|END~feeder (
// Equation(s):
// \AVC1|u0|END~feeder_combout  = ( \AVC1|u0|END~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|u0|END~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|END~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|END~feeder .extended_lut = "off";
defparam \AVC1|u0|END~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \AVC1|u0|END~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N49
dffeas \AVC1|u0|END~DUPLICATE (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|END~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|END~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|END~DUPLICATE .is_wysiwyg = "true";
defparam \AVC1|u0|END~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N0
cyclonev_lcell_comb \AVC1|Selector0~0 (
// Equation(s):
// \AVC1|Selector0~0_combout  = ( \AVC1|mI2C_GO~DUPLICATE_q  & ( (!\AVC1|mSetup_ST.0001~q ) # (\AVC1|u0|END~DUPLICATE_q ) ) ) # ( !\AVC1|mI2C_GO~DUPLICATE_q  & ( (!\AVC1|mSetup_ST.0010~q  & !\AVC1|mSetup_ST.0001~q ) ) )

	.dataa(gnd),
	.datab(!\AVC1|u0|END~DUPLICATE_q ),
	.datac(!\AVC1|mSetup_ST.0010~q ),
	.datad(!\AVC1|mSetup_ST.0001~q ),
	.datae(gnd),
	.dataf(!\AVC1|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Selector0~0 .extended_lut = "off";
defparam \AVC1|Selector0~0 .lut_mask = 64'hF000F000FF33FF33;
defparam \AVC1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N49
dffeas \AVC1|mI2C_GO (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Selector0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_GO .is_wysiwyg = "true";
defparam \AVC1|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N21
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[0]~6_combout  = ( \AVC1|u0|SD_COUNTER[0]~0_combout  & ( (!\AVC1|mI2C_GO~q ) # ((!\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD_COUNTER [5]) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) # ( !\AVC1|u0|SD_COUNTER[0]~0_combout  & ( 
// (!\AVC1|u0|SD_COUNTER [0]) # (!\AVC1|mI2C_GO~q ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [0]),
	.datab(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datac(!\AVC1|mI2C_GO~q ),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[0]~6 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[0]~6 .lut_mask = 64'hFAFAFAFAF2FAF2FA;
defparam \AVC1|u0|SD_COUNTER[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N11
dffeas \AVC1|u0|SD_COUNTER[0] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|SD_COUNTER[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \AVC1|u0|Mux0~0 (
// Equation(s):
// \AVC1|u0|Mux0~0_combout  = ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\AVC1|u0|SD_COUNTER [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~0 .extended_lut = "off";
defparam \AVC1|u0|Mux0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \AVC1|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \AVC1|u0|Add0~2 (
// Equation(s):
// \AVC1|u0|Add0~2_combout  = ( \AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  ) ) # ( !\AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  $ (((!\AVC1|u0|SD_COUNTER [2] & !\AVC1|u0|SD_COUNTER [1]))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [2]),
	.datab(!\AVC1|u0|SD_COUNTER [1]),
	.datac(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Add0~2 .extended_lut = "off";
defparam \AVC1|u0|Add0~2 .lut_mask = 64'h78787878F0F0F0F0;
defparam \AVC1|u0|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \AVC1|u0|SD_COUNTER[3]~3 (
// Equation(s):
// \AVC1|u0|SD_COUNTER[3]~3_combout  = ( \AVC1|u0|SD_COUNTER [5] & ( (!\AVC1|u0|Add0~2_combout ) # (!\AVC1|mI2C_GO~DUPLICATE_q ) ) ) # ( !\AVC1|u0|SD_COUNTER [5] & ( (!\AVC1|mI2C_GO~DUPLICATE_q ) # ((!\AVC1|u0|Add0~2_combout  & ((!\AVC1|u0|Mux0~0_combout ) # 
// (!\AVC1|u0|SD_COUNTER[0]~0_combout )))) ) )

	.dataa(!\AVC1|u0|Mux0~0_combout ),
	.datab(!\AVC1|u0|SD_COUNTER[0]~0_combout ),
	.datac(!\AVC1|u0|Add0~2_combout ),
	.datad(!\AVC1|mI2C_GO~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD_COUNTER[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[3]~3 .extended_lut = "off";
defparam \AVC1|u0|SD_COUNTER[3]~3 .lut_mask = 64'hFFE0FFE0FFF0FFF0;
defparam \AVC1|u0|SD_COUNTER[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N32
dffeas \AVC1|u0|SD_COUNTER[3] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SD_COUNTER[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \AVC1|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \AVC1|Ram0~2 (
// Equation(s):
// \AVC1|Ram0~2_combout  = ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [1] & ( (\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (\AVC1|LUT_INDEX [3])))) ) ) ) # ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( 
// \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3]))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0])))) ) ) ) # ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [1] & 
// ( (!\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((\AVC1|LUT_INDEX [3]) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [0] & ((!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX 
// [3] $ (((\AVC1|LUT_INDEX[2]~DUPLICATE_q  & !\AVC1|LUT_INDEX[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [0]),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~2 .extended_lut = "off";
defparam \AVC1|Ram0~2 .lut_mask = 64'hE5341380A0882100;
defparam \AVC1|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N56
dffeas \AVC1|mSetup_ST.0000 (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \AVC1|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \AVC1|mI2C_DATA[22]~0 (
// Equation(s):
// \AVC1|mI2C_DATA[22]~0_combout  = ( \KEY[0]~input_o  & ( (\AVC1|LessThan1~0_combout  & !\AVC1|mSetup_ST.0000~q ) ) )

	.dataa(gnd),
	.datab(!\AVC1|LessThan1~0_combout ),
	.datac(gnd),
	.datad(!\AVC1|mSetup_ST.0000~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|mI2C_DATA[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|mI2C_DATA[22]~0 .extended_lut = "off";
defparam \AVC1|mI2C_DATA[22]~0 .lut_mask = 64'h0000000033003300;
defparam \AVC1|mI2C_DATA[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N7
dffeas \AVC1|mI2C_DATA[4] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \AVC1|u0|SD[22]~1 (
// Equation(s):
// \AVC1|u0|SD[22]~1_combout  = ( \KEY[0]~input_o  & ( (\AVC1|u0|SD[22]~0_combout  & (\AVC1|u0|SD_COUNTER [1] & (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & \AVC1|u0|SD_COUNTER [5]))) ) )

	.dataa(!\AVC1|u0|SD[22]~0_combout ),
	.datab(!\AVC1|u0|SD_COUNTER [1]),
	.datac(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SD[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SD[22]~1 .extended_lut = "off";
defparam \AVC1|u0|SD[22]~1 .lut_mask = 64'h0000000000010001;
defparam \AVC1|u0|SD[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N50
dffeas \AVC1|u0|SD[4] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[4] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \AVC1|Ram0~1 (
// Equation(s):
// \AVC1|Ram0~1_combout  = ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [1] & (!\AVC1|LUT_INDEX [3] $ (!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  
// & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] $ (\AVC1|LUT_INDEX [1])))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// ((!\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX [3]))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3])))) ) ) ) # ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (((\AVC1|LUT_INDEX 
// [1])))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3])) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX [3]))))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( 
// !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX [1] & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q ) # (!\AVC1|LUT_INDEX [3])))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ ((\AVC1|LUT_INDEX 
// [3])))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~1 .extended_lut = "off";
defparam \AVC1|Ram0~1 .lut_mask = 64'h09E909FDE0606810;
defparam \AVC1|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N1
dffeas \AVC1|mI2C_DATA[10] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N25
dffeas \AVC1|u0|SD[10] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[10] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \AVC1|Ram0~3 (
// Equation(s):
// \AVC1|Ram0~3_combout  = ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [2] & ( (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX [0] & \AVC1|LUT_INDEX [1]))) ) ) ) # ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( \AVC1|LUT_INDEX 
// [2] & ( (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX [0] & \AVC1|LUT_INDEX [1]))) # (\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [0] & (\AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [0] & ((!\AVC1|LUT_INDEX [1]))))) ) ) 
// ) # ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [2] & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX [0]))) ) ) ) # ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [2] & ( 
// (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [1])))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX [3] $ (!\AVC1|LUT_INDEX [1])))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [3]),
	.datab(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [0]),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~3 .extended_lut = "off";
defparam \AVC1|Ram0~3 .lut_mask = 64'h89020CCC15180008;
defparam \AVC1|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \AVC1|mI2C_DATA[3] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N2
dffeas \AVC1|u0|SD[3] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[3] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \AVC1|Ram0~0 (
// Equation(s):
// \AVC1|Ram0~0_combout  = ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [1] & (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [1] & 
// (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ 
// (\AVC1|LUT_INDEX [1])))) ) ) ) # ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [3] & 
// ((\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3]) # (!\AVC1|LUT_INDEX [1])))) # 
// (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~0 .extended_lut = "off";
defparam \AVC1|Ram0~0 .lut_mask = 64'h53414343804048A0;
defparam \AVC1|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \AVC1|mI2C_DATA[11] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N31
dffeas \AVC1|u0|SD[11] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[11] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \AVC1|u0|Mux0~4 (
// Equation(s):
// \AVC1|u0|Mux0~4_combout  = ( \AVC1|u0|SD [3] & ( \AVC1|u0|SD [11] & ( (!\AVC1|u0|SD_COUNTER [3] & ((!\AVC1|u0|SD_COUNTER [0]) # ((\AVC1|u0|SD [4])))) # (\AVC1|u0|SD_COUNTER [3] & (((\AVC1|u0|SD [10])) # (\AVC1|u0|SD_COUNTER [0]))) ) ) ) # ( !\AVC1|u0|SD 
// [3] & ( \AVC1|u0|SD [11] & ( (!\AVC1|u0|SD_COUNTER [3] & (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD [4]))) # (\AVC1|u0|SD_COUNTER [3] & (((\AVC1|u0|SD [10])) # (\AVC1|u0|SD_COUNTER [0]))) ) ) ) # ( \AVC1|u0|SD [3] & ( !\AVC1|u0|SD [11] & ( 
// (!\AVC1|u0|SD_COUNTER [3] & ((!\AVC1|u0|SD_COUNTER [0]) # ((\AVC1|u0|SD [4])))) # (\AVC1|u0|SD_COUNTER [3] & (!\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD [10])))) ) ) ) # ( !\AVC1|u0|SD [3] & ( !\AVC1|u0|SD [11] & ( (!\AVC1|u0|SD_COUNTER [3] & 
// (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD [4]))) # (\AVC1|u0|SD_COUNTER [3] & (!\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD [10])))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [3]),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|SD [4]),
	.datad(!\AVC1|u0|SD [10]),
	.datae(!\AVC1|u0|SD [3]),
	.dataf(!\AVC1|u0|SD [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~4 .extended_lut = "off";
defparam \AVC1|u0|Mux0~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \AVC1|u0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \AVC1|Ram0~14 (
// Equation(s):
// \AVC1|Ram0~14_combout  = ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [2] & ( (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX [1] & !\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) ) ) ) # ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( 
// \AVC1|LUT_INDEX [2] & ( (!\AVC1|LUT_INDEX [3] & (((\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX [0])))) ) ) ) # ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( 
// !\AVC1|LUT_INDEX [2] & ( (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [0]) # (!\AVC1|LUT_INDEX [1])))) ) ) ) # ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [2] & ( (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & 
// (((\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX [0])) # (\AVC1|LUT_INDEX [3]))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [3]),
	.datab(!\AVC1|LUT_INDEX [0]),
	.datac(!\AVC1|LUT_INDEX [1]),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~14 .extended_lut = "off";
defparam \AVC1|Ram0~14 .lut_mask = 64'h007FA80015AA8000;
defparam \AVC1|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N49
dffeas \AVC1|mI2C_DATA[14] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N53
dffeas \AVC1|u0|SD[14] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[14] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \AVC1|LessThan2~0 (
// Equation(s):
// \AVC1|LessThan2~0_combout  = ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3]) # ((!\AVC1|LUT_INDEX [1] & !\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) ) )

	.dataa(!\AVC1|LUT_INDEX [1]),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|LessThan2~0 .extended_lut = "off";
defparam \AVC1|LessThan2~0 .lut_mask = 64'hF800F80000000000;
defparam \AVC1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N53
dffeas \AVC1|mI2C_DATA[18] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N35
dffeas \AVC1|u0|SD[18] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[18] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \AVC1|Ram0~15 (
// Equation(s):
// \AVC1|Ram0~15_combout  = ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3])) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & 
// \AVC1|LUT_INDEX [1])))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )) ) ) ) # ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( 
// !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & !\AVC1|LUT_INDEX [1]))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & 
// \AVC1|LUT_INDEX [1]))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & \AVC1|LUT_INDEX [1]))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~15 .extended_lut = "off";
defparam \AVC1|Ram0~15 .lut_mask = 64'h0818081020202060;
defparam \AVC1|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N13
dffeas \AVC1|mI2C_DATA[15] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N46
dffeas \AVC1|u0|SD[15] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[15] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \AVC1|mI2C_DATA[22]~1 (
// Equation(s):
// \AVC1|mI2C_DATA[22]~1_combout  = ( !\AVC1|LessThan2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AVC1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|mI2C_DATA[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|mI2C_DATA[22]~1 .extended_lut = "off";
defparam \AVC1|mI2C_DATA[22]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \AVC1|mI2C_DATA[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \AVC1|mI2C_DATA[22] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|mI2C_DATA[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N37
dffeas \AVC1|u0|SD[22] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[22] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \AVC1|u0|Mux0~3 (
// Equation(s):
// \AVC1|u0|Mux0~3_combout  = ( \AVC1|u0|SD [15] & ( \AVC1|u0|SD [22] & ( ((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & (\AVC1|u0|SD [14])) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\AVC1|u0|SD [18])))) # (\AVC1|u0|SD_COUNTER [0]) ) ) ) # ( !\AVC1|u0|SD [15] & ( 
// \AVC1|u0|SD [22] & ( (!\AVC1|u0|SD_COUNTER [0] & ((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & (\AVC1|u0|SD [14])) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\AVC1|u0|SD [18]))))) # (\AVC1|u0|SD_COUNTER [0] & (((\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) ) # 
// ( \AVC1|u0|SD [15] & ( !\AVC1|u0|SD [22] & ( (!\AVC1|u0|SD_COUNTER [0] & ((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & (\AVC1|u0|SD [14])) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\AVC1|u0|SD [18]))))) # (\AVC1|u0|SD_COUNTER [0] & 
// (((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|u0|SD [15] & ( !\AVC1|u0|SD [22] & ( (!\AVC1|u0|SD_COUNTER [0] & ((!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & (\AVC1|u0|SD [14])) # (\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ((\AVC1|u0|SD [18]))))) ) ) 
// )

	.dataa(!\AVC1|u0|SD [14]),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|SD [18]),
	.datad(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datae(!\AVC1|u0|SD [15]),
	.dataf(!\AVC1|u0|SD [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~3 .extended_lut = "off";
defparam \AVC1|u0|Mux0~3 .lut_mask = 64'h440C770C443F773F;
defparam \AVC1|u0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N27
cyclonev_lcell_comb \AVC1|u0|Mux0~2 (
// Equation(s):
// \AVC1|u0|Mux0~2_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \AVC1|u0|SD_COUNTER [0] ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (\AVC1|u0|SD [18] & \AVC1|u0|SD_COUNTER [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AVC1|u0|SD [18]),
	.datad(!\AVC1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~2 .extended_lut = "off";
defparam \AVC1|u0|Mux0~2 .lut_mask = 64'h000F000F00FF00FF;
defparam \AVC1|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \AVC1|Ram0~4 (
// Equation(s):
// \AVC1|Ram0~4_combout  = ( \AVC1|LUT_INDEX [3] & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (((\AVC1|LUT_INDEX[0]~DUPLICATE_q  & \AVC1|LUT_INDEX [1])) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & 
// (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX[0]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [3] & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & 
// !\AVC1|LUT_INDEX [1])) ) ) ) # ( \AVC1|LUT_INDEX [3] & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & !\AVC1|LUT_INDEX [1])) ) ) ) # ( !\AVC1|LUT_INDEX [3] & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  
// & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[0]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [1]))) # (\AVC1|LUT_INDEX[0]~DUPLICATE_q  & 
// (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & \AVC1|LUT_INDEX [1])))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX [3]),
	.dataf(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~4 .extended_lut = "off";
defparam \AVC1|Ram0~4 .lut_mask = 64'h702444004400266E;
defparam \AVC1|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N50
dffeas \AVC1|mI2C_DATA[7] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N29
dffeas \AVC1|u0|SD[7] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[7] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \AVC1|Ram0~5 (
// Equation(s):
// \AVC1|Ram0~5_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [1] $ (((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & !\AVC1|LUT_INDEX [3]))))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( 
// \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [1]))) # (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & \AVC1|LUT_INDEX [1])))) ) ) ) # ( \AVC1|LUT_INDEX [0] & ( 
// !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX [1] & (!\AVC1|LUT_INDEX [3] $ (((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & !\AVC1|LUT_INDEX[5]~DUPLICATE_q ))))) # (\AVC1|LUT_INDEX [1] & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX 
// [0] & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX [1])) ) ) )

	.dataa(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~5 .extended_lut = "off";
defparam \AVC1|Ram0~5 .lut_mask = 64'h00A078CCC0084C80;
defparam \AVC1|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \AVC1|mI2C_DATA[0] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N44
dffeas \AVC1|u0|SD[0] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[0] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \AVC1|u0|Mux0~5 (
// Equation(s):
// \AVC1|u0|Mux0~5_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (!\AVC1|u0|SD_COUNTER [0] & !\AVC1|u0|SD [7]) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (\AVC1|u0|SD_COUNTER [0] & !\AVC1|u0|SD [0]) ) )

	.dataa(gnd),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|SD [7]),
	.datad(!\AVC1|u0|SD [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~5 .extended_lut = "off";
defparam \AVC1|u0|Mux0~5 .lut_mask = 64'h33003300C0C0C0C0;
defparam \AVC1|u0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \AVC1|u0|Mux0~6 (
// Equation(s):
// \AVC1|u0|Mux0~6_combout  = ( \AVC1|u0|Mux0~2_combout  & ( \AVC1|u0|Mux0~5_combout  & ( (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (((\AVC1|u0|Mux0~3_combout  & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// (((\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )) # (\AVC1|u0|Mux0~4_combout ))) ) ) ) # ( !\AVC1|u0|Mux0~2_combout  & ( \AVC1|u0|Mux0~5_combout  & ( (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (((\AVC1|u0|Mux0~3_combout  & \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )))) # 
// (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~4_combout  & ((!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )))) ) ) ) # ( \AVC1|u0|Mux0~2_combout  & ( !\AVC1|u0|Mux0~5_combout  & ( (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// (((!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ) # (\AVC1|u0|Mux0~3_combout )))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (((\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )) # (\AVC1|u0|Mux0~4_combout ))) ) ) ) # ( !\AVC1|u0|Mux0~2_combout  & ( !\AVC1|u0|Mux0~5_combout  & ( 
// (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (((!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ) # (\AVC1|u0|Mux0~3_combout )))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~4_combout  & ((!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|u0|Mux0~4_combout ),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|Mux0~3_combout ),
	.datad(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datae(!\AVC1|u0|Mux0~2_combout ),
	.dataf(!\AVC1|u0|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~6 .extended_lut = "off";
defparam \AVC1|u0|Mux0~6 .lut_mask = 64'hDD0CDD3F110C113F;
defparam \AVC1|u0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N51
cyclonev_lcell_comb \AVC1|u0|Mux0~1 (
// Equation(s):
// \AVC1|u0|Mux0~1_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \AVC1|u0|SD_COUNTER [0] & ( (!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & (((!\AVC1|u0|SD_COUNTER [5])))) # (\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// ((!\AVC1|u0|SD_COUNTER [5]))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\AVC1|u0|SD_COUNTER [1])))) ) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER [5] ) ) ) # ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( 
// !\AVC1|u0|SD_COUNTER [0] & ( !\AVC1|u0|SD_COUNTER [5] ) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\AVC1|u0|SD_COUNTER [0] & ( (!\AVC1|u0|SD_COUNTER [5]) # ((!\AVC1|u0|SD_COUNTER [1] & (!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & 
// !\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [1]),
	.datab(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\AVC1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~1 .extended_lut = "off";
defparam \AVC1|u0|Mux0~1 .lut_mask = 64'hFF80FF00FF00FE02;
defparam \AVC1|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \AVC1|Ram0~6 (
// Equation(s):
// \AVC1|Ram0~6_combout  = ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (((\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX [0] & 
// !\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) ) ) ) # ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [3] & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & \AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & 
// (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [0]) # (!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & 
// ((\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0] & !\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( 
// !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0] $ (!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [3]),
	.datab(!\AVC1|LUT_INDEX [0]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~6 .extended_lut = "off";
defparam \AVC1|Ram0~6 .lut_mask = 64'h507858F054A008F0;
defparam \AVC1|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \AVC1|mI2C_DATA[12] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N41
dffeas \AVC1|u0|SD[12] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[12] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \AVC1|Ram0~7 (
// Equation(s):
// \AVC1|Ram0~7_combout  = ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [1] & (\AVC1|LUT_INDEX[2]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [1] & ((\AVC1|LUT_INDEX [3]))))) ) ) ) # ( 
// !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & !\AVC1|LUT_INDEX [1])) # (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & 
// \AVC1|LUT_INDEX [1])))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( \AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// ((!\AVC1|LUT_INDEX [3]) # (\AVC1|LUT_INDEX [1]))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3])))) ) ) ) # ( !\AVC1|LUT_INDEX[0]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & 
// (\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [1]) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [3]),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [1]),
	.datae(!\AVC1|LUT_INDEX[0]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~7 .extended_lut = "off";
defparam \AVC1|Ram0~7 .lut_mask = 64'h1909090B58705030;
defparam \AVC1|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N31
dffeas \AVC1|mI2C_DATA[13] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N5
dffeas \AVC1|u0|SD[13] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[13] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N24
cyclonev_lcell_comb \AVC1|u0|Mux0~7 (
// Equation(s):
// \AVC1|u0|Mux0~7_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (\AVC1|u0|SD [18] & \AVC1|u0|SD_COUNTER [0]) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( (!\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD [12])) # (\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD 
// [13]))) ) )

	.dataa(!\AVC1|u0|SD [18]),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|SD [12]),
	.datad(!\AVC1|u0|SD [13]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~7 .extended_lut = "off";
defparam \AVC1|u0|Mux0~7 .lut_mask = 64'h0C3F0C3F11111111;
defparam \AVC1|u0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \AVC1|Ram0~13 (
// Equation(s):
// \AVC1|Ram0~13_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX [5]) # (!\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX 
// [3] & (!\AVC1|LUT_INDEX [5] $ (!\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [5] & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  $ (\AVC1|LUT_INDEX [3])))) # 
// (\AVC1|LUT_INDEX [5] & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & \AVC1|LUT_INDEX [3]))) ) ) ) # ( \AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [5] & 
// (\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & \AVC1|LUT_INDEX [3])))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & 
// (!\AVC1|LUT_INDEX [5] $ (!\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [5]),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX [3]),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~13 .extended_lut = "off";
defparam \AVC1|Ram0~13 .lut_mask = 64'h004808388018C812;
defparam \AVC1|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N5
dffeas \AVC1|mI2C_DATA[5] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N17
dffeas \AVC1|u0|SD[5] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[5] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \AVC1|Ram0~12 (
// Equation(s):
// \AVC1|Ram0~12_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX[5]~DUPLICATE_q ) # ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & !\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & 
// (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3] & 
// (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & \AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( \AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [1] & ( 
// (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & \AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (((\AVC1|LUT_INDEX[5]~DUPLICATE_q  & !\AVC1|LUT_INDEX[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & !\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\AVC1|LUT_INDEX [3]),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~12 .extended_lut = "off";
defparam \AVC1|Ram0~12 .lut_mask = 64'h042803408100E9A0;
defparam \AVC1|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \AVC1|mI2C_DATA[6] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N20
dffeas \AVC1|u0|SD[6] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[6] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \AVC1|u0|Mux0~9 (
// Equation(s):
// \AVC1|u0|Mux0~9_combout  = ( \AVC1|u0|SD [6] & ( (\AVC1|u0|SD_COUNTER [3] & ((\AVC1|u0|SD_COUNTER [0]) # (\AVC1|u0|SD [5]))) ) ) # ( !\AVC1|u0|SD [6] & ( (\AVC1|u0|SD_COUNTER [3] & (\AVC1|u0|SD [5] & !\AVC1|u0|SD_COUNTER [0])) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(!\AVC1|u0|SD [5]),
	.datad(!\AVC1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~9 .extended_lut = "off";
defparam \AVC1|u0|Mux0~9 .lut_mask = 64'h0500050005550555;
defparam \AVC1|u0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \AVC1|Ram0~9 (
// Equation(s):
// \AVC1|Ram0~9_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (\AVC1|LUT_INDEX [3] & ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX [1] & 
// !\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [1] & (!\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [1] & 
// (\AVC1|LUT_INDEX [3] & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (((!\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( \AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & 
// (\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX [1])))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX [1]))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ( 
// (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3] & ((\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX [3] & (\AVC1|LUT_INDEX [1])))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [1] & (\AVC1|LUT_INDEX [3] & 
// !\AVC1|LUT_INDEX[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [1]),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~9 .extended_lut = "off";
defparam \AVC1|Ram0~9 .lut_mask = 64'h06A206225780010A;
defparam \AVC1|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N34
dffeas \AVC1|mI2C_DATA[8] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N23
dffeas \AVC1|u0|SD[8] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[8] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \AVC1|Ram0~10 (
// Equation(s):
// \AVC1|Ram0~10_combout  = ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0] & !\AVC1|LUT_INDEX [3])) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// ((\AVC1|LUT_INDEX [3]))))) ) ) ) # ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( \AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX [3] $ (((\AVC1|LUT_INDEX[4]~DUPLICATE_q ) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q ))))) # (\AVC1|LUT_INDEX [0] & 
// ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [3]))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) ) ) ) # ( \AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// (\AVC1|LUT_INDEX [0] & (!\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX[4]~DUPLICATE_q ))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0] & (\AVC1|LUT_INDEX [3] & !\AVC1|LUT_INDEX[4]~DUPLICATE_q ))) ) ) ) # ( !\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ( 
// !\AVC1|LUT_INDEX [1] & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX[2]~DUPLICATE_q )) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX [0])))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [0]),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.dataf(!\AVC1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~10 .extended_lut = "off";
defparam \AVC1|Ram0~10 .lut_mask = 64'h55600420B42E8500;
defparam \AVC1|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \AVC1|mI2C_DATA[2] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N37
dffeas \AVC1|u0|SD[2] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[2] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \AVC1|Ram0~11 (
// Equation(s):
// \AVC1|Ram0~11_combout  = ( \AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [3] & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & !\AVC1|LUT_INDEX [1])) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & 
// (!\AVC1|LUT_INDEX[2]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( \AVC1|LUT_INDEX [3] & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [1] $ (\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # 
// (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX [1])))) ) ) ) # ( \AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [3] & ( (!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & 
// (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  $ (!\AVC1|LUT_INDEX [1] $ (\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (((!\AVC1|LUT_INDEX [1] & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) ) # ( !\AVC1|LUT_INDEX [0] & ( !\AVC1|LUT_INDEX [3] & 
// ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (\AVC1|LUT_INDEX [1] & !\AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX[4]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [1] & \AVC1|LUT_INDEX[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datac(!\AVC1|LUT_INDEX [1]),
	.datad(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX [0]),
	.dataf(!\AVC1|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~11 .extended_lut = "off";
defparam \AVC1|Ram0~11 .lut_mask = 64'h0840788234026400;
defparam \AVC1|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N13
dffeas \AVC1|mI2C_DATA[1] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|Ram0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N14
dffeas \AVC1|u0|SD[1] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[1] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \AVC1|Ram0~8 (
// Equation(s):
// \AVC1|Ram0~8_combout  = ( \AVC1|LUT_INDEX [1] & ( \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] $ (((\AVC1|LUT_INDEX [0]) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q ))))) ) ) ) # ( !\AVC1|LUT_INDEX [1] & ( 
// \AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & ((!\AVC1|LUT_INDEX [0] $ (\AVC1|LUT_INDEX [3])))) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [0] & !\AVC1|LUT_INDEX [3]))) ) ) ) # ( 
// \AVC1|LUT_INDEX [1] & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (((!\AVC1|LUT_INDEX [3] & \AVC1|LUT_INDEX[5]~DUPLICATE_q )) # (\AVC1|LUT_INDEX [0]))) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [3] $ 
// (((!\AVC1|LUT_INDEX [0]) # (\AVC1|LUT_INDEX[5]~DUPLICATE_q ))))) ) ) ) # ( !\AVC1|LUT_INDEX [1] & ( !\AVC1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\AVC1|LUT_INDEX[2]~DUPLICATE_q  & (\AVC1|LUT_INDEX [0])) # (\AVC1|LUT_INDEX[2]~DUPLICATE_q  & 
// (!\AVC1|LUT_INDEX[5]~DUPLICATE_q  & (!\AVC1|LUT_INDEX [0] $ (!\AVC1|LUT_INDEX [3])))) ) ) )

	.dataa(!\AVC1|LUT_INDEX[2]~DUPLICATE_q ),
	.datab(!\AVC1|LUT_INDEX [0]),
	.datac(!\AVC1|LUT_INDEX [3]),
	.datad(!\AVC1|LUT_INDEX[5]~DUPLICATE_q ),
	.datae(!\AVC1|LUT_INDEX [1]),
	.dataf(!\AVC1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|Ram0~8 .extended_lut = "off";
defparam \AVC1|Ram0~8 .lut_mask = 64'h362236A7C3208700;
defparam \AVC1|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N20
dffeas \AVC1|mI2C_DATA[9] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|Ram0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AVC1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \AVC1|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N47
dffeas \AVC1|u0|SD[9] (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AVC1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SD[9] .is_wysiwyg = "true";
defparam \AVC1|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \AVC1|u0|Mux0~8 (
// Equation(s):
// \AVC1|u0|Mux0~8_combout  = ( \AVC1|u0|SD [1] & ( \AVC1|u0|SD [9] & ( (!\AVC1|u0|SD_COUNTER [3] & ((!\AVC1|u0|SD_COUNTER [0]) # ((\AVC1|u0|SD [2])))) # (\AVC1|u0|SD_COUNTER [3] & (((\AVC1|u0|SD [8])) # (\AVC1|u0|SD_COUNTER [0]))) ) ) ) # ( !\AVC1|u0|SD [1] 
// & ( \AVC1|u0|SD [9] & ( (!\AVC1|u0|SD_COUNTER [3] & (\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD [2])))) # (\AVC1|u0|SD_COUNTER [3] & (((\AVC1|u0|SD [8])) # (\AVC1|u0|SD_COUNTER [0]))) ) ) ) # ( \AVC1|u0|SD [1] & ( !\AVC1|u0|SD [9] & ( (!\AVC1|u0|SD_COUNTER 
// [3] & ((!\AVC1|u0|SD_COUNTER [0]) # ((\AVC1|u0|SD [2])))) # (\AVC1|u0|SD_COUNTER [3] & (!\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD [8]))) ) ) ) # ( !\AVC1|u0|SD [1] & ( !\AVC1|u0|SD [9] & ( (!\AVC1|u0|SD_COUNTER [3] & (\AVC1|u0|SD_COUNTER [0] & ((\AVC1|u0|SD 
// [2])))) # (\AVC1|u0|SD_COUNTER [3] & (!\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD [8]))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [3]),
	.datab(!\AVC1|u0|SD_COUNTER [0]),
	.datac(!\AVC1|u0|SD [8]),
	.datad(!\AVC1|u0|SD [2]),
	.datae(!\AVC1|u0|SD [1]),
	.dataf(!\AVC1|u0|SD [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~8 .extended_lut = "off";
defparam \AVC1|u0|Mux0~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \AVC1|u0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \AVC1|u0|Mux0~10 (
// Equation(s):
// \AVC1|u0|Mux0~10_combout  = ( \AVC1|u0|Mux0~9_combout  & ( \AVC1|u0|Mux0~8_combout  & ( (!\AVC1|u0|SD_COUNTER [4]) # ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ((\AVC1|u0|Mux0~7_combout ))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~0_combout 
// ))) ) ) ) # ( !\AVC1|u0|Mux0~9_combout  & ( \AVC1|u0|Mux0~8_combout  & ( (!\AVC1|u0|SD_COUNTER [4] & (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q )) # (\AVC1|u0|SD_COUNTER [4] & ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ((\AVC1|u0|Mux0~7_combout ))) # 
// (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~0_combout )))) ) ) ) # ( \AVC1|u0|Mux0~9_combout  & ( !\AVC1|u0|Mux0~8_combout  & ( (!\AVC1|u0|SD_COUNTER [4] & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q )) # (\AVC1|u0|SD_COUNTER [4] & 
// ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ((\AVC1|u0|Mux0~7_combout ))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~0_combout )))) ) ) ) # ( !\AVC1|u0|Mux0~9_combout  & ( !\AVC1|u0|Mux0~8_combout  & ( (\AVC1|u0|SD_COUNTER [4] & 
// ((!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & ((\AVC1|u0|Mux0~7_combout ))) # (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (\AVC1|u0|Mux0~0_combout )))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [4]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|Mux0~0_combout ),
	.datad(!\AVC1|u0|Mux0~7_combout ),
	.datae(!\AVC1|u0|Mux0~9_combout ),
	.dataf(!\AVC1|u0|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Mux0~10 .extended_lut = "off";
defparam \AVC1|u0|Mux0~10 .lut_mask = 64'h014589CD2367ABEF;
defparam \AVC1|u0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \AVC1|u0|SDO~0 (
// Equation(s):
// \AVC1|u0|SDO~0_combout  = ( !\AVC1|u0|Mux0~1_combout  & ( (!\AVC1|u0|Selector0~1_combout  & ((!\AVC1|u0|SD_COUNTER [5]) # ((!\AVC1|u0|SD_COUNTER [1] & ((!\AVC1|u0|Mux0~10_combout ))) # (\AVC1|u0|SD_COUNTER [1] & (!\AVC1|u0|Mux0~6_combout ))))) ) ) # ( 
// \AVC1|u0|Mux0~1_combout  & ( (((\AVC1|u0|SDO~q ))) ) )

	.dataa(!\AVC1|u0|Mux0~6_combout ),
	.datab(!\AVC1|u0|Selector0~1_combout ),
	.datac(!\AVC1|u0|SDO~q ),
	.datad(!\AVC1|u0|SD_COUNTER [5]),
	.datae(!\AVC1|u0|Mux0~1_combout ),
	.dataf(!\AVC1|u0|SD_COUNTER [1]),
	.datag(!\AVC1|u0|Mux0~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SDO~0 .extended_lut = "on";
defparam \AVC1|u0|SDO~0 .lut_mask = 64'hCCC00F0FCC880F0F;
defparam \AVC1|u0|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N56
dffeas \AVC1|u0|SDO (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(\AVC1|u0|SDO~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SDO .is_wysiwyg = "true";
defparam \AVC1|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\AC1|Audio_Clock|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\AC1|Audio_Clock|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 12;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 12;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.5 mhz";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \AC1|Audio_Clock|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \AC1|Audio_Clock|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X33_Y9_N34
dffeas \A2|W1|N1|phase_angle[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[23]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N44
dffeas \A2|W1|N1|phase_angle[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[26] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \A2|W1|N1|Add0~33 (
// Equation(s):
// \A2|W1|N1|Add0~33_sumout  = SUM(( \A2|W1|N1|phase_angle [28] ) + ( GND ) + ( \A2|W1|N1|Add0~30  ))
// \A2|W1|N1|Add0~34  = CARRY(( \A2|W1|N1|phase_angle [28] ) + ( GND ) + ( \A2|W1|N1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~33_sumout ),
	.cout(\A2|W1|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~33 .extended_lut = "off";
defparam \A2|W1|N1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N50
dffeas \A2|W1|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \A2|W1|N1|Add0~37 (
// Equation(s):
// \A2|W1|N1|Add0~37_sumout  = SUM(( \A2|W1|N1|phase_angle [29] ) + ( GND ) + ( \A2|W1|N1|Add0~34  ))
// \A2|W1|N1|Add0~38  = CARRY(( \A2|W1|N1|phase_angle [29] ) + ( GND ) + ( \A2|W1|N1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W1|N1|phase_angle [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~37_sumout ),
	.cout(\A2|W1|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~37 .extended_lut = "off";
defparam \A2|W1|N1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W1|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N52
dffeas \A2|W1|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \A2|W1|N1|Add0~41 (
// Equation(s):
// \A2|W1|N1|Add0~41_sumout  = SUM(( \A2|W1|N1|phase_angle [30] ) + ( GND ) + ( \A2|W1|N1|Add0~38  ))
// \A2|W1|N1|Add0~42  = CARRY(( \A2|W1|N1|phase_angle [30] ) + ( GND ) + ( \A2|W1|N1|Add0~38  ))

	.dataa(gnd),
	.datab(!\A2|W1|N1|phase_angle [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~41_sumout ),
	.cout(\A2|W1|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~41 .extended_lut = "off";
defparam \A2|W1|N1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W1|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N55
dffeas \A2|W1|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \A2|W1|N1|Add0~45 (
// Equation(s):
// \A2|W1|N1|Add0~45_sumout  = SUM(( \A2|W1|N1|phase_angle [31] ) + ( GND ) + ( \A2|W1|N1|Add0~42  ))

	.dataa(!\A2|W1|N1|phase_angle [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W1|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W1|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W1|N1|Add0~45 .extended_lut = "off";
defparam \A2|W1|N1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W1|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N58
dffeas \A2|W1|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W1|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W1|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W1|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W1|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \A2|W3|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N21
cyclonev_lcell_comb \A2|W3|N1|Add0~33 (
// Equation(s):
// \A2|W3|N1|Add0~33_sumout  = SUM(( \A2|W3|N1|phase_angle [28] ) + ( GND ) + ( \A2|W3|N1|Add0~30  ))
// \A2|W3|N1|Add0~34  = CARRY(( \A2|W3|N1|phase_angle [28] ) + ( GND ) + ( \A2|W3|N1|Add0~30  ))

	.dataa(!\A2|W3|N1|phase_angle [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~33_sumout ),
	.cout(\A2|W3|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~33 .extended_lut = "off";
defparam \A2|W3|N1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W3|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N22
dffeas \A2|W3|N1|phase_angle[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \A2|W3|N1|Add0~37 (
// Equation(s):
// \A2|W3|N1|Add0~37_sumout  = SUM(( \A2|W3|N1|phase_angle [29] ) + ( GND ) + ( \A2|W3|N1|Add0~34  ))
// \A2|W3|N1|Add0~38  = CARRY(( \A2|W3|N1|phase_angle [29] ) + ( GND ) + ( \A2|W3|N1|Add0~34  ))

	.dataa(gnd),
	.datab(!\A2|W3|N1|phase_angle [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~37_sumout ),
	.cout(\A2|W3|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~37 .extended_lut = "off";
defparam \A2|W3|N1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W3|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \A2|W3|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \A2|W3|N1|Add0~41 (
// Equation(s):
// \A2|W3|N1|Add0~41_sumout  = SUM(( \A2|W3|N1|phase_angle [30] ) + ( GND ) + ( \A2|W3|N1|Add0~38  ))
// \A2|W3|N1|Add0~42  = CARRY(( \A2|W3|N1|phase_angle [30] ) + ( GND ) + ( \A2|W3|N1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~41_sumout ),
	.cout(\A2|W3|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~41 .extended_lut = "off";
defparam \A2|W3|N1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N28
dffeas \A2|W3|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \A2|W3|N1|Add0~45 (
// Equation(s):
// \A2|W3|N1|Add0~45_sumout  = SUM(( \A2|W3|N1|phase_angle [31] ) + ( GND ) + ( \A2|W3|N1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W3|N1|phase_angle [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W3|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W3|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W3|N1|Add0~45 .extended_lut = "off";
defparam \A2|W3|N1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W3|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \A2|W3|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W3|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W3|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W3|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W3|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \A2|W2|N1|Add0~33 (
// Equation(s):
// \A2|W2|N1|Add0~33_sumout  = SUM(( \A2|W2|N1|phase_angle [28] ) + ( GND ) + ( \A2|W2|N1|Add0~30  ))
// \A2|W2|N1|Add0~34  = CARRY(( \A2|W2|N1|phase_angle [28] ) + ( GND ) + ( \A2|W2|N1|Add0~30  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~33_sumout ),
	.cout(\A2|W2|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~33 .extended_lut = "off";
defparam \A2|W2|N1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N19
dffeas \A2|W2|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N23
dffeas \A2|W2|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \A2|W2|N1|Add0~37 (
// Equation(s):
// \A2|W2|N1|Add0~37_sumout  = SUM(( \A2|W2|N1|phase_angle [29] ) + ( GND ) + ( \A2|W2|N1|Add0~34  ))
// \A2|W2|N1|Add0~38  = CARRY(( \A2|W2|N1|phase_angle [29] ) + ( GND ) + ( \A2|W2|N1|Add0~34  ))

	.dataa(!\A2|W2|N1|phase_angle [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~37_sumout ),
	.cout(\A2|W2|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~37 .extended_lut = "off";
defparam \A2|W2|N1|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W2|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \A2|W2|N1|phase_angle[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[29]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \A2|W2|N1|Add0~41 (
// Equation(s):
// \A2|W2|N1|Add0~41_sumout  = SUM(( \A2|W2|N1|phase_angle [30] ) + ( GND ) + ( \A2|W2|N1|Add0~38  ))
// \A2|W2|N1|Add0~42  = CARRY(( \A2|W2|N1|phase_angle [30] ) + ( GND ) + ( \A2|W2|N1|Add0~38  ))

	.dataa(gnd),
	.datab(!\A2|W2|N1|phase_angle [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~41_sumout ),
	.cout(\A2|W2|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~41 .extended_lut = "off";
defparam \A2|W2|N1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W2|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \A2|W2|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \A2|W2|N1|Add0~45 (
// Equation(s):
// \A2|W2|N1|Add0~45_sumout  = SUM(( \A2|W2|N1|phase_angle [31] ) + ( GND ) + ( \A2|W2|N1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W2|N1|phase_angle [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W2|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W2|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W2|N1|Add0~45 .extended_lut = "off";
defparam \A2|W2|N1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W2|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N28
dffeas \A2|W2|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W2|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W2|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W2|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W2|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle[26]~DUPLICATE_q ,\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \A1|Add11~33 (
// Equation(s):
// \A1|Add11~33_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [0]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \A1|Add11~34  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [0]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~33_sumout ),
	.cout(\A1|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~33 .extended_lut = "off";
defparam \A1|Add11~33 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \A1|Add11~1 (
// Equation(s):
// \A1|Add11~1_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [1]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add11~34  ))
// \A1|Add11~2  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [1]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add11~34  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~1_sumout ),
	.cout(\A1|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~1 .extended_lut = "off";
defparam \A1|Add11~1 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \A1|Add12~33 (
// Equation(s):
// \A1|Add12~33_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [0]))) # (\SW[1]~input_o  & (((\A1|Add11~33_sumout )))) ) + ( !VCC ))
// \A1|Add12~34  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [0]))) # (\SW[1]~input_o  & (((\A1|Add11~33_sumout )))) ) + ( !VCC ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\A1|Add11~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~33_sumout ),
	.cout(\A1|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~33 .extended_lut = "off";
defparam \A1|Add12~33 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \A1|Add12~1 (
// Equation(s):
// \A1|Add12~1_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [1]))) # (\SW[1]~input_o  & (((\A1|Add11~1_sumout )))) ) + ( \A1|Add12~34  ))
// \A1|Add12~2  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [1]))) # (\SW[1]~input_o  & (((\A1|Add11~1_sumout )))) ) + ( \A1|Add12~34  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\A1|Add11~1_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~1_sumout ),
	.cout(\A1|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~1 .extended_lut = "off";
defparam \A1|Add12~1 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \A1|amplitude_sum~0 (
// Equation(s):
// \A1|amplitude_sum~0_combout  = ( \A1|Add11~1_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [1] & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A1|Add11~1_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [1] & ( 
// (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( \A1|Add11~1_sumout  & ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [1] & ( \SW[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add11~1_sumout ),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~0 .extended_lut = "off";
defparam \A1|amplitude_sum~0 .lut_mask = 64'h00000F0F30303F3F;
defparam \A1|amplitude_sum~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \A1|amplitude_sum~1 (
// Equation(s):
// \A1|amplitude_sum~1_combout  = ( \A1|Add12~1_sumout  & ( \A1|amplitude_sum~0_combout  ) ) # ( !\A1|Add12~1_sumout  & ( \A1|amplitude_sum~0_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~1_sumout  & ( !\A1|amplitude_sum~0_combout  & ( \SW[2]~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add12~1_sumout ),
	.dataf(!\A1|amplitude_sum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~1 .extended_lut = "off";
defparam \A1|amplitude_sum~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N23
dffeas \A2|W4|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \A2|W4|N1|Add0~33 (
// Equation(s):
// \A2|W4|N1|Add0~33_sumout  = SUM(( \A2|W4|N1|phase_angle [28] ) + ( GND ) + ( \A2|W4|N1|Add0~30  ))
// \A2|W4|N1|Add0~34  = CARRY(( \A2|W4|N1|phase_angle [28] ) + ( GND ) + ( \A2|W4|N1|Add0~30  ))

	.dataa(!\A2|W4|N1|phase_angle [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~33_sumout ),
	.cout(\A2|W4|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~33 .extended_lut = "off";
defparam \A2|W4|N1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W4|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N22
dffeas \A2|W4|N1|phase_angle[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \A2|W4|N1|Add0~37 (
// Equation(s):
// \A2|W4|N1|Add0~37_sumout  = SUM(( \A2|W4|N1|phase_angle [29] ) + ( GND ) + ( \A2|W4|N1|Add0~34  ))
// \A2|W4|N1|Add0~38  = CARRY(( \A2|W4|N1|phase_angle [29] ) + ( GND ) + ( \A2|W4|N1|Add0~34  ))

	.dataa(gnd),
	.datab(!\A2|W4|N1|phase_angle [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~37_sumout ),
	.cout(\A2|W4|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~37 .extended_lut = "off";
defparam \A2|W4|N1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W4|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N25
dffeas \A2|W4|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \A2|W4|N1|Add0~41 (
// Equation(s):
// \A2|W4|N1|Add0~41_sumout  = SUM(( \A2|W4|N1|phase_angle [30] ) + ( GND ) + ( \A2|W4|N1|Add0~38  ))
// \A2|W4|N1|Add0~42  = CARRY(( \A2|W4|N1|phase_angle [30] ) + ( GND ) + ( \A2|W4|N1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~41_sumout ),
	.cout(\A2|W4|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~41 .extended_lut = "off";
defparam \A2|W4|N1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N28
dffeas \A2|W4|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \A2|W4|N1|Add0~45 (
// Equation(s):
// \A2|W4|N1|Add0~45_sumout  = SUM(( \A2|W4|N1|phase_angle [31] ) + ( GND ) + ( \A2|W4|N1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W4|N1|phase_angle [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W4|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W4|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W4|N1|Add0~45 .extended_lut = "off";
defparam \A2|W4|N1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W4|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N31
dffeas \A2|W4|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W4|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W4|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W4|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W4|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \A1|amplitude_sum~32 (
// Equation(s):
// \A1|amplitude_sum~32_combout  = ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [0])) # (\SW[1]~input_o  & ((\A1|Add11~33_sumout ))) ) ) # ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & \A1|Add11~33_sumout ) ) )

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\A1|Add11~33_sumout ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~32 .extended_lut = "off";
defparam \A1|amplitude_sum~32 .lut_mask = 64'h000F000F505F505F;
defparam \A1|amplitude_sum~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \A1|Add13~33 (
// Equation(s):
// \A1|Add13~33_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~32_combout )) # (\SW[2]~input_o  & ((\A1|Add12~33_sumout ))) ) + ( !VCC ))
// \A1|Add13~34  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~32_combout )) # (\SW[2]~input_o  & ((\A1|Add12~33_sumout ))) ) + ( !VCC ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\A1|amplitude_sum~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~33_sumout ),
	.cout(\A1|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~33 .extended_lut = "off";
defparam \A1|Add13~33 .lut_mask = 64'h0000F5A000003333;
defparam \A1|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \A1|Add13~1 (
// Equation(s):
// \A1|Add13~1_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~0_combout )) # (\SW[2]~input_o  & ((\A1|Add12~1_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add13~34  ))
// \A1|Add13~2  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~0_combout )) # (\SW[2]~input_o  & ((\A1|Add12~1_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add13~34  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~0_combout ),
	.datad(!\A1|Add12~1_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\A1|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~1_sumout ),
	.cout(\A1|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~1 .extended_lut = "off";
defparam \A1|Add13~1 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \A2|W5|N1|Add0~33 (
// Equation(s):
// \A2|W5|N1|Add0~33_sumout  = SUM(( \A2|W5|N1|phase_angle [28] ) + ( GND ) + ( \A2|W5|N1|Add0~30  ))
// \A2|W5|N1|Add0~34  = CARRY(( \A2|W5|N1|phase_angle [28] ) + ( GND ) + ( \A2|W5|N1|Add0~30  ))

	.dataa(gnd),
	.datab(!\A2|W5|N1|phase_angle [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~33_sumout ),
	.cout(\A2|W5|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~33 .extended_lut = "off";
defparam \A2|W5|N1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W5|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \A2|W5|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \A2|W5|N1|Add0~37 (
// Equation(s):
// \A2|W5|N1|Add0~37_sumout  = SUM(( \A2|W5|N1|phase_angle [29] ) + ( GND ) + ( \A2|W5|N1|Add0~34  ))
// \A2|W5|N1|Add0~38  = CARRY(( \A2|W5|N1|phase_angle [29] ) + ( GND ) + ( \A2|W5|N1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~37_sumout ),
	.cout(\A2|W5|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~37 .extended_lut = "off";
defparam \A2|W5|N1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N28
dffeas \A2|W5|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \A2|W5|N1|Add0~41 (
// Equation(s):
// \A2|W5|N1|Add0~41_sumout  = SUM(( \A2|W5|N1|phase_angle [30] ) + ( GND ) + ( \A2|W5|N1|Add0~38  ))
// \A2|W5|N1|Add0~42  = CARRY(( \A2|W5|N1|phase_angle [30] ) + ( GND ) + ( \A2|W5|N1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W5|N1|phase_angle [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~41_sumout ),
	.cout(\A2|W5|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~41 .extended_lut = "off";
defparam \A2|W5|N1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W5|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \A2|W5|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \A2|W5|N1|Add0~45 (
// Equation(s):
// \A2|W5|N1|Add0~45_sumout  = SUM(( \A2|W5|N1|phase_angle [31] ) + ( GND ) + ( \A2|W5|N1|Add0~42  ))

	.dataa(!\A2|W5|N1|phase_angle [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W5|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W5|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W5|N1|Add0~45 .extended_lut = "off";
defparam \A2|W5|N1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W5|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N35
dffeas \A2|W5|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W5|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W5|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W5|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W5|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \A1|amplitude_sum~33 (
// Equation(s):
// \A1|amplitude_sum~33_combout  = ( \A1|amplitude_sum~32_combout  & ( \A1|Add12~33_sumout  ) ) # ( !\A1|amplitude_sum~32_combout  & ( \A1|Add12~33_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~32_combout  & ( !\A1|Add12~33_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~32_combout ),
	.dataf(!\A1|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~33 .extended_lut = "off";
defparam \A1|amplitude_sum~33 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \A1|amplitude_sum~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \A1|Add14~33 (
// Equation(s):
// \A1|Add14~33_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~33_combout ))) # (\SW[3]~input_o  & (\A1|Add13~33_sumout )) ) + ( !VCC ))
// \A1|Add14~34  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [0] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~33_combout ))) # (\SW[3]~input_o  & (\A1|Add13~33_sumout )) ) + ( !VCC ))

	.dataa(!\A1|Add13~33_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~33_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~33_sumout ),
	.cout(\A1|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~33 .extended_lut = "off";
defparam \A1|Add14~33 .lut_mask = 64'h0000E2E2000000FF;
defparam \A1|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \A1|Add14~1 (
// Equation(s):
// \A1|Add14~1_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~1_combout )) # (\SW[3]~input_o  & ((\A1|Add13~1_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add14~34  ))
// \A1|Add14~2  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~1_combout )) # (\SW[3]~input_o  & ((\A1|Add13~1_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add14~34  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~1_combout ),
	.datad(!\A1|Add13~1_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\A1|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~1_sumout ),
	.cout(\A1|Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~1 .extended_lut = "off";
defparam \A1|Add14~1 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \A1|amplitude_sum~2 (
// Equation(s):
// \A1|amplitude_sum~2_combout  = ( \A1|amplitude_sum~1_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~1_sumout ) ) ) # ( !\A1|amplitude_sum~1_combout  & ( (\A1|Add13~1_sumout  & \SW[3]~input_o ) ) )

	.dataa(!\A1|Add13~1_sumout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~2 .extended_lut = "off";
defparam \A1|amplitude_sum~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \A1|amplitude_sum~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \A1|amplitude_sum~3 (
// Equation(s):
// \A1|amplitude_sum~3_combout  = ( \A1|amplitude_sum~2_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~1_sumout ) ) ) # ( !\A1|amplitude_sum~2_combout  & ( (\SW[4]~input_o  & \A1|Add14~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|Add14~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~3 .extended_lut = "off";
defparam \A1|amplitude_sum~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A1|amplitude_sum~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N24
cyclonev_lcell_comb \A2|W6|N1|Add0~33 (
// Equation(s):
// \A2|W6|N1|Add0~33_sumout  = SUM(( \A2|W6|N1|phase_angle [28] ) + ( GND ) + ( \A2|W6|N1|Add0~30  ))
// \A2|W6|N1|Add0~34  = CARRY(( \A2|W6|N1|phase_angle [28] ) + ( GND ) + ( \A2|W6|N1|Add0~30  ))

	.dataa(gnd),
	.datab(!\A2|W6|N1|phase_angle [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~33_sumout ),
	.cout(\A2|W6|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~33 .extended_lut = "off";
defparam \A2|W6|N1|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \A2|W6|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \A2|W6|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N27
cyclonev_lcell_comb \A2|W6|N1|Add0~37 (
// Equation(s):
// \A2|W6|N1|Add0~37_sumout  = SUM(( \A2|W6|N1|phase_angle [29] ) + ( GND ) + ( \A2|W6|N1|Add0~34  ))
// \A2|W6|N1|Add0~38  = CARRY(( \A2|W6|N1|phase_angle [29] ) + ( GND ) + ( \A2|W6|N1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~37_sumout ),
	.cout(\A2|W6|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~37 .extended_lut = "off";
defparam \A2|W6|N1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N28
dffeas \A2|W6|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N30
cyclonev_lcell_comb \A2|W6|N1|Add0~41 (
// Equation(s):
// \A2|W6|N1|Add0~41_sumout  = SUM(( \A2|W6|N1|phase_angle [30] ) + ( GND ) + ( \A2|W6|N1|Add0~38  ))
// \A2|W6|N1|Add0~42  = CARRY(( \A2|W6|N1|phase_angle [30] ) + ( GND ) + ( \A2|W6|N1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W6|N1|phase_angle [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~41_sumout ),
	.cout(\A2|W6|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~41 .extended_lut = "off";
defparam \A2|W6|N1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W6|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \A2|W6|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N33
cyclonev_lcell_comb \A2|W6|N1|Add0~45 (
// Equation(s):
// \A2|W6|N1|Add0~45_sumout  = SUM(( \A2|W6|N1|phase_angle [31] ) + ( GND ) + ( \A2|W6|N1|Add0~42  ))

	.dataa(!\A2|W6|N1|phase_angle [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W6|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W6|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W6|N1|Add0~45 .extended_lut = "off";
defparam \A2|W6|N1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W6|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N35
dffeas \A2|W6|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N15
cyclonev_lcell_comb \A1|amplitude_sum~34 (
// Equation(s):
// \A1|amplitude_sum~34_combout  = ( \A1|Add13~33_sumout  & ( (\A1|amplitude_sum~33_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~33_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~33_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|amplitude_sum~33_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~34 .extended_lut = "off";
defparam \A1|amplitude_sum~34 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \A1|Add15~33 (
// Equation(s):
// \A1|Add15~33_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~34_combout )) # (\SW[4]~input_o  & ((\A1|Add14~33_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))
// \A1|Add15~34  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~34_combout )) # (\SW[4]~input_o  & ((\A1|Add14~33_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(!\A1|amplitude_sum~34_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|Add14~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~33_sumout ),
	.cout(\A1|Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~33 .extended_lut = "off";
defparam \A1|Add15~33 .lut_mask = 64'h0000FF0000004747;
defparam \A1|Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \A1|Add15~1 (
// Equation(s):
// \A1|Add15~1_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~2_combout )) # (\SW[4]~input_o  & ((\A1|Add14~1_sumout ))) ) + ( \A1|Add15~34  ))
// \A1|Add15~2  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [1] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~2_combout )) # (\SW[4]~input_o  & ((\A1|Add14~1_sumout ))) ) + ( \A1|Add15~34  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~2_combout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\A1|Add14~1_sumout ),
	.datag(gnd),
	.cin(\A1|Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~1_sumout ),
	.cout(\A1|Add15~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~1 .extended_lut = "off";
defparam \A1|Add15~1 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N23
dffeas \A2|W7|N1|phase_angle[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[28] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N21
cyclonev_lcell_comb \A2|W7|N1|Add0~33 (
// Equation(s):
// \A2|W7|N1|Add0~33_sumout  = SUM(( \A2|W7|N1|phase_angle [28] ) + ( GND ) + ( \A2|W7|N1|Add0~30  ))
// \A2|W7|N1|Add0~34  = CARRY(( \A2|W7|N1|phase_angle [28] ) + ( GND ) + ( \A2|W7|N1|Add0~30  ))

	.dataa(!\A2|W7|N1|phase_angle [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~33_sumout ),
	.cout(\A2|W7|N1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~33 .extended_lut = "off";
defparam \A2|W7|N1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \A2|W7|N1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N22
dffeas \A2|W7|N1|phase_angle[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N24
cyclonev_lcell_comb \A2|W7|N1|Add0~37 (
// Equation(s):
// \A2|W7|N1|Add0~37_sumout  = SUM(( \A2|W7|N1|phase_angle [29] ) + ( GND ) + ( \A2|W7|N1|Add0~34  ))
// \A2|W7|N1|Add0~38  = CARRY(( \A2|W7|N1|phase_angle [29] ) + ( GND ) + ( \A2|W7|N1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~37_sumout ),
	.cout(\A2|W7|N1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~37 .extended_lut = "off";
defparam \A2|W7|N1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N26
dffeas \A2|W7|N1|phase_angle[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[29] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \A2|W7|N1|Add0~41 (
// Equation(s):
// \A2|W7|N1|Add0~41_sumout  = SUM(( \A2|W7|N1|phase_angle [30] ) + ( GND ) + ( \A2|W7|N1|Add0~38  ))
// \A2|W7|N1|Add0~42  = CARRY(( \A2|W7|N1|phase_angle [30] ) + ( GND ) + ( \A2|W7|N1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~41_sumout ),
	.cout(\A2|W7|N1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~41 .extended_lut = "off";
defparam \A2|W7|N1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N28
dffeas \A2|W7|N1|phase_angle[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[30] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \A2|W7|N1|Add0~45 (
// Equation(s):
// \A2|W7|N1|Add0~45_sumout  = SUM(( \A2|W7|N1|phase_angle [31] ) + ( GND ) + ( \A2|W7|N1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A2|W7|N1|phase_angle [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A2|W7|N1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A2|W7|N1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A2|W7|N1|Add0~45 .extended_lut = "off";
defparam \A2|W7|N1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \A2|W7|N1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y9_N31
dffeas \A2|W7|N1|phase_angle[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W7|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W7|N1|phase_angle [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W7|N1|phase_angle[31] .is_wysiwyg = "true";
defparam \A2|W7|N1|phase_angle[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "01B23ADFCED1343D7D95B7EFDB9C509DDDD2558AB7DED65F459F5173BE14DAA488888EAB7F104C997CCCCD7E0D4BE1A771554006DD575602633D266BD44FD9192FE21AFFFF1B4EC4C7C57B5AD873F0A7E02F864DBFA4D393FC8AA26D6FD1F472D4335C2A1313592C50D27493AADD5B9B57A3161A33334A56DF7E17692FE76C155015B67EC4FD3107B5410E3473305FBD4A7369BE152C4372F055055B223F1D5741EB465D7A328CFA09F5F667D9FBDA68A8520DC37148B0F8DC706B05B1C8D402D3BDE6CE84195EB425920411AD7B5EED7D1665111127D434A5684A17E0C2F69A14A737EC20EF8530ECE00B08A9C0DFF703703703714DB0DDA9215371522FF4B0";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "387FE215371521A9DC39C537037037037FDC0DA883802CEC314BEC20EF7368529A7E0C2F5284A568705F6111116651F5EED7B5E9104219607AD5904ACE6DFB1E005C8D3943A434DCBC3885370DC214A8A69FBD9F667D7D82BCCA32B5D647AD0755D3F2239541543E3704E152F9A73685FBD4333472C1057B4131FC4EF679501550E76FE1A752F7DE5687333292532B579B95DEAB18761C14E1971312A0D7305E347D1FE5E62A88FF1B1C6BF9C64BE02F683F349E97B54F4C4EC793FFFE922FE1919FC45FA661F326025755DE40055537692F85C2F5CCCCF598C413F7AAC888886A9C52FB3517D947D65EDF7A89561DDDD814DB9FEF7959F5F0711ECFDEB23900";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FF92D531752E0CD682BB59607574FC722761BE769C3529A0FBA5E3D0923F796CB788B1A4C52F84A6944443D1F3F46EAC93EBFFFE76F9BECDA0D7ED9878F47A2AE46D295550388548084B95B66BC1109813258AB7956C6DB0538691A2E13F0CC178D0F3263DFDEB23FC6DC8716936F8A9B85C2EF510CCF5ED65913C96256DD0FFFFFE4DC54852020D4B83350CCCCCB487B581EB463B23F1DE43FFFFE5E2C026F9BE14BDA69A11434A0A0F5AED7B5965EB58AD02018FC7901B7793A53E4E776C0E21532A754B37E69CEF7EF82F6699A51683EEEEE333E978CF9EDBFAED1041097AEBAD09631325BAD32023C8079B4F24193C931D019FC740639A23FC8FB1E41893";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "18906D3BC8FF229B24074FD901D318F19063C79B408F20231EB963132581EBAEB5810411EEBF9EDBCCB5AF332EEEEF0A51699A67E0BEF7ECDA6F738576A31522C0E776C6F16B1B77901B4FC90201E897AD6597B5EE97C2828705129A69F852F9BE600E2D6FFFFF06DD3F23B247AD097B4878CCCCC1730B85C20214854DC6FFFFFC1DE56258F11965ED7CCC117EE0D4B9A8BE71A5348DE4FF23ADFDF2633C1CB50CC3F12E291A4B1439E4E55B7A89631098110FA6795B84808548B01555A1E46EA2B47CB499EF5C29CEF9BE76FFFFAF18EAE47F3D1F04445A684BE14C69388B78E5B7F2181F2D6BBC29A170DA76F9276234FC75742597BA0A5CC2E175315E1BFC";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \A1|amplitude_sum~35 (
// Equation(s):
// \A1|amplitude_sum~35_combout  = ( \A1|Add14~33_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~34_combout ) ) ) # ( !\A1|Add14~33_sumout  & ( (\A1|amplitude_sum~34_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~34_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add14~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~35 .extended_lut = "off";
defparam \A1|amplitude_sum~35 .lut_mask = 64'h303030303F3F3F3F;
defparam \A1|amplitude_sum~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FEAAEFEEBBFFBAEBFFAEEEAFAEEAAEEFFABBEBFEABEBFFFFBEBABAABAEABABEABFAABFAFBABFEABFEAAAAEAFFEBFAFABEABEBFFAABAEEAEFEBEAEBFBAEBBABBBEBAFBBAAAFABEBAEEFAEEEEEBBBAEABFFBAAAEFAAAEABEABAFAEBBEFAEEEFABBAEEBAFAEAEEEBAAFAEBFBEEAEBEBABBAEFFFBAEFABFFBFBBBAEFABFFAAAABEEAAFEBFBBBAEAFBBAAFEEABBBABFFEEBBAFFFAAAFAAEAFBAAEBBAAFABEEAFFBBAEFFFFFBFBEAABEFBAABFAAEAAAAAABFABFAFFAFEAFEAFAAEBABEBEEBBFFBFBAAEFAEEEEBBEFAEBAAAEAEEFEBEEBEAFBFBFEFAABFAAAEEAEFBBBBBBAFAFAABFFEAFFAABEAFBBEABFEBEEEBEBAFBAAFFBEEBFEBAAAAEEAAFABEBBAAAFFEEBEBEEAB";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAEFAFAEFFEAABBAFABEAAEEAAABAFFAEFBFEABBEBAFAEEFAFFAAFBBEAFAABFEAFFFAABEBEBBBBBBBEEAEEAABFAABEFFBFBEAFAEFAFEEEAEAABAEBEFBAEEEEBEEABBFBFFBAEFAFABAEABEAFEAFEBFEBFABFAAAAAAAEABFAABBEFAAAFBFBFFFFEEBBBFEAEFABEABBAEABBEAEABEAABFFEBBAEFFFABBBAAEFEABBBEAEBBBBFAFEAAEFAAAABFFABEEBBBBFBFFABEEBBFFEEBBABAFAEAEFBFAEBEABAEEEAEBEBAEEBBABEEEEBEFBAEBEBAAFAAEAABEEAABBFFAAEBBBAEEEEEBEEEBAFABEAABBBEBAFBBABBAEBBFAEAFAFEEAEEBAABFFAFAAFABEBFAFFEAEAAAAFFAAFFABBEBFAABFAAFABAAEBAABABAFBFFFFAFAAFFAFBABFEEEAAEEBEAEEEBFFAEBBFFBAEFEEAAFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "54004544115510415504440504400445501141540141555514101001040101401500150510154015400004055415050140141550010440454140415104110111410511000501410445044444111040155100045000401401050411450444501104410504044410050415144041410110455510450155151110450155000014400541511104051100544011101554411055500050040510041100501440551104555551514001451001500400000015015055054054050041014144115515100450444411450410004044541441405151545001500044045111111050500155405500140511401541444141051005514415410000440050141100055441414401";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00450504554001105014004400010550451540114105044505500511405001540555001414111111144044001500145515140504505444040010414510444414401151551045050104014054054154150150000000401500114500051515555441115404501401104011404014001554110455501110045401114041111505400450000155014411115155014411554411010504045150414010444041410441101444414510414100500400144001155004111044444144410501400111410511011041150405054404410015505005014150554040000550055011415001500501004100101051555505005505101544400441404441550411551045440054";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \A1|Add16~34 (
// Equation(s):
// \A1|Add16~34_cout  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~35_combout )) # (\SW[5]~input_o  & ((\A1|Add15~33_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [0] ) + ( !VCC ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~35_combout ),
	.datad(!\A1|Add15~33_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\A1|Add16~34_cout ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~34 .extended_lut = "off";
defparam \A1|Add16~34 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \A1|Add16~1 (
// Equation(s):
// \A1|Add16~1_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A1|Add15~1_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add16~34_cout  ))
// \A1|Add16~2  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~3_combout )) # (\SW[5]~input_o  & ((\A1|Add15~1_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [1] ) + ( \A1|Add16~34_cout  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~3_combout ),
	.datad(!\A1|Add15~1_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\A1|Add16~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~1_sumout ),
	.cout(\A1|Add16~2 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~1 .extended_lut = "off";
defparam \A1|Add16~1 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \A1|Out~0 (
// Equation(s):
// \A1|Out~0_combout  = ( \A1|Add16~1_sumout  & ( \A1|Add15~1_sumout  & ( ((\A1|amplitude_sum~3_combout ) # (\SW[5]~input_o )) # (\SW[6]~input_o ) ) ) ) # ( !\A1|Add16~1_sumout  & ( \A1|Add15~1_sumout  & ( (!\SW[6]~input_o  & ((\A1|amplitude_sum~3_combout ) 
// # (\SW[5]~input_o ))) ) ) ) # ( \A1|Add16~1_sumout  & ( !\A1|Add15~1_sumout  & ( ((!\SW[5]~input_o  & \A1|amplitude_sum~3_combout )) # (\SW[6]~input_o ) ) ) ) # ( !\A1|Add16~1_sumout  & ( !\A1|Add15~1_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// \A1|amplitude_sum~3_combout )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~3_combout ),
	.datad(gnd),
	.datae(!\A1|Add16~1_sumout ),
	.dataf(!\A1|Add15~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~0 .extended_lut = "off";
defparam \A1|Out~0 .lut_mask = 64'h08085D5D2A2A7F7F;
defparam \A1|Out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \A1|Out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[0] .is_wysiwyg = "true";
defparam \A1|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N57
cyclonev_lcell_comb \left_channel_audio_out[0]~feeder (
// Equation(s):
// \left_channel_audio_out[0]~feeder_combout  = ( \A1|Out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[0]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N27
cyclonev_lcell_comb \L1|Play~5 (
// Equation(s):
// \L1|Play~5_combout  = ( !\KEY[1]~input_o  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Play~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Play~5 .extended_lut = "off";
defparam \L1|Play~5 .lut_mask = 64'h00000000FFFF0000;
defparam \L1|Play~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N21
cyclonev_lcell_comb \L1|Play~1 (
// Equation(s):
// \L1|Play~1_combout  = ( \L1|Play~1_combout  & ( \KEY[0]~input_o  ) ) # ( !\L1|Play~1_combout  & ( (\L1|Play~5_combout  & \KEY[0]~input_o ) ) )

	.dataa(!\L1|Play~5_combout ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\L1|Play~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Play~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Play~1 .extended_lut = "off";
defparam \L1|Play~1 .lut_mask = 64'h050505050F0F0F0F;
defparam \L1|Play~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_lcell_comb \B1|Add0~33 (
// Equation(s):
// \B1|Add0~33_sumout  = SUM(( \B1|Q [0] ) + ( VCC ) + ( !VCC ))
// \B1|Add0~34  = CARRY(( \B1|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~33_sumout ),
	.cout(\B1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~33 .extended_lut = "off";
defparam \B1|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \B1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N1
dffeas \B1|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[0] .is_wysiwyg = "true";
defparam \B1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N3
cyclonev_lcell_comb \B1|Add0~73 (
// Equation(s):
// \B1|Add0~73_sumout  = SUM(( \B1|Q[1]~DUPLICATE_q  ) + ( GND ) + ( \B1|Add0~34  ))
// \B1|Add0~74  = CARRY(( \B1|Q[1]~DUPLICATE_q  ) + ( GND ) + ( \B1|Add0~34  ))

	.dataa(!\B1|Q[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~73_sumout ),
	.cout(\B1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~73 .extended_lut = "off";
defparam \B1|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N5
dffeas \B1|Q[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \B1|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N6
cyclonev_lcell_comb \B1|Add0~69 (
// Equation(s):
// \B1|Add0~69_sumout  = SUM(( \B1|Q [2] ) + ( GND ) + ( \B1|Add0~74  ))
// \B1|Add0~70  = CARRY(( \B1|Q [2] ) + ( GND ) + ( \B1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~69_sumout ),
	.cout(\B1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~69 .extended_lut = "off";
defparam \B1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \B1|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[2] .is_wysiwyg = "true";
defparam \B1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N9
cyclonev_lcell_comb \B1|Add0~65 (
// Equation(s):
// \B1|Add0~65_sumout  = SUM(( \B1|Q [3] ) + ( GND ) + ( \B1|Add0~70  ))
// \B1|Add0~66  = CARRY(( \B1|Q [3] ) + ( GND ) + ( \B1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~65_sumout ),
	.cout(\B1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~65 .extended_lut = "off";
defparam \B1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N11
dffeas \B1|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[3] .is_wysiwyg = "true";
defparam \B1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_lcell_comb \B1|Add0~61 (
// Equation(s):
// \B1|Add0~61_sumout  = SUM(( \B1|Q [4] ) + ( GND ) + ( \B1|Add0~66  ))
// \B1|Add0~62  = CARRY(( \B1|Q [4] ) + ( GND ) + ( \B1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~61_sumout ),
	.cout(\B1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~61 .extended_lut = "off";
defparam \B1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \B1|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[4] .is_wysiwyg = "true";
defparam \B1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N15
cyclonev_lcell_comb \B1|Add0~57 (
// Equation(s):
// \B1|Add0~57_sumout  = SUM(( \B1|Q [5] ) + ( GND ) + ( \B1|Add0~62  ))
// \B1|Add0~58  = CARRY(( \B1|Q [5] ) + ( GND ) + ( \B1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~57_sumout ),
	.cout(\B1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~57 .extended_lut = "off";
defparam \B1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N16
dffeas \B1|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[5] .is_wysiwyg = "true";
defparam \B1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N18
cyclonev_lcell_comb \B1|Add0~53 (
// Equation(s):
// \B1|Add0~53_sumout  = SUM(( \B1|Q [6] ) + ( GND ) + ( \B1|Add0~58  ))
// \B1|Add0~54  = CARRY(( \B1|Q [6] ) + ( GND ) + ( \B1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~53_sumout ),
	.cout(\B1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~53 .extended_lut = "off";
defparam \B1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N19
dffeas \B1|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[6] .is_wysiwyg = "true";
defparam \B1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_lcell_comb \B1|Add0~49 (
// Equation(s):
// \B1|Add0~49_sumout  = SUM(( \B1|Q [7] ) + ( GND ) + ( \B1|Add0~54  ))
// \B1|Add0~50  = CARRY(( \B1|Q [7] ) + ( GND ) + ( \B1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~49_sumout ),
	.cout(\B1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~49 .extended_lut = "off";
defparam \B1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \B1|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[7] .is_wysiwyg = "true";
defparam \B1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \B1|Add0~45 (
// Equation(s):
// \B1|Add0~45_sumout  = SUM(( \B1|Q [8] ) + ( GND ) + ( \B1|Add0~50  ))
// \B1|Add0~46  = CARRY(( \B1|Q [8] ) + ( GND ) + ( \B1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~45_sumout ),
	.cout(\B1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~45 .extended_lut = "off";
defparam \B1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \B1|Q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[8] .is_wysiwyg = "true";
defparam \B1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N27
cyclonev_lcell_comb \B1|Add0~77 (
// Equation(s):
// \B1|Add0~77_sumout  = SUM(( \B1|Q [9] ) + ( GND ) + ( \B1|Add0~46  ))
// \B1|Add0~78  = CARRY(( \B1|Q [9] ) + ( GND ) + ( \B1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~77_sumout ),
	.cout(\B1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~77 .extended_lut = "off";
defparam \B1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \B1|Q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[9] .is_wysiwyg = "true";
defparam \B1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \B1|Add0~41 (
// Equation(s):
// \B1|Add0~41_sumout  = SUM(( \B1|Q [10] ) + ( GND ) + ( \B1|Add0~78  ))
// \B1|Add0~42  = CARRY(( \B1|Q [10] ) + ( GND ) + ( \B1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~41_sumout ),
	.cout(\B1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~41 .extended_lut = "off";
defparam \B1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \B1|Q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[10] .is_wysiwyg = "true";
defparam \B1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N33
cyclonev_lcell_comb \B1|Add0~37 (
// Equation(s):
// \B1|Add0~37_sumout  = SUM(( \B1|Q [11] ) + ( GND ) + ( \B1|Add0~42  ))
// \B1|Add0~38  = CARRY(( \B1|Q [11] ) + ( GND ) + ( \B1|Add0~42  ))

	.dataa(!\B1|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~37_sumout ),
	.cout(\B1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~37 .extended_lut = "off";
defparam \B1|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \B1|Q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[11] .is_wysiwyg = "true";
defparam \B1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \B1|Add0~29 (
// Equation(s):
// \B1|Add0~29_sumout  = SUM(( \B1|Q [12] ) + ( GND ) + ( \B1|Add0~38  ))
// \B1|Add0~30  = CARRY(( \B1|Q [12] ) + ( GND ) + ( \B1|Add0~38  ))

	.dataa(gnd),
	.datab(!\B1|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~29_sumout ),
	.cout(\B1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~29 .extended_lut = "off";
defparam \B1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \B1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N37
dffeas \B1|Q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[12] .is_wysiwyg = "true";
defparam \B1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N39
cyclonev_lcell_comb \B1|Add0~25 (
// Equation(s):
// \B1|Add0~25_sumout  = SUM(( \B1|Q [13] ) + ( GND ) + ( \B1|Add0~30  ))
// \B1|Add0~26  = CARRY(( \B1|Q [13] ) + ( GND ) + ( \B1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~25_sumout ),
	.cout(\B1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~25 .extended_lut = "off";
defparam \B1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N41
dffeas \B1|Q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[13] .is_wysiwyg = "true";
defparam \B1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \B1|Equal0~1 (
// Equation(s):
// \B1|Equal0~1_combout  = ( !\B1|Q [10] & ( !\B1|Q [11] & ( (!\B1|Q [13] & (!\B1|Q [0] & (!\B1|Q [12] & \B1|Q [8]))) ) ) )

	.dataa(!\B1|Q [13]),
	.datab(!\B1|Q [0]),
	.datac(!\B1|Q [12]),
	.datad(!\B1|Q [8]),
	.datae(!\B1|Q [10]),
	.dataf(!\B1|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~1 .extended_lut = "off";
defparam \B1|Equal0~1 .lut_mask = 64'h0080000000000000;
defparam \B1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N42
cyclonev_lcell_comb \B1|Add0~21 (
// Equation(s):
// \B1|Add0~21_sumout  = SUM(( \B1|Q [14] ) + ( GND ) + ( \B1|Add0~26  ))
// \B1|Add0~22  = CARRY(( \B1|Q [14] ) + ( GND ) + ( \B1|Add0~26  ))

	.dataa(gnd),
	.datab(!\B1|Q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~21_sumout ),
	.cout(\B1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~21 .extended_lut = "off";
defparam \B1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \B1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \B1|Q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[14] .is_wysiwyg = "true";
defparam \B1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N45
cyclonev_lcell_comb \B1|Add0~17 (
// Equation(s):
// \B1|Add0~17_sumout  = SUM(( \B1|Q [15] ) + ( GND ) + ( \B1|Add0~22  ))
// \B1|Add0~18  = CARRY(( \B1|Q [15] ) + ( GND ) + ( \B1|Add0~22  ))

	.dataa(!\B1|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~17_sumout ),
	.cout(\B1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~17 .extended_lut = "off";
defparam \B1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N46
dffeas \B1|Q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[15] .is_wysiwyg = "true";
defparam \B1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \B1|Add0~13 (
// Equation(s):
// \B1|Add0~13_sumout  = SUM(( \B1|Q [16] ) + ( GND ) + ( \B1|Add0~18  ))
// \B1|Add0~14  = CARRY(( \B1|Q [16] ) + ( GND ) + ( \B1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~13_sumout ),
	.cout(\B1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~13 .extended_lut = "off";
defparam \B1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N49
dffeas \B1|Q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[16] .is_wysiwyg = "true";
defparam \B1|Q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N51
cyclonev_lcell_comb \B1|Add0~9 (
// Equation(s):
// \B1|Add0~9_sumout  = SUM(( \B1|Q [17] ) + ( GND ) + ( \B1|Add0~14  ))
// \B1|Add0~10  = CARRY(( \B1|Q [17] ) + ( GND ) + ( \B1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~9_sumout ),
	.cout(\B1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~9 .extended_lut = "off";
defparam \B1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N52
dffeas \B1|Q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[17] .is_wysiwyg = "true";
defparam \B1|Q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N54
cyclonev_lcell_comb \B1|Add0~5 (
// Equation(s):
// \B1|Add0~5_sumout  = SUM(( \B1|Q [18] ) + ( GND ) + ( \B1|Add0~10  ))
// \B1|Add0~6  = CARRY(( \B1|Q [18] ) + ( GND ) + ( \B1|Add0~10  ))

	.dataa(gnd),
	.datab(!\B1|Q [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~5_sumout ),
	.cout(\B1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~5 .extended_lut = "off";
defparam \B1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \B1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N55
dffeas \B1|Q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[18] .is_wysiwyg = "true";
defparam \B1|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N57
cyclonev_lcell_comb \B1|Add0~1 (
// Equation(s):
// \B1|Add0~1_sumout  = SUM(( \B1|Q [19] ) + ( GND ) + ( \B1|Add0~6  ))
// \B1|Add0~2  = CARRY(( \B1|Q [19] ) + ( GND ) + ( \B1|Add0~6  ))

	.dataa(!\B1|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~1_sumout ),
	.cout(\B1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~1 .extended_lut = "off";
defparam \B1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N58
dffeas \B1|Q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[19] .is_wysiwyg = "true";
defparam \B1|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_lcell_comb \B1|Equal0~0 (
// Equation(s):
// \B1|Equal0~0_combout  = ( \B1|Q [15] & ( \B1|Q [14] & ( (\B1|Q [16] & (!\B1|Q [17] & (!\B1|Q [18] & \B1|Q [19]))) ) ) )

	.dataa(!\B1|Q [16]),
	.datab(!\B1|Q [17]),
	.datac(!\B1|Q [18]),
	.datad(!\B1|Q [19]),
	.datae(!\B1|Q [15]),
	.dataf(!\B1|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~0 .extended_lut = "off";
defparam \B1|Equal0~0 .lut_mask = 64'h0000000000000040;
defparam \B1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \B1|Add0~125 (
// Equation(s):
// \B1|Add0~125_sumout  = SUM(( \B1|Q [20] ) + ( GND ) + ( \B1|Add0~2  ))
// \B1|Add0~126  = CARRY(( \B1|Q [20] ) + ( GND ) + ( \B1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~125_sumout ),
	.cout(\B1|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~125 .extended_lut = "off";
defparam \B1|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \B1|Q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[20] .is_wysiwyg = "true";
defparam \B1|Q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \B1|Add0~121 (
// Equation(s):
// \B1|Add0~121_sumout  = SUM(( \B1|Q [21] ) + ( GND ) + ( \B1|Add0~126  ))
// \B1|Add0~122  = CARRY(( \B1|Q [21] ) + ( GND ) + ( \B1|Add0~126  ))

	.dataa(!\B1|Q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~121_sumout ),
	.cout(\B1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~121 .extended_lut = "off";
defparam \B1|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \B1|Q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[21] .is_wysiwyg = "true";
defparam \B1|Q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N6
cyclonev_lcell_comb \B1|Add0~117 (
// Equation(s):
// \B1|Add0~117_sumout  = SUM(( \B1|Q [22] ) + ( GND ) + ( \B1|Add0~122  ))
// \B1|Add0~118  = CARRY(( \B1|Q [22] ) + ( GND ) + ( \B1|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~117_sumout ),
	.cout(\B1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~117 .extended_lut = "off";
defparam \B1|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N7
dffeas \B1|Q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[22] .is_wysiwyg = "true";
defparam \B1|Q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N9
cyclonev_lcell_comb \B1|Add0~113 (
// Equation(s):
// \B1|Add0~113_sumout  = SUM(( \B1|Q [23] ) + ( GND ) + ( \B1|Add0~118  ))
// \B1|Add0~114  = CARRY(( \B1|Q [23] ) + ( GND ) + ( \B1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~113_sumout ),
	.cout(\B1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~113 .extended_lut = "off";
defparam \B1|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \B1|Q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[23] .is_wysiwyg = "true";
defparam \B1|Q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N12
cyclonev_lcell_comb \B1|Add0~109 (
// Equation(s):
// \B1|Add0~109_sumout  = SUM(( \B1|Q [24] ) + ( GND ) + ( \B1|Add0~114  ))
// \B1|Add0~110  = CARRY(( \B1|Q [24] ) + ( GND ) + ( \B1|Add0~114  ))

	.dataa(gnd),
	.datab(!\B1|Q [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~109_sumout ),
	.cout(\B1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~109 .extended_lut = "off";
defparam \B1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \B1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \B1|Q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[24] .is_wysiwyg = "true";
defparam \B1|Q[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N15
cyclonev_lcell_comb \B1|Add0~105 (
// Equation(s):
// \B1|Add0~105_sumout  = SUM(( \B1|Q [25] ) + ( GND ) + ( \B1|Add0~110  ))
// \B1|Add0~106  = CARRY(( \B1|Q [25] ) + ( GND ) + ( \B1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~105_sumout ),
	.cout(\B1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~105 .extended_lut = "off";
defparam \B1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \B1|Q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[25] .is_wysiwyg = "true";
defparam \B1|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \B1|Add0~101 (
// Equation(s):
// \B1|Add0~101_sumout  = SUM(( \B1|Q [26] ) + ( GND ) + ( \B1|Add0~106  ))
// \B1|Add0~102  = CARRY(( \B1|Q [26] ) + ( GND ) + ( \B1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~101_sumout ),
	.cout(\B1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~101 .extended_lut = "off";
defparam \B1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N20
dffeas \B1|Q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[26] .is_wysiwyg = "true";
defparam \B1|Q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N21
cyclonev_lcell_comb \B1|Add0~97 (
// Equation(s):
// \B1|Add0~97_sumout  = SUM(( \B1|Q [27] ) + ( GND ) + ( \B1|Add0~102  ))
// \B1|Add0~98  = CARRY(( \B1|Q [27] ) + ( GND ) + ( \B1|Add0~102  ))

	.dataa(!\B1|Q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~97_sumout ),
	.cout(\B1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~97 .extended_lut = "off";
defparam \B1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \B1|Q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[27] .is_wysiwyg = "true";
defparam \B1|Q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N54
cyclonev_lcell_comb \B1|Equal0~4 (
// Equation(s):
// \B1|Equal0~4_combout  = ( \B1|Q [22] & ( \B1|Q [24] & ( (!\B1|Q [27] & (\B1|Q [23] & (!\B1|Q [26] & !\B1|Q [25]))) ) ) )

	.dataa(!\B1|Q [27]),
	.datab(!\B1|Q [23]),
	.datac(!\B1|Q [26]),
	.datad(!\B1|Q [25]),
	.datae(!\B1|Q [22]),
	.dataf(!\B1|Q [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~4 .extended_lut = "off";
defparam \B1|Equal0~4 .lut_mask = 64'h0000000000002000;
defparam \B1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N10
dffeas \B1|Q[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \B1|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \B1|Equal0~2 (
// Equation(s):
// \B1|Equal0~2_combout  = ( !\B1|Q [5] & ( !\B1|Q [6] & ( (!\B1|Q[3]~DUPLICATE_q  & (!\B1|Q [2] & (!\B1|Q [4] & \B1|Q [7]))) ) ) )

	.dataa(!\B1|Q[3]~DUPLICATE_q ),
	.datab(!\B1|Q [2]),
	.datac(!\B1|Q [4]),
	.datad(!\B1|Q [7]),
	.datae(!\B1|Q [5]),
	.dataf(!\B1|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~2 .extended_lut = "off";
defparam \B1|Equal0~2 .lut_mask = 64'h0080000000000000;
defparam \B1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N36
cyclonev_lcell_comb \B1|Equal0~5 (
// Equation(s):
// \B1|Equal0~5_combout  = ( !\B1|Q [21] & ( !\B1|Q [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [20]),
	.datad(gnd),
	.datae(!\B1|Q [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~5 .extended_lut = "off";
defparam \B1|Equal0~5 .lut_mask = 64'hF0F00000F0F00000;
defparam \B1|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N4
dffeas \B1|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[1] .is_wysiwyg = "true";
defparam \B1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N24
cyclonev_lcell_comb \B1|Add0~81 (
// Equation(s):
// \B1|Add0~81_sumout  = SUM(( \B1|Q [28] ) + ( GND ) + ( \B1|Add0~98  ))
// \B1|Add0~82  = CARRY(( \B1|Q [28] ) + ( GND ) + ( \B1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B1|Q [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~81_sumout ),
	.cout(\B1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~81 .extended_lut = "off";
defparam \B1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \B1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \B1|Q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[28] .is_wysiwyg = "true";
defparam \B1|Q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N27
cyclonev_lcell_comb \B1|Add0~93 (
// Equation(s):
// \B1|Add0~93_sumout  = SUM(( \B1|Q [29] ) + ( GND ) + ( \B1|Add0~82  ))
// \B1|Add0~94  = CARRY(( \B1|Q [29] ) + ( GND ) + ( \B1|Add0~82  ))

	.dataa(!\B1|Q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~93_sumout ),
	.cout(\B1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~93 .extended_lut = "off";
defparam \B1|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \B1|Q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[29] .is_wysiwyg = "true";
defparam \B1|Q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \B1|Add0~89 (
// Equation(s):
// \B1|Add0~89_sumout  = SUM(( \B1|Q [30] ) + ( GND ) + ( \B1|Add0~94  ))
// \B1|Add0~90  = CARRY(( \B1|Q [30] ) + ( GND ) + ( \B1|Add0~94  ))

	.dataa(gnd),
	.datab(!\B1|Q [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~89_sumout ),
	.cout(\B1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~89 .extended_lut = "off";
defparam \B1|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \B1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \B1|Q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[30] .is_wysiwyg = "true";
defparam \B1|Q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \B1|Add0~85 (
// Equation(s):
// \B1|Add0~85_sumout  = SUM(( \B1|Q [31] ) + ( GND ) + ( \B1|Add0~90  ))

	.dataa(!\B1|Q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\B1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\B1|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Add0~85 .extended_lut = "off";
defparam \B1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \B1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \B1|Q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\B1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\B1|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Q[31] .is_wysiwyg = "true";
defparam \B1|Q[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \B1|Equal0~3 (
// Equation(s):
// \B1|Equal0~3_combout  = ( !\B1|Q [29] & ( !\B1|Q [28] & ( (!\B1|Q [1] & (!\B1|Q [30] & (!\B1|Q [31] & \B1|Q [9]))) ) ) )

	.dataa(!\B1|Q [1]),
	.datab(!\B1|Q [30]),
	.datac(!\B1|Q [31]),
	.datad(!\B1|Q [9]),
	.datae(!\B1|Q [29]),
	.dataf(!\B1|Q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~3 .extended_lut = "off";
defparam \B1|Equal0~3 .lut_mask = 64'h0080000000000000;
defparam \B1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N42
cyclonev_lcell_comb \B1|Equal0~6 (
// Equation(s):
// \B1|Equal0~6_combout  = ( \B1|Equal0~5_combout  & ( \B1|Equal0~3_combout  & ( (\B1|Equal0~1_combout  & (\B1|Equal0~0_combout  & (\B1|Equal0~4_combout  & \B1|Equal0~2_combout ))) ) ) )

	.dataa(!\B1|Equal0~1_combout ),
	.datab(!\B1|Equal0~0_combout ),
	.datac(!\B1|Equal0~4_combout ),
	.datad(!\B1|Equal0~2_combout ),
	.datae(!\B1|Equal0~5_combout ),
	.dataf(!\B1|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\B1|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \B1|Equal0~6 .extended_lut = "off";
defparam \B1|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \B1|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N47
dffeas \B1|Step (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\B1|Equal0~6_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B1|Step~q ),
	.prn(vcc));
// synopsys translate_off
defparam \B1|Step .is_wysiwyg = "true";
defparam \B1|Step .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \L1|done~1 (
// Equation(s):
// \L1|done~1_combout  = ( !\L1|Play~5_combout  & ( \L1|done~1_combout  ) ) # ( !\L1|Play~5_combout  & ( !\L1|done~1_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\L1|Play~5_combout ),
	.dataf(!\L1|done~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|done~1 .extended_lut = "off";
defparam \L1|done~1 .lut_mask = 64'hF0F00000FFFF0000;
defparam \L1|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \L1|Loops_latched[2] (
// Equation(s):
// \L1|Loops_latched [2] = ( \L1|Loops_latched [2] & ( \L1|Play~5_combout  & ( \SW[9]~input_o  ) ) ) # ( !\L1|Loops_latched [2] & ( \L1|Play~5_combout  & ( \SW[9]~input_o  ) ) ) # ( \L1|Loops_latched [2] & ( !\L1|Play~5_combout  ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\L1|Loops_latched [2]),
	.dataf(!\L1|Play~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Loops_latched [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Loops_latched[2] .extended_lut = "off";
defparam \L1|Loops_latched[2] .lut_mask = 64'h0000FFFF33333333;
defparam \L1|Loops_latched[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N57
cyclonev_lcell_comb \L1|Loops_latched[1] (
// Equation(s):
// \L1|Loops_latched [1] = ( \L1|Play~5_combout  & ( \L1|Loops_latched [1] & ( \SW[8]~input_o  ) ) ) # ( !\L1|Play~5_combout  & ( \L1|Loops_latched [1] ) ) # ( \L1|Play~5_combout  & ( !\L1|Loops_latched [1] & ( \SW[8]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(!\L1|Play~5_combout ),
	.dataf(!\L1|Loops_latched [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Loops_latched [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Loops_latched[1] .extended_lut = "off";
defparam \L1|Loops_latched[1] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \L1|Loops_latched[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \L1|Loops_latched[0] (
// Equation(s):
// \L1|Loops_latched [0] = ( \L1|Loops_latched [0] & ( (!\L1|Play~5_combout ) # (\SW[7]~input_o ) ) ) # ( !\L1|Loops_latched [0] & ( (\SW[7]~input_o  & \L1|Play~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\L1|Play~5_combout ),
	.datae(gnd),
	.dataf(!\L1|Loops_latched [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Loops_latched [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Loops_latched[0] .extended_lut = "off";
defparam \L1|Loops_latched[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \L1|Loops_latched[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \L1|Equal0~0 (
// Equation(s):
// \L1|Equal0~0_combout  = ( !\L1|Loops_latched [1] & ( !\L1|Loops_latched [0] & ( !\L1|Loops_latched [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Loops_latched [2]),
	.datad(gnd),
	.datae(!\L1|Loops_latched [1]),
	.dataf(!\L1|Loops_latched [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Equal0~0 .extended_lut = "off";
defparam \L1|Equal0~0 .lut_mask = 64'hF0F0000000000000;
defparam \L1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \L1|Add1~1 (
// Equation(s):
// \L1|Add1~1_sumout  = SUM(( \L1|Q [2] ) + ( GND ) + ( \L1|Add1~6  ))
// \L1|Add1~2  = CARRY(( \L1|Q [2] ) + ( GND ) + ( \L1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~1_sumout ),
	.cout(\L1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~1 .extended_lut = "off";
defparam \L1|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \L1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \L1|Add1~33 (
// Equation(s):
// \L1|Add1~33_sumout  = SUM(( \L1|Q [3] ) + ( GND ) + ( \L1|Add1~2  ))
// \L1|Add1~34  = CARRY(( \L1|Q [3] ) + ( GND ) + ( \L1|Add1~2  ))

	.dataa(gnd),
	.datab(!\L1|Q [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~33_sumout ),
	.cout(\L1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~33 .extended_lut = "off";
defparam \L1|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \L1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N57
cyclonev_lcell_comb \L1|Q[11]~0 (
// Equation(s):
// \L1|Q[11]~0_combout  = ( \KEY[0]~input_o  & ( !\KEY[1]~input_o  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Q[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Q[11]~0 .extended_lut = "off";
defparam \L1|Q[11]~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \L1|Q[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N54
cyclonev_lcell_comb \L1|Equal1~2 (
// Equation(s):
// \L1|Equal1~2_combout  = ( \L1|Loops_latched [1] & ( (!\L1|Loops_latched [0] & (!\L1|Q [5] & (!\L1|Q [6] $ (\L1|Loops_latched [2])))) # (\L1|Loops_latched [0] & (\L1|Q [5] & (!\L1|Q [6] $ (\L1|Loops_latched [2])))) ) ) # ( !\L1|Loops_latched [1] & ( 
// (!\L1|Loops_latched [0] & (\L1|Q [5] & (!\L1|Q [6] & \L1|Loops_latched [2]))) # (\L1|Loops_latched [0] & (!\L1|Q [5] & (!\L1|Q [6] $ (\L1|Loops_latched [2])))) ) )

	.dataa(!\L1|Loops_latched [0]),
	.datab(!\L1|Q [5]),
	.datac(!\L1|Q [6]),
	.datad(!\L1|Loops_latched [2]),
	.datae(gnd),
	.dataf(!\L1|Loops_latched [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Equal1~2 .extended_lut = "off";
defparam \L1|Equal1~2 .lut_mask = 64'h4024402490099009;
defparam \L1|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N48
cyclonev_lcell_comb \L1|Q[3]~1 (
// Equation(s):
// \L1|Q[3]~1_combout  = ( !\L1|done~2_combout  & ( (!\L1|Equal0~0_combout  & ((!\L1|Equal1~1_combout ) # ((!\L1|Equal1~0_combout ) # (!\L1|Equal1~2_combout )))) ) )

	.dataa(!\L1|Equal1~1_combout ),
	.datab(!\L1|Equal1~0_combout ),
	.datac(!\L1|Equal0~0_combout ),
	.datad(!\L1|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\L1|done~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Q[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Q[3]~1 .extended_lut = "off";
defparam \L1|Q[3]~1 .lut_mask = 64'hF0E0F0E000000000;
defparam \L1|Q[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N8
dffeas \L1|Q[3] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[3] .is_wysiwyg = "true";
defparam \L1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N9
cyclonev_lcell_comb \L1|Add1~9 (
// Equation(s):
// \L1|Add1~9_sumout  = SUM(( \L1|Q [4] ) + ( GND ) + ( \L1|Add1~34  ))
// \L1|Add1~10  = CARRY(( \L1|Q [4] ) + ( GND ) + ( \L1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~9_sumout ),
	.cout(\L1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~9 .extended_lut = "off";
defparam \L1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \L1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N11
dffeas \L1|Q[4] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[4] .is_wysiwyg = "true";
defparam \L1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \L1|Add1~37 (
// Equation(s):
// \L1|Add1~37_sumout  = SUM(( \L1|Q [5] ) + ( GND ) + ( \L1|Add1~10  ))
// \L1|Add1~38  = CARRY(( \L1|Q [5] ) + ( GND ) + ( \L1|Add1~10  ))

	.dataa(gnd),
	.datab(!\L1|Q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~37_sumout ),
	.cout(\L1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~37 .extended_lut = "off";
defparam \L1|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \L1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N14
dffeas \L1|Q[5] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[5] .is_wysiwyg = "true";
defparam \L1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \L1|Add1~41 (
// Equation(s):
// \L1|Add1~41_sumout  = SUM(( \L1|Q [6] ) + ( GND ) + ( \L1|Add1~38  ))
// \L1|Add1~42  = CARRY(( \L1|Q [6] ) + ( GND ) + ( \L1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~41_sumout ),
	.cout(\L1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~41 .extended_lut = "off";
defparam \L1|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \L1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N17
dffeas \L1|Q[6] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[6] .is_wysiwyg = "true";
defparam \L1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \L1|Add1~29 (
// Equation(s):
// \L1|Add1~29_sumout  = SUM(( \L1|Q [7] ) + ( GND ) + ( \L1|Add1~42  ))
// \L1|Add1~30  = CARRY(( \L1|Q [7] ) + ( GND ) + ( \L1|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~29_sumout ),
	.cout(\L1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~29 .extended_lut = "off";
defparam \L1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \L1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N20
dffeas \L1|Q[7] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[7] .is_wysiwyg = "true";
defparam \L1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N21
cyclonev_lcell_comb \L1|Add1~25 (
// Equation(s):
// \L1|Add1~25_sumout  = SUM(( \L1|Q [8] ) + ( GND ) + ( \L1|Add1~30  ))
// \L1|Add1~26  = CARRY(( \L1|Q [8] ) + ( GND ) + ( \L1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\L1|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~25_sumout ),
	.cout(\L1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~25 .extended_lut = "off";
defparam \L1|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \L1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N23
dffeas \L1|Q[8] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[8] .is_wysiwyg = "true";
defparam \L1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \L1|Add1~21 (
// Equation(s):
// \L1|Add1~21_sumout  = SUM(( \L1|Q [9] ) + ( GND ) + ( \L1|Add1~26  ))
// \L1|Add1~22  = CARRY(( \L1|Q [9] ) + ( GND ) + ( \L1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\L1|Q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~21_sumout ),
	.cout(\L1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~21 .extended_lut = "off";
defparam \L1|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \L1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N26
dffeas \L1|Q[9] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[9] .is_wysiwyg = "true";
defparam \L1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N27
cyclonev_lcell_comb \L1|Add1~17 (
// Equation(s):
// \L1|Add1~17_sumout  = SUM(( \L1|Q [10] ) + ( GND ) + ( \L1|Add1~22  ))
// \L1|Add1~18  = CARRY(( \L1|Q [10] ) + ( GND ) + ( \L1|Add1~22  ))

	.dataa(!\L1|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~17_sumout ),
	.cout(\L1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~17 .extended_lut = "off";
defparam \L1|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \L1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N29
dffeas \L1|Q[10] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[10] .is_wysiwyg = "true";
defparam \L1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \L1|Add1~13 (
// Equation(s):
// \L1|Add1~13_sumout  = SUM(( \L1|Q [11] ) + ( GND ) + ( \L1|Add1~18  ))

	.dataa(gnd),
	.datab(!\L1|Q [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\L1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~13 .extended_lut = "off";
defparam \L1|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \L1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N32
dffeas \L1|Q[11] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[11] .is_wysiwyg = "true";
defparam \L1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \L1|Equal1~1 (
// Equation(s):
// \L1|Equal1~1_combout  = ( !\L1|Q [8] & ( !\L1|Q [9] & ( (!\L1|Q [7] & (\L1|Q [3] & (!\L1|Q [10] & !\L1|Q [11]))) ) ) )

	.dataa(!\L1|Q [7]),
	.datab(!\L1|Q [3]),
	.datac(!\L1|Q [10]),
	.datad(!\L1|Q [11]),
	.datae(!\L1|Q [8]),
	.dataf(!\L1|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Equal1~1 .extended_lut = "off";
defparam \L1|Equal1~1 .lut_mask = 64'h2000000000000000;
defparam \L1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \L1|Q[0]~2 (
// Equation(s):
// \L1|Q[0]~2_combout  = ( \L1|Equal1~0_combout  & ( \L1|Equal1~2_combout  & ( !\L1|Q [0] $ ((((\L1|Equal0~0_combout ) # (\L1|done~2_combout )) # (\L1|Equal1~1_combout ))) ) ) ) # ( !\L1|Equal1~0_combout  & ( \L1|Equal1~2_combout  & ( !\L1|Q [0] $ 
// (((\L1|Equal0~0_combout ) # (\L1|done~2_combout ))) ) ) ) # ( \L1|Equal1~0_combout  & ( !\L1|Equal1~2_combout  & ( !\L1|Q [0] $ (((\L1|Equal0~0_combout ) # (\L1|done~2_combout ))) ) ) ) # ( !\L1|Equal1~0_combout  & ( !\L1|Equal1~2_combout  & ( !\L1|Q [0] 
// $ (((\L1|Equal0~0_combout ) # (\L1|done~2_combout ))) ) ) )

	.dataa(!\L1|Q [0]),
	.datab(!\L1|Equal1~1_combout ),
	.datac(!\L1|done~2_combout ),
	.datad(!\L1|Equal0~0_combout ),
	.datae(!\L1|Equal1~0_combout ),
	.dataf(!\L1|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Q[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Q[0]~2 .extended_lut = "off";
defparam \L1|Q[0]~2 .lut_mask = 64'hA555A555A5559555;
defparam \L1|Q[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N38
dffeas \L1|Q[0] (
	.clk(\B1|Step~q ),
	.d(gnd),
	.asdata(\L1|Q[0]~2_combout ),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[0] .is_wysiwyg = "true";
defparam \L1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \L1|Add1~5 (
// Equation(s):
// \L1|Add1~5_sumout  = SUM(( \L1|Q [0] ) + ( \L1|Q [1] ) + ( !VCC ))
// \L1|Add1~6  = CARRY(( \L1|Q [0] ) + ( \L1|Q [1] ) + ( !VCC ))

	.dataa(!\L1|Q [1]),
	.datab(!\L1|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\L1|Add1~5_sumout ),
	.cout(\L1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \L1|Add1~5 .extended_lut = "off";
defparam \L1|Add1~5 .lut_mask = 64'h0000AAAA00003333;
defparam \L1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N2
dffeas \L1|Q[1] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[1] .is_wysiwyg = "true";
defparam \L1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N5
dffeas \L1|Q[2] (
	.clk(\B1|Step~q ),
	.d(\L1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\L1|Q[11]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\L1|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Q[2] .is_wysiwyg = "true";
defparam \L1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N39
cyclonev_lcell_comb \L1|Equal1~0 (
// Equation(s):
// \L1|Equal1~0_combout  = ( \L1|Loops_latched [0] & ( \L1|Q [1] & ( (\L1|Q [2] & (!\L1|Q [4] & \L1|Q [0])) ) ) ) # ( !\L1|Loops_latched [0] & ( \L1|Q [1] & ( (\L1|Q [2] & (\L1|Q [4] & \L1|Q [0])) ) ) )

	.dataa(!\L1|Q [2]),
	.datab(gnd),
	.datac(!\L1|Q [4]),
	.datad(!\L1|Q [0]),
	.datae(!\L1|Loops_latched [0]),
	.dataf(!\L1|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Equal1~0 .extended_lut = "off";
defparam \L1|Equal1~0 .lut_mask = 64'h0000000000050050;
defparam \L1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \L1|Equal1~3 (
// Equation(s):
// \L1|Equal1~3_combout  = ( \L1|Equal1~1_combout  & ( \L1|Equal1~2_combout  & ( \L1|Equal1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\L1|Equal1~1_combout ),
	.dataf(!\L1|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Equal1~3 .extended_lut = "off";
defparam \L1|Equal1~3 .lut_mask = 64'h0000000000000F0F;
defparam \L1|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N48
cyclonev_lcell_comb \L1|done~3 (
// Equation(s):
// \L1|done~3_combout  = ( \L1|Equal1~3_combout  & ( !\L1|done~1_combout  $ (((!\L1|done~2_combout  & \L1|Equal0~0_combout ))) ) ) # ( !\L1|Equal1~3_combout  & ( !\L1|done~2_combout  $ (!\L1|done~1_combout ) ) )

	.dataa(gnd),
	.datab(!\L1|done~2_combout ),
	.datac(!\L1|Equal0~0_combout ),
	.datad(!\L1|done~1_combout ),
	.datae(gnd),
	.dataf(!\L1|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|done~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|done~3 .extended_lut = "off";
defparam \L1|done~3 .lut_mask = 64'h33CC33CCF30CF30C;
defparam \L1|done~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N3
cyclonev_lcell_comb \L1|done~0 (
// Equation(s):
// \L1|done~0_combout  = ( \L1|Play~5_combout  ) # ( !\L1|Play~5_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\L1|Play~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|done~0 .extended_lut = "off";
defparam \L1|done~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \L1|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N49
dffeas \L1|done~_emulated (
	.clk(\B1|Step~q ),
	.d(\L1|done~3_combout ),
	.asdata(vcc),
	.clrn(!\L1|done~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|done~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \L1|done~_emulated .is_wysiwyg = "true";
defparam \L1|done~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N18
cyclonev_lcell_comb \L1|done~2 (
// Equation(s):
// \L1|done~2_combout  = ( \L1|done~_emulated_q  & ( !\L1|Play~5_combout  & ( (!\L1|done~1_combout ) # (!\KEY[0]~input_o ) ) ) ) # ( !\L1|done~_emulated_q  & ( !\L1|Play~5_combout  & ( (!\KEY[0]~input_o ) # (\L1|done~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\L1|done~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\L1|done~_emulated_q ),
	.dataf(!\L1|Play~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|done~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|done~2 .extended_lut = "off";
defparam \L1|done~2 .lut_mask = 64'hF3F3FCFC00000000;
defparam \L1|done~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N18
cyclonev_lcell_comb \L1|Play~3 (
// Equation(s):
// \L1|Play~3_combout  = ( \L1|Equal1~3_combout  & ( !\L1|Play~1_combout  $ (((!\L1|Equal0~0_combout ) # (\L1|done~2_combout ))) ) ) # ( !\L1|Equal1~3_combout  & ( !\L1|Play~1_combout  $ (\L1|done~2_combout ) ) )

	.dataa(gnd),
	.datab(!\L1|Play~1_combout ),
	.datac(!\L1|done~2_combout ),
	.datad(!\L1|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\L1|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Play~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Play~3 .extended_lut = "off";
defparam \L1|Play~3 .lut_mask = 64'hC3C3C3C333C333C3;
defparam \L1|Play~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N3
cyclonev_lcell_comb \L1|Play~0 (
// Equation(s):
// \L1|Play~0_combout  = ( \KEY[0]~input_o  & ( \L1|Play~5_combout  ) ) # ( !\KEY[0]~input_o  & ( \L1|Play~5_combout  ) ) # ( !\KEY[0]~input_o  & ( !\L1|Play~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\L1|Play~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Play~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Play~0 .extended_lut = "off";
defparam \L1|Play~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \L1|Play~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N19
dffeas \L1|Play~_emulated (
	.clk(\B1|Step~q ),
	.d(\L1|Play~3_combout ),
	.asdata(vcc),
	.clrn(!\L1|Play~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\L1|Play~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \L1|Play~_emulated .is_wysiwyg = "true";
defparam \L1|Play~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N9
cyclonev_lcell_comb \L1|Play~2 (
// Equation(s):
// \L1|Play~2_combout  = ( \L1|Play~5_combout  & ( \L1|Play~_emulated_q  & ( \KEY[0]~input_o  ) ) ) # ( !\L1|Play~5_combout  & ( \L1|Play~_emulated_q  & ( (!\L1|Play~1_combout  & \KEY[0]~input_o ) ) ) ) # ( \L1|Play~5_combout  & ( !\L1|Play~_emulated_q  & ( 
// \KEY[0]~input_o  ) ) ) # ( !\L1|Play~5_combout  & ( !\L1|Play~_emulated_q  & ( (\L1|Play~1_combout  & \KEY[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\L1|Play~1_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\L1|Play~5_combout ),
	.dataf(!\L1|Play~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\L1|Play~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \L1|Play~2 .extended_lut = "off";
defparam \L1|Play~2 .lut_mask = 64'h000F00FF00F000FF;
defparam \L1|Play~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N59
dffeas \left_channel_audio_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[0] .is_wysiwyg = "true";
defparam \left_channel_audio_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \AC1|Audio_Out_Serializer|comb~1_combout  & ( \KEY[0]~input_o  ) ) # ( \AC1|Audio_Out_Serializer|comb~1_combout  & ( !\KEY[0]~input_o  ) ) # ( 
// !\AC1|Audio_Out_Serializer|comb~1_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\AC1|Audio_Out_Serializer|comb~1_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N4
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N13
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) 
// + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( \KEY[0]~input_o  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h00000000FF00FF00;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\KEY[0]~input_o ) # ((!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & \AC1|done_dac_channel_sync~q ))) ) ) # ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCCCCCCCCCECCCE;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N59
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// (!\AC1|done_dac_channel_sync~q  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])) # (\AC1|done_dac_channel_sync~q  & ((!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// ((!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0])))) ) ) ) # ( !\AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( \AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) ) # ( !\AC1|Audio_Out_Serializer|left_channel_was_read~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555555555555C55;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + 
// ( VCC ) + ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + 
// ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \AC1|done_dac_channel_sync~q  & ( \KEY[0]~input_o  & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( 
// !\KEY[0]~input_o  ) ) # ( !\AC1|done_dac_channel_sync~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF00000200;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\AC1|done_dac_channel_sync~q ) # 
// (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\AC1|done_dac_channel_sync~q  & 
// !\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000100FEFFFFFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N34
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  & ( \KEY[0]~input_o 
//  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000000033333333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\AC1|done_dac_channel_sync~q ) # 
// (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \AC1|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00000010FFEFFFFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\AC1|done_dac_channel_sync~q ) # (!\AC1|Audio_Out_Serializer|left_channel_was_read~q ))) 
// # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\AC1|done_dac_channel_sync~q  & 
// \AC1|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000002FFFDFFFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N40
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N52
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # (((!\AC1|done_dac_channel_sync~q ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\AC1|done_dac_channel_sync~q  & \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]))) ) ) ) # ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) )

	.dataa(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0000FFFF0004FBFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N43
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N57
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout 
//  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N58
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ) # ((!\AC1|Audio_Out_Serializer|left_channel_was_read~q ) # (!\AC1|done_dac_channel_sync~q ))) 
// # (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & \AC1|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000002FFFDFFFF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + 
// ( GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N46
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  & ( \KEY[0]~input_o 
//  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000000033333333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \AC1|done_dac_channel_sync~q  & ( \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))) # (\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ((!\AC1|Audio_Out_Serializer|left_channel_was_read~q  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]))) # (\AC1|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5])))) ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( !\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datad(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h3333333533333333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \A1|Add11~5 (
// Equation(s):
// \A1|Add11~5_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [2]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add11~2  ))
// \A1|Add11~6  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [2]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add11~2  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~5_sumout ),
	.cout(\A1|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~5 .extended_lut = "off";
defparam \A1|Add11~5 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \A1|Add12~5 (
// Equation(s):
// \A1|Add12~5_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [2]))) # (\SW[1]~input_o  & (((\A1|Add11~5_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add12~2  ))
// \A1|Add12~6  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [2]))) # (\SW[1]~input_o  & (((\A1|Add11~5_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add12~2  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\A1|Add11~5_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\A1|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~5_sumout ),
	.cout(\A1|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~5 .extended_lut = "off";
defparam \A1|Add12~5 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \A1|amplitude_sum~4 (
// Equation(s):
// \A1|amplitude_sum~4_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [2] & ( \A1|Add11~5_sumout  & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [2] & ( \A1|Add11~5_sumout  & ( 
// \SW[1]~input_o  ) ) ) # ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [2] & ( !\A1|Add11~5_sumout  & ( (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\A1|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~4 .extended_lut = "off";
defparam \A1|amplitude_sum~4 .lut_mask = 64'h0000444433337777;
defparam \A1|amplitude_sum~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \A1|amplitude_sum~5 (
// Equation(s):
// \A1|amplitude_sum~5_combout  = ( \A1|Add12~5_sumout  & ( \A1|amplitude_sum~4_combout  ) ) # ( !\A1|Add12~5_sumout  & ( \A1|amplitude_sum~4_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~5_sumout  & ( !\A1|amplitude_sum~4_combout  & ( \SW[2]~input_o  ) 
// ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add12~5_sumout ),
	.dataf(!\A1|amplitude_sum~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~5 .extended_lut = "off";
defparam \A1|amplitude_sum~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \A1|amplitude_sum~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \A1|Add13~5 (
// Equation(s):
// \A1|Add13~5_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~4_combout )) # (\SW[2]~input_o  & ((\A1|Add12~5_sumout ))) ) + ( \A1|Add13~2  ))
// \A1|Add13~6  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~4_combout )) # (\SW[2]~input_o  & ((\A1|Add12~5_sumout ))) ) + ( \A1|Add13~2  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~4_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\A1|Add12~5_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~5_sumout ),
	.cout(\A1|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~5 .extended_lut = "off";
defparam \A1|Add13~5 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \A1|Add14~5 (
// Equation(s):
// \A1|Add14~5_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~5_combout )) # (\SW[3]~input_o  & ((\A1|Add13~5_sumout ))) ) + ( \A1|Add14~2  ))
// \A1|Add14~6  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [2] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~5_combout )) # (\SW[3]~input_o  & ((\A1|Add13~5_sumout ))) ) + ( \A1|Add14~2  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~5_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\A1|Add13~5_sumout ),
	.datag(gnd),
	.cin(\A1|Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~5_sumout ),
	.cout(\A1|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~5 .extended_lut = "off";
defparam \A1|Add14~5 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \A1|amplitude_sum~6 (
// Equation(s):
// \A1|amplitude_sum~6_combout  = ( \A1|amplitude_sum~5_combout  & ( \A1|Add13~5_sumout  ) ) # ( !\A1|amplitude_sum~5_combout  & ( \A1|Add13~5_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A1|amplitude_sum~5_combout  & ( !\A1|Add13~5_sumout  & ( !\SW[3]~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~5_combout ),
	.dataf(!\A1|Add13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~6 .extended_lut = "off";
defparam \A1|amplitude_sum~6 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \A1|amplitude_sum~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \A1|amplitude_sum~7 (
// Equation(s):
// \A1|amplitude_sum~7_combout  = ( \A1|Add14~5_sumout  & ( \A1|amplitude_sum~6_combout  ) ) # ( !\A1|Add14~5_sumout  & ( \A1|amplitude_sum~6_combout  & ( !\SW[4]~input_o  ) ) ) # ( \A1|Add14~5_sumout  & ( !\A1|amplitude_sum~6_combout  & ( \SW[4]~input_o  ) 
// ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add14~5_sumout ),
	.dataf(!\A1|amplitude_sum~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~7 .extended_lut = "off";
defparam \A1|amplitude_sum~7 .lut_mask = 64'h00003333CCCCFFFF;
defparam \A1|amplitude_sum~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \A1|Add15~5 (
// Equation(s):
// \A1|Add15~5_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~6_combout )) # (\SW[4]~input_o  & ((\A1|Add14~5_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add15~2  ))
// \A1|Add15~6  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~6_combout )) # (\SW[4]~input_o  & ((\A1|Add14~5_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add15~2  ))

	.dataa(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~6_combout ),
	.datad(!\A1|Add14~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~5_sumout ),
	.cout(\A1|Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~5 .extended_lut = "off";
defparam \A1|Add15~5 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \A1|Add16~5 (
// Equation(s):
// \A1|Add16~5_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~7_combout )) # (\SW[5]~input_o  & ((\A1|Add15~5_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add16~2  ))
// \A1|Add16~6  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~7_combout )) # (\SW[5]~input_o  & ((\A1|Add15~5_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [2] ) + ( \A1|Add16~2  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~7_combout ),
	.datad(!\A1|Add15~5_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\A1|Add16~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~5_sumout ),
	.cout(\A1|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~5 .extended_lut = "off";
defparam \A1|Add16~5 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N21
cyclonev_lcell_comb \A1|Out~1 (
// Equation(s):
// \A1|Out~1_combout  = ( \A1|Add15~5_sumout  & ( \A1|Add16~5_sumout  & ( ((\A1|amplitude_sum~7_combout ) # (\SW[5]~input_o )) # (\SW[6]~input_o ) ) ) ) # ( !\A1|Add15~5_sumout  & ( \A1|Add16~5_sumout  & ( ((!\SW[5]~input_o  & \A1|amplitude_sum~7_combout )) 
// # (\SW[6]~input_o ) ) ) ) # ( \A1|Add15~5_sumout  & ( !\A1|Add16~5_sumout  & ( (!\SW[6]~input_o  & ((\A1|amplitude_sum~7_combout ) # (\SW[5]~input_o ))) ) ) ) # ( !\A1|Add15~5_sumout  & ( !\A1|Add16~5_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// \A1|amplitude_sum~7_combout )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~7_combout ),
	.datad(gnd),
	.datae(!\A1|Add15~5_sumout ),
	.dataf(!\A1|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~1 .extended_lut = "off";
defparam \A1|Out~1 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \A1|Out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N23
dffeas \A1|Out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[1] .is_wysiwyg = "true";
defparam \A1|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \left_channel_audio_out[1]~feeder (
// Equation(s):
// \left_channel_audio_out[1]~feeder_combout  = ( \A1|Out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[1]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N20
dffeas \left_channel_audio_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[1] .is_wysiwyg = "true";
defparam \left_channel_audio_out[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \A1|Add11~9 (
// Equation(s):
// \A1|Add11~9_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [3]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add11~6  ))
// \A1|Add11~10  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [3]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add11~6  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~9_sumout ),
	.cout(\A1|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~9 .extended_lut = "off";
defparam \A1|Add11~9 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \A1|amplitude_sum~8 (
// Equation(s):
// \A1|amplitude_sum~8_combout  = ( \A1|Add11~9_sumout  & ( ((\A1|W1|U1|altsyncram_component|auto_generated|q_a [3] & \SW[0]~input_o )) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~9_sumout  & ( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [3] & 
// (\SW[0]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add11~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~8 .extended_lut = "off";
defparam \A1|amplitude_sum~8 .lut_mask = 64'h0300030003FF03FF;
defparam \A1|amplitude_sum~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \A1|Add12~9 (
// Equation(s):
// \A1|Add12~9_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [3]))) # (\SW[1]~input_o  & (((\A1|Add11~9_sumout )))) ) + ( \A1|Add12~6  ))
// \A1|Add12~10  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [3]))) # (\SW[1]~input_o  & (((\A1|Add11~9_sumout )))) ) + ( \A1|Add12~6  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\A1|Add11~9_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~9_sumout ),
	.cout(\A1|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~9 .extended_lut = "off";
defparam \A1|Add12~9 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \A1|Add13~9 (
// Equation(s):
// \A1|Add13~9_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~8_combout )) # (\SW[2]~input_o  & ((\A1|Add12~9_sumout ))) ) + ( \A1|Add13~6  ))
// \A1|Add13~10  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~8_combout )) # (\SW[2]~input_o  & ((\A1|Add12~9_sumout ))) ) + ( \A1|Add13~6  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~8_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\A1|Add12~9_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~9_sumout ),
	.cout(\A1|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~9 .extended_lut = "off";
defparam \A1|Add13~9 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \A1|amplitude_sum~9 (
// Equation(s):
// \A1|amplitude_sum~9_combout  = ( \A1|Add12~9_sumout  & ( (\SW[2]~input_o ) # (\A1|amplitude_sum~8_combout ) ) ) # ( !\A1|Add12~9_sumout  & ( (\A1|amplitude_sum~8_combout  & !\SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~8_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add12~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~9 .extended_lut = "off";
defparam \A1|amplitude_sum~9 .lut_mask = 64'h303030303F3F3F3F;
defparam \A1|amplitude_sum~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \A1|Add14~9 (
// Equation(s):
// \A1|Add14~9_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~9_combout ))) # (\SW[3]~input_o  & (\A1|Add13~9_sumout )) ) + ( \A1|Add14~6  ))
// \A1|Add14~10  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [3] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~9_combout ))) # (\SW[3]~input_o  & (\A1|Add13~9_sumout )) ) + ( \A1|Add14~6  ))

	.dataa(!\A1|Add13~9_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~9_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~9_sumout ),
	.cout(\A1|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~9 .extended_lut = "off";
defparam \A1|Add14~9 .lut_mask = 64'h0000E2E2000000FF;
defparam \A1|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \A1|amplitude_sum~10 (
// Equation(s):
// \A1|amplitude_sum~10_combout  = ( \A1|Add13~9_sumout  & ( (\A1|amplitude_sum~9_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~9_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~9_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~9_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~10 .extended_lut = "off";
defparam \A1|amplitude_sum~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \A1|amplitude_sum~11 (
// Equation(s):
// \A1|amplitude_sum~11_combout  = ( \A1|amplitude_sum~10_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~9_sumout ) ) ) # ( !\A1|amplitude_sum~10_combout  & ( (\A1|Add14~9_sumout  & \SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|Add14~9_sumout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~11 .extended_lut = "off";
defparam \A1|amplitude_sum~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \A1|amplitude_sum~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \A1|Add15~9 (
// Equation(s):
// \A1|Add15~9_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~10_combout )) # (\SW[4]~input_o  & ((\A1|Add14~9_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add15~6  ))
// \A1|Add15~10  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~10_combout )) # (\SW[4]~input_o  & ((\A1|Add14~9_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add15~6  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~10_combout ),
	.datad(!\A1|Add14~9_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A1|Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~9_sumout ),
	.cout(\A1|Add15~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~9 .extended_lut = "off";
defparam \A1|Add15~9 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "888D24FABC7780077AB23F23C7A896E6E6EA3CA8F7DF3CF326047CF9EED78CCCB61CB666BD845B67DAC8EA0D9B836851914BE14BF70DC3854CAA76FE486AA4DDC6C5AAAAAAFF16D848FAAC8901B8F18EB7963ADFC963B7C81FDF2A3D042598F997A4941109ED82B8CCBA51CFBB8D7D99F516D9F6B23A83514514A6E170D915C369C36E6F9B9D97692152157859786A9371AE93776C56A94394E4E4E43E95AB1B774EAAC779458495B23FC8EADE5B4F1E5895DFDD5D023196E6D58F7AD591963CACF3B4204C97AEBAD607CAD6041097B5825ED65ED65EE8FAED66047CCF07D660997C0F5AD8D11F4943811FAF33E8D110F49ED87C1661FAF04472816BBA5F5F34";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "73D7D6BBA50A34443EBD2650F49ED87C111CAF33EBD10B0587D11C9E97C0F598265F43CCF44265EEBCAED65ED65ED6097B5810425E8F425EBAEB58C4207B3CE8F259195EB7C95E6E593201D5DFDD5896D3C796DEAC8FF239584945B74EAAC77793A95AF06C6C6C5B05AA54E7771AE9371AA4B594B5521521A759DB9BE6E70DA70D519C352E685145170AB23A7D9E517D99F5CBBBCD16B8CCBA09ED8110586B59BC996041F2A3DFD08F7B258FDEB25B7AC93CB90188EABC849E53FEAAAAA94E4DDC6AA486FE76A8C54B0DC37F852F851914A70B99C2AC8E9F679449FA6678D278CCCB5EEDBCF442633CF3DF7CA8F2AE6E6E58AB4F23F23AB7400B74FABC61C888";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "7776DB054388BCF8854DC0DC38546A191919C3570820C30CD9FB870A1168733049F0499942BBB598260425F2647C97AE62B41EB408F23C4AB7558901B4955B62393A95555540F93487155376FE4B03714CA9D520369D483BE030D9C2FBDA640A695F6B2E36127D873045AF34447282660AE9660981C57CAEBAEB991ECF26EB3C963C91907562ACE6DEB12AC4A684956C8E556C88D3E95ABC6F1B1B1BC56A94E488B1553886FE4B6A9DC0371521A4B0E1A46A7036A2CDC369192E70C52A6E6A13570C4BDF83A8514629F83669FBEF684A7DA129A56DA114051299FB8335CC299F668330A56B2EE0BABD72F0A0CC272EEF4B6567D7E9AE0A0FBBC17E9449A0A1CF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "CD2829845AF50FBBC282E9AF5F656787EEE360CC283E35FAB82EE3A568330A67D9A0CD730BBD9A11405129E569A129F684A7EFBDA670BDA24514AB0BDF84C35712A6E6A14C36E191A70DCE2A7036A4692C38692153700DDAA786FE48B15538886C5AA54F939393E4FA95AF1C88E556C8E5584A684EA13ADE6CEA25741918F258F3AE63CED19BAEBAE8F54D098265AE82660A344473E9443349F61272E3A7D5A680669FBE0D9C302FB085DA70215DA8C5370386FE7715534871BC0555555AB1B2279558790189577A84F23C807AD07A26EB58F4663D604260997BBA0599843D843334A512834BBD9CC30C2083570D919192A454B0DC0DC548BCF88B05439E7774";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \A1|Add16~9 (
// Equation(s):
// \A1|Add16~9_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~11_combout )) # (\SW[5]~input_o  & ((\A1|Add15~9_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add16~6  ))
// \A1|Add16~10  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~11_combout )) # (\SW[5]~input_o  & ((\A1|Add15~9_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [3] ) + ( \A1|Add16~6  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~11_combout ),
	.datad(!\A1|Add15~9_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\A1|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~9_sumout ),
	.cout(\A1|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~9 .extended_lut = "off";
defparam \A1|Add16~9 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N51
cyclonev_lcell_comb \A1|Out~2 (
// Equation(s):
// \A1|Out~2_combout  = ( \A1|Add16~9_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~11_combout )) # (\SW[5]~input_o  & ((\A1|Add15~9_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~9_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~11_combout )) # (\SW[5]~input_o  & ((\A1|Add15~9_sumout ))))) ) )

	.dataa(!\A1|amplitude_sum~11_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~9_sumout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~2 .extended_lut = "off";
defparam \A1|Out~2 .lut_mask = 64'h4700470047FF47FF;
defparam \A1|Out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N53
dffeas \A1|Out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[2] .is_wysiwyg = "true";
defparam \A1|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \left_channel_audio_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[2] .is_wysiwyg = "true";
defparam \left_channel_audio_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \A1|Add11~13 (
// Equation(s):
// \A1|Add11~13_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [4]) ) + ( \A1|Add11~10  ))
// \A1|Add11~14  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [4]) ) + ( \A1|Add11~10  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~13_sumout ),
	.cout(\A1|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~13 .extended_lut = "off";
defparam \A1|Add11~13 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \A1|amplitude_sum~12 (
// Equation(s):
// \A1|amplitude_sum~12_combout  = ( \A1|Add11~13_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [4])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~13_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~12 .extended_lut = "off";
defparam \A1|amplitude_sum~12 .lut_mask = 64'h0202020257575757;
defparam \A1|amplitude_sum~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \A1|Add12~13 (
// Equation(s):
// \A1|Add12~13_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [4]))) # (\SW[1]~input_o  & (((\A1|Add11~13_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add12~10  
// ))
// \A1|Add12~14  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [4]))) # (\SW[1]~input_o  & (((\A1|Add11~13_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add12~10  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\A1|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A1|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~13_sumout ),
	.cout(\A1|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~13 .extended_lut = "off";
defparam \A1|Add12~13 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \A1|amplitude_sum~13 (
// Equation(s):
// \A1|amplitude_sum~13_combout  = ( \A1|amplitude_sum~12_combout  & ( \A1|Add12~13_sumout  ) ) # ( !\A1|amplitude_sum~12_combout  & ( \A1|Add12~13_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~12_combout  & ( !\A1|Add12~13_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~12_combout ),
	.dataf(!\A1|Add12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~13 .extended_lut = "off";
defparam \A1|amplitude_sum~13 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \A1|Add13~13 (
// Equation(s):
// \A1|Add13~13_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~12_combout )) # (\SW[2]~input_o  & ((\A1|Add12~13_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add13~10  ))
// \A1|Add13~14  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~12_combout )) # (\SW[2]~input_o  & ((\A1|Add12~13_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add13~10  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|amplitude_sum~12_combout ),
	.datac(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\A1|Add12~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~13_sumout ),
	.cout(\A1|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~13 .extended_lut = "off";
defparam \A1|Add13~13 .lut_mask = 64'h0000F0F000002277;
defparam \A1|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \A1|amplitude_sum~14 (
// Equation(s):
// \A1|amplitude_sum~14_combout  = ( \A1|Add13~13_sumout  & ( (\A1|amplitude_sum~13_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~13_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~13_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~13_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~14 .extended_lut = "off";
defparam \A1|amplitude_sum~14 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \A1|Add14~13 (
// Equation(s):
// \A1|Add14~13_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~13_combout )) # (\SW[3]~input_o  & ((\A1|Add13~13_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add14~10  ))
// \A1|Add14~14  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~13_combout )) # (\SW[3]~input_o  & ((\A1|Add13~13_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add14~10  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~13_combout ),
	.datad(!\A1|Add13~13_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A1|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~13_sumout ),
	.cout(\A1|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~13 .extended_lut = "off";
defparam \A1|Add14~13 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \A1|Add15~13 (
// Equation(s):
// \A1|Add15~13_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~14_combout )) # (\SW[4]~input_o  & ((\A1|Add14~13_sumout ))) ) + ( \A1|Add15~10  ))
// \A1|Add15~14  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [4] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~14_combout )) # (\SW[4]~input_o  & ((\A1|Add14~13_sumout ))) ) + ( \A1|Add15~10  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|amplitude_sum~14_combout ),
	.datac(!\A1|Add14~13_sumout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~13_sumout ),
	.cout(\A1|Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~13 .extended_lut = "off";
defparam \A1|Add15~13 .lut_mask = 64'h0000D8D8000000FF;
defparam \A1|Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \A1|amplitude_sum~15 (
// Equation(s):
// \A1|amplitude_sum~15_combout  = ( \A1|Add14~13_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~14_combout ) ) ) # ( !\A1|Add14~13_sumout  & ( (\A1|amplitude_sum~14_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~14_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~15 .extended_lut = "off";
defparam \A1|amplitude_sum~15 .lut_mask = 64'h303030303F3F3F3F;
defparam \A1|amplitude_sum~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \A1|Add16~13 (
// Equation(s):
// \A1|Add16~13_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A1|Add15~13_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add16~10  ))
// \A1|Add16~14  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~15_combout )) # (\SW[5]~input_o  & ((\A1|Add15~13_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [4] ) + ( \A1|Add16~10  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~15_combout ),
	.datad(!\A1|Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\A1|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~13_sumout ),
	.cout(\A1|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~13 .extended_lut = "off";
defparam \A1|Add16~13 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \A1|Out~3 (
// Equation(s):
// \A1|Out~3_combout  = ( \A1|Add16~13_sumout  & ( \A1|amplitude_sum~15_combout  & ( ((!\SW[5]~input_o ) # (\A1|Add15~13_sumout )) # (\SW[6]~input_o ) ) ) ) # ( !\A1|Add16~13_sumout  & ( \A1|amplitude_sum~15_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o 
// ) # (\A1|Add15~13_sumout ))) ) ) ) # ( \A1|Add16~13_sumout  & ( !\A1|amplitude_sum~15_combout  & ( ((\SW[5]~input_o  & \A1|Add15~13_sumout )) # (\SW[6]~input_o ) ) ) ) # ( !\A1|Add16~13_sumout  & ( !\A1|amplitude_sum~15_combout  & ( (!\SW[6]~input_o  & 
// (\SW[5]~input_o  & \A1|Add15~13_sumout )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~13_sumout ),
	.datad(gnd),
	.datae(!\A1|Add16~13_sumout ),
	.dataf(!\A1|amplitude_sum~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~3 .extended_lut = "off";
defparam \A1|Out~3 .lut_mask = 64'h020257578A8ADFDF;
defparam \A1|Out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N35
dffeas \A1|Out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[3] .is_wysiwyg = "true";
defparam \A1|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N35
dffeas \left_channel_audio_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[3] .is_wysiwyg = "true";
defparam \left_channel_audio_out[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \A1|Add11~17 (
// Equation(s):
// \A1|Add11~17_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [5]) ) + ( \A1|Add11~14  ))
// \A1|Add11~18  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [5]) ) + ( \A1|Add11~14  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~17_sumout ),
	.cout(\A1|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~17 .extended_lut = "off";
defparam \A1|Add11~17 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \A1|amplitude_sum~16 (
// Equation(s):
// \A1|amplitude_sum~16_combout  = ( \A1|Add11~17_sumout  & ( ((\A1|W1|U1|altsyncram_component|auto_generated|q_a [5] & \SW[0]~input_o )) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~17_sumout  & ( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [5] & 
// (\SW[0]~input_o  & !\SW[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(!\A1|Add11~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~16 .extended_lut = "off";
defparam \A1|amplitude_sum~16 .lut_mask = 64'h030003FF030003FF;
defparam \A1|amplitude_sum~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \A1|Add12~17 (
// Equation(s):
// \A1|Add12~17_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [5]))) # (\SW[1]~input_o  & (((\A1|Add11~17_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add12~14  
// ))
// \A1|Add12~18  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [5]))) # (\SW[1]~input_o  & (((\A1|Add11~17_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add12~14  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\A1|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A1|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~17_sumout ),
	.cout(\A1|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~17 .extended_lut = "off";
defparam \A1|Add12~17 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \A1|Add13~17 (
// Equation(s):
// \A1|Add13~17_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~16_combout )) # (\SW[2]~input_o  & ((\A1|Add12~17_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add13~14  ))
// \A1|Add13~18  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~16_combout )) # (\SW[2]~input_o  & ((\A1|Add12~17_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add13~14  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~16_combout ),
	.datad(!\A1|Add12~17_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A1|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~17_sumout ),
	.cout(\A1|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~17 .extended_lut = "off";
defparam \A1|Add13~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \A1|amplitude_sum~17 (
// Equation(s):
// \A1|amplitude_sum~17_combout  = ( \A1|Add12~17_sumout  & ( \A1|amplitude_sum~16_combout  ) ) # ( !\A1|Add12~17_sumout  & ( \A1|amplitude_sum~16_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~17_sumout  & ( !\A1|amplitude_sum~16_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add12~17_sumout ),
	.dataf(!\A1|amplitude_sum~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~17 .extended_lut = "off";
defparam \A1|amplitude_sum~17 .lut_mask = 64'h00005555AAAAFFFF;
defparam \A1|amplitude_sum~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \A1|Add14~17 (
// Equation(s):
// \A1|Add14~17_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~17_combout ))) # (\SW[3]~input_o  & (\A1|Add13~17_sumout )) ) + ( \A1|Add14~14  ))
// \A1|Add14~18  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [5] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~17_combout ))) # (\SW[3]~input_o  & (\A1|Add13~17_sumout )) ) + ( \A1|Add14~14  ))

	.dataa(!\A1|Add13~17_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~17_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~17_sumout ),
	.cout(\A1|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~17 .extended_lut = "off";
defparam \A1|Add14~17 .lut_mask = 64'h0000E2E2000000FF;
defparam \A1|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \A1|amplitude_sum~18 (
// Equation(s):
// \A1|amplitude_sum~18_combout  = ( \A1|amplitude_sum~17_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~17_sumout ) ) ) # ( !\A1|amplitude_sum~17_combout  & ( (\SW[3]~input_o  & \A1|Add13~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~18 .extended_lut = "off";
defparam \A1|amplitude_sum~18 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A1|amplitude_sum~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \A1|amplitude_sum~19 (
// Equation(s):
// \A1|amplitude_sum~19_combout  = ( \A1|amplitude_sum~18_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~17_sumout ) ) ) # ( !\A1|amplitude_sum~18_combout  & ( (\SW[4]~input_o  & \A1|Add14~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|Add14~17_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~19 .extended_lut = "off";
defparam \A1|amplitude_sum~19 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \A1|Add15~17 (
// Equation(s):
// \A1|Add15~17_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~18_combout )) # (\SW[4]~input_o  & ((\A1|Add14~17_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add15~14  ))
// \A1|Add15~18  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~18_combout )) # (\SW[4]~input_o  & ((\A1|Add14~17_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add15~14  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~18_combout ),
	.datad(!\A1|Add14~17_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A1|Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~17_sumout ),
	.cout(\A1|Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~17 .extended_lut = "off";
defparam \A1|Add15~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FA503FAAABF06C6CB778D3E96AC72239001B634FAF2D2505C8E558790188FBD9EAC495B796DE562418A689574F22ADEAD3C7AC9079B3B101E6D0641EB3AD07575601EB41EB413CA8A8AD04C41EBA804C9BAD5E8AE63108207B57F4663D097B32632B5965E8CAEBA038A32B6ED66F28CAED65F3D653728FA33D660998161F443C11C9EED7D11CA34472816651F5E044472D7D7C16B8CCCCCFBB6611CCFBBBBBCC168D7D42D999AF0A0FA678D7E999F0F66782945A0BBBC7EEF5CCD2D9A0BB82DAF616844A1D2845FB82EE1CD730A67D9F66830A67EE0B83E0B82E0BBEAFBBEE0CD44BB845CD335C29A0D730CD89CD33512EF67EE11735C29F67DE1173517E0BC4";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "4F82F5173512DF67DA0D73512EF67EE11731CD89CC335C29A0D731CD44BB845CC2EFBBEAFB82E0B82F0B82EF66830A67D9F668335CD2EE0BBD44A1D2844A527E9E0BB8299E1CCD7EEF4FBB82945A0B667C3D99AF5CB66BC283E9999E05F5CA50CFBBBBBCCD1267BBCCCCCCBA50F5F5E344442D7D16650A344728D11F5EED8D10F047D250998265F32BCA37165F3D65EE8CA3E65EE7A328B02BAE8CAD6597A32633B581F2647F57B42081326E8AD5EB98C40ABAD04C41E8A8A8F107AD07AD02575741EB3AD0641E6D013B39B418EB4F1EADEA23C7558A68906256DE5B79584EAD9FBC8901B4956C8D4161E3EBC7279001B2234EA5AF1CB778E4E43FAAABF016BC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "05AFC055540F909348872C169539DDC6FFE49CB050D2DAFA371AA786FE77042715386A486921A9DBE76A76A8B0DD52152038536F864C4ECE192F9BE14D52F8A8A9FE14BE14BEC3546752FB3BE14573B36452A17519CEF7DF84A80B99C2F685CD9CD4A6DA5735145FC45CD4912990D735129A0C29A08D705CC299F667E9E0BBC3EE3611282EE35CBB8D72D9AF0A1CBBB8D28283E9473333304499EE3304444433E97282BD266660F5F059872816660F09997D6BA5F4543C110A332D265F447D6509E97BB5F2D7BA047D11E328CF598260997CF59811F47D1F47D1F441505411F32BB487BA32CCA3D65F2CCF327632CCAED109811EE8CA3D609825EE8CAE81F43B";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "B07D0AE8CAED609825F28CAED109811EE8CE327633CCE3D65F28CE32BB487BA33D105415047D1F47D1F47D10997CF598260997CCA32D11F442BB5E3D7BB5AD8165F447D661E3328110F0547D6BA5F59983C26650A349943D7C266661FA0A35AF3044444332ED984433333345AF0A0A1CBBB8D283E99E35CBB8D72EE0A11272EF0FB82DAF667D9A0CD435C829A0C29A11735C19A1185CD44FD45173569E685CD9CD4A7E0D9B80A84BDF7ECD91752A14673B35452FB3BE1764570EF852F852FDA8A8BE15C52F9BE192CEC4C64BE714B0215215DC38AA76A76F9DA921A486A4B153604376FE4B6A9372BE9E1C1438D86FFE4DDDB15A50E34887181BC055540FE940";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \A1|Add16~17 (
// Equation(s):
// \A1|Add16~17_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~19_combout )) # (\SW[5]~input_o  & ((\A1|Add15~17_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add16~14  ))
// \A1|Add16~18  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~19_combout )) # (\SW[5]~input_o  & ((\A1|Add15~17_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [5] ) + ( \A1|Add16~14  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~19_combout ),
	.datad(!\A1|Add15~17_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\A1|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~17_sumout ),
	.cout(\A1|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~17 .extended_lut = "off";
defparam \A1|Add16~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \A1|Out~4 (
// Equation(s):
// \A1|Out~4_combout  = ( \A1|Add15~17_sumout  & ( \A1|Add16~17_sumout  & ( ((\SW[5]~input_o ) # (\SW[6]~input_o )) # (\A1|amplitude_sum~19_combout ) ) ) ) # ( !\A1|Add15~17_sumout  & ( \A1|Add16~17_sumout  & ( ((\A1|amplitude_sum~19_combout  & 
// !\SW[5]~input_o )) # (\SW[6]~input_o ) ) ) ) # ( \A1|Add15~17_sumout  & ( !\A1|Add16~17_sumout  & ( (!\SW[6]~input_o  & ((\SW[5]~input_o ) # (\A1|amplitude_sum~19_combout ))) ) ) ) # ( !\A1|Add15~17_sumout  & ( !\A1|Add16~17_sumout  & ( 
// (\A1|amplitude_sum~19_combout  & (!\SW[6]~input_o  & !\SW[5]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~19_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\A1|Add15~17_sumout ),
	.dataf(!\A1|Add16~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~4 .extended_lut = "off";
defparam \A1|Out~4 .lut_mask = 64'h300030F03F0F3FFF;
defparam \A1|Out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N14
dffeas \A1|Out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[4] .is_wysiwyg = "true";
defparam \A1|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \left_channel_audio_out[4]~feeder (
// Equation(s):
// \left_channel_audio_out[4]~feeder_combout  = ( \A1|Out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[4]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N38
dffeas \left_channel_audio_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[4] .is_wysiwyg = "true";
defparam \left_channel_audio_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \A1|Add11~21 (
// Equation(s):
// \A1|Add11~21_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [6]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add11~18  ))
// \A1|Add11~22  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [6]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add11~18  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~21_sumout ),
	.cout(\A1|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~21 .extended_lut = "off";
defparam \A1|Add11~21 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \A1|amplitude_sum~20 (
// Equation(s):
// \A1|amplitude_sum~20_combout  = ( \A1|Add11~21_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [6])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~21_sumout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\A1|Add11~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~20 .extended_lut = "off";
defparam \A1|amplitude_sum~20 .lut_mask = 64'h0044004433773377;
defparam \A1|amplitude_sum~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \A1|Add12~21 (
// Equation(s):
// \A1|Add12~21_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [6]))) # (\SW[1]~input_o  & (((\A1|Add11~21_sumout )))) ) + ( \A1|Add12~18  
// ))
// \A1|Add12~22  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [6]))) # (\SW[1]~input_o  & (((\A1|Add11~21_sumout )))) ) + ( \A1|Add12~18  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\A1|Add11~21_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~21_sumout ),
	.cout(\A1|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~21 .extended_lut = "off";
defparam \A1|Add12~21 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \A1|amplitude_sum~21 (
// Equation(s):
// \A1|amplitude_sum~21_combout  = ( \A1|Add12~21_sumout  & ( (\A1|amplitude_sum~20_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~21_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~20_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|amplitude_sum~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add12~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~21 .extended_lut = "off";
defparam \A1|amplitude_sum~21 .lut_mask = 64'h2222222277777777;
defparam \A1|amplitude_sum~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \A1|Add13~21 (
// Equation(s):
// \A1|Add13~21_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~20_combout )) # (\SW[2]~input_o  & ((\A1|Add12~21_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add13~18  ))
// \A1|Add13~22  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~20_combout )) # (\SW[2]~input_o  & ((\A1|Add12~21_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add13~18  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~20_combout ),
	.datad(!\A1|Add12~21_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A1|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~21_sumout ),
	.cout(\A1|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~21 .extended_lut = "off";
defparam \A1|Add13~21 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \A1|amplitude_sum~22 (
// Equation(s):
// \A1|amplitude_sum~22_combout  = (!\SW[3]~input_o  & (\A1|amplitude_sum~21_combout )) # (\SW[3]~input_o  & ((\A1|Add13~21_sumout )))

	.dataa(!\A1|amplitude_sum~21_combout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~22 .extended_lut = "off";
defparam \A1|amplitude_sum~22 .lut_mask = 64'h505F505F505F505F;
defparam \A1|amplitude_sum~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \A1|Add14~21 (
// Equation(s):
// \A1|Add14~21_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~21_combout )) # (\SW[3]~input_o  & ((\A1|Add13~21_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add14~18  ))
// \A1|Add14~22  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~21_combout )) # (\SW[3]~input_o  & ((\A1|Add13~21_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [6] ) + ( \A1|Add14~18  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~21_combout ),
	.datad(!\A1|Add13~21_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\A1|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~21_sumout ),
	.cout(\A1|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~21 .extended_lut = "off";
defparam \A1|Add14~21 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \A1|Add15~21 (
// Equation(s):
// \A1|Add15~21_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~22_combout )) # (\SW[4]~input_o  & ((\A1|Add14~21_sumout ))) ) + ( \A1|Add15~18  ))
// \A1|Add15~22  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~22_combout )) # (\SW[4]~input_o  & ((\A1|Add14~21_sumout ))) ) + ( \A1|Add15~18  ))

	.dataa(!\A1|amplitude_sum~22_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|Add14~21_sumout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~21_sumout ),
	.cout(\A1|Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~21 .extended_lut = "off";
defparam \A1|Add15~21 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \A1|amplitude_sum~23 (
// Equation(s):
// \A1|amplitude_sum~23_combout  = ( \A1|Add14~21_sumout  & ( (\A1|amplitude_sum~22_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~21_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~22_combout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~22_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~23 .extended_lut = "off";
defparam \A1|amplitude_sum~23 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A1|amplitude_sum~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \A1|Add16~21 (
// Equation(s):
// \A1|Add16~21_sumout  = SUM(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A1|Add15~21_sumout ))) ) + ( \A1|Add16~18  ))
// \A1|Add16~22  = CARRY(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [6] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~23_combout )) # (\SW[5]~input_o  & ((\A1|Add15~21_sumout ))) ) + ( \A1|Add16~18  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~23_combout ),
	.datad(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\A1|Add15~21_sumout ),
	.datag(gnd),
	.cin(\A1|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~21_sumout ),
	.cout(\A1|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~21 .extended_lut = "off";
defparam \A1|Add16~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \A1|Out~5 (
// Equation(s):
// \A1|Out~5_combout  = ( \A1|Add16~21_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~23_combout ))) # (\SW[5]~input_o  & (\A1|Add15~21_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~21_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~23_combout ))) # (\SW[5]~input_o  & (\A1|Add15~21_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add15~21_sumout ),
	.datad(!\A1|amplitude_sum~23_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~5 .extended_lut = "off";
defparam \A1|Out~5 .lut_mask = 64'h048C048C37BF37BF;
defparam \A1|Out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N29
dffeas \A1|Out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[5] .is_wysiwyg = "true";
defparam \A1|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N56
dffeas \left_channel_audio_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[5] .is_wysiwyg = "true";
defparam \left_channel_audio_out[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \A1|Add11~25 (
// Equation(s):
// \A1|Add11~25_sumout  = SUM(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [7] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add11~22  ))
// \A1|Add11~26  = CARRY(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [7] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add11~22  ))

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~25_sumout ),
	.cout(\A1|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~25 .extended_lut = "off";
defparam \A1|Add11~25 .lut_mask = 64'h0000F0F000001111;
defparam \A1|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \A1|Add12~25 (
// Equation(s):
// \A1|Add12~25_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [7]))) # (\SW[1]~input_o  & (((\A1|Add11~25_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add12~22  
// ))
// \A1|Add12~26  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [7]))) # (\SW[1]~input_o  & (((\A1|Add11~25_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add12~22  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\A1|Add11~25_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A1|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~25_sumout ),
	.cout(\A1|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~25 .extended_lut = "off";
defparam \A1|Add12~25 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \A1|amplitude_sum~24 (
// Equation(s):
// \A1|amplitude_sum~24_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [7] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~25_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [7] & ( 
// (\SW[1]~input_o  & \A1|Add11~25_sumout ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add11~25_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~24 .extended_lut = "off";
defparam \A1|amplitude_sum~24 .lut_mask = 64'h0055005522772277;
defparam \A1|amplitude_sum~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \A1|amplitude_sum~25 (
// Equation(s):
// \A1|amplitude_sum~25_combout  = ( \A1|Add12~25_sumout  & ( \A1|amplitude_sum~24_combout  ) ) # ( !\A1|Add12~25_sumout  & ( \A1|amplitude_sum~24_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~25_sumout  & ( !\A1|amplitude_sum~24_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add12~25_sumout ),
	.dataf(!\A1|amplitude_sum~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~25 .extended_lut = "off";
defparam \A1|amplitude_sum~25 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \A1|Add13~25 (
// Equation(s):
// \A1|Add13~25_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~24_combout )) # (\SW[2]~input_o  & ((\A1|Add12~25_sumout ))) ) + ( \A1|Add13~22  ))
// \A1|Add13~26  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~24_combout )) # (\SW[2]~input_o  & ((\A1|Add12~25_sumout ))) ) + ( \A1|Add13~22  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~24_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\A1|Add12~25_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~25_sumout ),
	.cout(\A1|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~25 .extended_lut = "off";
defparam \A1|Add13~25 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \A1|amplitude_sum~26 (
// Equation(s):
// \A1|amplitude_sum~26_combout  = ( \A1|Add13~25_sumout  & ( (\A1|amplitude_sum~25_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~25_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~25_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|amplitude_sum~25_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~26 .extended_lut = "off";
defparam \A1|amplitude_sum~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \A1|Add14~25 (
// Equation(s):
// \A1|Add14~25_sumout  = SUM(( (!\SW[3]~input_o  & ((\A1|amplitude_sum~25_combout ))) # (\SW[3]~input_o  & (\A1|Add13~25_sumout )) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add14~22  ))
// \A1|Add14~26  = CARRY(( (!\SW[3]~input_o  & ((\A1|amplitude_sum~25_combout ))) # (\SW[3]~input_o  & (\A1|Add13~25_sumout )) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add14~22  ))

	.dataa(!\A1|Add13~25_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A1|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~25_sumout ),
	.cout(\A1|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~25 .extended_lut = "off";
defparam \A1|Add14~25 .lut_mask = 64'h0000FF0000001D1D;
defparam \A1|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \A1|amplitude_sum~27 (
// Equation(s):
// \A1|amplitude_sum~27_combout  = ( \A1|Add14~25_sumout  & ( (\A1|amplitude_sum~26_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~25_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|amplitude_sum~26_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~27 .extended_lut = "off";
defparam \A1|amplitude_sum~27 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \A1|Add15~25 (
// Equation(s):
// \A1|Add15~25_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~26_combout )) # (\SW[4]~input_o  & ((\A1|Add14~25_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add15~22  ))
// \A1|Add15~26  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~26_combout )) # (\SW[4]~input_o  & ((\A1|Add14~25_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [7] ) + ( \A1|Add15~22  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~26_combout ),
	.datad(!\A1|Add14~25_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\A1|Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~25_sumout ),
	.cout(\A1|Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~25 .extended_lut = "off";
defparam \A1|Add15~25 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "7777622222277489D279E79393A43E955555AF16C618B77749E4E53FFFC16C72DDE34E43FFC1B1C889E4FAAAC1CB7493A96AC72224E95AC6DDE4EAAB1C893955B1DDE4001B778FABC72390C1B224FFC2DD3AAB2DE4306DD395B1D395ADDE405C8D406DD3ABD893F1B4945B74FF18D0C1893FCB4EAF67A5B67AAC8901B7906DD006E3AB2255B3431883C62406D3AC74FF6396C93F1E0C2E0F1D3F1DFBC8EAC8FB1D0C63AADE56DEAB7406251B4FC7401D3F2256DEAB796C901DFBDD018E5B4EB23F1D0189577AB23F225620C67FC8EB23F1E46D3F23FC93C896C956256D3F23FD9018EB23BDD46E418E6CD573AB355CEAC906256240B91B4F1D01D3F64063FC90";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "18FF24067F1D01D3C791B8062562418EACD573AB355CE6C906E45DFB23AC9019FF23F1E562558E588F18FF23F1E46D3F23AC8FF64C225623F23AB7558901D3F23AC796C901DFBDD018E5B7AADE5623F1D0074FC791624077AADE56DEAB24C1D3BC8EAC8FBDD3F1D3C2E0C2D3F18E5B27FC74EB1E40624F089307395623AB2E401DE41B790188EAB6796B67EAC78FF1890C1C93FC779458793F189FAB1DE405C8D406DDE95B1D395B1DE4306DE3AAB1DE0FFC62390C1B234FABCB7790006DDD3955B188D3AAAC6DDE4E95AC62234EA5AB18778D0EAABC6D888D390FFF06C72DDE34E50FFFF16C6D877778924E53E955555AF06B1B1B6DB61D8877622222277774";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "88889DDDDDD888762D86186C6C5BC16AAAAA50E939E74888B61B1AC0003E938D221DB1BC003E4E37761B05553E348B6C5A9538DDDB16A509221B1554E376C6AA4E221BFFE488705538DC6F3E4DDB043D22C554D21BCF922C6A4E2C6A5221BFA372BF922C54276C0E486BA48B00E72F3E76C034B154985A49855376FE486F922FF91C54DDAA4CBCE77C3DDBF92C508B009C6936C0E1F3D1F0E2C0E20437153704E2F39C5521A921548BF9DAE4B038BFE2C0DDA9215486936FE20422FE71A4B14DC0E2FE76A8854DC0DDA9DF39803714DC0E1B92C0DC036C376936A9DA92C0DC026FE714DC422B91BE71932A8C54CAA31536F9DA9DBF46E4B0E2FE2C09BF9C036F";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "E700DBF980E2FE2C386E47F9DA9DBE71532A8C54CAA31936F91BA204DC536FE600DC0E1A9DAA71A770E700DC0E1B92C0DC537009B3DDA9DC0DC548AA76FE2C0DC5386936FE20422FE71A485521A9DC0E2FF8B0386E9DBF885521A92154DB3E2C43715370422C0E2C3D1F3D2C0E71A4D8038814E1BF9DF0F76CF8C6A9DC54D1BFE21BE486FE7715498694985538700E76F3E36C03886BA486C0E76054E21BFA372BF92216A4E2C6A4E21BCF921C554E21F0439DC6F3E4DCB15434886FFF9222C6AA4E772C55539221816A539DDCB15A94E78872F15543927772C6F000F939D221CB1AF0000E93927888876DB1AC16AAAAA50F94E4E49249E274889DDDDDD88888";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \A1|Add16~25 (
// Equation(s):
// \A1|Add16~25_sumout  = SUM(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A1|Add15~25_sumout ))) ) + ( \A1|Add16~22  ))
// \A1|Add16~26  = CARRY(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [7] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~27_combout )) # (\SW[5]~input_o  & ((\A1|Add15~25_sumout ))) ) + ( \A1|Add16~22  ))

	.dataa(!\SW[5]~input_o ),
	.datab(!\A1|amplitude_sum~27_combout ),
	.datac(!\A1|Add15~25_sumout ),
	.datad(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~25_sumout ),
	.cout(\A1|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~25 .extended_lut = "off";
defparam \A1|Add16~25 .lut_mask = 64'h0000D8D8000000FF;
defparam \A1|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \A1|Out~6 (
// Equation(s):
// \A1|Out~6_combout  = ( \A1|amplitude_sum~27_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A1|Add15~25_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~25_sumout )))) ) ) # ( !\A1|amplitude_sum~27_combout  & ( (!\SW[6]~input_o  & (\SW[5]~input_o  
// & ((\A1|Add15~25_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~25_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add16~25_sumout ),
	.datad(!\A1|Add15~25_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~6 .extended_lut = "off";
defparam \A1|Out~6 .lut_mask = 64'h034703478BCF8BCF;
defparam \A1|Out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \A1|Out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[6] .is_wysiwyg = "true";
defparam \A1|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \left_channel_audio_out[6]~feeder (
// Equation(s):
// \left_channel_audio_out[6]~feeder_combout  = ( \A1|Out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[6]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \left_channel_audio_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[6] .is_wysiwyg = "true";
defparam \left_channel_audio_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \A1|Add11~29 (
// Equation(s):
// \A1|Add11~29_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [8]) ) + ( \A1|Add11~26  ))
// \A1|Add11~30  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [8]) ) + ( \A1|Add11~26  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~29_sumout ),
	.cout(\A1|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~29 .extended_lut = "off";
defparam \A1|Add11~29 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \A1|amplitude_sum~28 (
// Equation(s):
// \A1|amplitude_sum~28_combout  = ( \A1|Add11~29_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [8] & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A1|Add11~29_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [8] & ( 
// (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( \A1|Add11~29_sumout  & ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [8] & ( \SW[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add11~29_sumout ),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~28 .extended_lut = "off";
defparam \A1|amplitude_sum~28 .lut_mask = 64'h00000F0F30303F3F;
defparam \A1|amplitude_sum~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \A1|Add12~29 (
// Equation(s):
// \A1|Add12~29_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [8]))) # (\SW[1]~input_o  & (((\A1|Add11~29_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A1|Add12~26  
// ))
// \A1|Add12~30  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [8]))) # (\SW[1]~input_o  & (((\A1|Add11~29_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [8] ) + ( \A1|Add12~26  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\A1|Add11~29_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\A1|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~29_sumout ),
	.cout(\A1|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~29 .extended_lut = "off";
defparam \A1|Add12~29 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \A1|amplitude_sum~29 (
// Equation(s):
// \A1|amplitude_sum~29_combout  = ( \A1|Add12~29_sumout  & ( (\A1|amplitude_sum~28_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~29_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~28_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~28_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~29 .extended_lut = "off";
defparam \A1|amplitude_sum~29 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A1|amplitude_sum~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \A1|Add13~29 (
// Equation(s):
// \A1|Add13~29_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~28_combout )) # (\SW[2]~input_o  & ((\A1|Add12~29_sumout ))) ) + ( \A1|Add13~26  ))
// \A1|Add13~30  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~28_combout )) # (\SW[2]~input_o  & ((\A1|Add12~29_sumout ))) ) + ( \A1|Add13~26  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~28_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\A1|Add12~29_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~29_sumout ),
	.cout(\A1|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~29 .extended_lut = "off";
defparam \A1|Add13~29 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \A1|Add14~29 (
// Equation(s):
// \A1|Add14~29_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~29_combout )) # (\SW[3]~input_o  & ((\A1|Add13~29_sumout ))) ) + ( \A1|Add14~26  ))
// \A1|Add14~30  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~29_combout )) # (\SW[3]~input_o  & ((\A1|Add13~29_sumout ))) ) + ( \A1|Add14~26  ))

	.dataa(!\A1|amplitude_sum~29_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~29_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~29_sumout ),
	.cout(\A1|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~29 .extended_lut = "off";
defparam \A1|Add14~29 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \A1|amplitude_sum~30 (
// Equation(s):
// \A1|amplitude_sum~30_combout  = ( \A1|Add13~29_sumout  & ( (\A1|amplitude_sum~29_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~29_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~29_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~29_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~30 .extended_lut = "off";
defparam \A1|amplitude_sum~30 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \A1|amplitude_sum~31 (
// Equation(s):
// \A1|amplitude_sum~31_combout  = ( \A1|amplitude_sum~30_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~29_sumout ) ) ) # ( !\A1|amplitude_sum~30_combout  & ( (\SW[4]~input_o  & \A1|Add14~29_sumout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|Add14~29_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~31 .extended_lut = "off";
defparam \A1|amplitude_sum~31 .lut_mask = 64'h00550055AAFFAAFF;
defparam \A1|amplitude_sum~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \A1|Add15~29 (
// Equation(s):
// \A1|Add15~29_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~30_combout )) # (\SW[4]~input_o  & ((\A1|Add14~29_sumout ))) ) + ( \A1|Add15~26  ))
// \A1|Add15~30  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~30_combout )) # (\SW[4]~input_o  & ((\A1|Add14~29_sumout ))) ) + ( \A1|Add15~26  ))

	.dataa(!\A1|amplitude_sum~30_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|Add14~29_sumout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~29_sumout ),
	.cout(\A1|Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~29 .extended_lut = "off";
defparam \A1|Add15~29 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \A1|Add16~29 (
// Equation(s):
// \A1|Add16~29_sumout  = SUM(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~31_combout )) # (\SW[5]~input_o  & ((\A1|Add15~29_sumout ))) ) + ( \A1|Add16~26  ))
// \A1|Add16~30  = CARRY(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [8] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~31_combout )) # (\SW[5]~input_o  & ((\A1|Add15~29_sumout ))) ) + ( \A1|Add16~26  ))

	.dataa(!\SW[5]~input_o ),
	.datab(!\A1|amplitude_sum~31_combout ),
	.datac(!\A1|Add15~29_sumout ),
	.datad(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~29_sumout ),
	.cout(\A1|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~29 .extended_lut = "off";
defparam \A1|Add16~29 .lut_mask = 64'h0000D8D8000000FF;
defparam \A1|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \A1|Out~7 (
// Equation(s):
// \A1|Out~7_combout  = ( \A1|Add15~29_sumout  & ( (!\SW[6]~input_o  & (((\A1|amplitude_sum~31_combout )) # (\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A1|Add16~29_sumout )))) ) ) # ( !\A1|Add15~29_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// (\A1|amplitude_sum~31_combout ))) # (\SW[6]~input_o  & (((\A1|Add16~29_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|amplitude_sum~31_combout ),
	.datad(!\A1|Add16~29_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~7 .extended_lut = "off";
defparam \A1|Out~7 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \A1|Out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N23
dffeas \A1|Out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[7] .is_wysiwyg = "true";
defparam \A1|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N2
dffeas \left_channel_audio_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[7] .is_wysiwyg = "true";
defparam \left_channel_audio_out[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \A1|Add11~129 (
// Equation(s):
// \A1|Add11~129_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [9]) ) + ( \A1|Add11~30  ))
// \A1|Add11~130  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [9]) ) + ( \A1|Add11~30  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~129_sumout ),
	.cout(\A1|Add11~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~129 .extended_lut = "off";
defparam \A1|Add11~129 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~129 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \A1|Add12~129 (
// Equation(s):
// \A1|Add12~129_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [9]))) # (\SW[1]~input_o  & (((\A1|Add11~129_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add12~30 
//  ))
// \A1|Add12~130  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [9]))) # (\SW[1]~input_o  & (((\A1|Add11~129_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add12~30  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\A1|Add11~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A1|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~129_sumout ),
	.cout(\A1|Add12~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~129 .extended_lut = "off";
defparam \A1|Add12~129 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \A1|amplitude_sum~128 (
// Equation(s):
// \A1|amplitude_sum~128_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [9] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~129_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [9] & ( 
// (\SW[1]~input_o  & \A1|Add11~129_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add11~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~128 .extended_lut = "off";
defparam \A1|amplitude_sum~128 .lut_mask = 64'h0033003344774477;
defparam \A1|amplitude_sum~128 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \A1|Add13~129 (
// Equation(s):
// \A1|Add13~129_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~128_combout ))) # (\SW[2]~input_o  & (\A1|Add12~129_sumout )) ) + ( \A1|Add13~30  ))
// \A1|Add13~130  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~128_combout ))) # (\SW[2]~input_o  & (\A1|Add12~129_sumout )) ) + ( \A1|Add13~30  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|Add12~129_sumout ),
	.datac(!\A1|amplitude_sum~128_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~129_sumout ),
	.cout(\A1|Add13~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~129 .extended_lut = "off";
defparam \A1|Add13~129 .lut_mask = 64'h0000E4E4000000FF;
defparam \A1|Add13~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \A1|amplitude_sum~129 (
// Equation(s):
// \A1|amplitude_sum~129_combout  = ( \A1|amplitude_sum~128_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~129_sumout ) ) ) # ( !\A1|amplitude_sum~128_combout  & ( (\SW[2]~input_o  & \A1|Add12~129_sumout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|Add12~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~129 .extended_lut = "off";
defparam \A1|amplitude_sum~129 .lut_mask = 64'h00550055AAFFAAFF;
defparam \A1|amplitude_sum~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \A1|amplitude_sum~130 (
// Equation(s):
// \A1|amplitude_sum~130_combout  = ( \A1|amplitude_sum~129_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~129_sumout ) ) ) # ( !\A1|amplitude_sum~129_combout  & ( (\SW[3]~input_o  & \A1|Add13~129_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~130 .extended_lut = "off";
defparam \A1|amplitude_sum~130 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~130 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \A1|Add14~129 (
// Equation(s):
// \A1|Add14~129_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~129_combout )) # (\SW[3]~input_o  & ((\A1|Add13~129_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add14~30  ))
// \A1|Add14~130  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~129_combout )) # (\SW[3]~input_o  & ((\A1|Add13~129_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add14~30  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~129_combout ),
	.datad(!\A1|Add13~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A1|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~129_sumout ),
	.cout(\A1|Add14~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~129 .extended_lut = "off";
defparam \A1|Add14~129 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \A1|Add15~129 (
// Equation(s):
// \A1|Add15~129_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~130_combout )) # (\SW[4]~input_o  & ((\A1|Add14~129_sumout ))) ) + ( \A1|Add15~30  ))
// \A1|Add15~130  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [9] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~130_combout )) # (\SW[4]~input_o  & ((\A1|Add14~129_sumout ))) ) + ( \A1|Add15~30  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~130_combout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\A1|Add14~129_sumout ),
	.datag(gnd),
	.cin(\A1|Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~129_sumout ),
	.cout(\A1|Add15~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~129 .extended_lut = "off";
defparam \A1|Add15~129 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add15~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \A1|amplitude_sum~131 (
// Equation(s):
// \A1|amplitude_sum~131_combout  = ( \A1|amplitude_sum~130_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~129_sumout ) ) ) # ( !\A1|amplitude_sum~130_combout  & ( (\SW[4]~input_o  & \A1|Add14~129_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|Add14~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~131 .extended_lut = "off";
defparam \A1|amplitude_sum~131 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~131 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E943E943E943EA50FE9503FEA9554000000000556AFC05AF16B16C5B1B2C6DB6D8762DDC889DD2349E39E4E4F90E9503FFFFC05AF16C6C718722DDDD234924E4E90FAAAAAAF06B1B2CB622E2278E390E503FFF016C5C6D8B7778924E4FA55556BC6C6D8B7749E794EA5555AC1B6D88489E790EA555AF1B1CB7749E4E43FFFC1B1B21DD27939403016F2CB7774D3A40FF05B1876274E0E55056F1C7223493A50056C2CB7749390FFF06C61DDD34F95556F1CB77493940016C6D889E4E50006B1CB789390FFF06CB6278E43FBF06D8778D3E5556F1CB749250FFC1B1C889243EABC6C72278E50001B187749394005B187749394005B1B7779E90001ACB7778E500";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "016CB7778E90001ADB7779394005B187749394005B1877493900016CB6234E4FAAF061888D390FFC1618778D3E5556F1CB749E43FBF06CB6278E43FFC1B18B78D3A40016C6D889E4E50005B187778D3E5555BC71DDD24E43FFC1B187778E0E54016B1872234D3E54156C2C7627493943FC06B1C77778E3E503005B1B61DD239390FFFF06C6D87778D393E9556AC1B6D88489E790E95556AC5B6D877789E4E4FA55556BC6C618B77789E4D4E503FFF016C1B2CB622E2278E393A43EAAAAABC1AC6C618721DDDE234934E4E53E940FFFFF015AC1BC6C6DB2D8721DD888DDE2749E79E4E39394E53A53E940FEA554000000000555AAFF015AFC16AF05AF05AF05AC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "16BC16BC16BC16AF016AFC0156AABFFFFFFFFFAA9503FA50E94E93A4E4D392492789D22377622DCB61C61B1B06F16AFC00003FA50E93939E78DD2222DCB6DB1B16F05555550F94E4D349DD1DD871C6F1AFC000FE93A3927488876DB1B05AAAA94393927488B6186B16AAAA53E49277B76186F15AAA50E4E3488B61B1BC0003E4E4DE22D86C6BFCFE90D34888B2C6BF00FA4E789D8B1F1AAFA90E38DDCB6C5AFFA93D3488B6C6F000F939E222CB06AAA90E3488B6C6BFFE93927761B1AFFF94E34876C6F000F9349D871BC040F9278872C1AAA90E348B6DAF003E4E3776DBC1543938DD871AFFFE4E788B6C6BFFA4E788B6C6BFFA4E4888616FFFE53488871AFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE934888716FFFE5248886C6BFFA4E788B6C6BFFA4E788B6C6FFFE9349DCB1B0550F9E7772C6F003E9E78872C1AAA90E348B61BC040F9349D871BC003E4E74872C5BFFE93927761B1AFFFA4E788872C1AAAA438E222DB1BC003E4E788871F1ABFE94E78DDCB2C1ABEA93D389D8B6C6BC03FA4E3888871C1AFCFFA4E49E22DC6C6F0000F9392788872C6C16AA953E49277B76186F16AAAA53A4927888761B1B05AAAA943939E74888761B2B1AFC000FE93E4D349DD1DD871C6C5BC15555543E53939E78DE2221DCB6DB1B1AC16BF00000FEA53E4393924D278DE22777221D8B61861B1C6C6B1AC5AC16BF015AABFFFFFFFFFAAA5500FEA503EA50FA50FA50FA50";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \A1|Add16~129 (
// Equation(s):
// \A1|Add16~129_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~131_combout )) # (\SW[5]~input_o  & ((\A1|Add15~129_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add16~30  ))
// \A1|Add16~130  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~131_combout )) # (\SW[5]~input_o  & ((\A1|Add15~129_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [9] ) + ( \A1|Add16~30  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~131_combout ),
	.datad(!\A1|Add15~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\A1|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~129_sumout ),
	.cout(\A1|Add16~130 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~129 .extended_lut = "off";
defparam \A1|Add16~129 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add16~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \A1|Out~31 (
// Equation(s):
// \A1|Out~31_combout  = ( \A1|amplitude_sum~131_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A1|Add15~129_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~129_sumout )))) ) ) # ( !\A1|amplitude_sum~131_combout  & ( (!\SW[6]~input_o  & 
// (\SW[5]~input_o  & (\A1|Add15~129_sumout ))) # (\SW[6]~input_o  & (((\A1|Add16~129_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add15~129_sumout ),
	.datad(!\A1|Add16~129_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~31 .extended_lut = "off";
defparam \A1|Out~31 .lut_mask = 64'h043704378CBF8CBF;
defparam \A1|Out~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N19
dffeas \A1|Out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[8] .is_wysiwyg = "true";
defparam \A1|Out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N5
dffeas \left_channel_audio_out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[8] .is_wysiwyg = "true";
defparam \left_channel_audio_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \A1|Add11~125 (
// Equation(s):
// \A1|Add11~125_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [10]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A1|Add11~130  ))
// \A1|Add11~126  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [10]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A1|Add11~130  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~125_sumout ),
	.cout(\A1|Add11~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~125 .extended_lut = "off";
defparam \A1|Add11~125 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \A1|Add12~125 (
// Equation(s):
// \A1|Add12~125_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [10]))) # (\SW[1]~input_o  & (((\A1|Add11~125_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [10] ) + ( 
// \A1|Add12~130  ))
// \A1|Add12~126  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [10]))) # (\SW[1]~input_o  & (((\A1|Add11~125_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A1|Add12~130  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\A1|Add11~125_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\A1|Add12~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~125_sumout ),
	.cout(\A1|Add12~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~125 .extended_lut = "off";
defparam \A1|Add12~125 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \A1|amplitude_sum~124 (
// Equation(s):
// \A1|amplitude_sum~124_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [10] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~125_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [10] & ( 
// (\SW[1]~input_o  & \A1|Add11~125_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add11~125_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~124 .extended_lut = "off";
defparam \A1|amplitude_sum~124 .lut_mask = 64'h0033003344774477;
defparam \A1|amplitude_sum~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \A1|Add13~125 (
// Equation(s):
// \A1|Add13~125_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~124_combout ))) # (\SW[2]~input_o  & (\A1|Add12~125_sumout )) ) + ( \A1|Add13~130  ))
// \A1|Add13~126  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~124_combout ))) # (\SW[2]~input_o  & (\A1|Add12~125_sumout )) ) + ( \A1|Add13~130  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|Add12~125_sumout ),
	.datac(!\A1|amplitude_sum~124_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~125_sumout ),
	.cout(\A1|Add13~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~125 .extended_lut = "off";
defparam \A1|Add13~125 .lut_mask = 64'h0000E4E4000000FF;
defparam \A1|Add13~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \A1|amplitude_sum~125 (
// Equation(s):
// \A1|amplitude_sum~125_combout  = ( \A1|Add12~125_sumout  & ( (\A1|amplitude_sum~124_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~125_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~124_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~124_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~125 .extended_lut = "off";
defparam \A1|amplitude_sum~125 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A1|amplitude_sum~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N9
cyclonev_lcell_comb \A1|amplitude_sum~126 (
// Equation(s):
// \A1|amplitude_sum~126_combout  = ( \A1|Add13~125_sumout  & ( \A1|amplitude_sum~125_combout  ) ) # ( !\A1|Add13~125_sumout  & ( \A1|amplitude_sum~125_combout  & ( !\SW[3]~input_o  ) ) ) # ( \A1|Add13~125_sumout  & ( !\A1|amplitude_sum~125_combout  & ( 
// \SW[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add13~125_sumout ),
	.dataf(!\A1|amplitude_sum~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~126 .extended_lut = "off";
defparam \A1|amplitude_sum~126 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \A1|Add14~125 (
// Equation(s):
// \A1|Add14~125_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~125_combout )) # (\SW[3]~input_o  & ((\A1|Add13~125_sumout ))) ) + ( \A1|Add14~130  ))
// \A1|Add14~126  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~125_combout )) # (\SW[3]~input_o  & ((\A1|Add13~125_sumout ))) ) + ( \A1|Add14~130  ))

	.dataa(!\A1|amplitude_sum~125_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~125_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~125_sumout ),
	.cout(\A1|Add14~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~125 .extended_lut = "off";
defparam \A1|Add14~125 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \A1|amplitude_sum~127 (
// Equation(s):
// \A1|amplitude_sum~127_combout  = ( \A1|amplitude_sum~126_combout  & ( \A1|Add14~125_sumout  ) ) # ( !\A1|amplitude_sum~126_combout  & ( \A1|Add14~125_sumout  & ( \SW[4]~input_o  ) ) ) # ( \A1|amplitude_sum~126_combout  & ( !\A1|Add14~125_sumout  & ( 
// !\SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~126_combout ),
	.dataf(!\A1|Add14~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~127 .extended_lut = "off";
defparam \A1|amplitude_sum~127 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \A1|Add15~125 (
// Equation(s):
// \A1|Add15~125_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~126_combout )) # (\SW[4]~input_o  & ((\A1|Add14~125_sumout ))) ) + ( \A1|Add15~130  ))
// \A1|Add15~126  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [10] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~126_combout )) # (\SW[4]~input_o  & ((\A1|Add14~125_sumout ))) ) + ( \A1|Add15~130  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\A1|amplitude_sum~126_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add14~125_sumout ),
	.datag(gnd),
	.cin(\A1|Add15~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~125_sumout ),
	.cout(\A1|Add15~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~125 .extended_lut = "off";
defparam \A1|Add15~125 .lut_mask = 64'h0000F5A000003333;
defparam \A1|Add15~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \A1|Add16~125 (
// Equation(s):
// \A1|Add16~125_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~127_combout )) # (\SW[5]~input_o  & ((\A1|Add15~125_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A1|Add16~130  ))
// \A1|Add16~126  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~127_combout )) # (\SW[5]~input_o  & ((\A1|Add15~125_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [10] ) + ( \A1|Add16~130  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~127_combout ),
	.datad(!\A1|Add15~125_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\A1|Add16~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~125_sumout ),
	.cout(\A1|Add16~126 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~125 .extended_lut = "off";
defparam \A1|Add16~125 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \A1|Out~30 (
// Equation(s):
// \A1|Out~30_combout  = ( \A1|Add16~125_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~127_combout )) # (\SW[5]~input_o  & ((\A1|Add15~125_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~125_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~127_combout )) # (\SW[5]~input_o  & ((\A1|Add15~125_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~127_combout ),
	.datad(!\A1|Add15~125_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~30 .extended_lut = "off";
defparam \A1|Out~30 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \A1|Out~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N29
dffeas \A1|Out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[9] .is_wysiwyg = "true";
defparam \A1|Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N29
dffeas \left_channel_audio_out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[9] .is_wysiwyg = "true";
defparam \left_channel_audio_out[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \A1|Add11~121 (
// Equation(s):
// \A1|Add11~121_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [11]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add11~126  ))
// \A1|Add11~122  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [11]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add11~126  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~121_sumout ),
	.cout(\A1|Add11~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~121 .extended_lut = "off";
defparam \A1|Add11~121 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \A1|amplitude_sum~120 (
// Equation(s):
// \A1|amplitude_sum~120_combout  = ( \A1|Add11~121_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( (\SW[1]~input_o ) # (\SW[0]~input_o ) ) ) ) # ( !\A1|Add11~121_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( 
// (\SW[0]~input_o  & !\SW[1]~input_o ) ) ) ) # ( \A1|Add11~121_sumout  & ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [11] & ( \SW[1]~input_o  ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add11~121_sumout ),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~120 .extended_lut = "off";
defparam \A1|amplitude_sum~120 .lut_mask = 64'h00000F0F50505F5F;
defparam \A1|amplitude_sum~120 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \A1|Add12~121 (
// Equation(s):
// \A1|Add12~121_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [11]))) # (\SW[1]~input_o  & (((\A1|Add11~121_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [11] ) + ( 
// \A1|Add12~126  ))
// \A1|Add12~122  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [11]))) # (\SW[1]~input_o  & (((\A1|Add11~121_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add12~126  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\A1|Add11~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A1|Add12~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~121_sumout ),
	.cout(\A1|Add12~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~121 .extended_lut = "off";
defparam \A1|Add12~121 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~121 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \A1|Add13~121 (
// Equation(s):
// \A1|Add13~121_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~120_combout )) # (\SW[2]~input_o  & ((\A1|Add12~121_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add13~126  ))
// \A1|Add13~122  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~120_combout )) # (\SW[2]~input_o  & ((\A1|Add12~121_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add13~126  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~120_combout ),
	.datad(!\A1|Add12~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A1|Add13~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~121_sumout ),
	.cout(\A1|Add13~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~121 .extended_lut = "off";
defparam \A1|Add13~121 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \A1|amplitude_sum~121 (
// Equation(s):
// \A1|amplitude_sum~121_combout  = ( \A1|Add12~121_sumout  & ( \A1|amplitude_sum~120_combout  ) ) # ( !\A1|Add12~121_sumout  & ( \A1|amplitude_sum~120_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~121_sumout  & ( !\A1|amplitude_sum~120_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add12~121_sumout ),
	.dataf(!\A1|amplitude_sum~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~121 .extended_lut = "off";
defparam \A1|amplitude_sum~121 .lut_mask = 64'h00005555AAAAFFFF;
defparam \A1|amplitude_sum~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \A1|amplitude_sum~122 (
// Equation(s):
// \A1|amplitude_sum~122_combout  = ( \A1|amplitude_sum~121_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~121_sumout ) ) ) # ( !\A1|amplitude_sum~121_combout  & ( (\SW[3]~input_o  & \A1|Add13~121_sumout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\A1|Add13~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~122 .extended_lut = "off";
defparam \A1|amplitude_sum~122 .lut_mask = 64'h05050505AFAFAFAF;
defparam \A1|amplitude_sum~122 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \A1|Add14~121 (
// Equation(s):
// \A1|Add14~121_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~121_combout )) # (\SW[3]~input_o  & ((\A1|Add13~121_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add14~126  ))
// \A1|Add14~122  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~121_combout )) # (\SW[3]~input_o  & ((\A1|Add13~121_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add14~126  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~121_combout ),
	.datad(!\A1|Add13~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A1|Add14~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~121_sumout ),
	.cout(\A1|Add14~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~121 .extended_lut = "off";
defparam \A1|Add14~121 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \A1|amplitude_sum~123 (
// Equation(s):
// \A1|amplitude_sum~123_combout  = ( \A1|Add14~121_sumout  & ( (\A1|amplitude_sum~122_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~121_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~122_combout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add14~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~123 .extended_lut = "off";
defparam \A1|amplitude_sum~123 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A1|amplitude_sum~123 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \A1|Add15~121 (
// Equation(s):
// \A1|Add15~121_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~122_combout )) # (\SW[4]~input_o  & ((\A1|Add14~121_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add15~126  ))
// \A1|Add15~122  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~122_combout )) # (\SW[4]~input_o  & ((\A1|Add14~121_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add15~126  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~122_combout ),
	.datad(!\A1|Add14~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A1|Add15~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~121_sumout ),
	.cout(\A1|Add15~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~121 .extended_lut = "off";
defparam \A1|Add15~121 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~121 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "93924E4D3938E4E49393924E4E4E4E4E4E4E4E4E4E4F9393E4E93A4E93E53A43A53E90FA50FA543FA540FFAA55500003FFFFC0000556ABF015AFC16B05BC5BC6B1BC6C6C6C61B1C61861CB21CB721DD888B7778889DE2348D279E79E493939393A4F90F943FA5400FFFFFFFC0056BC16BC5B16C6C6C61B6DB61D877221DDDE22778DE38D38E4E7E4E43A43E9503FFFAAFFF015AF06B16C6C6C61861CB721DDDDDDE2378D34D39E4E93A43A503FAAAAAAAFC05AC1AC6C6C6DB2D8722DDDDDDD2378E38E49394E53E940FFEAAAFFC15AC1AC6C6C61861D8B772237789E34D38E4E53A43E95000000056AF16F1B1B1B6DB62DC888888DD278E3939393A43E950000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00015AF06B1B1B1B2CB61DC888888DE279E7939393E53EA5400000015AF06B16C6CB1C72D8B772237789D24924E4E4E90E950FFEAAAFFC05AF16C5B186CB2CB721DDDDDDE2349E39E4E4E4E90E940FEAAAAAABF016B06B1AC6DB1C71CB722DDDDDDD2378D24924E4E4E53A43E9503FFEABFFF015AF06B06C6F6C6CB1CB2DCB7622DDDD223749D279E7924E4E4E5394FA50FA5400FFFFFFFC0056BF05BC1BC6B1B1B1B186DB6DB61C8722DD888B7778889DD2378D238D24924D3924E4E4E4F93A4F94F943A50FE9503FAA5540000FFFFF00001556ABFC056BF056BC16BC1AF16B06B16F1AC6B1AC6F1B1BC6C6C6C6C6C6C6C6C6C6C61B1B186C6CB1B1C6C61B18";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "6C6DB1B2C6C71B1B6C6C6DB1B1B1B1B1B1B1B1B1B1B06C6C1B16C5B16C1AC5BC5AC16F05AF05ABC05ABF0055AAAFFFFC00003FFFFAA9540FEA503E94FA43A4394E439393939E4E39E79E34DE348DE227774888777621DCB72D861861B6C6C6C6C5B06F06BC05ABFF00000003FFA943E943A4E9393939E49249E2788DDE2221DD88721C72C71B181B1BC5BC16AFC00055000FEA50F94E9393939E79E348DE2222221DC872CB2C61B16C5BC5AFC0555555503FA53E539393924D278DD2222222DC871C71B6C6B1AC16BF001555003EA53E5393939E79E27488DDC88761CB2C71B1AC5BC16AFFFFFFFA950E90E4E4E49249D2377777722D871C6C6C6C5BC16AFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFEA50F94E4E4E4D349E2377777721D86186C6C6C1AC15ABFFFFFFEA50F94E93934E38D27488DDC88762DB6DB1B1B16F16AF001555003FA50E93A4E7934D348DE2222221DCB61C61B1B1B16F16BF0155555540FE94F94E53924E38E348DD2222222DC872DB6DB1B1B1AC5BC16AFC00154000FEA50F94F939093934E34D23489DD2222DDC8B62D86186DB1B1B1AC6B05AF05ABFF00000003FFA940FA43E4394E4E4E4E79249249E378DD227774888777622DC872DC72DB6DB2C6DB1B1B1B06C5B06B06BC5AF016AFC055AABFFFF00000FFFFEAA95403FA940FA943E943E50E94F94E90E5394E5390E4E43939393939393939393939E4E4E793934E4E3939E4E4";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \A1|Add16~121 (
// Equation(s):
// \A1|Add16~121_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~123_combout )) # (\SW[5]~input_o  & ((\A1|Add15~121_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add16~126  ))
// \A1|Add16~122  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~123_combout )) # (\SW[5]~input_o  & ((\A1|Add15~121_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [11] ) + ( \A1|Add16~126  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~123_combout ),
	.datad(!\A1|Add15~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\A1|Add16~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~121_sumout ),
	.cout(\A1|Add16~122 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~121 .extended_lut = "off";
defparam \A1|Add16~121 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \A1|Out~29 (
// Equation(s):
// \A1|Out~29_combout  = ( \A1|amplitude_sum~123_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A1|Add15~121_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~121_sumout )))) ) ) # ( !\A1|amplitude_sum~123_combout  & ( (!\SW[6]~input_o  & 
// (\SW[5]~input_o  & ((\A1|Add15~121_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~121_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add16~121_sumout ),
	.datad(!\A1|Add15~121_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~29 .extended_lut = "off";
defparam \A1|Out~29 .lut_mask = 64'h052705278DAF8DAF;
defparam \A1|Out~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N19
dffeas \A1|Out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[10] .is_wysiwyg = "true";
defparam \A1|Out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \left_channel_audio_out[10]~feeder (
// Equation(s):
// \left_channel_audio_out[10]~feeder_combout  = ( \A1|Out [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[10]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N8
dffeas \left_channel_audio_out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[10] .is_wysiwyg = "true";
defparam \left_channel_audio_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \A1|Add11~117 (
// Equation(s):
// \A1|Add11~117_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [12]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add11~122  ))
// \A1|Add11~118  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [12]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add11~122  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\A1|Add11~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~117_sumout ),
	.cout(\A1|Add11~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~117 .extended_lut = "off";
defparam \A1|Add11~117 .lut_mask = 64'h0000FF0000000303;
defparam \A1|Add11~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \A1|amplitude_sum~116 (
// Equation(s):
// \A1|amplitude_sum~116_combout  = ( \A1|Add11~117_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [12])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~117_sumout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~116 .extended_lut = "off";
defparam \A1|amplitude_sum~116 .lut_mask = 64'h0404040437373737;
defparam \A1|amplitude_sum~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \A1|Add12~117 (
// Equation(s):
// \A1|Add12~117_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [12]))) # (\SW[1]~input_o  & (((\A1|Add11~117_sumout )))) ) + ( 
// \A1|Add12~122  ))
// \A1|Add12~118  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [12]))) # (\SW[1]~input_o  & (((\A1|Add11~117_sumout )))) ) + ( \A1|Add12~122  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\A1|Add11~117_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~117_sumout ),
	.cout(\A1|Add12~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~117 .extended_lut = "off";
defparam \A1|Add12~117 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N27
cyclonev_lcell_comb \A1|amplitude_sum~117 (
// Equation(s):
// \A1|amplitude_sum~117_combout  = ( \A1|amplitude_sum~116_combout  & ( \A1|Add12~117_sumout  ) ) # ( !\A1|amplitude_sum~116_combout  & ( \A1|Add12~117_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~116_combout  & ( !\A1|Add12~117_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~116_combout ),
	.dataf(!\A1|Add12~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~117 .extended_lut = "off";
defparam \A1|amplitude_sum~117 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \A1|amplitude_sum~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \A1|Add13~117 (
// Equation(s):
// \A1|Add13~117_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~116_combout )) # (\SW[2]~input_o  & ((\A1|Add12~117_sumout ))) ) + ( \A1|Add13~122  ))
// \A1|Add13~118  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~116_combout )) # (\SW[2]~input_o  & ((\A1|Add12~117_sumout ))) ) + ( \A1|Add13~122  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~116_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\A1|Add12~117_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~117_sumout ),
	.cout(\A1|Add13~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~117 .extended_lut = "off";
defparam \A1|Add13~117 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \A1|amplitude_sum~118 (
// Equation(s):
// \A1|amplitude_sum~118_combout  = ( \A1|amplitude_sum~117_combout  & ( \A1|Add13~117_sumout  ) ) # ( !\A1|amplitude_sum~117_combout  & ( \A1|Add13~117_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A1|amplitude_sum~117_combout  & ( !\A1|Add13~117_sumout  & ( 
// !\SW[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~117_combout ),
	.dataf(!\A1|Add13~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~118 .extended_lut = "off";
defparam \A1|amplitude_sum~118 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \A1|Add14~117 (
// Equation(s):
// \A1|Add14~117_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~117_combout )) # (\SW[3]~input_o  & ((\A1|Add13~117_sumout ))) ) + ( \A1|Add14~122  ))
// \A1|Add14~118  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [12] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~117_combout )) # (\SW[3]~input_o  & ((\A1|Add13~117_sumout ))) ) + ( \A1|Add14~122  ))

	.dataa(!\A1|amplitude_sum~117_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~117_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~117_sumout ),
	.cout(\A1|Add14~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~117 .extended_lut = "off";
defparam \A1|Add14~117 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \A1|Add15~117 (
// Equation(s):
// \A1|Add15~117_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~118_combout )) # (\SW[4]~input_o  & ((\A1|Add14~117_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add15~122  ))
// \A1|Add15~118  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~118_combout )) # (\SW[4]~input_o  & ((\A1|Add14~117_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add15~122  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~118_combout ),
	.datad(!\A1|Add14~117_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\A1|Add15~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~117_sumout ),
	.cout(\A1|Add15~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~117 .extended_lut = "off";
defparam \A1|Add15~117 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \A1|amplitude_sum~119 (
// Equation(s):
// \A1|amplitude_sum~119_combout  = ( \A1|amplitude_sum~118_combout  & ( \A1|Add14~117_sumout  ) ) # ( !\A1|amplitude_sum~118_combout  & ( \A1|Add14~117_sumout  & ( \SW[4]~input_o  ) ) ) # ( \A1|amplitude_sum~118_combout  & ( !\A1|Add14~117_sumout  & ( 
// !\SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~118_combout ),
	.dataf(!\A1|Add14~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~119 .extended_lut = "off";
defparam \A1|amplitude_sum~119 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \A1|Add16~117 (
// Equation(s):
// \A1|Add16~117_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~119_combout )) # (\SW[5]~input_o  & ((\A1|Add15~117_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add16~122  ))
// \A1|Add16~118  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~119_combout )) # (\SW[5]~input_o  & ((\A1|Add15~117_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [12] ) + ( \A1|Add16~122  ))

	.dataa(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~119_combout ),
	.datad(!\A1|Add15~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~117_sumout ),
	.cout(\A1|Add16~118 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~117 .extended_lut = "off";
defparam \A1|Add16~117 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add16~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \A1|Out~28 (
// Equation(s):
// \A1|Out~28_combout  = ( \A1|amplitude_sum~119_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A1|Add15~117_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~117_sumout )))) ) ) # ( !\A1|amplitude_sum~119_combout  & ( (!\SW[6]~input_o  & 
// (\SW[5]~input_o  & (\A1|Add15~117_sumout ))) # (\SW[6]~input_o  & (((\A1|Add16~117_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~117_sumout ),
	.datad(!\A1|Add16~117_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~28 .extended_lut = "off";
defparam \A1|Out~28 .lut_mask = 64'h025702578ADF8ADF;
defparam \A1|Out~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N22
dffeas \A1|Out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[11] .is_wysiwyg = "true";
defparam \A1|Out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \left_channel_audio_out[11]~feeder (
// Equation(s):
// \left_channel_audio_out[11]~feeder_combout  = ( \A1|Out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[11]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \left_channel_audio_out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[11] .is_wysiwyg = "true";
defparam \left_channel_audio_out[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \A1|Add11~113 (
// Equation(s):
// \A1|Add11~113_sumout  = SUM(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [13] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [13] ) + ( \A1|Add11~118  ))
// \A1|Add11~114  = CARRY(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [13] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [13] ) + ( \A1|Add11~118  ))

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~113_sumout ),
	.cout(\A1|Add11~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~113 .extended_lut = "off";
defparam \A1|Add11~113 .lut_mask = 64'h0000F0F000001111;
defparam \A1|Add11~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \A1|amplitude_sum~112 (
// Equation(s):
// \A1|amplitude_sum~112_combout  = ( \A1|Add11~113_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [13])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~113_sumout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~112 .extended_lut = "off";
defparam \A1|amplitude_sum~112 .lut_mask = 64'h0404040437373737;
defparam \A1|amplitude_sum~112 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \A1|Add12~113 (
// Equation(s):
// \A1|Add12~113_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [13]))) # (\SW[1]~input_o  & (((\A1|Add11~113_sumout )))) ) + ( 
// \A1|Add12~118  ))
// \A1|Add12~114  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [13]))) # (\SW[1]~input_o  & (((\A1|Add11~113_sumout )))) ) + ( \A1|Add12~118  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\A1|Add11~113_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~113_sumout ),
	.cout(\A1|Add12~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~113 .extended_lut = "off";
defparam \A1|Add12~113 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \A1|amplitude_sum~113 (
// Equation(s):
// \A1|amplitude_sum~113_combout  = ( \A1|amplitude_sum~112_combout  & ( \A1|Add12~113_sumout  ) ) # ( !\A1|amplitude_sum~112_combout  & ( \A1|Add12~113_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~112_combout  & ( !\A1|Add12~113_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~112_combout ),
	.dataf(!\A1|Add12~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~113 .extended_lut = "off";
defparam \A1|amplitude_sum~113 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~113 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \A1|Add13~113 (
// Equation(s):
// \A1|Add13~113_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~112_combout )) # (\SW[2]~input_o  & ((\A1|Add12~113_sumout ))) ) + ( \A1|Add13~118  ))
// \A1|Add13~114  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~112_combout )) # (\SW[2]~input_o  & ((\A1|Add12~113_sumout ))) ) + ( \A1|Add13~118  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~112_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\A1|Add12~113_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~113_sumout ),
	.cout(\A1|Add13~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~113 .extended_lut = "off";
defparam \A1|Add13~113 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \A1|amplitude_sum~114 (
// Equation(s):
// \A1|amplitude_sum~114_combout  = ( \A1|amplitude_sum~113_combout  & ( \A1|Add13~113_sumout  ) ) # ( !\A1|amplitude_sum~113_combout  & ( \A1|Add13~113_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A1|amplitude_sum~113_combout  & ( !\A1|Add13~113_sumout  & ( 
// !\SW[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~113_combout ),
	.dataf(!\A1|Add13~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~114 .extended_lut = "off";
defparam \A1|amplitude_sum~114 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~114 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \A1|Add14~113 (
// Equation(s):
// \A1|Add14~113_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~113_combout )) # (\SW[3]~input_o  & ((\A1|Add13~113_sumout ))) ) + ( \A1|Add14~118  ))
// \A1|Add14~114  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~113_combout )) # (\SW[3]~input_o  & ((\A1|Add13~113_sumout ))) ) + ( \A1|Add14~118  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~113_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\A1|Add13~113_sumout ),
	.datag(gnd),
	.cin(\A1|Add14~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~113_sumout ),
	.cout(\A1|Add14~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~113 .extended_lut = "off";
defparam \A1|Add14~113 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add14~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \A1|amplitude_sum~115 (
// Equation(s):
// \A1|amplitude_sum~115_combout  = ( \A1|Add14~113_sumout  & ( (\A1|amplitude_sum~114_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~113_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~114_combout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~114_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add14~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~115 .extended_lut = "off";
defparam \A1|amplitude_sum~115 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A1|amplitude_sum~115 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \A1|Add15~113 (
// Equation(s):
// \A1|Add15~113_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[4]~input_o  & ((\A1|amplitude_sum~114_combout ))) # (\SW[4]~input_o  & (\A1|Add14~113_sumout )) ) + ( \A1|Add15~118  ))
// \A1|Add15~114  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [13] ) + ( (!\SW[4]~input_o  & ((\A1|amplitude_sum~114_combout ))) # (\SW[4]~input_o  & (\A1|Add14~113_sumout )) ) + ( \A1|Add15~118  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|Add14~113_sumout ),
	.datac(!\A1|amplitude_sum~114_combout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~113_sumout ),
	.cout(\A1|Add15~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~113 .extended_lut = "off";
defparam \A1|Add15~113 .lut_mask = 64'h0000E4E4000000FF;
defparam \A1|Add15~113 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "7621D887621D887721DC8B722DD887722DD887722DD88B7622DDC88776221DDC88B7772222DDDDC88888777777777776222237777777777888889DDD222377488DDE237489D22748DE2748D2378D2349E378D249E349279E38D34D34E38E7924D39E4E3938E4E4E493939390E4E4E5393A4E93A4F90E93E53E90F943E90FA543E950FEA540FFA955003FFEAAAA955555555AAAAAFFF00156ABF015ABF05ABC16BC1AF06B06B06B16C5B1AC6C5B1B1B1B1B2C6C71B2C7186DB6D861C72D872DCB62DC87721DD88B77772222222237774889DE23789D2348D278D279E38E38E39E4D3924E4E4E4E4E4E4E9394E93E43A43E50FA50FA503EA5403FEA95540000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000555AAFF0056AF016BC16BC16F06B06F1AC5B1AC6C6C6C6C6C6C61B1C6DB2CB2CB2DB61CB61C8721D8B722DD88877772222222237777889DD23748DE278DE349E34D249E79E4934E3934E4E39393939394E4E9394E53A43A43A43E90FA50FA943FA9503FAA55003FFEAAAA955555555AAAAAFFF00155ABFC056AFC15AF056BC1AF05BC1AF16F1AC1BC6B1AC6B1B16C6C6C1B1B1B186C6C6CB1B2C6DB1C61B6CB2C71C71CB2DB61872D861CB72D8721CB721C8762DC87621D887722DDC887772221DDD88888B77777777772222277777777777488888DDDDE2223777888DDD22277488DDE2277889DE237489DE237489DE23788DD237489D227489D2274";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "89DE27789DE27788DE23748DD227788DD227788DD2277489DD22377889DDE223774888DDDD2222377777888888888889DDDDC8888888888777776222DDDC88B77221DC8B762DD8B721D8B72DC872DCB61C872DB61CB6D861C72CB2CB1C7186DB2C61B1C6C71B1B1B6C6C6C6F1B1B1AC6C5B16C5B06F16C1AC16F06BC16F05ABC16AF015ABF0056AAFFC00155556AAAAAAAA55555000FFEA9540FEA540FA543E943E50F94F94F94E93A4E5393A4E4E4E4E4D3938E4D38E79249279E38D278D2349D23788DE227748888DDDDDDDDC888B77621DC8762DCB72D872D861C71C71C61B2C6DB1B1B1B1B1B1B16C6B16C1BC5BC1AF05AF05AFC15ABFC0156AABFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFAAA5500FFA950FE943E943E90F94F90E53A4E539393939393939E4E3924D34D34D249E349E378DE2748DD227778888DDDDDDDDC888877622DC8B721D8721CB61CB2DB61861B6CB1C6CB1B1C6C6C6C6C6B1B16C6B1AC5BC5BC5BC16F05AF056BC056AFC055AAFFC00155556AAAAAAAA55555000FFEAA5403FA9503EA50FA943E50FA43E50E90E53E4394E5394E4E939393E4E4E4E79393934E4D3924E39E4934D38E38E34D249E78D279E348D278DE348DE3789D23789DE27788DD22377888DDDE2227777748888888888DDDDD88888888888B7777722221DDDC888777222DDD88B77221DD8877621DC8B7621DC8B7621DC87722DC8B762DD8B762DD88";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \A1|Add16~113 (
// Equation(s):
// \A1|Add16~113_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~115_combout )) # (\SW[5]~input_o  & ((\A1|Add15~113_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [13] ) + ( \A1|Add16~118  ))
// \A1|Add16~114  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~115_combout )) # (\SW[5]~input_o  & ((\A1|Add15~113_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [13] ) + ( \A1|Add16~118  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~115_combout ),
	.datad(!\A1|Add15~113_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\A1|Add16~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~113_sumout ),
	.cout(\A1|Add16~114 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~113 .extended_lut = "off";
defparam \A1|Add16~113 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \A1|Out~27 (
// Equation(s):
// \A1|Out~27_combout  = ( \A1|Add16~113_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~115_combout )) # (\SW[5]~input_o  & ((\A1|Add15~113_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~113_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~115_combout )) # (\SW[5]~input_o  & ((\A1|Add15~113_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~115_combout ),
	.datad(!\A1|Add15~113_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~27 .extended_lut = "off";
defparam \A1|Out~27 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \A1|Out~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N25
dffeas \A1|Out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[12] .is_wysiwyg = "true";
defparam \A1|Out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \left_channel_audio_out[12]~feeder (
// Equation(s):
// \left_channel_audio_out[12]~feeder_combout  = ( \A1|Out [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[12]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N32
dffeas \left_channel_audio_out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[12] .is_wysiwyg = "true";
defparam \left_channel_audio_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \A1|Add11~109 (
// Equation(s):
// \A1|Add11~109_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [14] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [14]) ) + ( \A1|Add11~114  ))
// \A1|Add11~110  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [14] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [14]) ) + ( \A1|Add11~114  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~109_sumout ),
	.cout(\A1|Add11~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~109 .extended_lut = "off";
defparam \A1|Add11~109 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \A1|Add12~109 (
// Equation(s):
// \A1|Add12~109_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [14]))) # (\SW[1]~input_o  & (((\A1|Add11~109_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [14] ) + ( 
// \A1|Add12~114  ))
// \A1|Add12~110  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [14]))) # (\SW[1]~input_o  & (((\A1|Add11~109_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add12~114  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\A1|Add11~109_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\A1|Add12~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~109_sumout ),
	.cout(\A1|Add12~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~109 .extended_lut = "off";
defparam \A1|Add12~109 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \A1|amplitude_sum~108 (
// Equation(s):
// \A1|amplitude_sum~108_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [14] & ( \A1|Add11~109_sumout  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [14] & ( \A1|Add11~109_sumout  & ( 
// \SW[1]~input_o  ) ) ) # ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [14] & ( !\A1|Add11~109_sumout  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\A1|Add11~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~108 .extended_lut = "off";
defparam \A1|amplitude_sum~108 .lut_mask = 64'h00000C0C33333F3F;
defparam \A1|amplitude_sum~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \A1|amplitude_sum~109 (
// Equation(s):
// \A1|amplitude_sum~109_combout  = ( \A1|Add12~109_sumout  & ( \A1|amplitude_sum~108_combout  ) ) # ( !\A1|Add12~109_sumout  & ( \A1|amplitude_sum~108_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~109_sumout  & ( !\A1|amplitude_sum~108_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add12~109_sumout ),
	.dataf(!\A1|amplitude_sum~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~109 .extended_lut = "off";
defparam \A1|amplitude_sum~109 .lut_mask = 64'h00005555AAAAFFFF;
defparam \A1|amplitude_sum~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \A1|Add13~109 (
// Equation(s):
// \A1|Add13~109_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~108_combout )) # (\SW[2]~input_o  & ((\A1|Add12~109_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add13~114  ))
// \A1|Add13~110  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~108_combout )) # (\SW[2]~input_o  & ((\A1|Add12~109_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add13~114  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~108_combout ),
	.datad(!\A1|Add12~109_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\A1|Add13~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~109_sumout ),
	.cout(\A1|Add13~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~109 .extended_lut = "off";
defparam \A1|Add13~109 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \A1|amplitude_sum~110 (
// Equation(s):
// \A1|amplitude_sum~110_combout  = ( \A1|Add13~109_sumout  & ( (\A1|amplitude_sum~109_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~109_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~109_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~109_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~110 .extended_lut = "off";
defparam \A1|amplitude_sum~110 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A1|amplitude_sum~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \A1|Add14~109 (
// Equation(s):
// \A1|Add14~109_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~109_combout )) # (\SW[3]~input_o  & ((\A1|Add13~109_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add14~114  ))
// \A1|Add14~110  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~109_combout )) # (\SW[3]~input_o  & ((\A1|Add13~109_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add14~114  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~109_combout ),
	.datad(!\A1|Add13~109_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\A1|Add14~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~109_sumout ),
	.cout(\A1|Add14~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~109 .extended_lut = "off";
defparam \A1|Add14~109 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \A1|Add15~109 (
// Equation(s):
// \A1|Add15~109_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~110_combout )) # (\SW[4]~input_o  & ((\A1|Add14~109_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add15~114  ))
// \A1|Add15~110  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~110_combout )) # (\SW[4]~input_o  & ((\A1|Add14~109_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add15~114  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|amplitude_sum~110_combout ),
	.datac(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\A1|Add14~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~109_sumout ),
	.cout(\A1|Add15~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~109 .extended_lut = "off";
defparam \A1|Add15~109 .lut_mask = 64'h0000F0F000002277;
defparam \A1|Add15~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \A1|amplitude_sum~111 (
// Equation(s):
// \A1|amplitude_sum~111_combout  = ( \A1|Add14~109_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~110_combout ) ) ) # ( !\A1|Add14~109_sumout  & ( (\A1|amplitude_sum~110_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~110_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add14~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~111 .extended_lut = "off";
defparam \A1|amplitude_sum~111 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A1|amplitude_sum~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \A1|Add16~109 (
// Equation(s):
// \A1|Add16~109_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~111_combout )) # (\SW[5]~input_o  & ((\A1|Add15~109_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add16~114  ))
// \A1|Add16~110  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~111_combout )) # (\SW[5]~input_o  & ((\A1|Add15~109_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [14] ) + ( \A1|Add16~114  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~111_combout ),
	.datad(!\A1|Add15~109_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\A1|Add16~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~109_sumout ),
	.cout(\A1|Add16~110 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~109 .extended_lut = "off";
defparam \A1|Add16~109 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N51
cyclonev_lcell_comb \A1|Out~26 (
// Equation(s):
// \A1|Out~26_combout  = ( \A1|Add16~109_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~111_combout ))) # (\SW[5]~input_o  & (\A1|Add15~109_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~109_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~111_combout ))) # (\SW[5]~input_o  & (\A1|Add15~109_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~109_sumout ),
	.datad(!\A1|amplitude_sum~111_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~26 .extended_lut = "off";
defparam \A1|Out~26 .lut_mask = 64'h028A028A57DF57DF;
defparam \A1|Out~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N52
dffeas \A1|Out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[13] .is_wysiwyg = "true";
defparam \A1|Out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N8
dffeas \left_channel_audio_out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[13] .is_wysiwyg = "true";
defparam \left_channel_audio_out[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \A1|Add11~105 (
// Equation(s):
// \A1|Add11~105_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [15]) ) + ( \A1|Add11~110  ))
// \A1|Add11~106  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [15]) ) + ( \A1|Add11~110  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\A1|Add11~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~105_sumout ),
	.cout(\A1|Add11~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~105 .extended_lut = "off";
defparam \A1|Add11~105 .lut_mask = 64'h0000FFCC00000F0F;
defparam \A1|Add11~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \A1|amplitude_sum~104 (
// Equation(s):
// \A1|amplitude_sum~104_combout  = ( \A1|Add11~105_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [15])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~105_sumout  & ( (\SW[0]~input_o  & (!\SW[1]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~104 .extended_lut = "off";
defparam \A1|amplitude_sum~104 .lut_mask = 64'h0404040437373737;
defparam \A1|amplitude_sum~104 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \A1|Add12~105 (
// Equation(s):
// \A1|Add12~105_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [15]))) # (\SW[1]~input_o  & (((\A1|Add11~105_sumout )))) ) + ( 
// \A1|Add12~110  ))
// \A1|Add12~106  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [15]))) # (\SW[1]~input_o  & (((\A1|Add11~105_sumout )))) ) + ( \A1|Add12~110  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\A1|Add11~105_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~105_sumout ),
	.cout(\A1|Add12~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~105 .extended_lut = "off";
defparam \A1|Add12~105 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \A1|Add13~105 (
// Equation(s):
// \A1|Add13~105_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~104_combout )) # (\SW[2]~input_o  & ((\A1|Add12~105_sumout ))) ) + ( \A1|Add13~110  ))
// \A1|Add13~106  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~104_combout )) # (\SW[2]~input_o  & ((\A1|Add12~105_sumout ))) ) + ( \A1|Add13~110  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~104_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\A1|Add12~105_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~105_sumout ),
	.cout(\A1|Add13~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~105 .extended_lut = "off";
defparam \A1|Add13~105 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \A1|amplitude_sum~105 (
// Equation(s):
// \A1|amplitude_sum~105_combout  = ( \A1|amplitude_sum~104_combout  & ( \A1|Add12~105_sumout  ) ) # ( !\A1|amplitude_sum~104_combout  & ( \A1|Add12~105_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~104_combout  & ( !\A1|Add12~105_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~104_combout ),
	.dataf(!\A1|Add12~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~105 .extended_lut = "off";
defparam \A1|amplitude_sum~105 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \A1|amplitude_sum~106 (
// Equation(s):
// \A1|amplitude_sum~106_combout  = ( \A1|amplitude_sum~105_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~105_sumout ) ) ) # ( !\A1|amplitude_sum~105_combout  & ( (\SW[3]~input_o  & \A1|Add13~105_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~106 .extended_lut = "off";
defparam \A1|amplitude_sum~106 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A1|amplitude_sum~106 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \A1|Add14~105 (
// Equation(s):
// \A1|Add14~105_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~105_combout ))) # (\SW[3]~input_o  & (\A1|Add13~105_sumout )) ) + ( \A1|Add14~110  ))
// \A1|Add14~106  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [15] ) + ( (!\SW[3]~input_o  & ((\A1|amplitude_sum~105_combout ))) # (\SW[3]~input_o  & (\A1|Add13~105_sumout )) ) + ( \A1|Add14~110  ))

	.dataa(!\A1|Add13~105_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~105_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~105_sumout ),
	.cout(\A1|Add14~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~105 .extended_lut = "off";
defparam \A1|Add14~105 .lut_mask = 64'h0000E2E2000000FF;
defparam \A1|Add14~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \A1|amplitude_sum~107 (
// Equation(s):
// \A1|amplitude_sum~107_combout  = ( \A1|Add14~105_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~106_combout ) ) ) # ( !\A1|Add14~105_sumout  & ( (\A1|amplitude_sum~106_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~106_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add14~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~107 .extended_lut = "off";
defparam \A1|amplitude_sum~107 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A1|amplitude_sum~107 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "8D2749E278DE348D2749E278DE349D2789E348D2749E378D2749E348D278DE349E278D278DE349E349E378D278D278D278D278D278D278D349E349E38D278D349E34D279E34D279E34D249E78D34D249E78E38E34D34D24924924924924924D34D34E38E79E4934E38E7924E39E4938E7934E7934E4938E4D3934E4D3934E4E793934E4E4E3939393924E4E4E4E4E4E4E4E4E4E4E4E93939393E4E4E439390E4E5393E4E9394E4390E4390E5394E93E4394F90E93E53E53A43A53E53E50E90F943A50E943A50F943E943E943E943E950FA503E950FE950FE9503EA540FEA540FFA9540FFAA5500FFAA55400FFEAA9554000FFFFAAAA955555400000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000555555AAAABFFFC000555AAAFFC00556ABFC0156ABFC055ABFC056AFC056AF015AFC15AFC15AF016BC15AF05AF05AF05AF05BC16B05AC16B05BC1AC16F16F16B06B16F16F1AC1BC5B06F1AC5B16C1B06C1B06C5B1AC6F1B16C6C1B1B06C6C6F1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B2C6C6C71B1B6C6C71B1C6C71B1C6CB186C71B6C71B6CB186DB2C61B6CB2C7186DB6CB2C71C71C61861861861861861C71C72CB2CB6D861C71CB6D861C72DB61C72DB61C72D871CB61CB2D872D871CB61CB61CB61CB61CB61CB61CB72D872D872DCB61CB62D872DCB61C872D8761CB72D8761C872D8B61D872DCB62D8761C872DCB62D8761C8";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "72D8B61D8721CB72D8B61D8721CB62D8761CB72D8B61C872D8B61CB72D8721CB61D872D8721CB61CB61C872D872D872D872D872D872D872CB61CB61C72D872CB61CB2D861CB2D861CB2DB61872CB2DB61871C71CB2CB2DB6DB6DB6DB6DB6DB2CB2CB1C71861B6CB1C7186DB1C61B6C7186CB186CB1B6C71B2C6CB1B2C6CB1B186C6CB1B1B1C6C6C6C6DB1B1B1B1B1B1B1B1B1B1B1B16C6C6C6C1B1B1BC6C6F1B1AC6C1B16C6B1BC6F1BC6F1AC6B16C1BC6B06F16C1AC1AC5BC5AC1AC1AF16F06BC5AF16BC5AF06BC16BC16BC16BC16AF05AFC16AF016AF016AFC15ABF015ABF0056ABF0055AAFF0055AABFF001556AABFFF000055556AAAAABFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFAAAAAA555540003FFFAAA555003FFAA95403FEA95403FAA5403FA9503FA950FEA503EA503EA50FE943EA50FA50FA50FA50FA43E94FA53E94FA43E53E90E90E94F94E90E90E53E43A4F90E53A4E93E4F93E4F93A4E5390E4E9393E4E4F939390E4E4E4E5393939393939393939393939E4E4E4E4D393938E4E493938E4E3938E4E3934E7938E4938E4934E7924D39E4934D38E7924934D38E38E39E79E79E79E79E79E38E38D34D349279E38E349279E38D249E38D249E38D278E349E34D278D278E349E349E349E349E349E349E348D278D278D2349E349D278D2349E378D2789E348D2789E378D2749E278D2349D2789E378D2349D2789E34";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \A1|Add15~105 (
// Equation(s):
// \A1|Add15~105_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~106_combout )) # (\SW[4]~input_o  & ((\A1|Add14~105_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [15] ) + ( \A1|Add15~110  ))
// \A1|Add15~106  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~106_combout )) # (\SW[4]~input_o  & ((\A1|Add14~105_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [15] ) + ( \A1|Add15~110  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~106_combout ),
	.datad(!\A1|Add14~105_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\A1|Add15~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~105_sumout ),
	.cout(\A1|Add15~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~105 .extended_lut = "off";
defparam \A1|Add15~105 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \A1|Add16~105 (
// Equation(s):
// \A1|Add16~105_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~107_combout )) # (\SW[5]~input_o  & ((\A1|Add15~105_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [15] ) + ( \A1|Add16~110  ))
// \A1|Add16~106  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~107_combout )) # (\SW[5]~input_o  & ((\A1|Add15~105_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [15] ) + ( \A1|Add16~110  ))

	.dataa(!\A1|amplitude_sum~107_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\A1|Add15~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~105_sumout ),
	.cout(\A1|Add16~106 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~105 .extended_lut = "off";
defparam \A1|Add16~105 .lut_mask = 64'h0000F0F000004477;
defparam \A1|Add16~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \A1|Out~25 (
// Equation(s):
// \A1|Out~25_combout  = ( \A1|Add15~105_sumout  & ( (!\SW[6]~input_o  & (((\A1|amplitude_sum~107_combout )) # (\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A1|Add16~105_sumout )))) ) ) # ( !\A1|Add15~105_sumout  & ( (!\SW[6]~input_o  & (!\SW[5]~input_o  & 
// (\A1|amplitude_sum~107_combout ))) # (\SW[6]~input_o  & (((\A1|Add16~105_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~107_combout ),
	.datad(!\A1|Add16~105_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add15~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~25 .extended_lut = "off";
defparam \A1|Out~25 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \A1|Out~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N22
dffeas \A1|Out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[14] .is_wysiwyg = "true";
defparam \A1|Out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \left_channel_audio_out[14]~feeder (
// Equation(s):
// \left_channel_audio_out[14]~feeder_combout  = ( \A1|Out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[14]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N53
dffeas \left_channel_audio_out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[14] .is_wysiwyg = "true";
defparam \left_channel_audio_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \A1|Add11~101 (
// Equation(s):
// \A1|Add11~101_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [16] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [16]) ) + ( \A1|Add11~106  ))
// \A1|Add11~102  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [16] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [16]) ) + ( \A1|Add11~106  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~101_sumout ),
	.cout(\A1|Add11~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~101 .extended_lut = "off";
defparam \A1|Add11~101 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \A1|amplitude_sum~100 (
// Equation(s):
// \A1|amplitude_sum~100_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [16] & ( \A1|Add11~101_sumout  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [16] & ( \A1|Add11~101_sumout  & ( 
// \SW[1]~input_o  ) ) ) # ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [16] & ( !\A1|Add11~101_sumout  & ( (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\A1|Add11~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~100 .extended_lut = "off";
defparam \A1|amplitude_sum~100 .lut_mask = 64'h000000F00F0F0FFF;
defparam \A1|amplitude_sum~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \A1|Add12~101 (
// Equation(s):
// \A1|Add12~101_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [16]))) # (\SW[1]~input_o  & (((\A1|Add11~101_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [16] ) + ( 
// \A1|Add12~106  ))
// \A1|Add12~102  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [16]))) # (\SW[1]~input_o  & (((\A1|Add11~101_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add12~106  
// ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\A1|Add11~101_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(\A1|Add12~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~101_sumout ),
	.cout(\A1|Add12~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~101 .extended_lut = "off";
defparam \A1|Add12~101 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \A1|amplitude_sum~101 (
// Equation(s):
// \A1|amplitude_sum~101_combout  = ( \A1|Add12~101_sumout  & ( (\A1|amplitude_sum~100_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~101_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~100_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add12~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~101 .extended_lut = "off";
defparam \A1|amplitude_sum~101 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \A1|amplitude_sum~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \A1|Add13~101 (
// Equation(s):
// \A1|Add13~101_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~100_combout )) # (\SW[2]~input_o  & ((\A1|Add12~101_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add13~106  ))
// \A1|Add13~102  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~100_combout )) # (\SW[2]~input_o  & ((\A1|Add12~101_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add13~106  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~100_combout ),
	.datad(!\A1|Add12~101_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(\A1|Add13~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~101_sumout ),
	.cout(\A1|Add13~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~101 .extended_lut = "off";
defparam \A1|Add13~101 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \A1|amplitude_sum~102 (
// Equation(s):
// \A1|amplitude_sum~102_combout  = ( \SW[3]~input_o  & ( \A1|Add13~101_sumout  ) ) # ( !\SW[3]~input_o  & ( \A1|Add13~101_sumout  & ( \A1|amplitude_sum~101_combout  ) ) ) # ( !\SW[3]~input_o  & ( !\A1|Add13~101_sumout  & ( \A1|amplitude_sum~101_combout  ) ) 
// )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~101_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\A1|Add13~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~102 .extended_lut = "off";
defparam \A1|amplitude_sum~102 .lut_mask = 64'h333300003333FFFF;
defparam \A1|amplitude_sum~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \A1|Add14~101 (
// Equation(s):
// \A1|Add14~101_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~101_combout )) # (\SW[3]~input_o  & ((\A1|Add13~101_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add14~106  ))
// \A1|Add14~102  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~101_combout )) # (\SW[3]~input_o  & ((\A1|Add13~101_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add14~106  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~101_combout ),
	.datad(!\A1|Add13~101_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(\A1|Add14~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~101_sumout ),
	.cout(\A1|Add14~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~101 .extended_lut = "off";
defparam \A1|Add14~101 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \A1|amplitude_sum~103 (
// Equation(s):
// \A1|amplitude_sum~103_combout  = ( \A1|Add14~101_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~102_combout ) ) ) # ( !\A1|Add14~101_sumout  & ( (\A1|amplitude_sum~102_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~102_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add14~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~103 .extended_lut = "off";
defparam \A1|amplitude_sum~103 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A1|amplitude_sum~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \A1|Add15~101 (
// Equation(s):
// \A1|Add15~101_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~102_combout )) # (\SW[4]~input_o  & ((\A1|Add14~101_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add15~106  ))
// \A1|Add15~102  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~102_combout )) # (\SW[4]~input_o  & ((\A1|Add14~101_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [16] ) + ( \A1|Add15~106  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\A1|amplitude_sum~102_combout ),
	.datad(!\A1|Add14~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~101_sumout ),
	.cout(\A1|Add15~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~101 .extended_lut = "off";
defparam \A1|Add15~101 .lut_mask = 64'h0000CCCC00000A5F;
defparam \A1|Add15~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \A1|Add16~101 (
// Equation(s):
// \A1|Add16~101_sumout  = SUM(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [16] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~103_combout )) # (\SW[5]~input_o  & ((\A1|Add15~101_sumout ))) ) + ( \A1|Add16~106  ))
// \A1|Add16~102  = CARRY(( \A1|W7|U1|altsyncram_component|auto_generated|q_a [16] ) + ( (!\SW[5]~input_o  & (\A1|amplitude_sum~103_combout )) # (\SW[5]~input_o  & ((\A1|Add15~101_sumout ))) ) + ( \A1|Add16~106  ))

	.dataa(!\A1|amplitude_sum~103_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~101_sumout ),
	.datad(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~101_sumout ),
	.cout(\A1|Add16~102 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~101 .extended_lut = "off";
defparam \A1|Add16~101 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add16~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \A1|Out~24 (
// Equation(s):
// \A1|Out~24_combout  = ( \A1|amplitude_sum~103_combout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # ((\A1|Add15~101_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~101_sumout )))) ) ) # ( !\A1|amplitude_sum~103_combout  & ( (!\SW[6]~input_o  & 
// (\SW[5]~input_o  & ((\A1|Add15~101_sumout )))) # (\SW[6]~input_o  & (((\A1|Add16~101_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add16~101_sumout ),
	.datad(!\A1|Add15~101_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~24 .extended_lut = "off";
defparam \A1|Out~24 .lut_mask = 64'h052705278DAF8DAF;
defparam \A1|Out~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \A1|Out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[15] .is_wysiwyg = "true";
defparam \A1|Out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \left_channel_audio_out[15]~feeder (
// Equation(s):
// \left_channel_audio_out[15]~feeder_combout  = ( \A1|Out [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[15]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N47
dffeas \left_channel_audio_out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[15] .is_wysiwyg = "true";
defparam \left_channel_audio_out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \A1|Add11~97 (
// Equation(s):
// \A1|Add11~97_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [17]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add11~102  ))
// \A1|Add11~98  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [17]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add11~102  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~97_sumout ),
	.cout(\A1|Add11~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~97 .extended_lut = "off";
defparam \A1|Add11~97 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \A1|Add12~97 (
// Equation(s):
// \A1|Add12~97_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [17]))) # (\SW[1]~input_o  & (((\A1|Add11~97_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [17] ) + ( 
// \A1|Add12~102  ))
// \A1|Add12~98  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [17]))) # (\SW[1]~input_o  & (((\A1|Add11~97_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add12~102  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\A1|Add11~97_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(\A1|Add12~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~97_sumout ),
	.cout(\A1|Add12~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~97 .extended_lut = "off";
defparam \A1|Add12~97 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \A1|amplitude_sum~96 (
// Equation(s):
// \A1|amplitude_sum~96_combout  = ( \A1|Add11~97_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [17])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~97_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [17])) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\A1|Add11~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~96 .extended_lut = "off";
defparam \A1|amplitude_sum~96 .lut_mask = 64'h000C333F000C333F;
defparam \A1|amplitude_sum~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \A1|amplitude_sum~97 (
// Equation(s):
// \A1|amplitude_sum~97_combout  = ( \A1|Add12~97_sumout  & ( \A1|amplitude_sum~96_combout  ) ) # ( !\A1|Add12~97_sumout  & ( \A1|amplitude_sum~96_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~97_sumout  & ( !\A1|amplitude_sum~96_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add12~97_sumout ),
	.dataf(!\A1|amplitude_sum~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~97 .extended_lut = "off";
defparam \A1|amplitude_sum~97 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \A1|Add13~97 (
// Equation(s):
// \A1|Add13~97_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~96_combout )) # (\SW[2]~input_o  & ((\A1|Add12~97_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add13~102  ))
// \A1|Add13~98  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~96_combout )) # (\SW[2]~input_o  & ((\A1|Add12~97_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add13~102  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\A1|amplitude_sum~96_combout ),
	.datad(!\A1|Add12~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~97_sumout ),
	.cout(\A1|Add13~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~97 .extended_lut = "off";
defparam \A1|Add13~97 .lut_mask = 64'h0000CCCC00000A5F;
defparam \A1|Add13~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \A1|amplitude_sum~98 (
// Equation(s):
// \A1|amplitude_sum~98_combout  = ( \A1|amplitude_sum~97_combout  & ( \A1|Add13~97_sumout  ) ) # ( !\A1|amplitude_sum~97_combout  & ( \A1|Add13~97_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A1|amplitude_sum~97_combout  & ( !\A1|Add13~97_sumout  & ( 
// !\SW[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~97_combout ),
	.dataf(!\A1|Add13~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~98 .extended_lut = "off";
defparam \A1|amplitude_sum~98 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \A1|amplitude_sum~98 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \A1|Add14~97 (
// Equation(s):
// \A1|Add14~97_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~97_combout )) # (\SW[3]~input_o  & ((\A1|Add13~97_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add14~102  ))
// \A1|Add14~98  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~97_combout )) # (\SW[3]~input_o  & ((\A1|Add13~97_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add14~102  ))

	.dataa(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~97_combout ),
	.datad(!\A1|Add13~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~97_sumout ),
	.cout(\A1|Add14~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~97 .extended_lut = "off";
defparam \A1|Add14~97 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add14~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \A1|amplitude_sum~99 (
// Equation(s):
// \A1|amplitude_sum~99_combout  = ( \A1|Add14~97_sumout  & ( (\SW[4]~input_o ) # (\A1|amplitude_sum~98_combout ) ) ) # ( !\A1|Add14~97_sumout  & ( (\A1|amplitude_sum~98_combout  & !\SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~98_combout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add14~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~99 .extended_lut = "off";
defparam \A1|amplitude_sum~99 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A1|amplitude_sum~99 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \A1|Add15~97 (
// Equation(s):
// \A1|Add15~97_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~98_combout )) # (\SW[4]~input_o  & ((\A1|Add14~97_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add15~102  ))
// \A1|Add15~98  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~98_combout )) # (\SW[4]~input_o  & ((\A1|Add14~97_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add15~102  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~98_combout ),
	.datad(!\A1|Add14~97_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(\A1|Add15~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~97_sumout ),
	.cout(\A1|Add15~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~97 .extended_lut = "off";
defparam \A1|Add15~97 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FA940FA940FA950FE950FE950FEA503EA503FA543FA543FA940FA950FE950FEA503EA543FA540FA950FE9503EA543FA940FE9503EA543FA950FEA503FA940FEA503FA940FEA543FA9503FA540FEA540FA9503FA9503FA9503FA9503FA9503FA9503FA9503FAA540FEA5403FA9500FEA5403FA9540FFA9500FEA9500FEA9500FEA9540FFAA5403FEA9540FFAA5500FFAA5500FFAA55003FEA95400FFAA95400FFAA95400FFEAA55400FFEAA55400FFEAA955000FFEAA9554003FFEAA9555000FFFEAAA5554000FFFEAAA955540003FFFFAAAA9555500000FFFFFEAAAAA5555550000000FFFFFFFFAAAAAAAAA55555555555500000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000001555555555556AAAAAAAABFFFFFFFC0000001555556AAAAAFFFFFC000015555AAAABFFFF00005555AAAAFFFC0005556AAAFFFC001555AAAFFF000555AAAFFC00155AAAFFC00556AAFFC00556AAFFC0055AABFC0055AABFC0055AAFF00156ABFC0156ABFC0156ABFC055AAFF0056ABFC055AAFC015AAFC015AAFC015ABFC055ABF0056AFC015ABF0056AFC056ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABC056AFC056BF015ABF056AFC05ABF016AFC05ABF016AFC15ABF056AF015AFC05ABF056AF015AFC15ABC056BF056AF016AFC15AFC15ABC05ABF056BF056BF016AF016AFC15AFC15AFC15ABC05ABC05ABC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "056BF056BF056AF016AF016AF015AFC15AFC05ABC05ABC056BF056AF016AF015AFC15ABC05ABF056AF016AFC15ABC056BF016AFC15ABC056AF015AFC056BF015AFC056BF015ABC056AFC05ABF015ABF056AFC056AFC056AFC056AFC056AFC056AFC056AFC055ABF015ABFC056AFF015ABFC056ABF0056AFF0156AFF0156AFF0156ABF0055ABFC0156ABF0055AAFF0055AAFF0055AAFFC0156ABFF00556ABFF00556ABFF00155AABFF00155AABFF001556AAFFF001556AABFFC001556AAAFFF0001555AAABFFF00015556AAABFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFF00000000555555555AAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAA955555555400000003FFFFFFEAAAAA955555000003FFFFEAAAA555540000FFFFAAAA55550003FFFAAA95550003FFEAAA555000FFFAAA555003FFEAA555003FFAA955003FFAA955003FFAA55403FFAA55403FFAA5500FFEA95403FEA95403FEA95403FAA5500FFA95403FAA5503FEA5503FEA5503FEA5403FAA540FFA9503FEA540FFA9503FA9540FEA540FEA540FEA540FEA540FEA540FEA540FEA543FA9503FA940FEA540FA9503FA540FE9503FA540FE9503EA540FA950FEA503FA540FA950FEA503EA543FA940FA950FE9503EA503EA543FA540FA940FA940FE950FE9503EA503EA503EA543FA543FA540";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \A1|Add16~97 (
// Equation(s):
// \A1|Add16~97_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~99_combout )) # (\SW[5]~input_o  & ((\A1|Add15~97_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add16~102  ))
// \A1|Add16~98  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~99_combout )) # (\SW[5]~input_o  & ((\A1|Add15~97_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [17] ) + ( \A1|Add16~102  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~99_combout ),
	.datad(!\A1|Add15~97_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(\A1|Add16~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~97_sumout ),
	.cout(\A1|Add16~98 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~97 .extended_lut = "off";
defparam \A1|Add16~97 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \A1|Out~23 (
// Equation(s):
// \A1|Out~23_combout  = ( \A1|Add15~97_sumout  & ( (!\SW[6]~input_o  & (((\SW[5]~input_o )) # (\A1|amplitude_sum~99_combout ))) # (\SW[6]~input_o  & (((\A1|Add16~97_sumout )))) ) ) # ( !\A1|Add15~97_sumout  & ( (!\SW[6]~input_o  & 
// (\A1|amplitude_sum~99_combout  & (!\SW[5]~input_o ))) # (\SW[6]~input_o  & (((\A1|Add16~97_sumout )))) ) )

	.dataa(!\A1|amplitude_sum~99_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A1|Add16~97_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add15~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~23 .extended_lut = "off";
defparam \A1|Out~23 .lut_mask = 64'h404F404F707F707F;
defparam \A1|Out~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \A1|Out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[16] .is_wysiwyg = "true";
defparam \A1|Out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N35
dffeas \left_channel_audio_out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[16] .is_wysiwyg = "true";
defparam \left_channel_audio_out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \A1|Add11~93 (
// Equation(s):
// \A1|Add11~93_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [18]) ) + ( \A1|Add11~98  ))
// \A1|Add11~94  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [18]) ) + ( \A1|Add11~98  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~93_sumout ),
	.cout(\A1|Add11~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~93 .extended_lut = "off";
defparam \A1|Add11~93 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \A1|Add12~93 (
// Equation(s):
// \A1|Add12~93_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [18]))) # (\SW[1]~input_o  & (((\A1|Add11~93_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add12~98 
//  ))
// \A1|Add12~94  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [18]))) # (\SW[1]~input_o  & (((\A1|Add11~93_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add12~98  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\A1|Add11~93_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(\A1|Add12~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~93_sumout ),
	.cout(\A1|Add12~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~93 .extended_lut = "off";
defparam \A1|Add12~93 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \A1|amplitude_sum~92 (
// Equation(s):
// \A1|amplitude_sum~92_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [18] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~93_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [18] & ( 
// (\SW[1]~input_o  & \A1|Add11~93_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|Add11~93_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~92 .extended_lut = "off";
defparam \A1|amplitude_sum~92 .lut_mask = 64'h003300330C3F0C3F;
defparam \A1|amplitude_sum~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \A1|amplitude_sum~93 (
// Equation(s):
// \A1|amplitude_sum~93_combout  = ( \A1|amplitude_sum~92_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~93_sumout ) ) ) # ( !\A1|amplitude_sum~92_combout  & ( (\SW[2]~input_o  & \A1|Add12~93_sumout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|Add12~93_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~93 .extended_lut = "off";
defparam \A1|amplitude_sum~93 .lut_mask = 64'h00550055AAFFAAFF;
defparam \A1|amplitude_sum~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \A1|Add13~93 (
// Equation(s):
// \A1|Add13~93_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~92_combout )) # (\SW[2]~input_o  & ((\A1|Add12~93_sumout ))) ) + ( \A1|Add13~98  ))
// \A1|Add13~94  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~92_combout )) # (\SW[2]~input_o  & ((\A1|Add12~93_sumout ))) ) + ( \A1|Add13~98  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~92_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(!\A1|Add12~93_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~93_sumout ),
	.cout(\A1|Add13~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~93 .extended_lut = "off";
defparam \A1|Add13~93 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \A1|Add14~93 (
// Equation(s):
// \A1|Add14~93_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~93_combout )) # (\SW[3]~input_o  & ((\A1|Add13~93_sumout ))) ) + ( \A1|Add14~98  ))
// \A1|Add14~94  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [18] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~93_combout )) # (\SW[3]~input_o  & ((\A1|Add13~93_sumout ))) ) + ( \A1|Add14~98  ))

	.dataa(!\A1|amplitude_sum~93_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~93_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~93_sumout ),
	.cout(\A1|Add14~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~93 .extended_lut = "off";
defparam \A1|Add14~93 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \A1|amplitude_sum~94 (
// Equation(s):
// \A1|amplitude_sum~94_combout  = ( \A1|Add13~93_sumout  & ( (\A1|amplitude_sum~93_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~93_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~93_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|amplitude_sum~93_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~94 .extended_lut = "off";
defparam \A1|amplitude_sum~94 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \A1|amplitude_sum~95 (
// Equation(s):
// \A1|amplitude_sum~95_combout  = ( \A1|amplitude_sum~94_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~93_sumout ) ) ) # ( !\A1|amplitude_sum~94_combout  & ( (\SW[4]~input_o  & \A1|Add14~93_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add14~93_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~95 .extended_lut = "off";
defparam \A1|amplitude_sum~95 .lut_mask = 64'h00330033CCFFCCFF;
defparam \A1|amplitude_sum~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \A1|Add15~93 (
// Equation(s):
// \A1|Add15~93_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~94_combout )) # (\SW[4]~input_o  & ((\A1|Add14~93_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add15~98  ))
// \A1|Add15~94  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~94_combout )) # (\SW[4]~input_o  & ((\A1|Add14~93_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add15~98  ))

	.dataa(!\SW[4]~input_o ),
	.datab(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\A1|amplitude_sum~94_combout ),
	.datad(!\A1|Add14~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~93_sumout ),
	.cout(\A1|Add15~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~93 .extended_lut = "off";
defparam \A1|Add15~93 .lut_mask = 64'h0000CCCC00000A5F;
defparam \A1|Add15~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \A1|Add16~93 (
// Equation(s):
// \A1|Add16~93_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~95_combout )) # (\SW[5]~input_o  & ((\A1|Add15~93_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add16~98  ))
// \A1|Add16~94  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~95_combout )) # (\SW[5]~input_o  & ((\A1|Add15~93_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [18] ) + ( \A1|Add16~98  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~95_combout ),
	.datad(!\A1|Add15~93_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(\A1|Add16~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~93_sumout ),
	.cout(\A1|Add16~94 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~93 .extended_lut = "off";
defparam \A1|Add16~93 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \A1|Out~22 (
// Equation(s):
// \A1|Out~22_combout  = ( \SW[6]~input_o  & ( \A1|Add16~93_sumout  ) ) # ( !\SW[6]~input_o  & ( (!\SW[5]~input_o  & (\A1|amplitude_sum~95_combout )) # (\SW[5]~input_o  & ((\A1|Add15~93_sumout ))) ) )

	.dataa(!\A1|amplitude_sum~95_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~93_sumout ),
	.datad(!\A1|Add16~93_sumout ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~22 .extended_lut = "off";
defparam \A1|Out~22 .lut_mask = 64'h4747474700FF00FF;
defparam \A1|Out~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N4
dffeas \A1|Out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[17] .is_wysiwyg = "true";
defparam \A1|Out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N57
cyclonev_lcell_comb \left_channel_audio_out[17]~feeder (
// Equation(s):
// \left_channel_audio_out[17]~feeder_combout  = ( \A1|Out [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[17]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N59
dffeas \left_channel_audio_out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[17] .is_wysiwyg = "true";
defparam \left_channel_audio_out[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle[26]~DUPLICATE_q ,\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \A1|Add11~89 (
// Equation(s):
// \A1|Add11~89_sumout  = SUM(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [19] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add11~94  ))
// \A1|Add11~90  = CARRY(( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [19] & \SW[0]~input_o ) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add11~94  ))

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~89_sumout ),
	.cout(\A1|Add11~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~89 .extended_lut = "off";
defparam \A1|Add11~89 .lut_mask = 64'h0000F0F000001111;
defparam \A1|Add11~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \A1|Add12~89 (
// Equation(s):
// \A1|Add12~89_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [19]))) # (\SW[1]~input_o  & (((\A1|Add11~89_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add12~94 
//  ))
// \A1|Add12~90  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [19]))) # (\SW[1]~input_o  & (((\A1|Add11~89_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add12~94  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\A1|Add11~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(\A1|Add12~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~89_sumout ),
	.cout(\A1|Add12~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~89 .extended_lut = "off";
defparam \A1|Add12~89 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \A1|amplitude_sum~88 (
// Equation(s):
// \A1|amplitude_sum~88_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [19] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~89_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [19] & ( 
// (\SW[1]~input_o  & \A1|Add11~89_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add11~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~88 .extended_lut = "off";
defparam \A1|amplitude_sum~88 .lut_mask = 64'h0033003344774477;
defparam \A1|amplitude_sum~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \A1|amplitude_sum~89 (
// Equation(s):
// \A1|amplitude_sum~89_combout  = ( \A1|amplitude_sum~88_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~89_sumout ) ) ) # ( !\A1|amplitude_sum~88_combout  & ( (\SW[2]~input_o  & \A1|Add12~89_sumout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|Add12~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~89 .extended_lut = "off";
defparam \A1|amplitude_sum~89 .lut_mask = 64'h00550055AAFFAAFF;
defparam \A1|amplitude_sum~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \A1|Add13~89 (
// Equation(s):
// \A1|Add13~89_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~88_combout )) # (\SW[2]~input_o  & ((\A1|Add12~89_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add13~94  ))
// \A1|Add13~90  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~88_combout )) # (\SW[2]~input_o  & ((\A1|Add12~89_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add13~94  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~88_combout ),
	.datad(!\A1|Add12~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(\A1|Add13~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~89_sumout ),
	.cout(\A1|Add13~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~89 .extended_lut = "off";
defparam \A1|Add13~89 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \A1|Add14~89 (
// Equation(s):
// \A1|Add14~89_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~89_combout )) # (\SW[3]~input_o  & ((\A1|Add13~89_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add14~94  ))
// \A1|Add14~90  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~89_combout )) # (\SW[3]~input_o  & ((\A1|Add13~89_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add14~94  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~89_combout ),
	.datad(!\A1|Add13~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(\A1|Add14~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~89_sumout ),
	.cout(\A1|Add14~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~89 .extended_lut = "off";
defparam \A1|Add14~89 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \A1|amplitude_sum~90 (
// Equation(s):
// \A1|amplitude_sum~90_combout  = ( \A1|amplitude_sum~89_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~89_sumout ) ) ) # ( !\A1|amplitude_sum~89_combout  & ( (\SW[3]~input_o  & \A1|Add13~89_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~90 .extended_lut = "off";
defparam \A1|amplitude_sum~90 .lut_mask = 64'h03030303CFCFCFCF;
defparam \A1|amplitude_sum~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \A1|amplitude_sum~91 (
// Equation(s):
// \A1|amplitude_sum~91_combout  = ( \A1|amplitude_sum~90_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~89_sumout ) ) ) # ( !\A1|amplitude_sum~90_combout  & ( (\SW[4]~input_o  & \A1|Add14~89_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|Add14~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~91 .extended_lut = "off";
defparam \A1|amplitude_sum~91 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~91 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \A1|Add15~89 (
// Equation(s):
// \A1|Add15~89_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~90_combout )) # (\SW[4]~input_o  & ((\A1|Add14~89_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add15~94  ))
// \A1|Add15~90  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~90_combout )) # (\SW[4]~input_o  & ((\A1|Add14~89_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add15~94  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~90_combout ),
	.datad(!\A1|Add14~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(\A1|Add15~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~89_sumout ),
	.cout(\A1|Add15~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~89 .extended_lut = "off";
defparam \A1|Add15~89 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFAAAAA5555500000FFFFFAAAAA95555400003FFFFEAAAAA5555500000FFFFFEAAAA95555500000FFFFFEAAAA955555000003FFFFEAAAAA55555400000FFFFFEAAAAA555554000003FFFFFAAAAAA555554000003FFFFFEAAAAA9555554000003FFFFFEAAAAAA5555554000000FFFFFFEAAAAAA55555550000000FFFFFFFAAAAAAA555555540000000FFFFFFFFAAAAAAAA55555555400000000FFFFFFFFFAAAAAAAAA55555555550000000000FFFFFFFFFFFAAAAAAAAAAA955555555555500000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAA5555555555555555555555550000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "0000000000000000000000000000000000000000000000000000000001555555555555555555555556AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFC00000000000001555555555555AAAAAAAAAAABFFFFFFFFFFC00000000015555555556AAAAAAAABFFFFFFFFC00000000555555556AAAAAAABFFFFFFFC000000055555556AAAAAABFFFFFFC00000015555556AAAAAAFFFFFFC0000005555556AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555556AAAAABFFFFF000000555556AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAAFFFFFC0000155556AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFFC0000155555AAAAABFFFFF00000155555AAAAABFFFFFC00000555555AAAAABFFFFFC000001555556AAAAABFFFFFC000001555555AAAAAABFFFFFF0000001555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFF0000000055555555AAAAAAAABFFFFFFFF000000000555555555AAAAAAAAAAFFFFFFFFFF00000000000555555555556AAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA95555555555555555550000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555400000000003FFFFFFFFFEAAAAAAAAA9555555554000000003FFFFFFFFAAAAAAAA95555555400000003FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA95555550000003FFFFFFAAAAAA9555555000000FFFFFFAAAAAA555555000000FFFFFFAAAAA955555400000FFFFFFAAAAA955555000003FFFFFAAAAA95555500000FFFFFEAAAAA55555000003FFFFEAAAAA55555000003FFFFEAAAA95555500000FFFFFAAAAA55555400003FFFFEAAAA95555400000";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N57
cyclonev_lcell_comb \A1|Add16~89 (
// Equation(s):
// \A1|Add16~89_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~91_combout )) # (\SW[5]~input_o  & ((\A1|Add15~89_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add16~94  ))
// \A1|Add16~90  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~91_combout )) # (\SW[5]~input_o  & ((\A1|Add15~89_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [19] ) + ( \A1|Add16~94  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~91_combout ),
	.datad(!\A1|Add15~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(\A1|Add16~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~89_sumout ),
	.cout(\A1|Add16~90 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~89 .extended_lut = "off";
defparam \A1|Add16~89 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \A1|Out~21 (
// Equation(s):
// \A1|Out~21_combout  = ( \A1|Add16~89_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~91_combout )) # (\SW[5]~input_o  & ((\A1|Add15~89_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~89_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~91_combout )) # (\SW[5]~input_o  & ((\A1|Add15~89_sumout ))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\A1|amplitude_sum~91_combout ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A1|Add15~89_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~21 .extended_lut = "off";
defparam \A1|Out~21 .lut_mask = 64'h207020702F7F2F7F;
defparam \A1|Out~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \A1|Out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[18] .is_wysiwyg = "true";
defparam \A1|Out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \left_channel_audio_out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[18]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[18] .is_wysiwyg = "true";
defparam \left_channel_audio_out[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \A1|Add11~85 (
// Equation(s):
// \A1|Add11~85_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [20]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add11~90  ))
// \A1|Add11~86  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [20]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add11~90  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~85_sumout ),
	.cout(\A1|Add11~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~85 .extended_lut = "off";
defparam \A1|Add11~85 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \A1|amplitude_sum~84 (
// Equation(s):
// \A1|amplitude_sum~84_combout  = (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\A1|W1|U1|altsyncram_component|auto_generated|q_a [20])))) # (\SW[1]~input_o  & (((\A1|Add11~85_sumout ))))

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|Add11~85_sumout ),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~84 .extended_lut = "off";
defparam \A1|amplitude_sum~84 .lut_mask = 64'h0527052705270527;
defparam \A1|amplitude_sum~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \A1|Add12~85 (
// Equation(s):
// \A1|Add12~85_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [20]))) # (\SW[1]~input_o  & (((\A1|Add11~85_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add12~90 
//  ))
// \A1|Add12~86  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [20]))) # (\SW[1]~input_o  & (((\A1|Add11~85_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add12~90  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\A1|Add11~85_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(\A1|Add12~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~85_sumout ),
	.cout(\A1|Add12~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~85 .extended_lut = "off";
defparam \A1|Add12~85 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \A1|Add13~85 (
// Equation(s):
// \A1|Add13~85_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [20] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~84_combout )) # (\SW[2]~input_o  & ((\A1|Add12~85_sumout ))) ) + ( \A1|Add13~90  ))
// \A1|Add13~86  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [20] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~84_combout )) # (\SW[2]~input_o  & ((\A1|Add12~85_sumout ))) ) + ( \A1|Add13~90  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~84_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\A1|Add12~85_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~85_sumout ),
	.cout(\A1|Add13~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~85 .extended_lut = "off";
defparam \A1|Add13~85 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \A1|amplitude_sum~85 (
// Equation(s):
// \A1|amplitude_sum~85_combout  = ( \A1|Add12~85_sumout  & ( \A1|amplitude_sum~84_combout  ) ) # ( !\A1|Add12~85_sumout  & ( \A1|amplitude_sum~84_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~85_sumout  & ( !\A1|amplitude_sum~84_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add12~85_sumout ),
	.dataf(!\A1|amplitude_sum~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~85 .extended_lut = "off";
defparam \A1|amplitude_sum~85 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N21
cyclonev_lcell_comb \A1|amplitude_sum~86 (
// Equation(s):
// \A1|amplitude_sum~86_combout  = ( \A1|amplitude_sum~85_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~85_sumout ) ) ) # ( !\A1|amplitude_sum~85_combout  & ( (\SW[3]~input_o  & \A1|Add13~85_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~85_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~86 .extended_lut = "off";
defparam \A1|amplitude_sum~86 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \A1|Add14~85 (
// Equation(s):
// \A1|Add14~85_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~85_combout )) # (\SW[3]~input_o  & ((\A1|Add13~85_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add14~90  ))
// \A1|Add14~86  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~85_combout )) # (\SW[3]~input_o  & ((\A1|Add13~85_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add14~90  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~85_combout ),
	.datad(!\A1|Add13~85_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(\A1|Add14~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~85_sumout ),
	.cout(\A1|Add14~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~85 .extended_lut = "off";
defparam \A1|Add14~85 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \A1|amplitude_sum~87 (
// Equation(s):
// \A1|amplitude_sum~87_combout  = ( \A1|amplitude_sum~86_combout  & ( \A1|Add14~85_sumout  ) ) # ( !\A1|amplitude_sum~86_combout  & ( \A1|Add14~85_sumout  & ( \SW[4]~input_o  ) ) ) # ( \A1|amplitude_sum~86_combout  & ( !\A1|Add14~85_sumout  & ( 
// !\SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~86_combout ),
	.dataf(!\A1|Add14~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~87 .extended_lut = "off";
defparam \A1|amplitude_sum~87 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \A1|Add15~85 (
// Equation(s):
// \A1|Add15~85_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~86_combout )) # (\SW[4]~input_o  & ((\A1|Add14~85_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add15~90  ))
// \A1|Add15~86  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~86_combout )) # (\SW[4]~input_o  & ((\A1|Add14~85_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add15~90  ))

	.dataa(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~86_combout ),
	.datad(!\A1|Add14~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~85_sumout ),
	.cout(\A1|Add15~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~85 .extended_lut = "off";
defparam \A1|Add15~85 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add15~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \A1|Add16~85 (
// Equation(s):
// \A1|Add16~85_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~87_combout )) # (\SW[5]~input_o  & ((\A1|Add15~85_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add16~90  ))
// \A1|Add16~86  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~87_combout )) # (\SW[5]~input_o  & ((\A1|Add15~85_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [20] ) + ( \A1|Add16~90  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~87_combout ),
	.datad(!\A1|Add15~85_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(\A1|Add16~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~85_sumout ),
	.cout(\A1|Add16~86 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~85 .extended_lut = "off";
defparam \A1|Add16~85 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \A1|Out~20 (
// Equation(s):
// \A1|Out~20_combout  = ( \A1|Add16~85_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~87_combout )) # (\SW[5]~input_o  & ((\A1|Add15~85_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~85_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~87_combout )) # (\SW[5]~input_o  & ((\A1|Add15~85_sumout ))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|amplitude_sum~87_combout ),
	.datad(!\A1|Add15~85_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~20 .extended_lut = "off";
defparam \A1|Out~20 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \A1|Out~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N49
dffeas \A1|Out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[19] .is_wysiwyg = "true";
defparam \A1|Out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N17
dffeas \left_channel_audio_out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[19]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[19] .is_wysiwyg = "true";
defparam \left_channel_audio_out[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \A1|Add11~81 (
// Equation(s):
// \A1|Add11~81_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [21] & \SW[0]~input_o ) ) + ( \A1|Add11~86  ))
// \A1|Add11~82  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [21] & \SW[0]~input_o ) ) + ( \A1|Add11~86  ))

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~81_sumout ),
	.cout(\A1|Add11~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~81 .extended_lut = "off";
defparam \A1|Add11~81 .lut_mask = 64'h0000EEEE000000FF;
defparam \A1|Add11~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \A1|amplitude_sum~80 (
// Equation(s):
// \A1|amplitude_sum~80_combout  = ( \A1|Add11~81_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [21])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~81_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [21])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\A1|Add11~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~80 .extended_lut = "off";
defparam \A1|amplitude_sum~80 .lut_mask = 64'h000A000A555F555F;
defparam \A1|amplitude_sum~80 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N3
cyclonev_lcell_comb \A1|Add12~81 (
// Equation(s):
// \A1|Add12~81_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [21]))) # (\SW[1]~input_o  & (((\A1|Add11~81_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add12~86 
//  ))
// \A1|Add12~82  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [21]))) # (\SW[1]~input_o  & (((\A1|Add11~81_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add12~86  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\A1|Add11~81_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(\A1|Add12~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~81_sumout ),
	.cout(\A1|Add12~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~81 .extended_lut = "off";
defparam \A1|Add12~81 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \A1|amplitude_sum~81 (
// Equation(s):
// \A1|amplitude_sum~81_combout  = ( \A1|amplitude_sum~80_combout  & ( \A1|Add12~81_sumout  ) ) # ( !\A1|amplitude_sum~80_combout  & ( \A1|Add12~81_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~80_combout  & ( !\A1|Add12~81_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~80_combout ),
	.dataf(!\A1|Add12~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~81 .extended_lut = "off";
defparam \A1|amplitude_sum~81 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \A1|amplitude_sum~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \A1|Add13~81 (
// Equation(s):
// \A1|Add13~81_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~80_combout ))) # (\SW[2]~input_o  & (\A1|Add12~81_sumout )) ) + ( \A1|Add13~86  ))
// \A1|Add13~82  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~80_combout ))) # (\SW[2]~input_o  & (\A1|Add12~81_sumout )) ) + ( \A1|Add13~86  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|Add12~81_sumout ),
	.datac(!\A1|amplitude_sum~80_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~81_sumout ),
	.cout(\A1|Add13~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~81 .extended_lut = "off";
defparam \A1|Add13~81 .lut_mask = 64'h0000E4E4000000FF;
defparam \A1|Add13~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \A1|amplitude_sum~82 (
// Equation(s):
// \A1|amplitude_sum~82_combout  = ( \A1|Add13~81_sumout  & ( (\SW[3]~input_o ) # (\A1|amplitude_sum~81_combout ) ) ) # ( !\A1|Add13~81_sumout  & ( (\A1|amplitude_sum~81_combout  & !\SW[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\A1|amplitude_sum~81_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add13~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~82 .extended_lut = "off";
defparam \A1|amplitude_sum~82 .lut_mask = 64'h303030303F3F3F3F;
defparam \A1|amplitude_sum~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \A1|Add14~81 (
// Equation(s):
// \A1|Add14~81_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~81_combout )) # (\SW[3]~input_o  & ((\A1|Add13~81_sumout ))) ) + ( \A1|Add14~86  ))
// \A1|Add14~82  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [21] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~81_combout )) # (\SW[3]~input_o  & ((\A1|Add13~81_sumout ))) ) + ( \A1|Add14~86  ))

	.dataa(!\A1|amplitude_sum~81_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~81_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~81_sumout ),
	.cout(\A1|Add14~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~81 .extended_lut = "off";
defparam \A1|Add14~81 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y16_N34
dffeas \A2|W6|N1|phase_angle[31]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A2|W6|N1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A2|W6|N1|phase_angle[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A2|W6|N1|phase_angle[31]~DUPLICATE .is_wysiwyg = "true";
defparam \A2|W6|N1|phase_angle[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle[31]~DUPLICATE_q ,\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \A1|Add15~81 (
// Equation(s):
// \A1|Add15~81_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~82_combout )) # (\SW[4]~input_o  & ((\A1|Add14~81_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add15~86  ))
// \A1|Add15~82  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~82_combout )) # (\SW[4]~input_o  & ((\A1|Add14~81_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add15~86  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~82_combout ),
	.datad(!\A1|Add14~81_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(\A1|Add15~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~81_sumout ),
	.cout(\A1|Add15~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~81 .extended_lut = "off";
defparam \A1|Add15~81 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N57
cyclonev_lcell_comb \A1|amplitude_sum~83 (
// Equation(s):
// \A1|amplitude_sum~83_combout  = ( \A1|Add14~81_sumout  & ( (\A1|amplitude_sum~82_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~81_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~82_combout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~82_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~83 .extended_lut = "off";
defparam \A1|amplitude_sum~83 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \A1|amplitude_sum~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAA955555555555555555555000000000000000000000FFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAA5555555555555555555555400000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555500000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555556AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000055555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555554000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA95555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA55555555555555555555400000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N3
cyclonev_lcell_comb \A1|Add16~81 (
// Equation(s):
// \A1|Add16~81_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~83_combout )) # (\SW[5]~input_o  & ((\A1|Add15~81_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add16~86  ))
// \A1|Add16~82  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~83_combout )) # (\SW[5]~input_o  & ((\A1|Add15~81_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [21] ) + ( \A1|Add16~86  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~83_combout ),
	.datad(!\A1|Add15~81_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(\A1|Add16~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~81_sumout ),
	.cout(\A1|Add16~82 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~81 .extended_lut = "off";
defparam \A1|Add16~81 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \A1|Out~19 (
// Equation(s):
// \A1|Out~19_combout  = ( \A1|amplitude_sum~83_combout  & ( \A1|Add16~81_sumout  & ( (!\SW[5]~input_o ) # ((\A1|Add15~81_sumout ) # (\SW[6]~input_o )) ) ) ) # ( !\A1|amplitude_sum~83_combout  & ( \A1|Add16~81_sumout  & ( ((\SW[5]~input_o  & 
// \A1|Add15~81_sumout )) # (\SW[6]~input_o ) ) ) ) # ( \A1|amplitude_sum~83_combout  & ( !\A1|Add16~81_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o ) # (\A1|Add15~81_sumout ))) ) ) ) # ( !\A1|amplitude_sum~83_combout  & ( !\A1|Add16~81_sumout  & ( 
// (\SW[5]~input_o  & (!\SW[6]~input_o  & \A1|Add15~81_sumout )) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add15~81_sumout ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~83_combout ),
	.dataf(!\A1|Add16~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~19 .extended_lut = "off";
defparam \A1|Out~19 .lut_mask = 64'h04048C8C3737BFBF;
defparam \A1|Out~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N25
dffeas \A1|Out[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[20] .is_wysiwyg = "true";
defparam \A1|Out[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N45
cyclonev_lcell_comb \left_channel_audio_out[20]~feeder (
// Equation(s):
// \left_channel_audio_out[20]~feeder_combout  = ( \A1|Out [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[20]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N47
dffeas \left_channel_audio_out[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[20]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[20] .is_wysiwyg = "true";
defparam \left_channel_audio_out[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \A1|Add11~77 (
// Equation(s):
// \A1|Add11~77_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [22] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [22]) ) + ( \A1|Add11~82  ))
// \A1|Add11~78  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [22] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [22]) ) + ( \A1|Add11~82  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~77_sumout ),
	.cout(\A1|Add11~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~77 .extended_lut = "off";
defparam \A1|Add11~77 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \A1|amplitude_sum~76 (
// Equation(s):
// \A1|amplitude_sum~76_combout  = ( \A1|Add11~77_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [22])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~77_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [22])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~76 .extended_lut = "off";
defparam \A1|amplitude_sum~76 .lut_mask = 64'h0202020257575757;
defparam \A1|amplitude_sum~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \A1|Add12~77 (
// Equation(s):
// \A1|Add12~77_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [22]))) # (\SW[1]~input_o  & (((\A1|Add11~77_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add12~82 
//  ))
// \A1|Add12~78  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [22]))) # (\SW[1]~input_o  & (((\A1|Add11~77_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add12~82  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\A1|Add11~77_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(\A1|Add12~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~77_sumout ),
	.cout(\A1|Add12~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~77 .extended_lut = "off";
defparam \A1|Add12~77 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \A1|Add13~77 (
// Equation(s):
// \A1|Add13~77_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~76_combout )) # (\SW[2]~input_o  & ((\A1|Add12~77_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add13~82  ))
// \A1|Add13~78  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~76_combout )) # (\SW[2]~input_o  & ((\A1|Add12~77_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add13~82  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\A1|amplitude_sum~76_combout ),
	.datad(!\A1|Add12~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~77_sumout ),
	.cout(\A1|Add13~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~77 .extended_lut = "off";
defparam \A1|Add13~77 .lut_mask = 64'h0000CCCC00000A5F;
defparam \A1|Add13~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \A1|amplitude_sum~77 (
// Equation(s):
// \A1|amplitude_sum~77_combout  = ( \A1|Add12~77_sumout  & ( (\A1|amplitude_sum~76_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~77_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~76_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|amplitude_sum~76_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~77 .extended_lut = "off";
defparam \A1|amplitude_sum~77 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \A1|amplitude_sum~78 (
// Equation(s):
// \A1|amplitude_sum~78_combout  = ( \A1|amplitude_sum~77_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~77_sumout ) ) ) # ( !\A1|amplitude_sum~77_combout  & ( (\SW[3]~input_o  & \A1|Add13~77_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add13~77_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~78 .extended_lut = "off";
defparam \A1|amplitude_sum~78 .lut_mask = 64'h00330033CCFFCCFF;
defparam \A1|amplitude_sum~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \A1|Add14~77 (
// Equation(s):
// \A1|Add14~77_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~77_combout )) # (\SW[3]~input_o  & ((\A1|Add13~77_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add14~82  ))
// \A1|Add14~78  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~77_combout )) # (\SW[3]~input_o  & ((\A1|Add13~77_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add14~82  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~77_combout ),
	.datad(!\A1|Add13~77_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(\A1|Add14~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~77_sumout ),
	.cout(\A1|Add14~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~77 .extended_lut = "off";
defparam \A1|Add14~77 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \A1|Add15~77 (
// Equation(s):
// \A1|Add15~77_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~78_combout )) # (\SW[4]~input_o  & ((\A1|Add14~77_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add15~82  ))
// \A1|Add15~78  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~78_combout )) # (\SW[4]~input_o  & ((\A1|Add14~77_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add15~82  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~78_combout ),
	.datad(!\A1|Add14~77_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(\A1|Add15~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~77_sumout ),
	.cout(\A1|Add15~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~77 .extended_lut = "off";
defparam \A1|Add15~77 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \A1|amplitude_sum~79 (
// Equation(s):
// \A1|amplitude_sum~79_combout  = ( \A1|amplitude_sum~78_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~77_sumout ) ) ) # ( !\A1|amplitude_sum~78_combout  & ( (\A1|Add14~77_sumout  & \SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|Add14~77_sumout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~79 .extended_lut = "off";
defparam \A1|amplitude_sum~79 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \A1|amplitude_sum~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \A1|Add16~77 (
// Equation(s):
// \A1|Add16~77_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~79_combout )) # (\SW[5]~input_o  & ((\A1|Add15~77_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add16~82  ))
// \A1|Add16~78  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~79_combout )) # (\SW[5]~input_o  & ((\A1|Add15~77_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [22] ) + ( \A1|Add16~82  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~79_combout ),
	.datad(!\A1|Add15~77_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(\A1|Add16~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~77_sumout ),
	.cout(\A1|Add16~78 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~77 .extended_lut = "off";
defparam \A1|Add16~77 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \A1|Out~18 (
// Equation(s):
// \A1|Out~18_combout  = ( \A1|Add16~77_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~79_combout ))) # (\SW[5]~input_o  & (\A1|Add15~77_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~77_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~79_combout ))) # (\SW[5]~input_o  & (\A1|Add15~77_sumout )))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~77_sumout ),
	.datad(!\A1|amplitude_sum~79_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~18 .extended_lut = "off";
defparam \A1|Out~18 .lut_mask = 64'h028A028A57DF57DF;
defparam \A1|Out~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N17
dffeas \A1|Out[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[21] .is_wysiwyg = "true";
defparam \A1|Out[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N24
cyclonev_lcell_comb \left_channel_audio_out[21]~feeder (
// Equation(s):
// \left_channel_audio_out[21]~feeder_combout  = ( \A1|Out [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[21]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N26
dffeas \left_channel_audio_out[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[21]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[21] .is_wysiwyg = "true";
defparam \left_channel_audio_out[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle[26]~DUPLICATE_q ,\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \A1|Add11~73 (
// Equation(s):
// \A1|Add11~73_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [23]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add11~78  ))
// \A1|Add11~74  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [23]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add11~78  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~73_sumout ),
	.cout(\A1|Add11~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~73 .extended_lut = "off";
defparam \A1|Add11~73 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb \A1|Add12~73 (
// Equation(s):
// \A1|Add12~73_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]))) # (\SW[1]~input_o  & (((\A1|Add11~73_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add12~78 
//  ))
// \A1|Add12~74  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]))) # (\SW[1]~input_o  & (((\A1|Add11~73_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add12~78  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\A1|Add11~73_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(\A1|Add12~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~73_sumout ),
	.cout(\A1|Add12~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~73 .extended_lut = "off";
defparam \A1|Add12~73 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \A1|amplitude_sum~72 (
// Equation(s):
// \A1|amplitude_sum~72_combout  = ( \SW[0]~input_o  & ( \A1|Add11~73_sumout  & ( (\SW[1]~input_o ) # (\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\SW[0]~input_o  & ( \A1|Add11~73_sumout  & ( \SW[1]~input_o  ) ) ) # ( \SW[0]~input_o  & 
// ( !\A1|Add11~73_sumout  & ( (\A1|W1|U1|altsyncram_component|auto_generated|q_a [23] & !\SW[1]~input_o ) ) ) )

	.dataa(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\A1|Add11~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~72 .extended_lut = "off";
defparam \A1|amplitude_sum~72 .lut_mask = 64'h000050500F0F5F5F;
defparam \A1|amplitude_sum~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \A1|amplitude_sum~73 (
// Equation(s):
// \A1|amplitude_sum~73_combout  = ( \A1|amplitude_sum~72_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~73_sumout ) ) ) # ( !\A1|amplitude_sum~72_combout  & ( (\SW[2]~input_o  & \A1|Add12~73_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|Add12~73_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~73 .extended_lut = "off";
defparam \A1|amplitude_sum~73 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \A1|Add13~73 (
// Equation(s):
// \A1|Add13~73_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~72_combout )) # (\SW[2]~input_o  & ((\A1|Add12~73_sumout ))) ) + ( \A1|Add13~78  ))
// \A1|Add13~74  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~72_combout )) # (\SW[2]~input_o  & ((\A1|Add12~73_sumout ))) ) + ( \A1|Add13~78  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~72_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\A1|Add12~73_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~73_sumout ),
	.cout(\A1|Add13~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~73 .extended_lut = "off";
defparam \A1|Add13~73 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \A1|Add14~73 (
// Equation(s):
// \A1|Add14~73_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~73_combout )) # (\SW[3]~input_o  & ((\A1|Add13~73_sumout ))) ) + ( \A1|Add14~78  ))
// \A1|Add14~74  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~73_combout )) # (\SW[3]~input_o  & ((\A1|Add13~73_sumout ))) ) + ( \A1|Add14~78  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~73_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\A1|Add13~73_sumout ),
	.datag(gnd),
	.cin(\A1|Add14~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~73_sumout ),
	.cout(\A1|Add14~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~73 .extended_lut = "off";
defparam \A1|Add14~73 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add14~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \A1|amplitude_sum~74 (
// Equation(s):
// \A1|amplitude_sum~74_combout  = ( \A1|Add13~73_sumout  & ( (\A1|amplitude_sum~73_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~73_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~73_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|amplitude_sum~73_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~74 .extended_lut = "off";
defparam \A1|amplitude_sum~74 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \A1|amplitude_sum~75 (
// Equation(s):
// \A1|amplitude_sum~75_combout  = ( \A1|amplitude_sum~74_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~73_sumout ) ) ) # ( !\A1|amplitude_sum~74_combout  & ( (\SW[4]~input_o  & \A1|Add14~73_sumout ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|Add14~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~75 .extended_lut = "off";
defparam \A1|amplitude_sum~75 .lut_mask = 64'h05050505AFAFAFAF;
defparam \A1|amplitude_sum~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \A1|Add15~73 (
// Equation(s):
// \A1|Add15~73_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~74_combout )) # (\SW[4]~input_o  & ((\A1|Add14~73_sumout ))) ) + ( \A1|Add15~78  ))
// \A1|Add15~74  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [23] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~74_combout )) # (\SW[4]~input_o  & ((\A1|Add14~73_sumout ))) ) + ( \A1|Add15~78  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~74_combout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [23]),
	.datae(gnd),
	.dataf(!\A1|Add14~73_sumout ),
	.datag(gnd),
	.cin(\A1|Add15~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~73_sumout ),
	.cout(\A1|Add15~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~73 .extended_lut = "off";
defparam \A1|Add15~73 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add15~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N9
cyclonev_lcell_comb \A1|Add16~73 (
// Equation(s):
// \A1|Add16~73_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~75_combout )) # (\SW[5]~input_o  & ((\A1|Add15~73_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add16~78  ))
// \A1|Add16~74  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~75_combout )) # (\SW[5]~input_o  & ((\A1|Add15~73_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [23] ) + ( \A1|Add16~78  ))

	.dataa(!\A1|amplitude_sum~75_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(\A1|Add16~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~73_sumout ),
	.cout(\A1|Add16~74 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~73 .extended_lut = "off";
defparam \A1|Add16~73 .lut_mask = 64'h0000FF0000004747;
defparam \A1|Add16~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \A1|Out~17 (
// Equation(s):
// \A1|Out~17_combout  = ( \A1|Add15~73_sumout  & ( \A1|Add16~73_sumout  & ( ((\A1|amplitude_sum~75_combout ) # (\SW[6]~input_o )) # (\SW[5]~input_o ) ) ) ) # ( !\A1|Add15~73_sumout  & ( \A1|Add16~73_sumout  & ( ((!\SW[5]~input_o  & 
// \A1|amplitude_sum~75_combout )) # (\SW[6]~input_o ) ) ) ) # ( \A1|Add15~73_sumout  & ( !\A1|Add16~73_sumout  & ( (!\SW[6]~input_o  & ((\A1|amplitude_sum~75_combout ) # (\SW[5]~input_o ))) ) ) ) # ( !\A1|Add15~73_sumout  & ( !\A1|Add16~73_sumout  & ( 
// (!\SW[5]~input_o  & (!\SW[6]~input_o  & \A1|amplitude_sum~75_combout )) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|amplitude_sum~75_combout ),
	.datad(gnd),
	.datae(!\A1|Add15~73_sumout ),
	.dataf(!\A1|Add16~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~17 .extended_lut = "off";
defparam \A1|Out~17 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \A1|Out~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N20
dffeas \A1|Out[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[22] .is_wysiwyg = "true";
defparam \A1|Out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N2
dffeas \left_channel_audio_out[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[22]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[22] .is_wysiwyg = "true";
defparam \left_channel_audio_out[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \A1|Add11~69 (
// Equation(s):
// \A1|Add11~69_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [24]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add11~74  ))
// \A1|Add11~70  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [24]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add11~74  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~69_sumout ),
	.cout(\A1|Add11~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~69 .extended_lut = "off";
defparam \A1|Add11~69 .lut_mask = 64'h0000F0F000000033;
defparam \A1|Add11~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \A1|amplitude_sum~68 (
// Equation(s):
// \A1|amplitude_sum~68_combout  = ( \A1|Add11~69_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [24])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~69_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [24])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~68 .extended_lut = "off";
defparam \A1|amplitude_sum~68 .lut_mask = 64'h0202020257575757;
defparam \A1|amplitude_sum~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \A1|Add12~69 (
// Equation(s):
// \A1|Add12~69_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [24]))) # (\SW[1]~input_o  & (((\A1|Add11~69_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add12~74 
//  ))
// \A1|Add12~70  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [24]))) # (\SW[1]~input_o  & (((\A1|Add11~69_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add12~74  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\A1|Add11~69_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(\A1|Add12~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~69_sumout ),
	.cout(\A1|Add12~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~69 .extended_lut = "off";
defparam \A1|Add12~69 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \A1|amplitude_sum~69 (
// Equation(s):
// \A1|amplitude_sum~69_combout  = ( \A1|Add12~69_sumout  & ( (\SW[2]~input_o ) # (\A1|amplitude_sum~68_combout ) ) ) # ( !\A1|Add12~69_sumout  & ( (\A1|amplitude_sum~68_combout  & !\SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~68_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add12~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~69 .extended_lut = "off";
defparam \A1|amplitude_sum~69 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \A1|amplitude_sum~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \A1|Add13~69 (
// Equation(s):
// \A1|Add13~69_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~68_combout )) # (\SW[2]~input_o  & ((\A1|Add12~69_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add13~74  ))
// \A1|Add13~70  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~68_combout )) # (\SW[2]~input_o  & ((\A1|Add12~69_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add13~74  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~68_combout ),
	.datad(!\A1|Add12~69_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(\A1|Add13~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~69_sumout ),
	.cout(\A1|Add13~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~69 .extended_lut = "off";
defparam \A1|Add13~69 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \A1|amplitude_sum~70 (
// Equation(s):
// \A1|amplitude_sum~70_combout  = ( \A1|Add13~69_sumout  & ( (\A1|amplitude_sum~69_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~69_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~69_combout ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\A1|amplitude_sum~69_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add13~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~70 .extended_lut = "off";
defparam \A1|amplitude_sum~70 .lut_mask = 64'h2222222277777777;
defparam \A1|amplitude_sum~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \A1|Add14~69 (
// Equation(s):
// \A1|Add14~69_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~69_combout )) # (\SW[3]~input_o  & ((\A1|Add13~69_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add14~74  ))
// \A1|Add14~70  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~69_combout )) # (\SW[3]~input_o  & ((\A1|Add13~69_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add14~74  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~69_combout ),
	.datad(!\A1|Add13~69_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(\A1|Add14~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~69_sumout ),
	.cout(\A1|Add14~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~69 .extended_lut = "off";
defparam \A1|Add14~69 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \A1|amplitude_sum~71 (
// Equation(s):
// \A1|amplitude_sum~71_combout  = ( \A1|Add14~69_sumout  & ( (\A1|amplitude_sum~70_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~69_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~70_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|amplitude_sum~70_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~71 .extended_lut = "off";
defparam \A1|amplitude_sum~71 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \A1|Add15~69 (
// Equation(s):
// \A1|Add15~69_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~70_combout )) # (\SW[4]~input_o  & ((\A1|Add14~69_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add15~74  ))
// \A1|Add15~70  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~70_combout )) # (\SW[4]~input_o  & ((\A1|Add14~69_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add15~74  ))

	.dataa(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~70_combout ),
	.datad(!\A1|Add14~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~69_sumout ),
	.cout(\A1|Add15~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~69 .extended_lut = "off";
defparam \A1|Add15~69 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add15~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \A1|Add16~69 (
// Equation(s):
// \A1|Add16~69_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~71_combout )) # (\SW[5]~input_o  & ((\A1|Add15~69_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add16~74  ))
// \A1|Add16~70  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~71_combout )) # (\SW[5]~input_o  & ((\A1|Add15~69_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [24] ) + ( \A1|Add16~74  ))

	.dataa(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~71_combout ),
	.datad(!\A1|Add15~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add16~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~69_sumout ),
	.cout(\A1|Add16~70 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~69 .extended_lut = "off";
defparam \A1|Add16~69 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add16~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \A1|Out~16 (
// Equation(s):
// \A1|Out~16_combout  = ( \A1|Add16~69_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~71_combout )) # (\SW[5]~input_o  & ((\A1|Add15~69_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~69_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~71_combout )) # (\SW[5]~input_o  & ((\A1|Add15~69_sumout ))))) ) )

	.dataa(!\A1|amplitude_sum~71_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~69_sumout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add16~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~16 .extended_lut = "off";
defparam \A1|Out~16 .lut_mask = 64'h4700470047FF47FF;
defparam \A1|Out~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N49
dffeas \A1|Out[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[23] .is_wysiwyg = "true";
defparam \A1|Out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N50
dffeas \left_channel_audio_out[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[23]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[23] .is_wysiwyg = "true";
defparam \left_channel_audio_out[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \A1|Add11~65 (
// Equation(s):
// \A1|Add11~65_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [25]) ) + ( \A1|Add11~70  ))
// \A1|Add11~66  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [25]) ) + ( \A1|Add11~70  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~65_sumout ),
	.cout(\A1|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~65 .extended_lut = "off";
defparam \A1|Add11~65 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \A1|Add12~65 (
// Equation(s):
// \A1|Add12~65_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [25]))) # (\SW[1]~input_o  & (((\A1|Add11~65_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [25] ) + ( \A1|Add12~70 
//  ))
// \A1|Add12~66  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [25]))) # (\SW[1]~input_o  & (((\A1|Add11~65_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [25] ) + ( \A1|Add12~70  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\A1|Add11~65_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(\A1|Add12~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~65_sumout ),
	.cout(\A1|Add12~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~65 .extended_lut = "off";
defparam \A1|Add12~65 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \A1|amplitude_sum~64 (
// Equation(s):
// \A1|amplitude_sum~64_combout  = ( \A1|Add11~65_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [25])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~65_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [25])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~64 .extended_lut = "off";
defparam \A1|amplitude_sum~64 .lut_mask = 64'h0202020257575757;
defparam \A1|amplitude_sum~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \A1|Add13~65 (
// Equation(s):
// \A1|Add13~65_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~64_combout ))) # (\SW[2]~input_o  & (\A1|Add12~65_sumout )) ) + ( \A1|Add13~70  ))
// \A1|Add13~66  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[2]~input_o  & ((\A1|amplitude_sum~64_combout ))) # (\SW[2]~input_o  & (\A1|Add12~65_sumout )) ) + ( \A1|Add13~70  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|Add12~65_sumout ),
	.datac(!\A1|amplitude_sum~64_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~65_sumout ),
	.cout(\A1|Add13~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~65 .extended_lut = "off";
defparam \A1|Add13~65 .lut_mask = 64'h0000E4E4000000FF;
defparam \A1|Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N15
cyclonev_lcell_comb \A1|amplitude_sum~65 (
// Equation(s):
// \A1|amplitude_sum~65_combout  = ( \A1|amplitude_sum~64_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~65_sumout ) ) ) # ( !\A1|amplitude_sum~64_combout  & ( (\SW[2]~input_o  & \A1|Add12~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|Add12~65_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~65 .extended_lut = "off";
defparam \A1|amplitude_sum~65 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \A1|amplitude_sum~66 (
// Equation(s):
// \A1|amplitude_sum~66_combout  = ( \A1|amplitude_sum~65_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~65_sumout ) ) ) # ( !\A1|amplitude_sum~65_combout  & ( (\SW[3]~input_o  & \A1|Add13~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~65_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~66 .extended_lut = "off";
defparam \A1|amplitude_sum~66 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle[31]~DUPLICATE_q ,\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \A1|Add14~65 (
// Equation(s):
// \A1|Add14~65_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~65_combout )) # (\SW[3]~input_o  & ((\A1|Add13~65_sumout ))) ) + ( \A1|Add14~70  ))
// \A1|Add14~66  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~65_combout )) # (\SW[3]~input_o  & ((\A1|Add13~65_sumout ))) ) + ( \A1|Add14~70  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~65_combout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\A1|Add13~65_sumout ),
	.datag(gnd),
	.cin(\A1|Add14~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~65_sumout ),
	.cout(\A1|Add14~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~65 .extended_lut = "off";
defparam \A1|Add14~65 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add14~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \A1|Add15~65 (
// Equation(s):
// \A1|Add15~65_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~66_combout )) # (\SW[4]~input_o  & ((\A1|Add14~65_sumout ))) ) + ( \A1|Add15~70  ))
// \A1|Add15~66  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [25] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~66_combout )) # (\SW[4]~input_o  & ((\A1|Add14~65_sumout ))) ) + ( \A1|Add15~70  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~66_combout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\A1|Add14~65_sumout ),
	.datag(gnd),
	.cin(\A1|Add15~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~65_sumout ),
	.cout(\A1|Add15~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~65 .extended_lut = "off";
defparam \A1|Add15~65 .lut_mask = 64'h0000F3C0000000FF;
defparam \A1|Add15~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N3
cyclonev_lcell_comb \A1|amplitude_sum~67 (
// Equation(s):
// \A1|amplitude_sum~67_combout  = ( \A1|amplitude_sum~66_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~65_sumout ) ) ) # ( !\A1|amplitude_sum~66_combout  & ( (\A1|Add14~65_sumout  & \SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|Add14~65_sumout ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~67 .extended_lut = "off";
defparam \A1|amplitude_sum~67 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \A1|amplitude_sum~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N15
cyclonev_lcell_comb \A1|Add16~65 (
// Equation(s):
// \A1|Add16~65_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~67_combout )) # (\SW[5]~input_o  & ((\A1|Add15~65_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [25] ) + ( \A1|Add16~70  ))
// \A1|Add16~66  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~67_combout )) # (\SW[5]~input_o  & ((\A1|Add15~65_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [25] ) + ( \A1|Add16~70  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~67_combout ),
	.datad(!\A1|Add15~65_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(\A1|Add16~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~65_sumout ),
	.cout(\A1|Add16~66 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~65 .extended_lut = "off";
defparam \A1|Add16~65 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \A1|Out~15 (
// Equation(s):
// \A1|Out~15_combout  = ( \A1|Add16~65_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~67_combout ))) # (\SW[5]~input_o  & (\A1|Add15~65_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~65_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~67_combout ))) # (\SW[5]~input_o  & (\A1|Add15~65_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add15~65_sumout ),
	.datad(!\A1|amplitude_sum~67_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~15 .extended_lut = "off";
defparam \A1|Out~15 .lut_mask = 64'h048C048C37BF37BF;
defparam \A1|Out~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N1
dffeas \A1|Out[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[24] .is_wysiwyg = "true";
defparam \A1|Out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N32
dffeas \left_channel_audio_out[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[24]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[24] .is_wysiwyg = "true";
defparam \left_channel_audio_out[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \A1|Add11~61 (
// Equation(s):
// \A1|Add11~61_sumout  = SUM(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [26]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add11~66  ))
// \A1|Add11~62  = CARRY(( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [26]) ) + ( \A1|W2|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add11~66  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(\A1|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~61_sumout ),
	.cout(\A1|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~61 .extended_lut = "off";
defparam \A1|Add11~61 .lut_mask = 64'h0000FF0000000303;
defparam \A1|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \A1|amplitude_sum~60 (
// Equation(s):
// \A1|amplitude_sum~60_combout  = ( \A1|Add11~61_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [26])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~61_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [26])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\A1|Add11~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~60 .extended_lut = "off";
defparam \A1|amplitude_sum~60 .lut_mask = 64'h0022002255775577;
defparam \A1|amplitude_sum~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \A1|Add12~61 (
// Equation(s):
// \A1|Add12~61_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [26] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [26]))) # (\SW[1]~input_o  & (((\A1|Add11~61_sumout )))) ) + ( \A1|Add12~66 
//  ))
// \A1|Add12~62  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [26] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [26]))) # (\SW[1]~input_o  & (((\A1|Add11~61_sumout )))) ) + ( \A1|Add12~66  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\A1|Add11~61_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~61_sumout ),
	.cout(\A1|Add12~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~61 .extended_lut = "off";
defparam \A1|Add12~61 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \A1|Add13~61 (
// Equation(s):
// \A1|Add13~61_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [26] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~60_combout )) # (\SW[2]~input_o  & ((\A1|Add12~61_sumout ))) ) + ( \A1|Add13~66  ))
// \A1|Add13~62  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [26] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~60_combout )) # (\SW[2]~input_o  & ((\A1|Add12~61_sumout ))) ) + ( \A1|Add13~66  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~60_combout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\A1|Add12~61_sumout ),
	.datag(gnd),
	.cin(\A1|Add13~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~61_sumout ),
	.cout(\A1|Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~61 .extended_lut = "off";
defparam \A1|Add13~61 .lut_mask = 64'h0000F5A0000000FF;
defparam \A1|Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N33
cyclonev_lcell_comb \A1|amplitude_sum~61 (
// Equation(s):
// \A1|amplitude_sum~61_combout  = ( \A1|amplitude_sum~60_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~61_sumout ) ) ) # ( !\A1|amplitude_sum~60_combout  & ( (\SW[2]~input_o  & \A1|Add12~61_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|Add12~61_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~61 .extended_lut = "off";
defparam \A1|amplitude_sum~61 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \A1|amplitude_sum~62 (
// Equation(s):
// \A1|amplitude_sum~62_combout  = ( \A1|amplitude_sum~61_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~61_sumout ) ) ) # ( !\A1|amplitude_sum~61_combout  & ( (\SW[3]~input_o  & \A1|Add13~61_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~61_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~62 .extended_lut = "off";
defparam \A1|amplitude_sum~62 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \A1|Add14~61 (
// Equation(s):
// \A1|Add14~61_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~61_combout )) # (\SW[3]~input_o  & ((\A1|Add13~61_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add14~66  ))
// \A1|Add14~62  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~61_combout )) # (\SW[3]~input_o  & ((\A1|Add13~61_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add14~66  ))

	.dataa(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [26]),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~61_combout ),
	.datad(!\A1|Add13~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~61_sumout ),
	.cout(\A1|Add14~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~61 .extended_lut = "off";
defparam \A1|Add14~61 .lut_mask = 64'h0000AAAA00000C3F;
defparam \A1|Add14~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \A1|Add15~61 (
// Equation(s):
// \A1|Add15~61_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~62_combout )) # (\SW[4]~input_o  & ((\A1|Add14~61_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add15~66  ))
// \A1|Add15~62  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~62_combout )) # (\SW[4]~input_o  & ((\A1|Add14~61_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add15~66  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~62_combout ),
	.datad(!\A1|Add14~61_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(\A1|Add15~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~61_sumout ),
	.cout(\A1|Add15~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~61 .extended_lut = "off";
defparam \A1|Add15~61 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \A1|amplitude_sum~63 (
// Equation(s):
// \A1|amplitude_sum~63_combout  = ( \A1|amplitude_sum~62_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~61_sumout ) ) ) # ( !\A1|amplitude_sum~62_combout  & ( (\SW[4]~input_o  & \A1|Add14~61_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|Add14~61_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~63 .extended_lut = "off";
defparam \A1|amplitude_sum~63 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \A1|Add16~61 (
// Equation(s):
// \A1|Add16~61_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~63_combout )) # (\SW[5]~input_o  & ((\A1|Add15~61_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add16~66  ))
// \A1|Add16~62  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~63_combout )) # (\SW[5]~input_o  & ((\A1|Add15~61_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [26] ) + ( \A1|Add16~66  ))

	.dataa(!\A1|amplitude_sum~63_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(\A1|Add16~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~61_sumout ),
	.cout(\A1|Add16~62 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~61 .extended_lut = "off";
defparam \A1|Add16~61 .lut_mask = 64'h0000FF0000004747;
defparam \A1|Add16~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \A1|Out~14 (
// Equation(s):
// \A1|Out~14_combout  = ( \A1|Add16~61_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~63_combout ))) # (\SW[5]~input_o  & (\A1|Add15~61_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~61_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~63_combout ))) # (\SW[5]~input_o  & (\A1|Add15~61_sumout )))) ) )

	.dataa(!\A1|Add15~61_sumout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\A1|amplitude_sum~63_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~14 .extended_lut = "off";
defparam \A1|Out~14 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \A1|Out~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \A1|Out[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[25] .is_wysiwyg = "true";
defparam \A1|Out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N14
dffeas \left_channel_audio_out[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[25]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[25] .is_wysiwyg = "true";
defparam \left_channel_audio_out[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle [26],\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \A1|Add11~57 (
// Equation(s):
// \A1|Add11~57_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [27] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [27]) ) + ( \A1|Add11~62  ))
// \A1|Add11~58  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [27] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [27]) ) + ( \A1|Add11~62  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~57_sumout ),
	.cout(\A1|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~57 .extended_lut = "off";
defparam \A1|Add11~57 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N21
cyclonev_lcell_comb \A1|Add12~57 (
// Equation(s):
// \A1|Add12~57_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [27]))) # (\SW[1]~input_o  & (((\A1|Add11~57_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add12~62 
//  ))
// \A1|Add12~58  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [27]))) # (\SW[1]~input_o  & (((\A1|Add11~57_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add12~62  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\A1|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(\A1|Add12~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~57_sumout ),
	.cout(\A1|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~57 .extended_lut = "off";
defparam \A1|Add12~57 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \A1|amplitude_sum~56 (
// Equation(s):
// \A1|amplitude_sum~56_combout  = ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [27] & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\A1|Add11~57_sumout ))) ) ) # ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [27] & ( 
// (\SW[1]~input_o  & \A1|Add11~57_sumout ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A1|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~56 .extended_lut = "off";
defparam \A1|amplitude_sum~56 .lut_mask = 64'h0055005522772277;
defparam \A1|amplitude_sum~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \A1|amplitude_sum~57 (
// Equation(s):
// \A1|amplitude_sum~57_combout  = ( \A1|amplitude_sum~56_combout  & ( (!\SW[2]~input_o ) # (\A1|Add12~57_sumout ) ) ) # ( !\A1|amplitude_sum~56_combout  & ( (\SW[2]~input_o  & \A1|Add12~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|Add12~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~57 .extended_lut = "off";
defparam \A1|amplitude_sum~57 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \A1|Add13~57 (
// Equation(s):
// \A1|Add13~57_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~56_combout )) # (\SW[2]~input_o  & ((\A1|Add12~57_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add13~62  ))
// \A1|Add13~58  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~56_combout )) # (\SW[2]~input_o  & ((\A1|Add12~57_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add13~62  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~56_combout ),
	.datad(!\A1|Add12~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(\A1|Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~57_sumout ),
	.cout(\A1|Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~57 .extended_lut = "off";
defparam \A1|Add13~57 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \A1|amplitude_sum~58 (
// Equation(s):
// \A1|amplitude_sum~58_combout  = ( \SW[3]~input_o  & ( \A1|Add13~57_sumout  ) ) # ( !\SW[3]~input_o  & ( \A1|amplitude_sum~57_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~57_combout ),
	.datad(!\A1|Add13~57_sumout ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~58 .extended_lut = "off";
defparam \A1|amplitude_sum~58 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \A1|amplitude_sum~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \A1|Add14~57 (
// Equation(s):
// \A1|Add14~57_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~57_combout )) # (\SW[3]~input_o  & ((\A1|Add13~57_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add14~62  ))
// \A1|Add14~58  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~57_combout )) # (\SW[3]~input_o  & ((\A1|Add13~57_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add14~62  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~57_combout ),
	.datad(!\A1|Add13~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(\A1|Add14~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~57_sumout ),
	.cout(\A1|Add14~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~57 .extended_lut = "off";
defparam \A1|Add14~57 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N27
cyclonev_lcell_comb \A1|amplitude_sum~59 (
// Equation(s):
// \A1|amplitude_sum~59_combout  = ( \A1|Add14~57_sumout  & ( (\A1|amplitude_sum~58_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~57_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~58_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|amplitude_sum~58_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~59 .extended_lut = "off";
defparam \A1|amplitude_sum~59 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle [31],\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \A1|Add15~57 (
// Equation(s):
// \A1|Add15~57_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~58_combout )) # (\SW[4]~input_o  & ((\A1|Add14~57_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add15~62  ))
// \A1|Add15~58  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~58_combout )) # (\SW[4]~input_o  & ((\A1|Add14~57_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add15~62  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~58_combout ),
	.datad(!\A1|Add14~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(\A1|Add15~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~57_sumout ),
	.cout(\A1|Add15~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~57 .extended_lut = "off";
defparam \A1|Add15~57 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N21
cyclonev_lcell_comb \A1|Add16~57 (
// Equation(s):
// \A1|Add16~57_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~59_combout )) # (\SW[5]~input_o  & ((\A1|Add15~57_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add16~62  ))
// \A1|Add16~58  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~59_combout )) # (\SW[5]~input_o  & ((\A1|Add15~57_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [27] ) + ( \A1|Add16~62  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~59_combout ),
	.datad(!\A1|Add15~57_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(\A1|Add16~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~57_sumout ),
	.cout(\A1|Add16~58 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~57 .extended_lut = "off";
defparam \A1|Add16~57 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \A1|Out~13 (
// Equation(s):
// \A1|Out~13_combout  = ( \A1|Add16~57_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~59_combout )) # (\SW[5]~input_o  & ((\A1|Add15~57_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~57_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~59_combout )) # (\SW[5]~input_o  & ((\A1|Add15~57_sumout ))))) ) )

	.dataa(!\A1|amplitude_sum~59_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~57_sumout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add16~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~13 .extended_lut = "off";
defparam \A1|Out~13 .lut_mask = 64'h4700470047FF47FF;
defparam \A1|Out~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N25
dffeas \A1|Out[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[26] .is_wysiwyg = "true";
defparam \A1|Out[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N42
cyclonev_lcell_comb \left_channel_audio_out[26]~feeder (
// Equation(s):
// \left_channel_audio_out[26]~feeder_combout  = ( \A1|Out [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[26]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N44
dffeas \left_channel_audio_out[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[26]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[26] .is_wysiwyg = "true";
defparam \left_channel_audio_out[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \A1|Add11~53 (
// Equation(s):
// \A1|Add11~53_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [28] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [28]) ) + ( \A1|Add11~58  ))
// \A1|Add11~54  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [28] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [28]) ) + ( \A1|Add11~58  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\A1|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~53_sumout ),
	.cout(\A1|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~53 .extended_lut = "off";
defparam \A1|Add11~53 .lut_mask = 64'h0000FFCC00000F0F;
defparam \A1|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \A1|amplitude_sum~52 (
// Equation(s):
// \A1|amplitude_sum~52_combout  = ( \A1|Add11~53_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [28])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~53_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [28])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add11~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~52 .extended_lut = "off";
defparam \A1|amplitude_sum~52 .lut_mask = 64'h0202020257575757;
defparam \A1|amplitude_sum~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \A1|Add12~53 (
// Equation(s):
// \A1|Add12~53_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [28]))) # (\SW[1]~input_o  & (((\A1|Add11~53_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add12~58 
//  ))
// \A1|Add12~54  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [28]))) # (\SW[1]~input_o  & (((\A1|Add11~53_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add12~58  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\A1|Add11~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\A1|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~53_sumout ),
	.cout(\A1|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~53 .extended_lut = "off";
defparam \A1|Add12~53 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \A1|amplitude_sum~53 (
// Equation(s):
// \A1|amplitude_sum~53_combout  = ( \A1|Add12~53_sumout  & ( (\A1|amplitude_sum~52_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~53_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~52_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\A1|amplitude_sum~52_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~53 .extended_lut = "off";
defparam \A1|amplitude_sum~53 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \A1|Add13~53 (
// Equation(s):
// \A1|Add13~53_sumout  = SUM(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [28] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~52_combout )) # (\SW[2]~input_o  & ((\A1|Add12~53_sumout ))) ) + ( \A1|Add13~58  ))
// \A1|Add13~54  = CARRY(( \A1|W4|U1|altsyncram_component|auto_generated|q_a [28] ) + ( (!\SW[2]~input_o  & (\A1|amplitude_sum~52_combout )) # (\SW[2]~input_o  & ((\A1|Add12~53_sumout ))) ) + ( \A1|Add13~58  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|amplitude_sum~52_combout ),
	.datac(!\A1|Add12~53_sumout ),
	.datad(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~53_sumout ),
	.cout(\A1|Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~53 .extended_lut = "off";
defparam \A1|Add13~53 .lut_mask = 64'h0000D8D8000000FF;
defparam \A1|Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \A1|Add14~53 (
// Equation(s):
// \A1|Add14~53_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~53_combout )) # (\SW[3]~input_o  & ((\A1|Add13~53_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add14~58  ))
// \A1|Add14~54  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~53_combout )) # (\SW[3]~input_o  & ((\A1|Add13~53_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add14~58  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~53_combout ),
	.datad(!\A1|Add13~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\A1|Add14~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~53_sumout ),
	.cout(\A1|Add14~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~53 .extended_lut = "off";
defparam \A1|Add14~53 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \A1|amplitude_sum~54 (
// Equation(s):
// \A1|amplitude_sum~54_combout  = ( \A1|amplitude_sum~53_combout  & ( \A1|Add13~53_sumout  ) ) # ( !\A1|amplitude_sum~53_combout  & ( \A1|Add13~53_sumout  & ( \SW[3]~input_o  ) ) ) # ( \A1|amplitude_sum~53_combout  & ( !\A1|Add13~53_sumout  & ( 
// !\SW[3]~input_o  ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~53_combout ),
	.dataf(!\A1|Add13~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~54 .extended_lut = "off";
defparam \A1|amplitude_sum~54 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \A1|amplitude_sum~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \A1|amplitude_sum~55 (
// Equation(s):
// \A1|amplitude_sum~55_combout  = ( \A1|amplitude_sum~54_combout  & ( (!\SW[4]~input_o ) # (\A1|Add14~53_sumout ) ) ) # ( !\A1|amplitude_sum~54_combout  & ( (\SW[4]~input_o  & \A1|Add14~53_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|Add14~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~55 .extended_lut = "off";
defparam \A1|amplitude_sum~55 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \A1|Add15~53 (
// Equation(s):
// \A1|Add15~53_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~54_combout )) # (\SW[4]~input_o  & ((\A1|Add14~53_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add15~58  ))
// \A1|Add15~54  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~54_combout )) # (\SW[4]~input_o  & ((\A1|Add14~53_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add15~58  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~54_combout ),
	.datad(!\A1|Add14~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\A1|Add15~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~53_sumout ),
	.cout(\A1|Add15~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~53 .extended_lut = "off";
defparam \A1|Add15~53 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \A1|Add16~53 (
// Equation(s):
// \A1|Add16~53_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~55_combout )) # (\SW[5]~input_o  & ((\A1|Add15~53_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add16~58  ))
// \A1|Add16~54  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~55_combout )) # (\SW[5]~input_o  & ((\A1|Add15~53_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [28] ) + ( \A1|Add16~58  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~55_combout ),
	.datad(!\A1|Add15~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\A1|Add16~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~53_sumout ),
	.cout(\A1|Add16~54 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~53 .extended_lut = "off";
defparam \A1|Add16~53 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \A1|Out~12 (
// Equation(s):
// \A1|Out~12_combout  = ( \A1|Add16~53_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~55_combout )) # (\SW[5]~input_o  & ((\A1|Add15~53_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~53_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~55_combout )) # (\SW[5]~input_o  & ((\A1|Add15~53_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\A1|amplitude_sum~55_combout ),
	.datac(!\SW[5]~input_o ),
	.datad(!\A1|Add15~53_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~12 .extended_lut = "off";
defparam \A1|Out~12 .lut_mask = 64'h202A202A757F757F;
defparam \A1|Out~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N43
dffeas \A1|Out[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[27] .is_wysiwyg = "true";
defparam \A1|Out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N53
dffeas \left_channel_audio_out[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[27]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[27] .is_wysiwyg = "true";
defparam \left_channel_audio_out[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W1|N1|phase_angle [31],\A2|W1|N1|phase_angle [30],\A2|W1|N1|phase_angle [29],\A2|W1|N1|phase_angle [28],\A2|W1|N1|phase_angle [27],\A2|W1|N1|phase_angle[26]~DUPLICATE_q ,\A2|W1|N1|phase_angle [25],\A2|W1|N1|phase_angle [24],\A2|W1|N1|phase_angle[23]~DUPLICATE_q ,\A2|W1|N1|phase_angle [22],
\A2|W1|N1|phase_angle [21],\A2|W1|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W1|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W2|N1|phase_angle [31],\A2|W2|N1|phase_angle [30],\A2|W2|N1|phase_angle[29]~DUPLICATE_q ,\A2|W2|N1|phase_angle [28],\A2|W2|N1|phase_angle [27],\A2|W2|N1|phase_angle [26],\A2|W2|N1|phase_angle [25],\A2|W2|N1|phase_angle [24],\A2|W2|N1|phase_angle [23],\A2|W2|N1|phase_angle [22],
\A2|W2|N1|phase_angle [21],\A2|W2|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W2|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \A1|Add11~49 (
// Equation(s):
// \A1|Add11~49_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [29] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [29]) ) + ( \A1|Add11~54  ))
// \A1|Add11~50  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [29] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [29]) ) + ( \A1|Add11~54  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~49_sumout ),
	.cout(\A1|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~49 .extended_lut = "off";
defparam \A1|Add11~49 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \A1|amplitude_sum~48 (
// Equation(s):
// \A1|amplitude_sum~48_combout  = ( \A1|Add11~49_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [29] & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\A1|Add11~49_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [29] & ( 
// (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) ) # ( \A1|Add11~49_sumout  & ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [29] & ( \SW[1]~input_o  ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add11~49_sumout ),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~48 .extended_lut = "off";
defparam \A1|amplitude_sum~48 .lut_mask = 64'h0000555522227777;
defparam \A1|amplitude_sum~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W3|N1|phase_angle [31],\A2|W3|N1|phase_angle [30],\A2|W3|N1|phase_angle [29],\A2|W3|N1|phase_angle[28]~DUPLICATE_q ,\A2|W3|N1|phase_angle [27],\A2|W3|N1|phase_angle [26],\A2|W3|N1|phase_angle [25],\A2|W3|N1|phase_angle [24],\A2|W3|N1|phase_angle [23],\A2|W3|N1|phase_angle [22],
\A2|W3|N1|phase_angle [21],\A2|W3|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W3|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N27
cyclonev_lcell_comb \A1|Add12~49 (
// Equation(s):
// \A1|Add12~49_sumout  = SUM(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [29]))) # (\SW[1]~input_o  & (((\A1|Add11~49_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add12~54 
//  ))
// \A1|Add12~50  = CARRY(( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [29]))) # (\SW[1]~input_o  & (((\A1|Add11~49_sumout )))) ) + ( \A1|W3|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add12~54  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\A1|Add11~49_sumout ),
	.datae(gnd),
	.dataf(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\A1|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~49_sumout ),
	.cout(\A1|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~49 .extended_lut = "off";
defparam \A1|Add12~49 .lut_mask = 64'h0000FF0000000437;
defparam \A1|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W4|N1|phase_angle [31],\A2|W4|N1|phase_angle [30],\A2|W4|N1|phase_angle [29],\A2|W4|N1|phase_angle[28]~DUPLICATE_q ,\A2|W4|N1|phase_angle [27],\A2|W4|N1|phase_angle [26],\A2|W4|N1|phase_angle [25],\A2|W4|N1|phase_angle[24]~DUPLICATE_q ,\A2|W4|N1|phase_angle [23],
\A2|W4|N1|phase_angle[22]~DUPLICATE_q ,\A2|W4|N1|phase_angle [21],\A2|W4|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W4|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \A1|Add13~49 (
// Equation(s):
// \A1|Add13~49_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~48_combout )) # (\SW[2]~input_o  & ((\A1|Add12~49_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add13~54  ))
// \A1|Add13~50  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~48_combout )) # (\SW[2]~input_o  & ((\A1|Add12~49_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add13~54  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~48_combout ),
	.datad(!\A1|Add12~49_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\A1|Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~49_sumout ),
	.cout(\A1|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~49 .extended_lut = "off";
defparam \A1|Add13~49 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N15
cyclonev_lcell_comb \A1|amplitude_sum~49 (
// Equation(s):
// \A1|amplitude_sum~49_combout  = ( \A1|Add12~49_sumout  & ( \A1|amplitude_sum~48_combout  ) ) # ( !\A1|Add12~49_sumout  & ( \A1|amplitude_sum~48_combout  & ( !\SW[2]~input_o  ) ) ) # ( \A1|Add12~49_sumout  & ( !\A1|amplitude_sum~48_combout  & ( 
// \SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add12~49_sumout ),
	.dataf(!\A1|amplitude_sum~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~49 .extended_lut = "off";
defparam \A1|amplitude_sum~49 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \A1|amplitude_sum~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \A1|amplitude_sum~50 (
// Equation(s):
// \A1|amplitude_sum~50_combout  = ( \A1|amplitude_sum~49_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~49_sumout ) ) ) # ( !\A1|amplitude_sum~49_combout  & ( (\A1|Add13~49_sumout  & \SW[3]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A1|Add13~49_sumout ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~50 .extended_lut = "off";
defparam \A1|amplitude_sum~50 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \A1|amplitude_sum~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W5|N1|phase_angle [31],\A2|W5|N1|phase_angle [30],\A2|W5|N1|phase_angle [29],\A2|W5|N1|phase_angle [28],\A2|W5|N1|phase_angle[27]~DUPLICATE_q ,\A2|W5|N1|phase_angle [26],\A2|W5|N1|phase_angle [25],\A2|W5|N1|phase_angle [24],\A2|W5|N1|phase_angle[23]~DUPLICATE_q ,\A2|W5|N1|phase_angle [22],
\A2|W5|N1|phase_angle[21]~DUPLICATE_q ,\A2|W5|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W5|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \A1|Add14~49 (
// Equation(s):
// \A1|Add14~49_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~49_combout )) # (\SW[3]~input_o  & ((\A1|Add13~49_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add14~54  ))
// \A1|Add14~50  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~49_combout )) # (\SW[3]~input_o  & ((\A1|Add13~49_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add14~54  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~49_combout ),
	.datad(!\A1|Add13~49_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\A1|Add14~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~49_sumout ),
	.cout(\A1|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~49 .extended_lut = "off";
defparam \A1|Add14~49 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \A1|amplitude_sum~51 (
// Equation(s):
// \A1|amplitude_sum~51_combout  = ( \A1|Add14~49_sumout  & ( (\A1|amplitude_sum~50_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~49_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~50_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\A1|amplitude_sum~50_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~51 .extended_lut = "off";
defparam \A1|amplitude_sum~51 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W6|N1|phase_angle[31]~DUPLICATE_q ,\A2|W6|N1|phase_angle [30],\A2|W6|N1|phase_angle [29],\A2|W6|N1|phase_angle [28],\A2|W6|N1|phase_angle [27],\A2|W6|N1|phase_angle [26],\A2|W6|N1|phase_angle[25]~DUPLICATE_q ,\A2|W6|N1|phase_angle [24],\A2|W6|N1|phase_angle [23],\A2|W6|N1|phase_angle [22],
\A2|W6|N1|phase_angle [21],\A2|W6|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W6|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \A1|Add15~49 (
// Equation(s):
// \A1|Add15~49_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~50_combout )) # (\SW[4]~input_o  & ((\A1|Add14~49_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add15~54  ))
// \A1|Add15~50  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~50_combout )) # (\SW[4]~input_o  & ((\A1|Add14~49_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add15~54  ))

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~50_combout ),
	.datad(!\A1|Add14~49_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\A1|Add15~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~49_sumout ),
	.cout(\A1|Add15~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~49 .extended_lut = "off";
defparam \A1|Add15~49 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add15~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\A2|W7|N1|phase_angle [31],\A2|W7|N1|phase_angle [30],\A2|W7|N1|phase_angle [29],\A2|W7|N1|phase_angle[28]~DUPLICATE_q ,\A2|W7|N1|phase_angle [27],\A2|W7|N1|phase_angle [26],\A2|W7|N1|phase_angle [25],\A2|W7|N1|phase_angle [24],\A2|W7|N1|phase_angle [23],\A2|W7|N1|phase_angle[22]~DUPLICATE_q ,
\A2|W7|N1|phase_angle [21],\A2|W7|N1|phase_angle [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./modules/rom/sine4096.mif";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom4096x32:U1|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \A1|W7|U1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \A1|Add16~49 (
// Equation(s):
// \A1|Add16~49_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~51_combout )) # (\SW[5]~input_o  & ((\A1|Add15~49_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add16~54  ))
// \A1|Add16~50  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~51_combout )) # (\SW[5]~input_o  & ((\A1|Add15~49_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [29] ) + ( \A1|Add16~54  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~51_combout ),
	.datad(!\A1|Add15~49_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\A1|Add16~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~49_sumout ),
	.cout(\A1|Add16~50 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~49 .extended_lut = "off";
defparam \A1|Add16~49 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \A1|Out~11 (
// Equation(s):
// \A1|Out~11_combout  = ( \A1|Add16~49_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~51_combout )) # (\SW[5]~input_o  & ((\A1|Add15~49_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~49_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~51_combout )) # (\SW[5]~input_o  & ((\A1|Add15~49_sumout ))))) ) )

	.dataa(!\A1|amplitude_sum~51_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|Add15~49_sumout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add16~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~11 .extended_lut = "off";
defparam \A1|Out~11 .lut_mask = 64'h4700470047FF47FF;
defparam \A1|Out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N49
dffeas \A1|Out[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[28] .is_wysiwyg = "true";
defparam \A1|Out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N41
dffeas \left_channel_audio_out[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[28]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[28] .is_wysiwyg = "true";
defparam \left_channel_audio_out[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \A1|Add11~45 (
// Equation(s):
// \A1|Add11~45_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [30]) ) + ( \A1|Add11~50  ))
// \A1|Add11~46  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [30]) ) + ( \A1|Add11~50  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~45_sumout ),
	.cout(\A1|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~45 .extended_lut = "off";
defparam \A1|Add11~45 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \A1|amplitude_sum~44 (
// Equation(s):
// \A1|amplitude_sum~44_combout  = ( \A1|Add11~45_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [30])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~45_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [30])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\A1|Add11~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~44 .extended_lut = "off";
defparam \A1|amplitude_sum~44 .lut_mask = 64'h000A000A555F555F;
defparam \A1|amplitude_sum~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \A1|Add12~45 (
// Equation(s):
// \A1|Add12~45_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [30]))) # (\SW[1]~input_o  & (((\A1|Add11~45_sumout )))) ) + ( \A1|Add12~50 
//  ))
// \A1|Add12~46  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [30]))) # (\SW[1]~input_o  & (((\A1|Add11~45_sumout )))) ) + ( \A1|Add12~50  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(!\A1|Add11~45_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~45_sumout ),
	.cout(\A1|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~45 .extended_lut = "off";
defparam \A1|Add12~45 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \A1|amplitude_sum~45 (
// Equation(s):
// \A1|amplitude_sum~45_combout  = ( \A1|Add12~45_sumout  & ( (\A1|amplitude_sum~44_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~45_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~44_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~44_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~45 .extended_lut = "off";
defparam \A1|amplitude_sum~45 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \A1|Add13~45 (
// Equation(s):
// \A1|Add13~45_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~44_combout )) # (\SW[2]~input_o  & ((\A1|Add12~45_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [30] ) + ( \A1|Add13~50  ))
// \A1|Add13~46  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~44_combout )) # (\SW[2]~input_o  & ((\A1|Add12~45_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [30] ) + ( \A1|Add13~50  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|amplitude_sum~44_combout ),
	.datac(!\A1|Add12~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(\A1|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~45_sumout ),
	.cout(\A1|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~45 .extended_lut = "off";
defparam \A1|Add13~45 .lut_mask = 64'h0000FF0000002727;
defparam \A1|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \A1|amplitude_sum~46 (
// Equation(s):
// \A1|amplitude_sum~46_combout  = ( \A1|Add13~45_sumout  & ( (\A1|amplitude_sum~45_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~45_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~45_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|amplitude_sum~45_combout ),
	.datae(gnd),
	.dataf(!\A1|Add13~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~46 .extended_lut = "off";
defparam \A1|amplitude_sum~46 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \A1|amplitude_sum~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \A1|Add14~45 (
// Equation(s):
// \A1|Add14~45_sumout  = SUM(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~45_combout )) # (\SW[3]~input_o  & ((\A1|Add13~45_sumout ))) ) + ( \A1|Add14~50  ))
// \A1|Add14~46  = CARRY(( \A1|W5|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[3]~input_o  & (\A1|amplitude_sum~45_combout )) # (\SW[3]~input_o  & ((\A1|Add13~45_sumout ))) ) + ( \A1|Add14~50  ))

	.dataa(!\A1|amplitude_sum~45_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|Add13~45_sumout ),
	.datad(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~45_sumout ),
	.cout(\A1|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~45 .extended_lut = "off";
defparam \A1|Add14~45 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \A1|amplitude_sum~47 (
// Equation(s):
// \A1|amplitude_sum~47_combout  = ( \A1|amplitude_sum~46_combout  & ( \A1|Add14~45_sumout  ) ) # ( !\A1|amplitude_sum~46_combout  & ( \A1|Add14~45_sumout  & ( \SW[4]~input_o  ) ) ) # ( \A1|amplitude_sum~46_combout  & ( !\A1|Add14~45_sumout  & ( 
// !\SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~46_combout ),
	.dataf(!\A1|Add14~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~47 .extended_lut = "off";
defparam \A1|amplitude_sum~47 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \A1|Add15~45 (
// Equation(s):
// \A1|Add15~45_sumout  = SUM(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~46_combout )) # (\SW[4]~input_o  & ((\A1|Add14~45_sumout ))) ) + ( \A1|Add15~50  ))
// \A1|Add15~46  = CARRY(( \A1|W6|U1|altsyncram_component|auto_generated|q_a [30] ) + ( (!\SW[4]~input_o  & (\A1|amplitude_sum~46_combout )) # (\SW[4]~input_o  & ((\A1|Add14~45_sumout ))) ) + ( \A1|Add15~50  ))

	.dataa(!\A1|amplitude_sum~46_combout ),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|Add14~45_sumout ),
	.datad(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add15~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~45_sumout ),
	.cout(\A1|Add15~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~45 .extended_lut = "off";
defparam \A1|Add15~45 .lut_mask = 64'h0000B8B8000000FF;
defparam \A1|Add15~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \A1|Add16~45 (
// Equation(s):
// \A1|Add16~45_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A1|Add15~45_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [30] ) + ( \A1|Add16~50  ))
// \A1|Add16~46  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A1|Add15~45_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [30] ) + ( \A1|Add16~50  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~47_combout ),
	.datad(!\A1|Add15~45_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(\A1|Add16~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~45_sumout ),
	.cout(\A1|Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~45 .extended_lut = "off";
defparam \A1|Add16~45 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \A1|Out~10 (
// Equation(s):
// \A1|Out~10_combout  = ( \A1|Add16~45_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A1|Add15~45_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~45_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~47_combout )) # (\SW[5]~input_o  & ((\A1|Add15~45_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\A1|amplitude_sum~47_combout ),
	.datac(!\A1|Add15~45_sumout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\A1|Add16~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~10 .extended_lut = "off";
defparam \A1|Out~10 .lut_mask = 64'h220A220A775F775F;
defparam \A1|Out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N43
dffeas \A1|Out[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[29] .is_wysiwyg = "true";
defparam \A1|Out[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N54
cyclonev_lcell_comb \left_channel_audio_out[29]~feeder (
// Equation(s):
// \left_channel_audio_out[29]~feeder_combout  = ( \A1|Out [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\left_channel_audio_out[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \left_channel_audio_out[29]~feeder .extended_lut = "off";
defparam \left_channel_audio_out[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \left_channel_audio_out[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N56
dffeas \left_channel_audio_out[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\left_channel_audio_out[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[29]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[29] .is_wysiwyg = "true";
defparam \left_channel_audio_out[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \A1|Add11~41 (
// Equation(s):
// \A1|Add11~41_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [31]) ) + ( \A1|Add11~46  ))
// \A1|Add11~42  = CARRY(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [31]) ) + ( \A1|Add11~46  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~41_sumout ),
	.cout(\A1|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~41 .extended_lut = "off";
defparam \A1|Add11~41 .lut_mask = 64'h0000FFCC000000FF;
defparam \A1|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \A1|amplitude_sum~40 (
// Equation(s):
// \A1|amplitude_sum~40_combout  = ( \A1|Add11~41_sumout  & ( ((\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [31])) # (\SW[1]~input_o ) ) ) # ( !\A1|Add11~41_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & 
// \A1|W1|U1|altsyncram_component|auto_generated|q_a [31])) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(!\A1|Add11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~40 .extended_lut = "off";
defparam \A1|amplitude_sum~40 .lut_mask = 64'h000A000A555F555F;
defparam \A1|amplitude_sum~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \A1|Add12~41 (
// Equation(s):
// \A1|Add12~41_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]))) # (\SW[1]~input_o  & (((\A1|Add11~41_sumout )))) ) + ( \A1|Add12~46 
//  ))
// \A1|Add12~42  = CARRY(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]))) # (\SW[1]~input_o  & (((\A1|Add11~41_sumout )))) ) + ( \A1|Add12~46  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(!\A1|Add11~41_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~41_sumout ),
	.cout(\A1|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~41 .extended_lut = "off";
defparam \A1|Add12~41 .lut_mask = 64'h0000FBC8000000FF;
defparam \A1|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \A1|Add13~41 (
// Equation(s):
// \A1|Add13~41_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~40_combout )) # (\SW[2]~input_o  & ((\A1|Add12~41_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add13~46  ))
// \A1|Add13~42  = CARRY(( (!\SW[2]~input_o  & (\A1|amplitude_sum~40_combout )) # (\SW[2]~input_o  & ((\A1|Add12~41_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add13~46  ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\A1|amplitude_sum~40_combout ),
	.datad(!\A1|Add12~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~41_sumout ),
	.cout(\A1|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~41 .extended_lut = "off";
defparam \A1|Add13~41 .lut_mask = 64'h0000FF0000000A5F;
defparam \A1|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \A1|amplitude_sum~41 (
// Equation(s):
// \A1|amplitude_sum~41_combout  = ( \A1|Add12~41_sumout  & ( (\A1|amplitude_sum~40_combout ) # (\SW[2]~input_o ) ) ) # ( !\A1|Add12~41_sumout  & ( (!\SW[2]~input_o  & \A1|amplitude_sum~40_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~40_combout ),
	.datae(gnd),
	.dataf(!\A1|Add12~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~41 .extended_lut = "off";
defparam \A1|amplitude_sum~41 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \A1|amplitude_sum~42 (
// Equation(s):
// \A1|amplitude_sum~42_combout  = ( \A1|amplitude_sum~41_combout  & ( (!\SW[3]~input_o ) # (\A1|Add13~41_sumout ) ) ) # ( !\A1|amplitude_sum~41_combout  & ( (\SW[3]~input_o  & \A1|Add13~41_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\A1|Add13~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|amplitude_sum~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~42 .extended_lut = "off";
defparam \A1|amplitude_sum~42 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \A1|amplitude_sum~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \A1|Add14~41 (
// Equation(s):
// \A1|Add14~41_sumout  = SUM(( (!\SW[3]~input_o  & (\A1|amplitude_sum~41_combout )) # (\SW[3]~input_o  & ((\A1|Add13~41_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add14~46  ))
// \A1|Add14~42  = CARRY(( (!\SW[3]~input_o  & (\A1|amplitude_sum~41_combout )) # (\SW[3]~input_o  & ((\A1|Add13~41_sumout ))) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add14~46  ))

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~41_combout ),
	.datad(!\A1|Add13~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~41_sumout ),
	.cout(\A1|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~41 .extended_lut = "off";
defparam \A1|Add14~41 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \A1|amplitude_sum~43 (
// Equation(s):
// \A1|amplitude_sum~43_combout  = ( \A1|Add14~41_sumout  & ( (\A1|amplitude_sum~42_combout ) # (\SW[4]~input_o ) ) ) # ( !\A1|Add14~41_sumout  & ( (!\SW[4]~input_o  & \A1|amplitude_sum~42_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\A1|amplitude_sum~42_combout ),
	.datae(gnd),
	.dataf(!\A1|Add14~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~43 .extended_lut = "off";
defparam \A1|amplitude_sum~43 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \A1|amplitude_sum~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \A1|Add15~41 (
// Equation(s):
// \A1|Add15~41_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~42_combout )) # (\SW[4]~input_o  & ((\A1|Add14~41_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add15~46  ))
// \A1|Add15~42  = CARRY(( (!\SW[4]~input_o  & (\A1|amplitude_sum~42_combout )) # (\SW[4]~input_o  & ((\A1|Add14~41_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add15~46  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~42_combout ),
	.datad(!\A1|Add14~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add15~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~41_sumout ),
	.cout(\A1|Add15~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~41 .extended_lut = "off";
defparam \A1|Add15~41 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N33
cyclonev_lcell_comb \A1|Add16~41 (
// Equation(s):
// \A1|Add16~41_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A1|Add15~41_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add16~46  ))
// \A1|Add16~42  = CARRY(( (!\SW[5]~input_o  & (\A1|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A1|Add15~41_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add16~46  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~43_combout ),
	.datad(!\A1|Add15~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~41_sumout ),
	.cout(\A1|Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~41 .extended_lut = "off";
defparam \A1|Add16~41 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N3
cyclonev_lcell_comb \A1|Out~9 (
// Equation(s):
// \A1|Out~9_combout  = ( \A1|Add16~41_sumout  & ( ((!\SW[5]~input_o  & (\A1|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A1|Add15~41_sumout )))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~41_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// (\A1|amplitude_sum~43_combout )) # (\SW[5]~input_o  & ((\A1|Add15~41_sumout ))))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~43_combout ),
	.datad(!\A1|Add15~41_sumout ),
	.datae(gnd),
	.dataf(!\A1|Add16~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~9 .extended_lut = "off";
defparam \A1|Out~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \A1|Out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N4
dffeas \A1|Out[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[30] .is_wysiwyg = "true";
defparam \A1|Out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N38
dffeas \left_channel_audio_out[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[30]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[30] .is_wysiwyg = "true";
defparam \left_channel_audio_out[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \A1|Add11~37 (
// Equation(s):
// \A1|Add11~37_sumout  = SUM(( \A1|W2|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (\SW[0]~input_o  & \A1|W1|U1|altsyncram_component|auto_generated|q_a [31]) ) + ( \A1|Add11~42  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\A1|W2|U1|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\A1|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add11~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add11~37 .extended_lut = "off";
defparam \A1|Add11~37 .lut_mask = 64'h0000FCFC000000FF;
defparam \A1|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \A1|amplitude_sum~36 (
// Equation(s):
// \A1|amplitude_sum~36_combout  = ( \A1|Add11~37_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [31] & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\A1|Add11~37_sumout  & ( \A1|W1|U1|altsyncram_component|auto_generated|q_a [31] & ( 
// (!\SW[1]~input_o  & \SW[0]~input_o ) ) ) ) # ( \A1|Add11~37_sumout  & ( !\A1|W1|U1|altsyncram_component|auto_generated|q_a [31] & ( \SW[1]~input_o  ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\A1|Add11~37_sumout ),
	.dataf(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~36 .extended_lut = "off";
defparam \A1|amplitude_sum~36 .lut_mask = 64'h000055550A0A5F5F;
defparam \A1|amplitude_sum~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \A1|Add12~37 (
// Equation(s):
// \A1|Add12~37_sumout  = SUM(( \A1|W3|U1|altsyncram_component|auto_generated|q_a [31] ) + ( (!\SW[1]~input_o  & (\A1|W1|U1|altsyncram_component|auto_generated|q_a [31] & (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\A1|Add11~37_sumout )))) ) + ( \A1|Add12~42 
//  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\A1|W1|U1|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\SW[0]~input_o ),
	.datad(!\A1|W3|U1|altsyncram_component|auto_generated|q_a [31]),
	.datae(gnd),
	.dataf(!\A1|Add11~37_sumout ),
	.datag(gnd),
	.cin(\A1|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add12~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add12~37 .extended_lut = "off";
defparam \A1|Add12~37 .lut_mask = 64'h0000FDA8000000FF;
defparam \A1|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \A1|amplitude_sum~37 (
// Equation(s):
// \A1|amplitude_sum~37_combout  = ( \A1|amplitude_sum~36_combout  & ( \A1|Add12~37_sumout  ) ) # ( !\A1|amplitude_sum~36_combout  & ( \A1|Add12~37_sumout  & ( \SW[2]~input_o  ) ) ) # ( \A1|amplitude_sum~36_combout  & ( !\A1|Add12~37_sumout  & ( 
// !\SW[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\A1|amplitude_sum~36_combout ),
	.dataf(!\A1|Add12~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~37 .extended_lut = "off";
defparam \A1|amplitude_sum~37 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \A1|amplitude_sum~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \A1|Add13~37 (
// Equation(s):
// \A1|Add13~37_sumout  = SUM(( (!\SW[2]~input_o  & (\A1|amplitude_sum~36_combout )) # (\SW[2]~input_o  & ((\A1|Add12~37_sumout ))) ) + ( \A1|W4|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add13~42  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\A1|amplitude_sum~36_combout ),
	.datac(!\A1|Add12~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W4|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add13~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add13~37 .extended_lut = "off";
defparam \A1|Add13~37 .lut_mask = 64'h0000FF0000002727;
defparam \A1|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \A1|amplitude_sum~38 (
// Equation(s):
// \A1|amplitude_sum~38_combout  = ( \A1|Add13~37_sumout  & ( (\A1|amplitude_sum~37_combout ) # (\SW[3]~input_o ) ) ) # ( !\A1|Add13~37_sumout  & ( (!\SW[3]~input_o  & \A1|amplitude_sum~37_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|Add13~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~38 .extended_lut = "off";
defparam \A1|amplitude_sum~38 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \A1|amplitude_sum~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \A1|Add14~37 (
// Equation(s):
// \A1|Add14~37_sumout  = SUM(( (!\SW[3]~input_o  & ((\A1|amplitude_sum~37_combout ))) # (\SW[3]~input_o  & (\A1|Add13~37_sumout )) ) + ( \A1|W5|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add14~42  ))

	.dataa(!\A1|Add13~37_sumout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\A1|amplitude_sum~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A1|W5|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add14~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add14~37 .extended_lut = "off";
defparam \A1|Add14~37 .lut_mask = 64'h0000FF0000001D1D;
defparam \A1|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \A1|Add15~37 (
// Equation(s):
// \A1|Add15~37_sumout  = SUM(( (!\SW[4]~input_o  & (\A1|amplitude_sum~38_combout )) # (\SW[4]~input_o  & ((\A1|Add14~37_sumout ))) ) + ( \A1|W6|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add15~42  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\A1|amplitude_sum~38_combout ),
	.datad(!\A1|Add14~37_sumout ),
	.datae(gnd),
	.dataf(!\A1|W6|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add15~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add15~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add15~37 .extended_lut = "off";
defparam \A1|Add15~37 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \A1|amplitude_sum~39 (
// Equation(s):
// \A1|amplitude_sum~39_combout  = ( \A1|Add14~37_sumout  & ( \A1|amplitude_sum~38_combout  ) ) # ( !\A1|Add14~37_sumout  & ( \A1|amplitude_sum~38_combout  & ( !\SW[4]~input_o  ) ) ) # ( \A1|Add14~37_sumout  & ( !\A1|amplitude_sum~38_combout  & ( 
// \SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\A1|Add14~37_sumout ),
	.dataf(!\A1|amplitude_sum~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|amplitude_sum~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|amplitude_sum~39 .extended_lut = "off";
defparam \A1|amplitude_sum~39 .lut_mask = 64'h00003333CCCCFFFF;
defparam \A1|amplitude_sum~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \A1|Add16~37 (
// Equation(s):
// \A1|Add16~37_sumout  = SUM(( (!\SW[5]~input_o  & (\A1|amplitude_sum~39_combout )) # (\SW[5]~input_o  & ((\A1|Add15~37_sumout ))) ) + ( \A1|W7|U1|altsyncram_component|auto_generated|q_a [31] ) + ( \A1|Add16~42  ))

	.dataa(gnd),
	.datab(!\SW[5]~input_o ),
	.datac(!\A1|amplitude_sum~39_combout ),
	.datad(!\A1|Add15~37_sumout ),
	.datae(gnd),
	.dataf(!\A1|W7|U1|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(\A1|Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\A1|Add16~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Add16~37 .extended_lut = "off";
defparam \A1|Add16~37 .lut_mask = 64'h0000FF0000000C3F;
defparam \A1|Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \A1|Out~8 (
// Equation(s):
// \A1|Out~8_combout  = ( \A1|Add16~37_sumout  & ( ((!\SW[5]~input_o  & ((\A1|amplitude_sum~39_combout ))) # (\SW[5]~input_o  & (\A1|Add15~37_sumout ))) # (\SW[6]~input_o ) ) ) # ( !\A1|Add16~37_sumout  & ( (!\SW[6]~input_o  & ((!\SW[5]~input_o  & 
// ((\A1|amplitude_sum~39_combout ))) # (\SW[5]~input_o  & (\A1|Add15~37_sumout )))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\A1|Add15~37_sumout ),
	.datad(!\A1|amplitude_sum~39_combout ),
	.datae(gnd),
	.dataf(!\A1|Add16~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A1|Out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A1|Out~8 .extended_lut = "off";
defparam \A1|Out~8 .lut_mask = 64'h048C048C37BF37BF;
defparam \A1|Out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N53
dffeas \A1|Out[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\A1|Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\A1|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A1|Out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A1|Out[31] .is_wysiwyg = "true";
defparam \A1|Out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N11
dffeas \left_channel_audio_out[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A1|Out [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\L1|Play~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(left_channel_audio_out[31]),
	.prn(vcc));
// synopsys translate_off
defparam \left_channel_audio_out[31] .is_wysiwyg = "true";
defparam \left_channel_audio_out[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\AC1|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\AC1|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,left_channel_audio_out[31],left_channel_audio_out[30],left_channel_audio_out[29],left_channel_audio_out[28],left_channel_audio_out[27],left_channel_audio_out[26],left_channel_audio_out[25],left_channel_audio_out[24],left_channel_audio_out[23],left_channel_audio_out[22],
left_channel_audio_out[21],left_channel_audio_out[20],left_channel_audio_out[19],left_channel_audio_out[18],left_channel_audio_out[17],left_channel_audio_out[16],left_channel_audio_out[15],left_channel_audio_out[14],left_channel_audio_out[13],left_channel_audio_out[12],left_channel_audio_out[11],
left_channel_audio_out[10],left_channel_audio_out[9],left_channel_audio_out[8],left_channel_audio_out[7],left_channel_audio_out[6],left_channel_audio_out[5],left_channel_audio_out[4],left_channel_audio_out[3],left_channel_audio_out[2],left_channel_audio_out[1],left_channel_audio_out[0]}),
	.portaaddr({\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \KEY[0]~input_o  & ( \AC1|Audio_Out_Serializer|comb~0_combout  ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\AC1|Audio_Out_Serializer|comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N1
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N4
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N7
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N13
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N16
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + 
// ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N19
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( \KEY[0]~input_o  & ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h00000000FF00FF00;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \AC1|done_dac_channel_sync~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\KEY[0]~input_o ) # ((!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( 
// !\AC1|done_dac_channel_sync~q  & ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\KEY[0]~input_o  ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\KEY[0]~input_o  ) ) ) # ( !\AC1|done_dac_channel_sync~q  & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hCCCCCCCCCCCCCCCE;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N50
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \KEY[0]~input_o  & ( 
// (!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \KEY[0]~input_o  & ( (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// (\AC1|done_dac_channel_sync~q  & (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & \AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datab(!\AC1|done_dac_channel_sync~q ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000010FFFE;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N2
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # (!\AC1|done_dac_channel_sync~q 
// )) ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & \AC1|done_dac_channel_sync~q )) ) ) ) # ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  ) )

	.dataa(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(gnd),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000FFFF0202FEFE;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \KEY[0]~input_o  & ( (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// (!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & \AC1|done_dac_channel_sync~q ))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF00100010;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N2
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N41
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\AC1|done_dac_channel_sync~q ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & 
// \AC1|done_dac_channel_sync~q ))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00010001FFEFFFEF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N29
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// ((\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \AC1|done_dac_channel_sync~q ))) # (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]) 
// ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & 
// ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\AC1|done_dac_channel_sync~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N26
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # ((!\AC1|done_dac_channel_sync~q ) # 
// (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// \AC1|done_dac_channel_sync~q ))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00010001FFEFFFEF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N11
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N38
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \AC1|done_dac_channel_sync~q ))) # (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]) 
// ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & 
// ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\AC1|done_dac_channel_sync~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\AC1|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N35
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// ((\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \AC1|done_dac_channel_sync~q ))) # (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]) 
// ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & 
// ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\AC1|done_dac_channel_sync~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( 
// GND ) + ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N17
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \KEY[0]~input_o  ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\AC1|done_dac_channel_sync~q  & (\KEY[0]~input_o  & (\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\KEY[0]~input_o  & ((!\AC1|done_dac_channel_sync~q ) # ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\AC1|done_dac_channel_sync~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000333200013333;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// ((\AC1|Audio_Out_Serializer|read_left_channel~0_combout  & (\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & \AC1|done_dac_channel_sync~q ))) # (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]) 
// ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & 
// ((!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # (!\AC1|done_dac_channel_sync~q )))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(!\AC1|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\AC1|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\AC1|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,left_channel_audio_out[31],left_channel_audio_out[30],left_channel_audio_out[29],left_channel_audio_out[28],left_channel_audio_out[27],left_channel_audio_out[26],left_channel_audio_out[25],left_channel_audio_out[24],left_channel_audio_out[23],left_channel_audio_out[22],
left_channel_audio_out[21],left_channel_audio_out[20],left_channel_audio_out[19],left_channel_audio_out[18],left_channel_audio_out[17],left_channel_audio_out[16],left_channel_audio_out[15],left_channel_audio_out[14],left_channel_audio_out[13],left_channel_audio_out[12],left_channel_audio_out[11],
left_channel_audio_out[10],left_channel_audio_out[9],left_channel_audio_out[8],left_channel_audio_out[7],left_channel_audio_out[6],left_channel_audio_out[5],left_channel_audio_out[4],left_channel_audio_out[3],left_channel_audio_out[2],left_channel_audio_out[1],left_channel_audio_out[0]}),
	.portaaddr({\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y2_N47
dffeas \AC1|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \AC1|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \AC1|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AC1|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \AC1|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~33 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout  = ( \AC1|Bit_Clock_Edges|cur_test_clk~q  & ( \AC1|Audio_Out_Serializer|data_out_shift_reg [1] & ( (!\AC1|done_dac_channel_sync~q ) # (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ 
// (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( !\AC1|Bit_Clock_Edges|cur_test_clk~q  & ( \AC1|Audio_Out_Serializer|data_out_shift_reg [1] & ( (!\AC1|Bit_Clock_Edges|last_test_clk~q  & ((!\AC1|done_dac_channel_sync~q ) # 
// (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) )

	.dataa(!\AC1|Bit_Clock_Edges|last_test_clk~q ),
	.datab(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|Bit_Clock_Edges|cur_test_clk~q ),
	.dataf(!\AC1|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~33 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~33 .lut_mask = 64'h00000000A8A2FCF3;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~34 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~34_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( \KEY[0]~input_o  & ( (((\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # (\AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout )) # (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) ) # ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( \KEY[0]~input_o  & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (((\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0])) # (\AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout ))) ) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg~33_combout ),
	.datae(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~34 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~34 .lut_mask = 64'h0000000002AA57FF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N32
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N57
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~32 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~32_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [1])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [1]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~32 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~32 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout  = ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \KEY[0]~input_o  & ( (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & (!\AC1|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\AC1|done_dac_channel_sync~q  & !\AC1|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( \KEY[0]~input_o  & ( (\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\AC1|done_dac_channel_sync~q  & !\AC1|Audio_Out_Serializer|read_left_channel~0_combout )) ) ) ) # ( \AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\KEY[0]~input_o  ) ) # ( !\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(!\AC1|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\AC1|done_dac_channel_sync~q ),
	.datad(!\AC1|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1 .lut_mask = 64'hFFFFFFFF05000800;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout  = ( \AC1|done_dac_channel_sync~q  & ( \KEY[0]~input_o  & ( (!\AC1|Bit_Clock_Edges|last_test_clk~q  & (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ 
// ((!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) # (\AC1|Bit_Clock_Edges|last_test_clk~q  & ((!\AC1|Bit_Clock_Edges|cur_test_clk~q ) # (!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # 
// ( !\AC1|done_dac_channel_sync~q  & ( \KEY[0]~input_o  & ( (\AC1|Bit_Clock_Edges|last_test_clk~q  & !\AC1|Bit_Clock_Edges|cur_test_clk~q ) ) ) ) # ( \AC1|done_dac_channel_sync~q  & ( !\KEY[0]~input_o  ) ) # ( !\AC1|done_dac_channel_sync~q  & ( 
// !\KEY[0]~input_o  ) )

	.dataa(!\AC1|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datab(!\AC1|Bit_Clock_Edges|last_test_clk~q ),
	.datac(!\AC1|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\AC1|Bit_Clock_Edges|cur_test_clk~q ),
	.datae(!\AC1|done_dac_channel_sync~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2 .lut_mask = 64'hFFFFFFFF33007B5A;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N59
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~31 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~31_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|data_out_shift_reg [2]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [2]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~31 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~31 .lut_mask = 64'h048C048C37BF37BF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N55
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~30 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~30_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [3])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [3]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~30 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~30 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N46
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~29 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~29_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [4])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [4]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~29 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~29 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~28 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~28_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [5])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [5]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~28 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~28 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N16
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~27 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~27_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [6])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [6])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~27 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~27 .lut_mask = 64'h038B038B47CF47CF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~26 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~26_combout  = ( \AC1|Audio_Out_Serializer|data_out_shift_reg [7] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( !\AC1|Audio_Out_Serializer|data_out_shift_reg [7] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~26 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~26 .lut_mask = 64'h034703478BCF8BCF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N35
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~25 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~25_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [8])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [8])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~25 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~25 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N32
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~24 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~24_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [9])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [9]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~24 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~24 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~23 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~23_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [10])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [10]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~23 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~23 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N2
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~22 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~22_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [11])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [11])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~22 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~22 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N8
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~21 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~21_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [12])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [12])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~21 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~21 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N10
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~20 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~20_combout  = ( \AC1|Audio_Out_Serializer|data_out_shift_reg [13] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) ) # ( !\AC1|Audio_Out_Serializer|data_out_shift_reg [13] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~20 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~20 .lut_mask = 64'h043704378CBF8CBF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N38
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~19 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~19_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|data_out_shift_reg [14]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [14]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~19 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~19 .lut_mask = 64'h048C048C37BF37BF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N40
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \AC1|Audio_Out_Serializer|data_out_shift_reg [15] & ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout ) # (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]) ) ) ) # ( !\AC1|Audio_Out_Serializer|data_out_shift_reg [15] & ( 
// \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) ) ) ) # ( \AC1|Audio_Out_Serializer|data_out_shift_reg [15] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])) ) ) ) # ( !\AC1|Audio_Out_Serializer|data_out_shift_reg [15] & ( 
// !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & 
// \AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) )

	.dataa(gnd),
	.datab(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datac(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datad(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\AC1|Audio_Out_Serializer|data_out_shift_reg [15]),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h0303F30303F3F3F3;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N14
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [16])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [16]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [16]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N35
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[17] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [17])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [17]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [17]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N32
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[18] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [18])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [18]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [18]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N53
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [19])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [19]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [19]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N49
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[20] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [20])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [20])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [20]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N23
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[21] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [21])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [21])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [21]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h058D058D27AF27AF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N20
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[22] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [22])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [22])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [22]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N40
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[23] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [23]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [23]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h028A028A57DF57DF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N37
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[24] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N45
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [24])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [24])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [24]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N47
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[25] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [25])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [25])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [25]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h058D058D27AF27AF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N44
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[26] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [26])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [26]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [26]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[27] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|data_out_shift_reg [27]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [27]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [27]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h028A028A57DF57DF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[28] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \AC1|Audio_Out_Serializer|data_out_shift_reg [28] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) ) ) # ( !\AC1|Audio_Out_Serializer|data_out_shift_reg [28] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [28]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|data_out_shift_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h052705278DAF8DAF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N10
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[29] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~4_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|data_out_shift_reg [29])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29])))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [29])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]))))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [29]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~4 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N8
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[30] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N3
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~3_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|data_out_shift_reg [30])) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30])))) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30] & ( 
// (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & (!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|data_out_shift_reg [30]))) # (\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|data_out_shift_reg [30]),
	.datad(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~3 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N5
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[31] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] & ( ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\AC1|Audio_Out_Serializer|data_out_shift_reg [31]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]))) # 
// (\AC1|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31] & ( (!\AC1|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & ((\AC1|Audio_Out_Serializer|data_out_shift_reg [31]))) # (\AC1|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31])))) ) )

	.dataa(!\AC1|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\AC1|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\AC1|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datad(!\AC1|Audio_Out_Serializer|data_out_shift_reg [31]),
	.datae(gnd),
	.dataf(!\AC1|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \AC1|Audio_Out_Serializer|data_out_shift_reg[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~1_combout ),
	.sload(gnd),
	.ena(\AC1|Audio_Out_Serializer|data_out_shift_reg[19]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|data_out_shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[32] .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|data_out_shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \AC1|Audio_Out_Serializer|serial_audio_out_data~0 (
// Equation(s):
// \AC1|Audio_Out_Serializer|serial_audio_out_data~0_combout  = ( \AC1|Audio_Out_Serializer|data_out_shift_reg [32] & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\AC1|Audio_Out_Serializer|data_out_shift_reg [32]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AC1|Audio_Out_Serializer|serial_audio_out_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|serial_audio_out_data~0 .extended_lut = "off";
defparam \AC1|Audio_Out_Serializer|serial_audio_out_data~0 .lut_mask = 64'h000000000000FFFF;
defparam \AC1|Audio_Out_Serializer|serial_audio_out_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \AC1|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\AC1|Audio_Out_Serializer|serial_audio_out_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC1|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AC1|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \AC1|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N18
cyclonev_lcell_comb \AVC1|u0|SCLK~0 (
// Equation(s):
// \AVC1|u0|SCLK~0_combout  = ( \AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (\AVC1|u0|SD_COUNTER [0] & (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & \AVC1|u0|SD_COUNTER [1])) ) ) # ( !\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q  & ( (!\AVC1|u0|SD_COUNTER [0] & 
// (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & !\AVC1|u0|SD_COUNTER [1])) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [1]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SCLK~0 .extended_lut = "off";
defparam \AVC1|u0|SCLK~0 .lut_mask = 64'hA000A00000050005;
defparam \AVC1|u0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N30
cyclonev_lcell_comb \AVC1|u0|Selector1~0 (
// Equation(s):
// \AVC1|u0|Selector1~0_combout  = ( \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( \AVC1|u0|SD_COUNTER [0] & ( (\AVC1|u0|SD_COUNTER [5] & (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & \AVC1|u0|SD_COUNTER [4])) ) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( 
// \AVC1|u0|SD_COUNTER [0] & ( (\AVC1|u0|SD_COUNTER [5] & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\AVC1|u0|SD_COUNTER [4] & !\AVC1|u0|SD_COUNTER [1]))) ) ) ) # ( !\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & ( !\AVC1|u0|SD_COUNTER [0] & ( (\AVC1|u0|SD_COUNTER [5] 
// & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & (!\AVC1|u0|SD_COUNTER [4] & !\AVC1|u0|SD_COUNTER [1]))) ) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [5]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER [4]),
	.datad(!\AVC1|u0|SD_COUNTER [1]),
	.datae(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.dataf(!\AVC1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|Selector1~0 .extended_lut = "off";
defparam \AVC1|u0|Selector1~0 .lut_mask = 64'h4000000040000101;
defparam \AVC1|u0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N45
cyclonev_lcell_comb \AVC1|u0|SCLK~1 (
// Equation(s):
// \AVC1|u0|SCLK~1_combout  = ( \AVC1|u0|Selector1~0_combout  & ( (!\AVC1|u0|SCLK~0_combout ) # (!\AVC1|u0|ACK3~0_combout ) ) ) # ( !\AVC1|u0|Selector1~0_combout  & ( \AVC1|u0|SCLK~q  ) )

	.dataa(!\AVC1|u0|SCLK~0_combout ),
	.datab(!\AVC1|u0|SCLK~q ),
	.datac(gnd),
	.datad(!\AVC1|u0|ACK3~0_combout ),
	.datae(gnd),
	.dataf(!\AVC1|u0|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|SCLK~1 .extended_lut = "off";
defparam \AVC1|u0|SCLK~1 .lut_mask = 64'h33333333FFAAFFAA;
defparam \AVC1|u0|SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N41
dffeas \AVC1|u0|SCLK (
	.clk(\AVC1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\AVC1|u0|SCLK~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AVC1|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AVC1|u0|SCLK .is_wysiwyg = "true";
defparam \AVC1|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N6
cyclonev_lcell_comb \AVC1|u0|FPGA_I2C_SCLK~0 (
// Equation(s):
// \AVC1|u0|FPGA_I2C_SCLK~0_combout  = ( \AVC1|u0|SD_COUNTER [4] & ( (\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & \AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ) ) ) # ( !\AVC1|u0|SD_COUNTER [4] & ( (!\AVC1|u0|SD_COUNTER [1] & (!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q  & 
// (!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q  & !\AVC1|u0|SD_COUNTER [0]))) ) )

	.dataa(!\AVC1|u0|SD_COUNTER [1]),
	.datab(!\AVC1|u0|SD_COUNTER[2]~DUPLICATE_q ),
	.datac(!\AVC1|u0|SD_COUNTER[3]~DUPLICATE_q ),
	.datad(!\AVC1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|FPGA_I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|FPGA_I2C_SCLK~0 .extended_lut = "off";
defparam \AVC1|u0|FPGA_I2C_SCLK~0 .lut_mask = 64'h8000800003030303;
defparam \AVC1|u0|FPGA_I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N42
cyclonev_lcell_comb \AVC1|u0|FPGA_I2C_SCLK~1 (
// Equation(s):
// \AVC1|u0|FPGA_I2C_SCLK~1_combout  = ( \AVC1|u0|SD_COUNTER [5] & ( (!\AVC1|u0|SCLK~q ) # ((!\AVC1|mI2C_CTRL_CLK~q  & !\AVC1|u0|FPGA_I2C_SCLK~0_combout )) ) ) # ( !\AVC1|u0|SD_COUNTER [5] & ( !\AVC1|u0|SCLK~q  ) )

	.dataa(gnd),
	.datab(!\AVC1|u0|SCLK~q ),
	.datac(!\AVC1|mI2C_CTRL_CLK~q ),
	.datad(!\AVC1|u0|FPGA_I2C_SCLK~0_combout ),
	.datae(gnd),
	.dataf(!\AVC1|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AVC1|u0|FPGA_I2C_SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AVC1|u0|FPGA_I2C_SCLK~1 .extended_lut = "off";
defparam \AVC1|u0|FPGA_I2C_SCLK~1 .lut_mask = 64'hCCCCCCCCFCCCFCCC;
defparam \AVC1|u0|FPGA_I2C_SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
