// Seed: 128590364
module module_0;
  wire id_1;
  wire id_2;
  supply0 id_3;
  localparam id_4 = id_3(id_3);
  specify
    (id_5 *> id_6) = 1;
  endspecify
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  uwire id_2;
  assign id_3 = 1;
  assign id_2 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_2 (
    input  wor   id_0,
    input  logic id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri0  id_4
);
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  buf primCall (id_3, id_4);
  initial id_3 <= id_1;
endmodule
