#! /home/misterdulister/.apio/packages/tools-oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1135-g6b127432-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556322590 .scope module, "ADC_SPI" "ADC_SPI" 2 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "sample";
    .port_info 3 /OUTPUT 1 "CS";
    .port_info 4 /OUTPUT 1 "SCLK";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
    .port_info 6 /OUTPUT 1 "DV";
P_0x555556b8bfa0 .param/l "CLKS_PER_HALF_BIT" 0 2 2, +C4<00000000000000000000000000000010>;
P_0x555556b8bfe0 .param/l "GET_DATA" 1 2 16, C4<1>;
P_0x555556b8c020 .param/l "IDLE" 1 2 15, C4<0>;
P_0x555556b8c060 .param/l "NUMBER_OF_BITS" 0 2 3, +C4<00000000000000000000000000001000>;
v0x555556711560_0 .var "CS", 0 0;
v0x555556710750_0 .var "DATA_OUT", 7 0;
v0x555556774a60_0 .var "DV", 0 0;
v0x555556a09810_0 .var "SCLK", 0 0;
o0x7f312ac4c258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556923640_0 .net "clk", 0 0, o0x7f312ac4c258;  0 drivers
v0x555556838ca0_0 .var "count", 8 0;
o0x7f312ac4c048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b687a0_0 .net "data_in", 0 0, o0x7f312ac4c048;  0 drivers
v0x5555567bb810_0 .var "r_case", 0 0;
o0x7f312ac4c2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556757760_0 .net "sample", 0 0, o0x7f312ac4c2e8;  0 drivers
v0x555556754160_0 .net "w_data_o", 7 0, v0x555556713180_0;  1 drivers
E_0x555556acb980 .event posedge, v0x555556923640_0;
S_0x555556b41f30 .scope module, "shift_out" "shift_reg" 2 27, 3 1 0, S_0x555556322590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "out";
P_0x5555568e73a0 .param/l "MSB" 0 3 1, +C4<00000000000000000000000000001000>;
v0x555556750b30_0 .net "clk", 0 0, v0x555556a09810_0;  1 drivers
v0x555556714f50_0 .net "d", 0 0, o0x7f312ac4c048;  alias, 0 drivers
v0x555556714020_0 .net "en", 0 0, v0x555556711560_0;  1 drivers
v0x555556713180_0 .var "out", 7 0;
o0x7f312ac4c0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556712370_0 .net "rst", 0 0, o0x7f312ac4c0d8;  0 drivers
E_0x555556ace7a0 .event posedge, v0x555556750b30_0;
S_0x555556b85a30 .scope module, "ICESTORM_LC" "ICESTORM_LC" 4 2068;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "CIN";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "CEN";
    .port_info 7 /INPUT 1 "SR";
    .port_info 8 /OUTPUT 1 "LO";
    .port_info 9 /OUTPUT 1 "O";
    .port_info 10 /OUTPUT 1 "COUT";
P_0x5555568a7410 .param/l "ASYNC_SR" 0 4 2080, C4<0>;
P_0x5555568a7450 .param/l "CARRY_ENABLE" 0 4 2077, C4<0>;
P_0x5555568a7490 .param/l "CIN_CONST" 0 4 2082, C4<0>;
P_0x5555568a74d0 .param/l "CIN_SET" 0 4 2083, C4<0>;
P_0x5555568a7510 .param/l "DFF_ENABLE" 0 4 2078, C4<0>;
P_0x5555568a7550 .param/l "LUT_INIT" 0 4 2074, C4<0000000000000000>;
P_0x5555568a7590 .param/l "NEG_CLK" 0 4 2076, C4<0>;
P_0x5555568a75d0 .param/l "SET_NORESET" 0 4 2079, C4<0>;
o0x7f312ac4c4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c49270 .functor BUFZ 1, o0x7f312ac4c4c8, C4<0>, C4<0>, C4<0>;
L_0x555556c4f090 .functor BUFZ 1, L_0x555556c4fe10, C4<0>, C4<0>, C4<0>;
o0x7f312ac4c4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f312abd22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556c500b0 .functor XOR 1, o0x7f312ac4c4f8, L_0x7f312abd22a0, C4<0>, C4<0>;
L_0x555556c50170 .functor BUFZ 1, L_0x555556c4fe10, C4<0>, C4<0>, C4<0>;
o0x7f312ac4c468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aefab0_0 .net "CEN", 0 0, o0x7f312ac4c468;  0 drivers
v0x55555643a1e0_0 .net "CEN_pu", 0 0, L_0x555556c4eff0;  1 drivers
v0x555556b6a120_0 .net "CIN", 0 0, o0x7f312ac4c4c8;  0 drivers
v0x5555568a72e0_0 .net "CLK", 0 0, o0x7f312ac4c4f8;  0 drivers
L_0x7f312abd21c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x555556b89f50_0 .net "COUT", 0 0, L_0x7f312abd21c8;  1 drivers
o0x7f312ac4c558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b8a420_0 .net "I0", 0 0, o0x7f312ac4c558;  0 drivers
v0x555556b7cc80_0 .net "I0_pd", 0 0, L_0x555556c4e320;  1 drivers
o0x7f312ac4c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b6be00_0 .net "I1", 0 0, o0x7f312ac4c5b8;  0 drivers
v0x555556441640_0 .net "I1_pd", 0 0, L_0x555556c4e550;  1 drivers
o0x7f312ac4c618 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555641c300_0 .net "I2", 0 0, o0x7f312ac4c618;  0 drivers
v0x5555563ac420_0 .net "I2_pd", 0 0, L_0x555556c4e7e0;  1 drivers
o0x7f312ac4c678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563abf70_0 .net "I3", 0 0, o0x7f312ac4c678;  0 drivers
v0x55555641f0c0_0 .net "I3_pd", 0 0, L_0x555556c4ea80;  1 drivers
v0x55555641f220_0 .net "LO", 0 0, L_0x555556c4f090;  1 drivers
v0x5555564288e0_0 .net "O", 0 0, L_0x555556c50170;  1 drivers
o0x7f312ac4c738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564417c0_0 .net "SR", 0 0, o0x7f312ac4c738;  0 drivers
v0x55555641c460_0 .net "SR_pd", 0 0, L_0x555556c4edb0;  1 drivers
o0x7f312ac4c798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555563eb620_0 name=_ivl_0
v0x5555563eb780_0 .net *"_ivl_10", 0 0, L_0x555556c4e4b0;  1 drivers
L_0x7f312abd2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563f4e10_0 .net/2u *"_ivl_12", 0 0, L_0x7f312abd2060;  1 drivers
o0x7f312ac4c828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555563ff8f0_0 name=_ivl_16
v0x5555564098f0_0 .net *"_ivl_18", 0 0, L_0x555556c4e6e0;  1 drivers
v0x555556414060_0 .net *"_ivl_2", 0 0, L_0x555556c4e280;  1 drivers
L_0x7f312abd20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555640ff90_0 .net/2u *"_ivl_20", 0 0, L_0x7f312abd20a8;  1 drivers
o0x7f312ac4c8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555563dd780_0 name=_ivl_24
v0x555556392910_0 .net *"_ivl_26", 0 0, L_0x555556c4e9b0;  1 drivers
L_0x7f312abd20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c0be0_0 .net/2u *"_ivl_28", 0 0, L_0x7f312abd20f0;  1 drivers
o0x7f312ac4c978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555563cb410_0 name=_ivl_32
v0x5555563c69d0_0 .net *"_ivl_34", 0 0, L_0x555556c4ec90;  1 drivers
L_0x7f312abd2138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563c6b30_0 .net/2u *"_ivl_36", 0 0, L_0x7f312abd2138;  1 drivers
L_0x7f312abd2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555563d0520_0 .net/2u *"_ivl_4", 0 0, L_0x7f312abd2018;  1 drivers
o0x7f312ac4ca38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555563dd620_0 name=_ivl_40
v0x555556392be0_0 .net *"_ivl_42", 0 0, L_0x555556c4ef50;  1 drivers
L_0x7f312abd2180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556312530_0 .net/2u *"_ivl_44", 0 0, L_0x7f312abd2180;  1 drivers
L_0x7f312abd2210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555563150a0_0 .net/2u *"_ivl_52", 7 0, L_0x7f312abd2210;  1 drivers
L_0x7f312abd2258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556314f60_0 .net/2u *"_ivl_54", 7 0, L_0x7f312abd2258;  1 drivers
v0x555556314e20_0 .net *"_ivl_59", 3 0, L_0x555556c4f480;  1 drivers
v0x555556314ce0_0 .net *"_ivl_61", 3 0, L_0x555556c4f5f0;  1 drivers
v0x5555563227a0_0 .net *"_ivl_65", 1 0, L_0x555556c4f8b0;  1 drivers
v0x5555563927b0_0 .net *"_ivl_67", 1 0, L_0x555556c4f9a0;  1 drivers
v0x555556312670_0 .net *"_ivl_71", 0 0, L_0x555556c4fc70;  1 drivers
v0x5555562d1ff0_0 .net *"_ivl_73", 0 0, L_0x555556c4fa40;  1 drivers
v0x5555562e03a0_0 .net/2u *"_ivl_78", 0 0, L_0x7f312abd22a0;  1 drivers
o0x7f312ac4cc78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555562e5b50_0 name=_ivl_8
v0x5555562d6550_0 .net "lut_o", 0 0, L_0x555556c4fe10;  1 drivers
v0x5555562dbd00_0 .net "lut_s1", 1 0, L_0x555556c4fae0;  1 drivers
v0x5555563128f0_0 .net "lut_s2", 3 0, L_0x555556c4f690;  1 drivers
v0x5555563127b0_0 .net "lut_s3", 7 0, L_0x555556c4f310;  1 drivers
v0x5555562cc840_0 .net "mux_cin", 0 0, L_0x555556c49270;  1 drivers
v0x5555562f8300_0 .var "o_reg", 0 0;
v0x5555562f88f0_0 .var "o_reg_async", 0 0;
v0x5555562f8fc0_0 .net "polarized_clk", 0 0, L_0x555556c500b0;  1 drivers
E_0x55555643cd80 .event posedge, v0x55555641c460_0, v0x5555562f8fc0_0;
E_0x55555643deb0 .event posedge, v0x5555562f8fc0_0;
L_0x555556c4e280 .cmp/eeq 1, o0x7f312ac4c558, o0x7f312ac4c798;
L_0x555556c4e320 .functor MUXZ 1, o0x7f312ac4c558, L_0x7f312abd2018, L_0x555556c4e280, C4<>;
L_0x555556c4e4b0 .cmp/eeq 1, o0x7f312ac4c5b8, o0x7f312ac4cc78;
L_0x555556c4e550 .functor MUXZ 1, o0x7f312ac4c5b8, L_0x7f312abd2060, L_0x555556c4e4b0, C4<>;
L_0x555556c4e6e0 .cmp/eeq 1, o0x7f312ac4c618, o0x7f312ac4c828;
L_0x555556c4e7e0 .functor MUXZ 1, o0x7f312ac4c618, L_0x7f312abd20a8, L_0x555556c4e6e0, C4<>;
L_0x555556c4e9b0 .cmp/eeq 1, o0x7f312ac4c678, o0x7f312ac4c8e8;
L_0x555556c4ea80 .functor MUXZ 1, o0x7f312ac4c678, L_0x7f312abd20f0, L_0x555556c4e9b0, C4<>;
L_0x555556c4ec90 .cmp/eeq 1, o0x7f312ac4c738, o0x7f312ac4c978;
L_0x555556c4edb0 .functor MUXZ 1, o0x7f312ac4c738, L_0x7f312abd2138, L_0x555556c4ec90, C4<>;
L_0x555556c4ef50 .cmp/eeq 1, o0x7f312ac4c468, o0x7f312ac4ca38;
L_0x555556c4eff0 .functor MUXZ 1, o0x7f312ac4c468, L_0x7f312abd2180, L_0x555556c4ef50, C4<>;
L_0x555556c4f310 .functor MUXZ 8, L_0x7f312abd2258, L_0x7f312abd2210, L_0x555556c4ea80, C4<>;
L_0x555556c4f480 .part L_0x555556c4f310, 4, 4;
L_0x555556c4f5f0 .part L_0x555556c4f310, 0, 4;
L_0x555556c4f690 .functor MUXZ 4, L_0x555556c4f5f0, L_0x555556c4f480, L_0x555556c4e7e0, C4<>;
L_0x555556c4f8b0 .part L_0x555556c4f690, 2, 2;
L_0x555556c4f9a0 .part L_0x555556c4f690, 0, 2;
L_0x555556c4fae0 .functor MUXZ 2, L_0x555556c4f9a0, L_0x555556c4f8b0, L_0x555556c4e550, C4<>;
L_0x555556c4fc70 .part L_0x555556c4fae0, 1, 1;
L_0x555556c4fa40 .part L_0x555556c4fae0, 0, 1;
L_0x555556c4fe10 .functor MUXZ 1, L_0x555556c4fa40, L_0x555556c4fc70, L_0x555556c4e320, C4<>;
S_0x555556ae52b0 .scope module, "ICESTORM_RAM" "ICESTORM_RAM" 4 3099;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "RDATA_15";
    .port_info 1 /OUTPUT 1 "RDATA_14";
    .port_info 2 /OUTPUT 1 "RDATA_13";
    .port_info 3 /OUTPUT 1 "RDATA_12";
    .port_info 4 /OUTPUT 1 "RDATA_11";
    .port_info 5 /OUTPUT 1 "RDATA_10";
    .port_info 6 /OUTPUT 1 "RDATA_9";
    .port_info 7 /OUTPUT 1 "RDATA_8";
    .port_info 8 /OUTPUT 1 "RDATA_7";
    .port_info 9 /OUTPUT 1 "RDATA_6";
    .port_info 10 /OUTPUT 1 "RDATA_5";
    .port_info 11 /OUTPUT 1 "RDATA_4";
    .port_info 12 /OUTPUT 1 "RDATA_3";
    .port_info 13 /OUTPUT 1 "RDATA_2";
    .port_info 14 /OUTPUT 1 "RDATA_1";
    .port_info 15 /OUTPUT 1 "RDATA_0";
    .port_info 16 /INPUT 1 "RCLK";
    .port_info 17 /INPUT 1 "RCLKE";
    .port_info 18 /INPUT 1 "RE";
    .port_info 19 /INPUT 1 "RADDR_10";
    .port_info 20 /INPUT 1 "RADDR_9";
    .port_info 21 /INPUT 1 "RADDR_8";
    .port_info 22 /INPUT 1 "RADDR_7";
    .port_info 23 /INPUT 1 "RADDR_6";
    .port_info 24 /INPUT 1 "RADDR_5";
    .port_info 25 /INPUT 1 "RADDR_4";
    .port_info 26 /INPUT 1 "RADDR_3";
    .port_info 27 /INPUT 1 "RADDR_2";
    .port_info 28 /INPUT 1 "RADDR_1";
    .port_info 29 /INPUT 1 "RADDR_0";
    .port_info 30 /INPUT 1 "WCLK";
    .port_info 31 /INPUT 1 "WCLKE";
    .port_info 32 /INPUT 1 "WE";
    .port_info 33 /INPUT 1 "WADDR_10";
    .port_info 34 /INPUT 1 "WADDR_9";
    .port_info 35 /INPUT 1 "WADDR_8";
    .port_info 36 /INPUT 1 "WADDR_7";
    .port_info 37 /INPUT 1 "WADDR_6";
    .port_info 38 /INPUT 1 "WADDR_5";
    .port_info 39 /INPUT 1 "WADDR_4";
    .port_info 40 /INPUT 1 "WADDR_3";
    .port_info 41 /INPUT 1 "WADDR_2";
    .port_info 42 /INPUT 1 "WADDR_1";
    .port_info 43 /INPUT 1 "WADDR_0";
    .port_info 44 /INPUT 1 "MASK_15";
    .port_info 45 /INPUT 1 "MASK_14";
    .port_info 46 /INPUT 1 "MASK_13";
    .port_info 47 /INPUT 1 "MASK_12";
    .port_info 48 /INPUT 1 "MASK_11";
    .port_info 49 /INPUT 1 "MASK_10";
    .port_info 50 /INPUT 1 "MASK_9";
    .port_info 51 /INPUT 1 "MASK_8";
    .port_info 52 /INPUT 1 "MASK_7";
    .port_info 53 /INPUT 1 "MASK_6";
    .port_info 54 /INPUT 1 "MASK_5";
    .port_info 55 /INPUT 1 "MASK_4";
    .port_info 56 /INPUT 1 "MASK_3";
    .port_info 57 /INPUT 1 "MASK_2";
    .port_info 58 /INPUT 1 "MASK_1";
    .port_info 59 /INPUT 1 "MASK_0";
    .port_info 60 /INPUT 1 "WDATA_15";
    .port_info 61 /INPUT 1 "WDATA_14";
    .port_info 62 /INPUT 1 "WDATA_13";
    .port_info 63 /INPUT 1 "WDATA_12";
    .port_info 64 /INPUT 1 "WDATA_11";
    .port_info 65 /INPUT 1 "WDATA_10";
    .port_info 66 /INPUT 1 "WDATA_9";
    .port_info 67 /INPUT 1 "WDATA_8";
    .port_info 68 /INPUT 1 "WDATA_7";
    .port_info 69 /INPUT 1 "WDATA_6";
    .port_info 70 /INPUT 1 "WDATA_5";
    .port_info 71 /INPUT 1 "WDATA_4";
    .port_info 72 /INPUT 1 "WDATA_3";
    .port_info 73 /INPUT 1 "WDATA_2";
    .port_info 74 /INPUT 1 "WDATA_1";
    .port_info 75 /INPUT 1 "WDATA_0";
P_0x555556b8d0f0 .param/l "INIT_0" 0 4 3114, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d130 .param/l "INIT_1" 0 4 3115, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d170 .param/l "INIT_2" 0 4 3116, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d1b0 .param/l "INIT_3" 0 4 3117, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d1f0 .param/l "INIT_4" 0 4 3118, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d230 .param/l "INIT_5" 0 4 3119, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d270 .param/l "INIT_6" 0 4 3120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d2b0 .param/l "INIT_7" 0 4 3121, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d2f0 .param/l "INIT_8" 0 4 3122, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d330 .param/l "INIT_9" 0 4 3123, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d370 .param/l "INIT_A" 0 4 3124, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d3b0 .param/l "INIT_B" 0 4 3125, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d3f0 .param/l "INIT_C" 0 4 3126, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d430 .param/l "INIT_D" 0 4 3127, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d470 .param/l "INIT_E" 0 4 3128, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d4b0 .param/l "INIT_F" 0 4 3129, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556b8d4f0 .param/l "NEG_CLK_R" 0 4 3111, C4<0>;
P_0x555556b8d530 .param/l "NEG_CLK_W" 0 4 3112, C4<0>;
P_0x555556b8d570 .param/l "READ_MODE" 0 4 3109, +C4<00000000000000000000000000000000>;
P_0x555556b8d5b0 .param/l "WRITE_MODE" 0 4 3108, +C4<00000000000000000000000000000000>;
L_0x7f312abd2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556c60f20 .functor XOR 1, L_0x555556c615f0, L_0x7f312abd2330, C4<0>, C4<0>;
L_0x7f312abd2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556c62f60 .functor XOR 1, L_0x555556c62db0, L_0x7f312abd2378, C4<0>, C4<0>;
o0x7f312ac4d608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563047f0_0 .net "MASK_0", 0 0, o0x7f312ac4d608;  0 drivers
o0x7f312ac4d638 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556303890_0 .net "MASK_1", 0 0, o0x7f312ac4d638;  0 drivers
o0x7f312ac4d668 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556303e80_0 .net "MASK_10", 0 0, o0x7f312ac4d668;  0 drivers
o0x7f312ac4d698 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556304950_0 .net "MASK_11", 0 0, o0x7f312ac4d698;  0 drivers
o0x7f312ac4d6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556304690_0 .net "MASK_12", 0 0, o0x7f312ac4d6c8;  0 drivers
o0x7f312ac4d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556303b20_0 .net "MASK_13", 0 0, o0x7f312ac4d6f8;  0 drivers
o0x7f312ac4d728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563039e0_0 .net "MASK_14", 0 0, o0x7f312ac4d728;  0 drivers
o0x7f312ac4d758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563041e0_0 .net "MASK_15", 0 0, o0x7f312ac4d758;  0 drivers
o0x7f312ac4d788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562ffac0_0 .net "MASK_2", 0 0, o0x7f312ac4d788;  0 drivers
o0x7f312ac4d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563000b0_0 .net "MASK_3", 0 0, o0x7f312ac4d7b8;  0 drivers
o0x7f312ac4d7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556300b80_0 .net "MASK_4", 0 0, o0x7f312ac4d7e8;  0 drivers
o0x7f312ac4d818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563008c0_0 .net "MASK_5", 0 0, o0x7f312ac4d818;  0 drivers
o0x7f312ac4d848 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562ffd50_0 .net "MASK_6", 0 0, o0x7f312ac4d848;  0 drivers
o0x7f312ac4d878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562ffc10_0 .net "MASK_7", 0 0, o0x7f312ac4d878;  0 drivers
o0x7f312ac4d8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556303d20_0 .net "MASK_8", 0 0, o0x7f312ac4d8a8;  0 drivers
o0x7f312ac4d8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556300a20_0 .net "MASK_9", 0 0, o0x7f312ac4d8d8;  0 drivers
o0x7f312ac4d908 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555630fdb0_0 .net "RADDR_0", 0 0, o0x7f312ac4d908;  0 drivers
o0x7f312ac4d938 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555630fef0_0 .net "RADDR_1", 0 0, o0x7f312ac4d938;  0 drivers
o0x7f312ac4d968 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555631af00_0 .net "RADDR_10", 0 0, o0x7f312ac4d968;  0 drivers
o0x7f312ac4d998 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555631b040_0 .net "RADDR_2", 0 0, o0x7f312ac4d998;  0 drivers
o0x7f312ac4d9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563130f0_0 .net "RADDR_3", 0 0, o0x7f312ac4d9c8;  0 drivers
o0x7f312ac4d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562fff50_0 .net "RADDR_4", 0 0, o0x7f312ac4d9f8;  0 drivers
o0x7f312ac4da28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556300410_0 .net "RADDR_5", 0 0, o0x7f312ac4da28;  0 drivers
o0x7f312ac4da58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556326670_0 .net "RADDR_6", 0 0, o0x7f312ac4da58;  0 drivers
o0x7f312ac4da88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555636fd10_0 .net "RADDR_7", 0 0, o0x7f312ac4da88;  0 drivers
o0x7f312ac4dab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556370030_0 .net "RADDR_8", 0 0, o0x7f312ac4dab8;  0 drivers
o0x7f312ac4dae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556425810_0 .net "RADDR_9", 0 0, o0x7f312ac4dae8;  0 drivers
o0x7f312ac4db18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555642e960_0 .net "RCLK", 0 0, o0x7f312ac4db18;  0 drivers
o0x7f312ac4db48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555642b920_0 .net "RCLKE", 0 0, o0x7f312ac4db48;  0 drivers
v0x555556435e10_0 .net "RDATA_0", 0 0, L_0x555556c61490;  1 drivers
v0x5555564319a0_0 .net "RDATA_1", 0 0, L_0x555556c611b0;  1 drivers
v0x55555639c7e0_0 .net "RDATA_10", 0 0, L_0x555556c607d0;  1 drivers
v0x5555568a1e00_0 .net "RDATA_11", 0 0, L_0x555556c60700;  1 drivers
v0x555556a73060_0 .net "RDATA_12", 0 0, L_0x555556c60600;  1 drivers
v0x555556a70bf0_0 .net "RDATA_13", 0 0, L_0x555556c60530;  1 drivers
v0x55555698d000_0 .net "RDATA_14", 0 0, L_0x555556c60490;  1 drivers
v0x555556b68340_0 .net "RDATA_15", 0 0, L_0x555556c60370;  1 drivers
v0x5555564238d0_0 .net "RDATA_2", 0 0, L_0x555556c61060;  1 drivers
v0x55555641fd20_0 .net "RDATA_3", 0 0, L_0x555556c60f90;  1 drivers
v0x5555562772e0_0 .net "RDATA_4", 0 0, L_0x555556c60e50;  1 drivers
v0x555556281c00_0 .net "RDATA_5", 0 0, L_0x555556c60d80;  1 drivers
v0x55555627eb00_0 .net "RDATA_6", 0 0, L_0x555556c60c50;  1 drivers
v0x555556283410_0 .net "RDATA_7", 0 0, L_0x555556c60b80;  1 drivers
v0x555556280310_0 .net "RDATA_8", 0 0, L_0x555556c60a60;  1 drivers
v0x555556291da0_0 .net "RDATA_9", 0 0, L_0x555556c608b0;  1 drivers
o0x7f312ac4de78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555628eca0_0 .net "RE", 0 0, o0x7f312ac4de78;  0 drivers
o0x7f312ac4dea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562935b0_0 .net "WADDR_0", 0 0, o0x7f312ac4dea8;  0 drivers
o0x7f312ac4ded8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562904b0_0 .net "WADDR_1", 0 0, o0x7f312ac4ded8;  0 drivers
o0x7f312ac4df08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555628d640_0 .net "WADDR_10", 0 0, o0x7f312ac4df08;  0 drivers
o0x7f312ac4df38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555627d4a0_0 .net "WADDR_2", 0 0, o0x7f312ac4df38;  0 drivers
o0x7f312ac4df68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555627ab00_0 .net "WADDR_3", 0 0, o0x7f312ac4df68;  0 drivers
o0x7f312ac4df98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563a5dc0_0 .net "WADDR_4", 0 0, o0x7f312ac4df98;  0 drivers
o0x7f312ac4dfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa0a70_0 .net "WADDR_5", 0 0, o0x7f312ac4dfc8;  0 drivers
o0x7f312ac4dff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab6630_0 .net "WADDR_6", 0 0, o0x7f312ac4dff8;  0 drivers
o0x7f312ac4e028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569ba7d0_0 .net "WADDR_7", 0 0, o0x7f312ac4e028;  0 drivers
o0x7f312ac4e058 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d0390_0 .net "WADDR_8", 0 0, o0x7f312ac4e058;  0 drivers
o0x7f312ac4e088 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d4600_0 .net "WADDR_9", 0 0, o0x7f312ac4e088;  0 drivers
o0x7f312ac4e0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568ea1c0_0 .net "WCLK", 0 0, o0x7f312ac4e0b8;  0 drivers
o0x7f312ac4e0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e9c60_0 .net "WCLKE", 0 0, o0x7f312ac4e0e8;  0 drivers
o0x7f312ac4e118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567ff820_0 .net "WDATA_0", 0 0, o0x7f312ac4e118;  0 drivers
o0x7f312ac4e148 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b5b280_0 .net "WDATA_1", 0 0, o0x7f312ac4e148;  0 drivers
o0x7f312ac4e178 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556411580_0 .net "WDATA_10", 0 0, o0x7f312ac4e178;  0 drivers
o0x7f312ac4e1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563ffa50_0 .net "WDATA_11", 0 0, o0x7f312ac4e1a8;  0 drivers
o0x7f312ac4e1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563f6250_0 .net "WDATA_12", 0 0, o0x7f312ac4e1d8;  0 drivers
o0x7f312ac4e208 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563df090_0 .net "WDATA_13", 0 0, o0x7f312ac4e208;  0 drivers
o0x7f312ac4e238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563d57a0_0 .net "WDATA_14", 0 0, o0x7f312ac4e238;  0 drivers
o0x7f312ac4e268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f9280_0 .net "WDATA_15", 0 0, o0x7f312ac4e268;  0 drivers
o0x7f312ac4e298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f5c00_0 .net "WDATA_2", 0 0, o0x7f312ac4e298;  0 drivers
o0x7f312ac4e2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562fcf10_0 .net "WDATA_3", 0 0, o0x7f312ac4e2c8;  0 drivers
o0x7f312ac4e2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556304ab0_0 .net "WDATA_4", 0 0, o0x7f312ac4e2f8;  0 drivers
o0x7f312ac4e328 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556300ce0_0 .net "WDATA_5", 0 0, o0x7f312ac4e328;  0 drivers
o0x7f312ac4e358 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562749b0_0 .net "WDATA_6", 0 0, o0x7f312ac4e358;  0 drivers
o0x7f312ac4e388 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556364870_0 .net "WDATA_7", 0 0, o0x7f312ac4e388;  0 drivers
o0x7f312ac4e3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555642e510_0 .net "WDATA_8", 0 0, o0x7f312ac4e3b8;  0 drivers
o0x7f312ac4e3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae8610_0 .net "WDATA_9", 0 0, o0x7f312ac4e3e8;  0 drivers
o0x7f312ac4e418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a02370_0 .net "WE", 0 0, o0x7f312ac4e418;  0 drivers
v0x55555691c1a0_0 .net *"_ivl_100", 0 0, L_0x555556c65240;  1 drivers
v0x555556831800_0 .net *"_ivl_102", 0 0, L_0x555556c654d0;  1 drivers
v0x5555564022e0_0 .net *"_ivl_104", 0 0, L_0x555556c655d0;  1 drivers
v0x555556b56d80_0 .net *"_ivl_106", 0 0, L_0x555556c65870;  1 drivers
v0x555556a70ae0_0 .net *"_ivl_108", 0 0, L_0x555556c65970;  1 drivers
v0x555556a8af50_0 .net *"_ivl_110", 0 0, L_0x555556c65c50;  1 drivers
v0x555556b53900_0 .net *"_ivl_112", 0 0, L_0x555556c65d50;  1 drivers
v0x555556b3a8c0_0 .net *"_ivl_114", 0 0, L_0x555556c66040;  1 drivers
v0x555556b08780_0 .net *"_ivl_116", 0 0, L_0x555556c66140;  1 drivers
v0x555556b21820_0 .net *"_ivl_120", 0 0, L_0x555556c66a30;  1 drivers
v0x5555569a4dd0_0 .net *"_ivl_122", 0 0, L_0x555556c66240;  1 drivers
v0x555556a6d660_0 .net *"_ivl_124", 0 0, L_0x555556c662e0;  1 drivers
v0x555556a54620_0 .net *"_ivl_126", 0 0, L_0x555556c66380;  1 drivers
v0x555556a224e0_0 .net *"_ivl_128", 0 0, L_0x555556c66cf0;  1 drivers
v0x555556a3b580_0 .net *"_ivl_130", 0 0, L_0x555556c66fc0;  1 drivers
v0x55555698ac50_0 .net *"_ivl_132", 0 0, L_0x555556c67060;  1 drivers
v0x5555568beae0_0 .net *"_ivl_134", 0 0, L_0x555556c67340;  1 drivers
v0x555556987490_0 .net *"_ivl_136", 0 0, L_0x555556c673e0;  1 drivers
v0x55555696e450_0 .net *"_ivl_138", 0 0, L_0x555556c67700;  1 drivers
v0x55555693c310_0 .net *"_ivl_140", 0 0, L_0x555556c67800;  1 drivers
v0x5555569553b0_0 .net *"_ivl_142", 0 0, L_0x555556c67b60;  1 drivers
v0x5555567d42f0_0 .net *"_ivl_144", 0 0, L_0x555556c67c60;  1 drivers
v0x55555689caf0_0 .net *"_ivl_146", 0 0, L_0x555556c67fd0;  1 drivers
v0x555556883ab0_0 .net *"_ivl_148", 0 0, L_0x555556c680d0;  1 drivers
v0x555556851970_0 .net *"_ivl_150", 0 0, L_0x555556c68450;  1 drivers
v0x55555683a2a0_0 .net *"_ivl_18", 0 0, L_0x555556c615f0;  1 drivers
v0x55555686aa10_0 .net/2u *"_ivl_19", 0 0, L_0x7f312abd2330;  1 drivers
v0x555556445560_0 .net *"_ivl_28", 0 0, L_0x555556c61990;  1 drivers
v0x5555563820e0_0 .net *"_ivl_30", 0 0, L_0x555556c617f0;  1 drivers
v0x555556307e40_0 .net *"_ivl_32", 0 0, L_0x555556c61ba0;  1 drivers
v0x5555562d63b0_0 .net *"_ivl_34", 0 0, L_0x555556c61d60;  1 drivers
v0x5555567ea6a0_0 .net *"_ivl_36", 0 0, L_0x555556c61e60;  1 drivers
v0x555556806640_0 .net *"_ivl_38", 0 0, L_0x555556c62030;  1 drivers
v0x555556809460_0 .net *"_ivl_40", 0 0, L_0x555556c62130;  1 drivers
v0x55555680c280_0 .net *"_ivl_42", 0 0, L_0x555556c62310;  1 drivers
v0x55555680f0a0_0 .net *"_ivl_44", 0 0, L_0x555556c62410;  1 drivers
v0x555556811ec0_0 .net *"_ivl_46", 0 0, L_0x555556c62600;  1 drivers
v0x555556814ce0_0 .net *"_ivl_48", 0 0, L_0x555556c62700;  1 drivers
v0x555556817b00_0 .net *"_ivl_52", 0 0, L_0x555556c62db0;  1 drivers
v0x55555681a920_0 .net/2u *"_ivl_53", 0 0, L_0x7f312abd2378;  1 drivers
v0x55555681d740_0 .net *"_ivl_62", 0 0, L_0x555556c632d0;  1 drivers
v0x555556820560_0 .net *"_ivl_64", 0 0, L_0x555556c63370;  1 drivers
v0x555556823380_0 .net *"_ivl_66", 0 0, L_0x555556c631b0;  1 drivers
v0x5555568261a0_0 .net *"_ivl_68", 0 0, L_0x555556c63540;  1 drivers
v0x555556828fc0_0 .net *"_ivl_70", 0 0, L_0x555556c63720;  1 drivers
v0x55555682bde0_0 .net *"_ivl_72", 0 0, L_0x555556c63820;  1 drivers
v0x55555682ec00_0 .net *"_ivl_74", 0 0, L_0x555556c63a70;  1 drivers
v0x555556832080_0 .net *"_ivl_76", 0 0, L_0x555556c63b70;  1 drivers
v0x5555567ea8e0_0 .net *"_ivl_78", 0 0, L_0x555556c63dd0;  1 drivers
v0x5555568004a0_0 .net *"_ivl_80", 0 0, L_0x555556c63ed0;  1 drivers
v0x5555568a2560_0 .net *"_ivl_82", 0 0, L_0x555556c64140;  1 drivers
v0x5555568a4550_0 .net *"_ivl_86", 0 0, L_0x555556c64870;  1 drivers
v0x55555693da60_0 .net *"_ivl_88", 0 0, L_0x555556c64910;  1 drivers
v0x555556941320_0 .net *"_ivl_90", 0 0, L_0x555556c64b40;  1 drivers
v0x555556944140_0 .net *"_ivl_92", 0 0, L_0x555556c64be0;  1 drivers
v0x555556946f60_0 .net *"_ivl_94", 0 0, L_0x555556c64e20;  1 drivers
v0x555556949d80_0 .net *"_ivl_96", 0 0, L_0x555556c64ec0;  1 drivers
v0x55555694cba0_0 .net *"_ivl_98", 0 0, L_0x555556c65140;  1 drivers
L_0x555556c60370 .part v0x5555562f5aa0_0, 15, 1;
L_0x555556c60490 .part v0x5555562f5aa0_0, 14, 1;
L_0x555556c60530 .part v0x5555562f5aa0_0, 13, 1;
L_0x555556c60600 .part v0x5555562f5aa0_0, 12, 1;
L_0x555556c60700 .part v0x5555562f5aa0_0, 11, 1;
L_0x555556c607d0 .part v0x5555562f5aa0_0, 10, 1;
L_0x555556c608b0 .part v0x5555562f5aa0_0, 9, 1;
L_0x555556c60a60 .part v0x5555562f5aa0_0, 8, 1;
L_0x555556c60b80 .part v0x5555562f5aa0_0, 7, 1;
L_0x555556c60c50 .part v0x5555562f5aa0_0, 6, 1;
L_0x555556c60d80 .part v0x5555562f5aa0_0, 5, 1;
L_0x555556c60e50 .part v0x5555562f5aa0_0, 4, 1;
L_0x555556c60f90 .part v0x5555562f5aa0_0, 3, 1;
L_0x555556c61060 .part v0x5555562f5aa0_0, 2, 1;
L_0x555556c611b0 .part v0x5555562f5aa0_0, 1, 1;
L_0x555556c61490 .part v0x5555562f5aa0_0, 0, 1;
L_0x555556c615f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4db18 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c61750 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f312ac4db48 (v0x5555562fc2c0_0) S_0x555556b260d0;
L_0x555556c61890 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4de78 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c61990 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d968 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c617f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4dae8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c61ba0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4dab8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c61d60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4da88 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c61e60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4da58 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62030 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4da28 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62130 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d9f8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62310 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d9c8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62410 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d998 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62600 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d938 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c62700 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d908 (v0x5555562fc0c0_0) S_0x555556b08270;
LS_0x555556c62900_0_0 .concat [ 1 1 1 1], L_0x555556c62700, L_0x555556c62600, L_0x555556c62410, L_0x555556c62310;
LS_0x555556c62900_0_4 .concat [ 1 1 1 1], L_0x555556c62130, L_0x555556c62030, L_0x555556c61e60, L_0x555556c61d60;
LS_0x555556c62900_0_8 .concat [ 1 1 1 0], L_0x555556c61ba0, L_0x555556c617f0, L_0x555556c61990;
L_0x555556c62900 .concat [ 4 4 3 0], LS_0x555556c62900_0_0, LS_0x555556c62900_0_4, LS_0x555556c62900_0_8;
L_0x555556c62db0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e0b8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63070 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f312ac4e0e8 (v0x5555562fc2c0_0) S_0x555556b260d0;
L_0x555556c63110 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e418 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c632d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4df08 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63370 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e088 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c631b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e058 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63540 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e028 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63720 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4dff8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63820 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4dfc8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63a70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4df98 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63b70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4df68 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63dd0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4df38 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c63ed0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4ded8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64140 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4dea8 (v0x5555562fc0c0_0) S_0x555556b08270;
LS_0x555556c64240_0_0 .concat [ 1 1 1 1], L_0x555556c64140, L_0x555556c63ed0, L_0x555556c63dd0, L_0x555556c63b70;
LS_0x555556c64240_0_4 .concat [ 1 1 1 1], L_0x555556c63a70, L_0x555556c63820, L_0x555556c63720, L_0x555556c63540;
LS_0x555556c64240_0_8 .concat [ 1 1 1 0], L_0x555556c631b0, L_0x555556c63370, L_0x555556c632d0;
L_0x555556c64240 .concat [ 4 4 3 0], LS_0x555556c64240_0_0, LS_0x555556c64240_0_4, LS_0x555556c64240_0_8;
L_0x555556c64870 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d758 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64910 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d728 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64b40 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d6f8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64be0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d6c8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64e20 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d698 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c64ec0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d668 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65140 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d8d8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65240 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d8a8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c654d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d878 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c655d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d848 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65870 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d818 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65970 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d7e8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65c50 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d7b8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c65d50 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d788 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66040 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d638 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66140 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4d608 (v0x5555562fc0c0_0) S_0x555556b08270;
LS_0x555556c66440_0_0 .concat [ 1 1 1 1], L_0x555556c66140, L_0x555556c66040, L_0x555556c65d50, L_0x555556c65c50;
LS_0x555556c66440_0_4 .concat [ 1 1 1 1], L_0x555556c65970, L_0x555556c65870, L_0x555556c655d0, L_0x555556c654d0;
LS_0x555556c66440_0_8 .concat [ 1 1 1 1], L_0x555556c65240, L_0x555556c65140, L_0x555556c64ec0, L_0x555556c64e20;
LS_0x555556c66440_0_12 .concat [ 1 1 1 1], L_0x555556c64be0, L_0x555556c64b40, L_0x555556c64910, L_0x555556c64870;
L_0x555556c66440 .concat [ 4 4 4 4], LS_0x555556c66440_0_0, LS_0x555556c66440_0_4, LS_0x555556c66440_0_8, LS_0x555556c66440_0_12;
L_0x555556c66a30 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e268 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66240 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e238 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c662e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e208 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66380 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e1d8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66cf0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e1a8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c66fc0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e178 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67060 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e3e8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67340 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e3b8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c673e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e388 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67700 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e358 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67800 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e328 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67b60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e2f8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67c60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e2c8 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c67fd0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e298 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c680d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e148 (v0x5555562fc0c0_0) S_0x555556b08270;
L_0x555556c68450 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f312ac4e118 (v0x5555562fc0c0_0) S_0x555556b08270;
LS_0x555556c68550_0_0 .concat [ 1 1 1 1], L_0x555556c68450, L_0x555556c680d0, L_0x555556c67fd0, L_0x555556c67c60;
LS_0x555556c68550_0_4 .concat [ 1 1 1 1], L_0x555556c67b60, L_0x555556c67800, L_0x555556c67700, L_0x555556c673e0;
LS_0x555556c68550_0_8 .concat [ 1 1 1 1], L_0x555556c67340, L_0x555556c67060, L_0x555556c66fc0, L_0x555556c66cf0;
LS_0x555556c68550_0_12 .concat [ 1 1 1 1], L_0x555556c66380, L_0x555556c662e0, L_0x555556c66240, L_0x555556c66a30;
L_0x555556c68550 .concat [ 4 4 4 4], LS_0x555556c68550_0_0, LS_0x555556c68550_0_4, LS_0x555556c68550_0_8, LS_0x555556c68550_0_12;
S_0x555556b44d50 .scope module, "RAM" "SB_RAM40_4K" 4 3165, 4 1419 0, S_0x555556ae52b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555563acdc0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ace00 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ace40 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ace80 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acec0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acf00 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acf40 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acf80 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acfc0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad000 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad040 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad080 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad0c0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad100 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad140 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad180 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ad1c0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555563ad200 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x5555563ad240 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x5555562f8590_0 .net "MASK", 15 0, L_0x555556c66440;  1 drivers
v0x5555562f8450_0 .net "RADDR", 10 0, L_0x555556c62900;  1 drivers
v0x55555629ddc0_0 .net "RCLK", 0 0, L_0x555556c60f20;  1 drivers
v0x5555562a3980_0 .net "RCLKE", 0 0, L_0x555556c61750;  1 drivers
v0x5555562f9120_0 .net "RDATA", 15 0, v0x5555562f5aa0_0;  1 drivers
v0x5555562f5aa0_0 .var "RDATA_I", 15 0;
v0x5555562f4c80_0 .net "RE", 0 0, L_0x555556c61890;  1 drivers
L_0x7f312abd22e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562f5270_0 .net "RMASK_I", 15 0, L_0x7f312abd22e8;  1 drivers
v0x5555562f5940_0 .net "WADDR", 10 0, L_0x555556c64240;  1 drivers
v0x5555562f4f10_0 .net "WCLK", 0 0, L_0x555556c62f60;  1 drivers
v0x5555562f4dd0_0 .net "WCLKE", 0 0, L_0x555556c63070;  1 drivers
v0x5555562f8790_0 .net "WDATA", 15 0, L_0x555556c68550;  1 drivers
v0x5555562f5110_0 .net "WDATA_I", 15 0, L_0x555556c60290;  1 drivers
v0x5555562fcc50_0 .net "WE", 0 0, L_0x555556c63110;  1 drivers
v0x5555562fbe30_0 .net "WMASK_I", 15 0, L_0x555556c50210;  1 drivers
v0x5555562fc420_0 .var/i "i", 31 0;
v0x5555562fcdb0 .array "memory", 255 0, 15 0;
E_0x55555643cd00 .event posedge, v0x55555629ddc0_0;
E_0x55555644d4f0 .event posedge, v0x5555562f4f10_0;
S_0x555556b2eb30 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556b44d50;
 .timescale -12 -12;
L_0x555556c50210 .functor BUFZ 16, L_0x555556c66440, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556aff810 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556b44d50;
 .timescale -12 -12;
S_0x555556b02630 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556b44d50;
 .timescale -12 -12;
L_0x555556c60290 .functor BUFZ 16, L_0x555556c68550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556b05450 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556b44d50;
 .timescale -12 -12;
S_0x555556b08270 .scope function.vec4.s1, "pd" "pd" 4 3132, 4 3132 0, S_0x555556ae52b0;
 .timescale -12 -12;
; Variable pd is vec4 return value of scope S_0x555556b08270
v0x5555562fc0c0_0 .var "x", 0 0;
TD_ICESTORM_RAM.pd ;
    %load/vec4 v0x5555562fc0c0_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5555562fc0c0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 1;  Assign to pd (store_vec4_to_lval)
    %end;
S_0x555556b260d0 .scope function.vec4.s1, "pu" "pu" 4 3139, 4 3139 0, S_0x555556ae52b0;
 .timescale -12 -12;
; Variable pu is vec4 return value of scope S_0x555556b260d0
v0x5555562fc2c0_0 .var "x", 0 0;
TD_ICESTORM_RAM.pu ;
    %load/vec4 v0x5555562fc2c0_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5555562fc2c0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ret/vec4 0, 0, 1;  Assign to pu (store_vec4_to_lval)
    %end;
S_0x555556ae80d0 .scope module, "ROM_double_sinus" "ROM_double_sinus" 5 91;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f312ac4fd68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55555694f9c0_0 .net "addr", 3 0, o0x7f312ac4fd68;  0 drivers
v0x5555569527e0 .array "data", 0 15, 15 0;
v0x555556955600_0 .var "out", 15 0;
v0x5555569527e0_0 .array/port v0x5555569527e0, 0;
v0x5555569527e0_1 .array/port v0x5555569527e0, 1;
v0x5555569527e0_2 .array/port v0x5555569527e0, 2;
E_0x5555562ebf20/0 .event anyedge, v0x55555694f9c0_0, v0x5555569527e0_0, v0x5555569527e0_1, v0x5555569527e0_2;
v0x5555569527e0_3 .array/port v0x5555569527e0, 3;
v0x5555569527e0_4 .array/port v0x5555569527e0, 4;
v0x5555569527e0_5 .array/port v0x5555569527e0, 5;
v0x5555569527e0_6 .array/port v0x5555569527e0, 6;
E_0x5555562ebf20/1 .event anyedge, v0x5555569527e0_3, v0x5555569527e0_4, v0x5555569527e0_5, v0x5555569527e0_6;
v0x5555569527e0_7 .array/port v0x5555569527e0, 7;
v0x5555569527e0_8 .array/port v0x5555569527e0, 8;
v0x5555569527e0_9 .array/port v0x5555569527e0, 9;
v0x5555569527e0_10 .array/port v0x5555569527e0, 10;
E_0x5555562ebf20/2 .event anyedge, v0x5555569527e0_7, v0x5555569527e0_8, v0x5555569527e0_9, v0x5555569527e0_10;
v0x5555569527e0_11 .array/port v0x5555569527e0, 11;
v0x5555569527e0_12 .array/port v0x5555569527e0, 12;
v0x5555569527e0_13 .array/port v0x5555569527e0, 13;
v0x5555569527e0_14 .array/port v0x5555569527e0, 14;
E_0x5555562ebf20/3 .event anyedge, v0x5555569527e0_11, v0x5555569527e0_12, v0x5555569527e0_13, v0x5555569527e0_14;
v0x5555569527e0_15 .array/port v0x5555569527e0, 15;
E_0x5555562ebf20/4 .event anyedge, v0x5555569527e0_15;
E_0x5555562ebf20 .event/or E_0x5555562ebf20/0, E_0x5555562ebf20/1, E_0x5555562ebf20/2, E_0x5555562ebf20/3, E_0x5555562ebf20/4;
S_0x555556aec8f0 .scope module, "ROM_sinus" "ROM_sinus" 5 70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f312ac50128 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555556955b00_0 .net "addr", 3 0, o0x7f312ac50128;  0 drivers
v0x555556955d70 .array "data", 0 15, 15 0;
v0x555556928280_0 .var "out", 15 0;
v0x555556955d70_0 .array/port v0x555556955d70, 0;
v0x555556955d70_1 .array/port v0x555556955d70, 1;
v0x555556955d70_2 .array/port v0x555556955d70, 2;
E_0x555556278fd0/0 .event anyedge, v0x555556955b00_0, v0x555556955d70_0, v0x555556955d70_1, v0x555556955d70_2;
v0x555556955d70_3 .array/port v0x555556955d70, 3;
v0x555556955d70_4 .array/port v0x555556955d70, 4;
v0x555556955d70_5 .array/port v0x555556955d70, 5;
v0x555556955d70_6 .array/port v0x555556955d70, 6;
E_0x555556278fd0/1 .event anyedge, v0x555556955d70_3, v0x555556955d70_4, v0x555556955d70_5, v0x555556955d70_6;
v0x555556955d70_7 .array/port v0x555556955d70, 7;
v0x555556955d70_8 .array/port v0x555556955d70, 8;
v0x555556955d70_9 .array/port v0x555556955d70, 9;
v0x555556955d70_10 .array/port v0x555556955d70, 10;
E_0x555556278fd0/2 .event anyedge, v0x555556955d70_7, v0x555556955d70_8, v0x555556955d70_9, v0x555556955d70_10;
v0x555556955d70_11 .array/port v0x555556955d70, 11;
v0x555556955d70_12 .array/port v0x555556955d70, 12;
v0x555556955d70_13 .array/port v0x555556955d70, 13;
v0x555556955d70_14 .array/port v0x555556955d70, 14;
E_0x555556278fd0/3 .event anyedge, v0x555556955d70_11, v0x555556955d70_12, v0x555556955d70_13, v0x555556955d70_14;
v0x555556955d70_15 .array/port v0x555556955d70, 15;
E_0x555556278fd0/4 .event anyedge, v0x555556955d70_15;
E_0x555556278fd0 .event/or E_0x555556278fd0/0, E_0x555556278fd0/1, E_0x555556278fd0/2, E_0x555556278fd0/3, E_0x555556278fd0/4;
S_0x5555566c7770 .scope module, "SB_CARRY" "SB_CARRY" 4 228;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "CI";
o0x7f312ac50548 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f312ac50578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c68dd0 .functor AND 1, o0x7f312ac50548, o0x7f312ac50578, C4<1>, C4<1>;
L_0x555556c68e40 .functor OR 1, o0x7f312ac50548, o0x7f312ac50578, C4<0>, C4<0>;
o0x7f312ac504e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c68f50 .functor AND 1, L_0x555556c68e40, o0x7f312ac504e8, C4<1>, C4<1>;
L_0x555556c69010 .functor OR 1, L_0x555556c68dd0, L_0x555556c68f50, C4<0>, C4<0>;
v0x55555692b0a0_0 .net "CI", 0 0, o0x7f312ac504e8;  0 drivers
v0x55555692dec0_0 .net "CO", 0 0, L_0x555556c69010;  1 drivers
v0x555556930ce0_0 .net "I0", 0 0, o0x7f312ac50548;  0 drivers
v0x555556933b00_0 .net "I1", 0 0, o0x7f312ac50578;  0 drivers
v0x555556936920_0 .net *"_ivl_1", 0 0, L_0x555556c68dd0;  1 drivers
v0x555556939740_0 .net *"_ivl_3", 0 0, L_0x555556c68e40;  1 drivers
v0x55555693c560_0 .net *"_ivl_5", 0 0, L_0x555556c68f50;  1 drivers
S_0x5555566c7bb0 .scope module, "SB_DFF" "SB_DFF" 4 265;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f312ac506f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555693ca60_0 .net "C", 0 0, o0x7f312ac506f8;  0 drivers
o0x7f312ac50728 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555693ccd0_0 .net "D", 0 0, o0x7f312ac50728;  0 drivers
v0x555556956b00_0 .var "Q", 0 0;
E_0x55555644b460 .event posedge, v0x55555693ca60_0;
S_0x5555566c81d0 .scope module, "SB_DFFE" "SB_DFFE" 4 301;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac50818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555695a3c0_0 .net "C", 0 0, o0x7f312ac50818;  0 drivers
o0x7f312ac50848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555695d1e0_0 .net "D", 0 0, o0x7f312ac50848;  0 drivers
o0x7f312ac50878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556960000_0 .net "E", 0 0, o0x7f312ac50878;  0 drivers
v0x555556962e20_0 .var "Q", 0 0;
E_0x55555644ac50 .event posedge, v0x55555695a3c0_0;
S_0x5555566c5360 .scope module, "SB_DFFER" "SB_DFFER" 4 634;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac50998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556965c40_0 .net "C", 0 0, o0x7f312ac50998;  0 drivers
o0x7f312ac509c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556968a60_0 .net "D", 0 0, o0x7f312ac509c8;  0 drivers
o0x7f312ac509f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555696b880_0 .net "E", 0 0, o0x7f312ac509f8;  0 drivers
v0x55555696e6a0_0 .var "Q", 0 0;
o0x7f312ac50a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555696eba0_0 .net "R", 0 0, o0x7f312ac50a58;  0 drivers
E_0x555556448bf0 .event posedge, v0x55555696eba0_0, v0x555556965c40_0;
S_0x555556ae2490 .scope module, "SB_DFFES" "SB_DFFES" 4 765;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac50b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555696ee10_0 .net "C", 0 0, o0x7f312ac50b78;  0 drivers
o0x7f312ac50ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555696fb40_0 .net "D", 0 0, o0x7f312ac50ba8;  0 drivers
o0x7f312ac50bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556973400_0 .net "E", 0 0, o0x7f312ac50bd8;  0 drivers
v0x555556976220_0 .var "Q", 0 0;
o0x7f312ac50c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556979040_0 .net "S", 0 0, o0x7f312ac50c38;  0 drivers
E_0x5555568178b0 .event posedge, v0x555556979040_0, v0x55555696ee10_0;
S_0x555556ace1b0 .scope module, "SB_DFFESR" "SB_DFFESR" 4 578;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac50d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555697be60_0 .net "C", 0 0, o0x7f312ac50d58;  0 drivers
o0x7f312ac50d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555697ec80_0 .net "D", 0 0, o0x7f312ac50d88;  0 drivers
o0x7f312ac50db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556981aa0_0 .net "E", 0 0, o0x7f312ac50db8;  0 drivers
v0x5555569848c0_0 .var "Q", 0 0;
o0x7f312ac50e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569876e0_0 .net "R", 0 0, o0x7f312ac50e18;  0 drivers
E_0x555556811c90 .event posedge, v0x55555697be60_0;
S_0x555556ad0fd0 .scope module, "SB_DFFESS" "SB_DFFESS" 4 709;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac50f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556987be0_0 .net "C", 0 0, o0x7f312ac50f38;  0 drivers
o0x7f312ac50f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556987e50_0 .net "D", 0 0, o0x7f312ac50f68;  0 drivers
o0x7f312ac50f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568aaa50_0 .net "E", 0 0, o0x7f312ac50f98;  0 drivers
v0x5555568ad870_0 .var "Q", 0 0;
o0x7f312ac50ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b0690_0 .net "S", 0 0, o0x7f312ac50ff8;  0 drivers
E_0x5555568063f0 .event posedge, v0x555556987be0_0;
S_0x555556ad3df0 .scope module, "SB_DFFN" "SB_DFFN" 4 842;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f312ac51118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b34b0_0 .net "C", 0 0, o0x7f312ac51118;  0 drivers
o0x7f312ac51148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b62d0_0 .net "D", 0 0, o0x7f312ac51148;  0 drivers
v0x5555568b90f0_0 .var "Q", 0 0;
E_0x5555567e4020 .event negedge, v0x5555568b34b0_0;
S_0x555556ad6c10 .scope module, "SB_DFFNE" "SB_DFFNE" 4 878;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac51238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568bbf10_0 .net "C", 0 0, o0x7f312ac51238;  0 drivers
o0x7f312ac51268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568bed30_0 .net "D", 0 0, o0x7f312ac51268;  0 drivers
o0x7f312ac51298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568a7d80_0 .net "E", 0 0, o0x7f312ac51298;  0 drivers
v0x5555568bf230_0 .var "Q", 0 0;
E_0x5555568b3590 .event negedge, v0x5555568bbf10_0;
S_0x555556ad9a30 .scope module, "SB_DFFNER" "SB_DFFNER" 4 1211;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac513b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568bf4a0_0 .net "C", 0 0, o0x7f312ac513b8;  0 drivers
o0x7f312ac513e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d5660_0 .net "D", 0 0, o0x7f312ac513e8;  0 drivers
o0x7f312ac51418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d8f50_0 .net "E", 0 0, o0x7f312ac51418;  0 drivers
v0x5555568dbd70_0 .var "Q", 0 0;
o0x7f312ac51478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568deb90_0 .net "R", 0 0, o0x7f312ac51478;  0 drivers
E_0x5555568b91d0/0 .event negedge, v0x5555568bf4a0_0;
E_0x5555568b91d0/1 .event posedge, v0x5555568deb90_0;
E_0x5555568b91d0 .event/or E_0x5555568b91d0/0, E_0x5555568b91d0/1;
S_0x555556adc850 .scope module, "SB_DFFNES" "SB_DFFNES" 4 1342;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac51598 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e19b0_0 .net "C", 0 0, o0x7f312ac51598;  0 drivers
o0x7f312ac515c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e47d0_0 .net "D", 0 0, o0x7f312ac515c8;  0 drivers
o0x7f312ac515f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e75f0_0 .net "E", 0 0, o0x7f312ac515f8;  0 drivers
v0x5555568ea410_0 .var "Q", 0 0;
o0x7f312ac51658 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568eac00_0 .net "S", 0 0, o0x7f312ac51658;  0 drivers
E_0x5555567d87a0/0 .event negedge, v0x5555568e19b0_0;
E_0x5555567d87a0/1 .event posedge, v0x5555568eac00_0;
E_0x5555567d87a0 .event/or E_0x5555567d87a0/0, E_0x5555567d87a0/1;
S_0x555556adf670 .scope module, "SB_DFFNESR" "SB_DFFNESR" 4 1155;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac51778 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568c3390_0 .net "C", 0 0, o0x7f312ac51778;  0 drivers
o0x7f312ac517a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568c61b0_0 .net "D", 0 0, o0x7f312ac517a8;  0 drivers
o0x7f312ac517d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568c8fd0_0 .net "E", 0 0, o0x7f312ac517d8;  0 drivers
v0x5555568cbdf0_0 .var "Q", 0 0;
o0x7f312ac51838 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568cec10_0 .net "R", 0 0, o0x7f312ac51838;  0 drivers
E_0x5555567f9be0 .event negedge, v0x5555568c3390_0;
S_0x555556acb390 .scope module, "SB_DFFNESS" "SB_DFFNESS" 4 1286;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f312ac51958 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d1a30_0 .net "C", 0 0, o0x7f312ac51958;  0 drivers
o0x7f312ac51988 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d4850_0 .net "D", 0 0, o0x7f312ac51988;  0 drivers
o0x7f312ac519b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d5040_0 .net "E", 0 0, o0x7f312ac519b8;  0 drivers
v0x5555568f0fe0_0 .var "Q", 0 0;
o0x7f312ac51a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f3e00_0 .net "S", 0 0, o0x7f312ac51a18;  0 drivers
E_0x5555567f3fc0 .event negedge, v0x5555568d1a30_0;
S_0x555556a9d740 .scope module, "SB_DFFNR" "SB_DFFNR" 4 969;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac51b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f6c20_0 .net "C", 0 0, o0x7f312ac51b38;  0 drivers
o0x7f312ac51b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f9a40_0 .net "D", 0 0, o0x7f312ac51b68;  0 drivers
v0x5555568fc860_0 .var "Q", 0 0;
o0x7f312ac51bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568ff680_0 .net "R", 0 0, o0x7f312ac51bc8;  0 drivers
E_0x5555567d14d0/0 .event negedge, v0x5555568f6c20_0;
E_0x5555567d14d0/1 .event posedge, v0x5555568ff680_0;
E_0x5555567d14d0 .event/or E_0x5555567d14d0/0, E_0x5555567d14d0/1;
S_0x555556aa0560 .scope module, "SB_DFFNS" "SB_DFFNS" 4 1086;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac51cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569024a0_0 .net "C", 0 0, o0x7f312ac51cb8;  0 drivers
o0x7f312ac51ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569052c0_0 .net "D", 0 0, o0x7f312ac51ce8;  0 drivers
v0x5555569080e0_0 .var "Q", 0 0;
o0x7f312ac51d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555690af00_0 .net "S", 0 0, o0x7f312ac51d48;  0 drivers
E_0x5555567ce6d0/0 .event negedge, v0x5555569024a0_0;
E_0x5555567ce6d0/1 .event posedge, v0x55555690af00_0;
E_0x5555567ce6d0 .event/or E_0x5555567ce6d0/0, E_0x5555567ce6d0/1;
S_0x555556abccf0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 4 921;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac51e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555690dd20_0 .net "C", 0 0, o0x7f312ac51e38;  0 drivers
o0x7f312ac51e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556910b40_0 .net "D", 0 0, o0x7f312ac51e68;  0 drivers
v0x555556913960_0 .var "Q", 0 0;
o0x7f312ac51ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556916780_0 .net "R", 0 0, o0x7f312ac51ec8;  0 drivers
E_0x5555567c5c50 .event negedge, v0x55555690dd20_0;
S_0x555556abfb10 .scope module, "SB_DFFNSS" "SB_DFFNSS" 4 1038;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac51fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569195a0_0 .net "C", 0 0, o0x7f312ac51fb8;  0 drivers
o0x7f312ac51fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555691ca20_0 .net "D", 0 0, o0x7f312ac51fe8;  0 drivers
v0x5555568d5280_0 .var "Q", 0 0;
o0x7f312ac52048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568eae40_0 .net "S", 0 0, o0x7f312ac52048;  0 drivers
E_0x5555567c0010 .event negedge, v0x5555569195a0_0;
S_0x555556ac2930 .scope module, "SB_DFFR" "SB_DFFR" 4 392;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac52138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555698af70_0 .net "C", 0 0, o0x7f312ac52138;  0 drivers
o0x7f312ac52168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555698b2b0_0 .net "D", 0 0, o0x7f312ac52168;  0 drivers
v0x55555698bf70_0 .var "Q", 0 0;
o0x7f312ac521c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555698c1d0_0 .net "R", 0 0, o0x7f312ac521c8;  0 drivers
E_0x5555567b9920 .event posedge, v0x55555698c1d0_0, v0x55555698af70_0;
S_0x555556ac5750 .scope module, "SB_DFFS" "SB_DFFS" 4 509;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac522b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a23c30_0 .net "C", 0 0, o0x7f312ac522b8;  0 drivers
o0x7f312ac522e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a274f0_0 .net "D", 0 0, o0x7f312ac522e8;  0 drivers
v0x555556a2a310_0 .var "Q", 0 0;
o0x7f312ac52348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a2d130_0 .net "S", 0 0, o0x7f312ac52348;  0 drivers
E_0x555556896eb0 .event posedge, v0x555556a2d130_0, v0x555556a23c30_0;
S_0x555556ac8570 .scope module, "SB_DFFSR" "SB_DFFSR" 4 344;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac52438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a2ff50_0 .net "C", 0 0, o0x7f312ac52438;  0 drivers
o0x7f312ac52468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a32d70_0 .net "D", 0 0, o0x7f312ac52468;  0 drivers
v0x555556a35b90_0 .var "Q", 0 0;
o0x7f312ac524c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a389b0_0 .net "R", 0 0, o0x7f312ac524c8;  0 drivers
E_0x555556891270 .event posedge, v0x555556a2ff50_0;
S_0x555556a9a920 .scope module, "SB_DFFSS" "SB_DFFSS" 4 461;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f312ac525b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a3b7d0_0 .net "C", 0 0, o0x7f312ac525b8;  0 drivers
o0x7f312ac525e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a3bcd0_0 .net "D", 0 0, o0x7f312ac525e8;  0 drivers
v0x555556a3bf40_0 .var "Q", 0 0;
o0x7f312ac52648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a0e450_0 .net "S", 0 0, o0x7f312ac52648;  0 drivers
E_0x55555688e470 .event posedge, v0x555556a3b7d0_0;
S_0x555556ab04e0 .scope module, "SB_FILTER_50NS" "SB_FILTER_50NS" 4 2788;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "FILTERIN";
    .port_info 1 /OUTPUT 1 "FILTEROUT";
o0x7f312ac52738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a11270_0 .net "FILTERIN", 0 0, o0x7f312ac52738;  0 drivers
o0x7f312ac52768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a14090_0 .net "FILTEROUT", 0 0, o0x7f312ac52768;  0 drivers
S_0x555556ab3300 .scope module, "SB_GB" "SB_GB" 4 162;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
o0x7f312ac52828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c69120 .functor BUFZ 1, o0x7f312ac52828, C4<0>, C4<0>, C4<0>;
v0x555556a16eb0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x555556c69120;  1 drivers
v0x555556a19cd0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f312ac52828;  0 drivers
S_0x555556ab6120 .scope module, "SB_GB_IO" "SB_GB_IO" 4 123;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 3 /INPUT 1 "CLOCK_ENABLE";
    .port_info 4 /INPUT 1 "INPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_CLK";
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 7 /INPUT 1 "D_OUT_0";
    .port_info 8 /INPUT 1 "D_OUT_1";
    .port_info 9 /OUTPUT 1 "D_IN_0";
    .port_info 10 /OUTPUT 1 "D_IN_1";
P_0x555556b65c90 .param/str "IO_STANDARD" 0 4 139, "SB_LVCMOS";
P_0x555556b65cd0 .param/l "NEG_TRIGGER" 0 4 138, C4<0>;
P_0x555556b65d10 .param/l "PIN_TYPE" 0 4 136, C4<000000>;
P_0x555556b65d50 .param/l "PULLUP" 0 4 137, C4<0>;
o0x7f312ac52a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c69190 .functor BUFZ 1, o0x7f312ac52a68, C4<0>, C4<0>, C4<0>;
o0x7f312ac528b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556993b60_0 .net "CLOCK_ENABLE", 0 0, o0x7f312ac528b8;  0 drivers
v0x555556996980_0 .net "D_IN_0", 0 0, L_0x555556c69400;  1 drivers
v0x5555569997a0_0 .net "D_IN_1", 0 0, L_0x555556c694c0;  1 drivers
o0x7f312ac52948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555699c5c0_0 .net "D_OUT_0", 0 0, o0x7f312ac52948;  0 drivers
o0x7f312ac52978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555699f3e0_0 .net "D_OUT_1", 0 0, o0x7f312ac52978;  0 drivers
v0x5555569a2200_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x555556c69190;  1 drivers
o0x7f312ac529a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569a5020_0 .net "INPUT_CLK", 0 0, o0x7f312ac529a8;  0 drivers
o0x7f312ac529d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555698e030_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f312ac529d8;  0 drivers
o0x7f312ac52a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569a5520_0 .net "OUTPUT_CLK", 0 0, o0x7f312ac52a08;  0 drivers
o0x7f312ac52a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569a5790_0 .net "OUTPUT_ENABLE", 0 0, o0x7f312ac52a38;  0 drivers
v0x5555569bb830_0 .net "PACKAGE_PIN", 0 0, o0x7f312ac52a68;  0 drivers
S_0x555556b28ef0 .scope module, "IO" "SB_IO" 4 148, 4 17 0, S_0x555556ab6120;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
P_0x555556a1caf0 .param/str "IO_STANDARD" 0 4 32, "SB_LVCMOS";
P_0x555556a1cb30 .param/l "NEG_TRIGGER" 0 4 31, C4<0>;
P_0x555556a1cb70 .param/l "PIN_TYPE" 0 4 29, C4<000000>;
P_0x555556a1cbb0 .param/l "PULLUP" 0 4 30, C4<0>;
L_0x555556c69340 .functor OR 1, o0x7f312ac528b8, L_0x555556c69250, C4<0>, C4<0>;
L_0x555556c69400 .functor BUFZ 1, v0x555556a595d0_0, C4<0>, C4<0>, C4<0>;
L_0x555556c694c0 .functor BUFZ 1, v0x555556a5c3f0_0, C4<0>, C4<0>, C4<0>;
v0x555556a22730_0 .net "CLOCK_ENABLE", 0 0, o0x7f312ac528b8;  alias, 0 drivers
v0x555556a22c30_0 .net "D_IN_0", 0 0, L_0x555556c69400;  alias, 1 drivers
v0x555556a22ea0_0 .net "D_IN_1", 0 0, L_0x555556c694c0;  alias, 1 drivers
v0x555556a3ccd0_0 .net "D_OUT_0", 0 0, o0x7f312ac52948;  alias, 0 drivers
v0x555556a40590_0 .net "D_OUT_1", 0 0, o0x7f312ac52978;  alias, 0 drivers
v0x555556a433b0_0 .net "INPUT_CLK", 0 0, o0x7f312ac529a8;  alias, 0 drivers
v0x555556a461d0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f312ac529d8;  alias, 0 drivers
v0x555556a48ff0_0 .net "OUTPUT_CLK", 0 0, o0x7f312ac52a08;  alias, 0 drivers
v0x555556a4be10_0 .net "OUTPUT_ENABLE", 0 0, o0x7f312ac52a38;  alias, 0 drivers
v0x555556a4ec30_0 .net "PACKAGE_PIN", 0 0, o0x7f312ac52a68;  alias, 0 drivers
o0x7f312ac52a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556a51a50_0 name=_ivl_0
v0x555556a54870_0 .net *"_ivl_2", 0 0, L_0x555556c69250;  1 drivers
v0x555556a54d70_0 .net "clken_pulled", 0 0, L_0x555556c69340;  1 drivers
v0x555556a54fe0_0 .var "clken_pulled_ri", 0 0;
v0x555556a55d10_0 .var "clken_pulled_ro", 0 0;
v0x555556a595d0_0 .var "din_0", 0 0;
v0x555556a5c3f0_0 .var "din_1", 0 0;
v0x555556a62030_0 .var "din_q_0", 0 0;
v0x555556a64e50_0 .var "din_q_1", 0 0;
v0x555556a67c70_0 .var "dout", 0 0;
v0x555556a6aa90_0 .var "dout_q_0", 0 0;
v0x555556a6d8b0_0 .var "dout_q_1", 0 0;
v0x555556a6ddb0_0 .var "outclk_delayed_1", 0 0;
v0x555556a6e020_0 .var "outclk_delayed_2", 0 0;
v0x555556990d40_0 .var "outena_q", 0 0;
E_0x5555568725f0 .event anyedge, v0x555556a6e020_0, v0x555556a6aa90_0, v0x555556a6d8b0_0;
E_0x55555686f7d0 .event anyedge, v0x555556a6ddb0_0;
E_0x555556851ee0 .event anyedge, v0x555556a48ff0_0;
E_0x55555684eb50 .event anyedge, v0x555556a461d0_0, v0x555556a62030_0, v0x555556a64e50_0;
L_0x555556c69250 .cmp/eeq 1, o0x7f312ac528b8, o0x7f312ac52a98;
S_0x555556b2bd10 .scope generate, "genblk1" "genblk1" 4 45, 4 45 0, S_0x555556b28ef0;
 .timescale -12 -12;
E_0x5555568460f0 .event posedge, v0x555556a48ff0_0;
E_0x5555568432d0 .event negedge, v0x555556a48ff0_0;
E_0x5555568404b0 .event negedge, v0x555556a433b0_0;
E_0x55555683d690 .event posedge, v0x555556a433b0_0;
S_0x555556a8f0a0 .scope module, "SB_HFOSC" "SB_HFOSC" 4 2596;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "TRIM0";
    .port_info 1 /INPUT 1 "TRIM1";
    .port_info 2 /INPUT 1 "TRIM2";
    .port_info 3 /INPUT 1 "TRIM3";
    .port_info 4 /INPUT 1 "TRIM4";
    .port_info 5 /INPUT 1 "TRIM5";
    .port_info 6 /INPUT 1 "TRIM6";
    .port_info 7 /INPUT 1 "TRIM7";
    .port_info 8 /INPUT 1 "TRIM8";
    .port_info 9 /INPUT 1 "TRIM9";
    .port_info 10 /INPUT 1 "CLKHFPU";
    .port_info 11 /INPUT 1 "CLKHFEN";
    .port_info 12 /OUTPUT 1 "CLKHF";
P_0x555556774980 .param/str "CLKHF_DIV" 0 4 2612, "0b00";
P_0x5555567749c0 .param/str "TRIM_EN" 0 4 2611, "0b0";
o0x7f312ac53188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569bf120_0 .net "CLKHF", 0 0, o0x7f312ac53188;  0 drivers
o0x7f312ac531b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569c1f40_0 .net "CLKHFEN", 0 0, o0x7f312ac531b8;  0 drivers
o0x7f312ac531e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569c4d60_0 .net "CLKHFPU", 0 0, o0x7f312ac531e8;  0 drivers
o0x7f312ac53218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569c7b80_0 .net "TRIM0", 0 0, o0x7f312ac53218;  0 drivers
o0x7f312ac53248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569ca9a0_0 .net "TRIM1", 0 0, o0x7f312ac53248;  0 drivers
o0x7f312ac53278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569cd7c0_0 .net "TRIM2", 0 0, o0x7f312ac53278;  0 drivers
o0x7f312ac532a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d05e0_0 .net "TRIM3", 0 0, o0x7f312ac532a8;  0 drivers
o0x7f312ac532d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d0dd0_0 .net "TRIM4", 0 0, o0x7f312ac532d8;  0 drivers
o0x7f312ac53308 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569a9560_0 .net "TRIM5", 0 0, o0x7f312ac53308;  0 drivers
o0x7f312ac53338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569ac380_0 .net "TRIM6", 0 0, o0x7f312ac53338;  0 drivers
o0x7f312ac53368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569af1a0_0 .net "TRIM7", 0 0, o0x7f312ac53368;  0 drivers
o0x7f312ac53398 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569b1fc0_0 .net "TRIM8", 0 0, o0x7f312ac53398;  0 drivers
o0x7f312ac533c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569b4de0_0 .net "TRIM9", 0 0, o0x7f312ac533c8;  0 drivers
S_0x555556a91ec0 .scope module, "SB_I2C" "SB_I2C" 4 2665;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "SCLI";
    .port_info 20 /INPUT 1 "SDAI";
    .port_info 21 /OUTPUT 1 "SBDATO7";
    .port_info 22 /OUTPUT 1 "SBDATO6";
    .port_info 23 /OUTPUT 1 "SBDATO5";
    .port_info 24 /OUTPUT 1 "SBDATO4";
    .port_info 25 /OUTPUT 1 "SBDATO3";
    .port_info 26 /OUTPUT 1 "SBDATO2";
    .port_info 27 /OUTPUT 1 "SBDATO1";
    .port_info 28 /OUTPUT 1 "SBDATO0";
    .port_info 29 /OUTPUT 1 "SBACKO";
    .port_info 30 /OUTPUT 1 "I2CIRQ";
    .port_info 31 /OUTPUT 1 "I2CWKUP";
    .port_info 32 /OUTPUT 1 "SCLO";
    .port_info 33 /OUTPUT 1 "SCLOE";
    .port_info 34 /OUTPUT 1 "SDAO";
    .port_info 35 /OUTPUT 1 "SDAOE";
P_0x55555676ebf0 .param/str "BUS_ADDR74" 0 4 2704, "0b0001";
P_0x55555676ec30 .param/str "I2C_SLAVE_INIT_ADDR" 0 4 2703, "0b1111100001";
o0x7f312ac53668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569b7c00_0 .net "I2CIRQ", 0 0, o0x7f312ac53668;  0 drivers
o0x7f312ac53698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569baa20_0 .net "I2CWKUP", 0 0, o0x7f312ac53698;  0 drivers
o0x7f312ac536c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569bb210_0 .net "SBACKO", 0 0, o0x7f312ac536c8;  0 drivers
o0x7f312ac536f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d71b0_0 .net "SBADRI0", 0 0, o0x7f312ac536f8;  0 drivers
o0x7f312ac53728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d9fd0_0 .net "SBADRI1", 0 0, o0x7f312ac53728;  0 drivers
o0x7f312ac53758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569dcdf0_0 .net "SBADRI2", 0 0, o0x7f312ac53758;  0 drivers
o0x7f312ac53788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569dfc10_0 .net "SBADRI3", 0 0, o0x7f312ac53788;  0 drivers
o0x7f312ac537b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569e2a30_0 .net "SBADRI4", 0 0, o0x7f312ac537b8;  0 drivers
o0x7f312ac537e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569e5850_0 .net "SBADRI5", 0 0, o0x7f312ac537e8;  0 drivers
o0x7f312ac53818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569e8670_0 .net "SBADRI6", 0 0, o0x7f312ac53818;  0 drivers
o0x7f312ac53848 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569eb490_0 .net "SBADRI7", 0 0, o0x7f312ac53848;  0 drivers
o0x7f312ac53878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569ee2b0_0 .net "SBCLKI", 0 0, o0x7f312ac53878;  0 drivers
o0x7f312ac538a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569f10d0_0 .net "SBDATI0", 0 0, o0x7f312ac538a8;  0 drivers
o0x7f312ac538d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569f3ef0_0 .net "SBDATI1", 0 0, o0x7f312ac538d8;  0 drivers
o0x7f312ac53908 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569f6d10_0 .net "SBDATI2", 0 0, o0x7f312ac53908;  0 drivers
o0x7f312ac53938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569f9b30_0 .net "SBDATI3", 0 0, o0x7f312ac53938;  0 drivers
o0x7f312ac53968 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569fc950_0 .net "SBDATI4", 0 0, o0x7f312ac53968;  0 drivers
o0x7f312ac53998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a02bf0_0 .net "SBDATI5", 0 0, o0x7f312ac53998;  0 drivers
o0x7f312ac539c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569bb450_0 .net "SBDATI6", 0 0, o0x7f312ac539c8;  0 drivers
o0x7f312ac539f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d1010_0 .net "SBDATI7", 0 0, o0x7f312ac539f8;  0 drivers
o0x7f312ac53a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a71fc0_0 .net "SBDATO0", 0 0, o0x7f312ac53a28;  0 drivers
o0x7f312ac53a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a72230_0 .net "SBDATO1", 0 0, o0x7f312ac53a58;  0 drivers
o0x7f312ac53a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b09ed0_0 .net "SBDATO2", 0 0, o0x7f312ac53a88;  0 drivers
o0x7f312ac53ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b0d790_0 .net "SBDATO3", 0 0, o0x7f312ac53ab8;  0 drivers
o0x7f312ac53ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b105b0_0 .net "SBDATO4", 0 0, o0x7f312ac53ae8;  0 drivers
o0x7f312ac53b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b133d0_0 .net "SBDATO5", 0 0, o0x7f312ac53b18;  0 drivers
o0x7f312ac53b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b161f0_0 .net "SBDATO6", 0 0, o0x7f312ac53b48;  0 drivers
o0x7f312ac53b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b19010_0 .net "SBDATO7", 0 0, o0x7f312ac53b78;  0 drivers
o0x7f312ac53ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b1be30_0 .net "SBRWI", 0 0, o0x7f312ac53ba8;  0 drivers
o0x7f312ac53bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b1ec50_0 .net "SBSTBI", 0 0, o0x7f312ac53bd8;  0 drivers
o0x7f312ac53c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b21a70_0 .net "SCLI", 0 0, o0x7f312ac53c08;  0 drivers
o0x7f312ac53c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b21f70_0 .net "SCLO", 0 0, o0x7f312ac53c38;  0 drivers
o0x7f312ac53c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b221e0_0 .net "SCLOE", 0 0, o0x7f312ac53c68;  0 drivers
o0x7f312ac53c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af46f0_0 .net "SDAI", 0 0, o0x7f312ac53c98;  0 drivers
o0x7f312ac53cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af7510_0 .net "SDAO", 0 0, o0x7f312ac53cc8;  0 drivers
o0x7f312ac53cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556afa330_0 .net "SDAOE", 0 0, o0x7f312ac53cf8;  0 drivers
S_0x555556a94ce0 .scope module, "SB_IO_I3C" "SB_IO_I3C" 4 2794;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
    .port_info 10 /INPUT 1 "PU_ENB";
    .port_info 11 /INPUT 1 "WEAK_PU_ENB";
P_0x555556b8c410 .param/str "IO_STANDARD" 0 4 2812, "SB_LVCMOS";
P_0x555556b8c450 .param/l "NEG_TRIGGER" 0 4 2811, C4<0>;
P_0x555556b8c490 .param/l "PIN_TYPE" 0 4 2808, C4<000000>;
P_0x555556b8c4d0 .param/l "PULLUP" 0 4 2809, C4<0>;
P_0x555556b8c510 .param/l "WEAK_PULLUP" 0 4 2810, C4<0>;
L_0x555556c69580 .functor BUFZ 1, v0x555556b320b0_0, C4<0>, C4<0>, C4<0>;
L_0x555556c695f0 .functor BUFZ 1, v0x555556b34ed0_0, C4<0>, C4<0>, C4<0>;
o0x7f312ac543e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556afd150_0 .net "CLOCK_ENABLE", 0 0, o0x7f312ac543e8;  0 drivers
v0x555556afff70_0 .net "D_IN_0", 0 0, L_0x555556c69580;  1 drivers
v0x555556b02d90_0 .net "D_IN_1", 0 0, L_0x555556c695f0;  1 drivers
o0x7f312ac54478 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b05bb0_0 .net "D_OUT_0", 0 0, o0x7f312ac54478;  0 drivers
o0x7f312ac544a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b089d0_0 .net "D_OUT_1", 0 0, o0x7f312ac544a8;  0 drivers
o0x7f312ac544d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b08ed0_0 .net "INPUT_CLK", 0 0, o0x7f312ac544d8;  0 drivers
o0x7f312ac54508 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b09140_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f312ac54508;  0 drivers
o0x7f312ac54538 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b22f70_0 .net "OUTPUT_CLK", 0 0, o0x7f312ac54538;  0 drivers
o0x7f312ac54568 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b26830_0 .net "OUTPUT_ENABLE", 0 0, o0x7f312ac54568;  0 drivers
o0x7f312ac54598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b29650_0 .net "PACKAGE_PIN", 0 0, o0x7f312ac54598;  0 drivers
o0x7f312ac545c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2c470_0 .net "PU_ENB", 0 0, o0x7f312ac545c8;  0 drivers
o0x7f312ac545f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2f290_0 .net "WEAK_PU_ENB", 0 0, o0x7f312ac545f8;  0 drivers
v0x555556b320b0_0 .var "din_0", 0 0;
v0x555556b34ed0_0 .var "din_1", 0 0;
v0x555556b37cf0_0 .var "din_q_0", 0 0;
v0x555556b3ab10_0 .var "din_q_1", 0 0;
v0x555556b3b010_0 .var "dout", 0 0;
v0x555556b3bfb0_0 .var "dout_q_0", 0 0;
v0x555556b3f870_0 .var "dout_q_1", 0 0;
v0x555556b42690_0 .var "outclk_delayed_1", 0 0;
v0x555556b454b0_0 .var "outclk_delayed_2", 0 0;
v0x555556b482d0_0 .var "outena_q", 0 0;
E_0x555556b229d0 .event anyedge, v0x555556b454b0_0, v0x555556b3bfb0_0, v0x555556b3f870_0;
E_0x555556ae8290 .event anyedge, v0x555556b42690_0;
E_0x555556ae7ce0 .event anyedge, v0x555556b22f70_0;
E_0x555556ae4ee0 .event anyedge, v0x555556b09140_0, v0x555556b37cf0_0, v0x555556b3ab10_0;
S_0x555556afc9f0 .scope generate, "genblk1" "genblk1" 4 2820, 4 2820 0, S_0x555556a94ce0;
 .timescale -12 -12;
E_0x555556adf2a0 .event posedge, v0x555556b22f70_0;
E_0x555556adc480 .event negedge, v0x555556b22f70_0;
E_0x555556ad9660 .event negedge, v0x555556b08ed0_0;
E_0x555556ad6840 .event posedge, v0x555556b08ed0_0;
S_0x555556a97b00 .scope module, "SB_IO_OD" "SB_IO_OD" 4 2863;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGEPIN";
    .port_info 1 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 2 /INPUT 1 "CLOCKENABLE";
    .port_info 3 /INPUT 1 "INPUTCLK";
    .port_info 4 /INPUT 1 "OUTPUTCLK";
    .port_info 5 /INPUT 1 "OUTPUTENABLE";
    .port_info 6 /INPUT 1 "DOUT1";
    .port_info 7 /INPUT 1 "DOUT0";
    .port_info 8 /OUTPUT 1 "DIN1";
    .port_info 9 /OUTPUT 1 "DIN0";
P_0x555556b89480 .param/l "NEG_TRIGGER" 0 4 2876, C4<0>;
P_0x555556b894c0 .param/l "PIN_TYPE" 0 4 2875, C4<000000>;
L_0x555556c69660 .functor BUFZ 1, v0x555556a82740_0, C4<0>, C4<0>, C4<0>;
L_0x555556c696d0 .functor BUFZ 1, v0x555556a85560_0, C4<0>, C4<0>, C4<0>;
o0x7f312ac54a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b4b0f0_0 .net "CLOCKENABLE", 0 0, o0x7f312ac54a48;  0 drivers
v0x555556b4df10_0 .net "DIN0", 0 0, L_0x555556c69660;  1 drivers
v0x555556b50d30_0 .net "DIN1", 0 0, L_0x555556c696d0;  1 drivers
o0x7f312ac54ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b53b50_0 .net "DOUT0", 0 0, o0x7f312ac54ad8;  0 drivers
o0x7f312ac54b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b54050_0 .net "DOUT1", 0 0, o0x7f312ac54b08;  0 drivers
o0x7f312ac54b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b542c0_0 .net "INPUTCLK", 0 0, o0x7f312ac54b38;  0 drivers
o0x7f312ac54b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a76ec0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac54b68;  0 drivers
o0x7f312ac54b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a79ce0_0 .net "OUTPUTCLK", 0 0, o0x7f312ac54b98;  0 drivers
o0x7f312ac54bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7cb00_0 .net "OUTPUTENABLE", 0 0, o0x7f312ac54bc8;  0 drivers
o0x7f312ac54bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7f920_0 .net "PACKAGEPIN", 0 0, o0x7f312ac54bf8;  0 drivers
v0x555556a82740_0 .var "din_0", 0 0;
v0x555556a85560_0 .var "din_1", 0 0;
v0x555556a88380_0 .var "din_q_0", 0 0;
v0x555556a8b1a0_0 .var "din_q_1", 0 0;
v0x555556a741b0_0 .var "dout", 0 0;
v0x555556a8b6a0_0 .var "dout_q_0", 0 0;
v0x555556a8b910_0 .var "dout_q_1", 0 0;
v0x555556aa53c0_0 .var "outclk_delayed_1", 0 0;
v0x555556aa81e0_0 .var "outclk_delayed_2", 0 0;
v0x555556aab000_0 .var "outena_q", 0 0;
E_0x555556acafe0 .event anyedge, v0x555556aa81e0_0, v0x555556a8b6a0_0, v0x555556a8b910_0;
E_0x555556ac5380 .event anyedge, v0x555556aa53c0_0;
E_0x555556ac2560 .event anyedge, v0x555556a79ce0_0;
E_0x555556abf740 .event anyedge, v0x555556a76ec0_0, v0x555556a88380_0, v0x555556a8b1a0_0;
S_0x555556b188b0 .scope generate, "genblk1" "genblk1" 4 2884, 4 2884 0, S_0x555556a97b00;
 .timescale -12 -12;
E_0x555556ab9c90 .event posedge, v0x555556a79ce0_0;
E_0x555556a9d370 .event negedge, v0x555556a79ce0_0;
E_0x555556a9a550 .event negedge, v0x555556b542c0_0;
E_0x555556a97730 .event posedge, v0x555556b542c0_0;
S_0x555556aad6c0 .scope module, "SB_LEDDA_IP" "SB_LEDDA_IP" 4 2762;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "LEDDCS";
    .port_info 1 /INPUT 1 "LEDDCLK";
    .port_info 2 /INPUT 1 "LEDDDAT7";
    .port_info 3 /INPUT 1 "LEDDDAT6";
    .port_info 4 /INPUT 1 "LEDDDAT5";
    .port_info 5 /INPUT 1 "LEDDDAT4";
    .port_info 6 /INPUT 1 "LEDDDAT3";
    .port_info 7 /INPUT 1 "LEDDDAT2";
    .port_info 8 /INPUT 1 "LEDDDAT1";
    .port_info 9 /INPUT 1 "LEDDDAT0";
    .port_info 10 /INPUT 1 "LEDDADDR3";
    .port_info 11 /INPUT 1 "LEDDADDR2";
    .port_info 12 /INPUT 1 "LEDDADDR1";
    .port_info 13 /INPUT 1 "LEDDADDR0";
    .port_info 14 /INPUT 1 "LEDDDEN";
    .port_info 15 /INPUT 1 "LEDDEXE";
    .port_info 16 /INPUT 1 "LEDDRST";
    .port_info 17 /OUTPUT 1 "PWMOUT0";
    .port_info 18 /OUTPUT 1 "PWMOUT1";
    .port_info 19 /OUTPUT 1 "PWMOUT2";
    .port_info 20 /OUTPUT 1 "LEDDON";
o0x7f312ac54fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aade20_0 .net "LEDDADDR0", 0 0, o0x7f312ac54fe8;  0 drivers
o0x7f312ac55018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab0c40_0 .net "LEDDADDR1", 0 0, o0x7f312ac55018;  0 drivers
o0x7f312ac55048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab3a60_0 .net "LEDDADDR2", 0 0, o0x7f312ac55048;  0 drivers
o0x7f312ac55078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab6880_0 .net "LEDDADDR3", 0 0, o0x7f312ac55078;  0 drivers
o0x7f312ac550a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab7070_0 .net "LEDDCLK", 0 0, o0x7f312ac550a8;  0 drivers
o0x7f312ac550d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a8f800_0 .net "LEDDCS", 0 0, o0x7f312ac550d8;  0 drivers
o0x7f312ac55108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a92620_0 .net "LEDDDAT0", 0 0, o0x7f312ac55108;  0 drivers
o0x7f312ac55138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a95440_0 .net "LEDDDAT1", 0 0, o0x7f312ac55138;  0 drivers
o0x7f312ac55168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a98260_0 .net "LEDDDAT2", 0 0, o0x7f312ac55168;  0 drivers
o0x7f312ac55198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a9b080_0 .net "LEDDDAT3", 0 0, o0x7f312ac55198;  0 drivers
o0x7f312ac551c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a9dea0_0 .net "LEDDDAT4", 0 0, o0x7f312ac551c8;  0 drivers
o0x7f312ac551f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa0cc0_0 .net "LEDDDAT5", 0 0, o0x7f312ac551f8;  0 drivers
o0x7f312ac55228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa14b0_0 .net "LEDDDAT6", 0 0, o0x7f312ac55228;  0 drivers
o0x7f312ac55258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556abd450_0 .net "LEDDDAT7", 0 0, o0x7f312ac55258;  0 drivers
o0x7f312ac55288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ac0270_0 .net "LEDDDEN", 0 0, o0x7f312ac55288;  0 drivers
o0x7f312ac552b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ac3090_0 .net "LEDDEXE", 0 0, o0x7f312ac552b8;  0 drivers
o0x7f312ac552e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ac5eb0_0 .net "LEDDON", 0 0, o0x7f312ac552e8;  0 drivers
o0x7f312ac55318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556acbaf0_0 .net "LEDDRST", 0 0, o0x7f312ac55318;  0 drivers
o0x7f312ac55348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ace910_0 .net "PWMOUT0", 0 0, o0x7f312ac55348;  0 drivers
o0x7f312ac55378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ad1730_0 .net "PWMOUT1", 0 0, o0x7f312ac55378;  0 drivers
o0x7f312ac553a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ad4550_0 .net "PWMOUT2", 0 0, o0x7f312ac553a8;  0 drivers
S_0x555556a81fe0 .scope module, "SB_LED_DRV_CUR" "SB_LED_DRV_CUR" 4 2641;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "EN";
    .port_info 1 /OUTPUT 1 "LEDPU";
o0x7f312ac557c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ad7370_0 .net "EN", 0 0, o0x7f312ac557c8;  0 drivers
o0x7f312ac557f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ada190_0 .net "LEDPU", 0 0, o0x7f312ac557f8;  0 drivers
S_0x555556a84e00 .scope module, "SB_LFOSC" "SB_LFOSC" 4 2616;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKLFPU";
    .port_info 1 /INPUT 1 "CLKLFEN";
    .port_info 2 /OUTPUT 1 "CLKLF";
o0x7f312ac55888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556adcfb0_0 .net "CLKLF", 0 0, o0x7f312ac55888;  0 drivers
o0x7f312ac558b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556adfdd0_0 .net "CLKLFEN", 0 0, o0x7f312ac558b8;  0 drivers
o0x7f312ac558e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae2bf0_0 .net "CLKLFPU", 0 0, o0x7f312ac558e8;  0 drivers
S_0x555556a87c20 .scope module, "SB_LUT4" "SB_LUT4" 4 177;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
P_0x55555696bbb0 .param/l "LUT_INIT" 0 4 184, C4<0000000000000000>;
o0x7f312ac559a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae5a10_0 .net "I0", 0 0, o0x7f312ac559a8;  0 drivers
o0x7f312ac559d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae8e90_0 .net "I1", 0 0, o0x7f312ac559d8;  0 drivers
o0x7f312ac55a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa16f0_0 .net "I2", 0 0, o0x7f312ac55a08;  0 drivers
o0x7f312ac55a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab72b0_0 .net "I3", 0 0, o0x7f312ac55a38;  0 drivers
v0x555556b58260_0 .net "O", 0 0, L_0x555556c6a130;  1 drivers
L_0x7f312abd23c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556b58420_0 .net/2u *"_ivl_0", 7 0, L_0x7f312abd23c0;  1 drivers
v0x5555568a6e90_0 .net *"_ivl_13", 1 0, L_0x555556c69c40;  1 drivers
v0x555556a72890_0 .net *"_ivl_15", 1 0, L_0x555556c69d30;  1 drivers
v0x555556a72ba0_0 .net *"_ivl_19", 0 0, L_0x555556c69f50;  1 drivers
L_0x7f312abd2408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556a73650_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2408;  1 drivers
v0x555556b58ab0_0 .net *"_ivl_21", 0 0, L_0x555556c6a090;  1 drivers
v0x555556b5f840_0 .net *"_ivl_7", 3 0, L_0x555556c69910;  1 drivers
v0x555556b70e00_0 .net *"_ivl_9", 3 0, L_0x555556c69a00;  1 drivers
v0x555556b72190_0 .net "s1", 1 0, L_0x555556c69e10;  1 drivers
v0x555556b77eb0_0 .net "s2", 3 0, L_0x555556c69aa0;  1 drivers
v0x555556b785d0_0 .net "s3", 7 0, L_0x555556c69770;  1 drivers
L_0x555556c69770 .functor MUXZ 8, L_0x7f312abd2408, L_0x7f312abd23c0, o0x7f312ac55a38, C4<>;
L_0x555556c69910 .part L_0x555556c69770, 4, 4;
L_0x555556c69a00 .part L_0x555556c69770, 0, 4;
L_0x555556c69aa0 .functor MUXZ 4, L_0x555556c69a00, L_0x555556c69910, o0x7f312ac55a08, C4<>;
L_0x555556c69c40 .part L_0x555556c69aa0, 2, 2;
L_0x555556c69d30 .part L_0x555556c69aa0, 0, 2;
L_0x555556c69e10 .functor MUXZ 2, L_0x555556c69d30, L_0x555556c69c40, o0x7f312ac559d8, C4<>;
L_0x555556c69f50 .part L_0x555556c69e10, 1, 1;
L_0x555556c6a090 .part L_0x555556c69e10, 0, 1;
L_0x555556c6a130 .functor MUXZ 1, L_0x555556c6a090, L_0x555556c69f50, o0x7f312ac559a8, C4<>;
S_0x555556a8aa40 .scope module, "SB_MAC16" "SB_MAC16" 4 2928;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /INPUT 1 "AHOLD";
    .port_info 7 /INPUT 1 "BHOLD";
    .port_info 8 /INPUT 1 "CHOLD";
    .port_info 9 /INPUT 1 "DHOLD";
    .port_info 10 /INPUT 1 "IRSTTOP";
    .port_info 11 /INPUT 1 "IRSTBOT";
    .port_info 12 /INPUT 1 "ORSTTOP";
    .port_info 13 /INPUT 1 "ORSTBOT";
    .port_info 14 /INPUT 1 "OLOADTOP";
    .port_info 15 /INPUT 1 "OLOADBOT";
    .port_info 16 /INPUT 1 "ADDSUBTOP";
    .port_info 17 /INPUT 1 "ADDSUBBOT";
    .port_info 18 /INPUT 1 "OHOLDTOP";
    .port_info 19 /INPUT 1 "OHOLDBOT";
    .port_info 20 /INPUT 1 "CI";
    .port_info 21 /INPUT 1 "ACCUMCI";
    .port_info 22 /INPUT 1 "SIGNEXTIN";
    .port_info 23 /OUTPUT 32 "O";
    .port_info 24 /OUTPUT 1 "CO";
    .port_info 25 /OUTPUT 1 "ACCUMCO";
    .port_info 26 /OUTPUT 1 "SIGNEXTOUT";
P_0x555556b8dd30 .param/l "A_REG" 0 4 2943, C4<0>;
P_0x555556b8dd70 .param/l "A_SIGNED" 0 4 2959, C4<0>;
P_0x555556b8ddb0 .param/l "BOTADDSUB_CARRYSELECT" 0 4 2957, C4<00>;
P_0x555556b8ddf0 .param/l "BOTADDSUB_LOWERINPUT" 0 4 2955, C4<00>;
P_0x555556b8de30 .param/l "BOTADDSUB_UPPERINPUT" 0 4 2956, C4<0>;
P_0x555556b8de70 .param/l "BOTOUTPUT_SELECT" 0 4 2954, C4<00>;
P_0x555556b8deb0 .param/l "BOT_8x8_MULT_REG" 0 4 2947, C4<0>;
P_0x555556b8def0 .param/l "B_REG" 0 4 2944, C4<0>;
P_0x555556b8df30 .param/l "B_SIGNED" 0 4 2960, C4<0>;
P_0x555556b8df70 .param/l "C_REG" 0 4 2942, C4<0>;
P_0x555556b8dfb0 .param/l "D_REG" 0 4 2945, C4<0>;
P_0x555556b8dff0 .param/l "MODE_8x8" 0 4 2958, C4<0>;
P_0x555556b8e030 .param/l "NEG_TRIGGER" 0 4 2941, C4<0>;
P_0x555556b8e070 .param/l "PIPELINE_16x16_MULT_REG1" 0 4 2948, C4<0>;
P_0x555556b8e0b0 .param/l "PIPELINE_16x16_MULT_REG2" 0 4 2949, C4<0>;
P_0x555556b8e0f0 .param/l "TOPADDSUB_CARRYSELECT" 0 4 2953, C4<00>;
P_0x555556b8e130 .param/l "TOPADDSUB_LOWERINPUT" 0 4 2951, C4<00>;
P_0x555556b8e170 .param/l "TOPADDSUB_UPPERINPUT" 0 4 2952, C4<0>;
P_0x555556b8e1b0 .param/l "TOPOUTPUT_SELECT" 0 4 2950, C4<00>;
P_0x555556b8e1f0 .param/l "TOP_8x8_MULT_REG" 0 4 2946, C4<0>;
o0x7f312ac56098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f312abd2450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555556c6a250 .functor XOR 1, o0x7f312ac56098, L_0x7f312abd2450, C4<0>, C4<0>;
o0x7f312ac55fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555556c6a340 .functor BUFZ 16, o0x7f312ac55fd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f312ac55d98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555556c6a3e0 .functor BUFZ 16, o0x7f312ac55d98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f312ac55f18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555556c6a4b0 .functor BUFZ 16, o0x7f312ac55f18, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f312ac560f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555556c6a5b0 .functor BUFZ 16, o0x7f312ac560f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6b460 .functor BUFZ 16, L_0x555556c6aff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6ba30 .functor BUFZ 16, L_0x555556c6b370, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6baf0 .functor BUFZ 16, L_0x555556c6b780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6bc00 .functor BUFZ 16, L_0x555556c6b870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6c600 .functor BUFZ 32, L_0x555556c6d2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556c6d460 .functor BUFZ 16, v0x55555690e1a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6d4d0 .functor BUFZ 16, L_0x555556c6a3e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6e250 .functor XOR 17, L_0x555556c6da10, L_0x555556c6d8a0, C4<00000000000000000>, C4<00000000000000000>;
o0x7f312ac55e58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c6e400 .functor XOR 1, L_0x555556c6d5b0, o0x7f312ac55e58, C4<0>, C4<0>;
L_0x555556c6d540 .functor XOR 16, L_0x555556c6d760, L_0x555556c6e810, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6ebf0 .functor BUFZ 16, L_0x555556c6e5b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6eeb0 .functor BUFZ 16, v0x555556908560_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6efc0 .functor BUFZ 16, L_0x555556c6a4b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6fc60 .functor XOR 17, L_0x555556c6f4e0, L_0x555556c6f9e0, C4<00000000000000000>, C4<00000000000000000>;
L_0x555556c6fe20 .functor XOR 16, L_0x555556c6f160, L_0x555556c701c0, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c6fd70 .functor BUFZ 16, L_0x555556c706c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555556b78ab0_0 .net "A", 15 0, o0x7f312ac55d98;  0 drivers
o0x7f312ac55dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b78f90_0 .net "ACCUMCI", 0 0, o0x7f312ac55dc8;  0 drivers
v0x555556b79410_0 .net "ACCUMCO", 0 0, L_0x555556c6d5b0;  1 drivers
o0x7f312ac55e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b79970_0 .net "ADDSUBBOT", 0 0, o0x7f312ac55e28;  0 drivers
v0x555556b79e60_0 .net "ADDSUBTOP", 0 0, o0x7f312ac55e58;  0 drivers
o0x7f312ac55e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b7a350_0 .net "AHOLD", 0 0, o0x7f312ac55e88;  0 drivers
v0x555556b7ac10_0 .net "Ah", 15 0, L_0x555556c6a7d0;  1 drivers
v0x555556b7b160_0 .net "Al", 15 0, L_0x555556c6a9b0;  1 drivers
v0x555556b7b650_0 .net "B", 15 0, o0x7f312ac55f18;  0 drivers
o0x7f312ac55f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b7aed0_0 .net "BHOLD", 0 0, o0x7f312ac55f48;  0 drivers
v0x555556b771b0_0 .net "Bh", 15 0, L_0x555556c6ac40;  1 drivers
v0x555556b7d310_0 .net "Bl", 15 0, L_0x555556c6ae60;  1 drivers
v0x555556b855e0_0 .net "C", 15 0, o0x7f312ac55fd8;  0 drivers
o0x7f312ac56008 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b85d20_0 .net "CE", 0 0, o0x7f312ac56008;  0 drivers
o0x7f312ac56038 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b8a640_0 .net "CHOLD", 0 0, o0x7f312ac56038;  0 drivers
o0x7f312ac56068 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b5e030_0 .net "CI", 0 0, o0x7f312ac56068;  0 drivers
v0x5555567d1720_0 .net "CLK", 0 0, o0x7f312ac56098;  0 drivers
v0x5555569ff770_0 .net "CO", 0 0, L_0x555556c6e400;  1 drivers
v0x555556b57b00_0 .net "D", 15 0, o0x7f312ac560f8;  0 drivers
o0x7f312ac56128 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae0250_0 .net "DHOLD", 0 0, o0x7f312ac56128;  0 drivers
L_0x7f312abd29a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556add430_0 .net "HCI", 0 0, L_0x7f312abd29a8;  1 drivers
o0x7f312ac56188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ada610_0 .net "IRSTBOT", 0 0, o0x7f312ac56188;  0 drivers
o0x7f312ac561b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ad49d0_0 .net "IRSTTOP", 0 0, o0x7f312ac561b8;  0 drivers
L_0x7f312abd2ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ad1bb0_0 .net "LCI", 0 0, L_0x7f312abd2ac8;  1 drivers
v0x555556ac9150_0 .net "LCO", 0 0, L_0x555556c6f060;  1 drivers
v0x555556ac6330_0 .net "O", 31 0, L_0x555556c70b80;  1 drivers
o0x7f312ac56278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ac3510_0 .net "OHOLDBOT", 0 0, o0x7f312ac56278;  0 drivers
o0x7f312ac562a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ac06f0_0 .net "OHOLDTOP", 0 0, o0x7f312ac562a8;  0 drivers
o0x7f312ac562d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556abd8d0_0 .net "OLOADBOT", 0 0, o0x7f312ac562d8;  0 drivers
o0x7f312ac56308 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae5e90_0 .net "OLOADTOP", 0 0, o0x7f312ac56308;  0 drivers
o0x7f312ac56338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae3070_0 .net "ORSTBOT", 0 0, o0x7f312ac56338;  0 drivers
o0x7f312ac56368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab9670_0 .net "ORSTTOP", 0 0, o0x7f312ac56368;  0 drivers
v0x555556a9e320_0 .net "Oh", 15 0, L_0x555556c6ebf0;  1 drivers
v0x555556a9e3c0_0 .net "Ol", 15 0, L_0x555556c6fd70;  1 drivers
o0x7f312ac563f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e9eb0_0 .net "SIGNEXTIN", 0 0, o0x7f312ac563f8;  0 drivers
v0x555556a986e0_0 .net "SIGNEXTOUT", 0 0, L_0x555556c6ecb0;  1 drivers
v0x555556a92aa0_0 .net "XW", 15 0, L_0x555556c6d760;  1 drivers
v0x555556a8fc80_0 .net "YZ", 15 0, L_0x555556c6f160;  1 drivers
v0x555556a8bff0_0 .net/2u *"_ivl_0", 0 0, L_0x7f312abd2450;  1 drivers
v0x555556ab3ee0_0 .net *"_ivl_100", 31 0, L_0x555556c6cd70;  1 drivers
L_0x7f312abd2840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556ab10c0_0 .net *"_ivl_103", 15 0, L_0x7f312abd2840;  1 drivers
v0x555556aae2a0_0 .net *"_ivl_104", 31 0, L_0x555556c6d090;  1 drivers
v0x555556aa8660_0 .net *"_ivl_106", 15 0, L_0x555556c6cfa0;  1 drivers
L_0x7f312abd2888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556aa5840_0 .net *"_ivl_108", 15 0, L_0x7f312abd2888;  1 drivers
L_0x7f312abd2498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556a88800_0 .net/2u *"_ivl_12", 7 0, L_0x7f312abd2498;  1 drivers
v0x555556a859e0_0 .net *"_ivl_121", 16 0, L_0x555556c6d800;  1 drivers
L_0x7f312abd28d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a82bc0_0 .net *"_ivl_124", 0 0, L_0x7f312abd28d0;  1 drivers
v0x555556a7fda0_0 .net *"_ivl_125", 16 0, L_0x555556c6da10;  1 drivers
L_0x7f312abd2918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a7a160_0 .net *"_ivl_128", 0 0, L_0x7f312abd2918;  1 drivers
v0x555556a77340_0 .net *"_ivl_129", 15 0, L_0x555556c6dd60;  1 drivers
v0x555556b511b0_0 .net *"_ivl_131", 16 0, L_0x555556c6d8a0;  1 drivers
L_0x7f312abd2960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556b4e390_0 .net *"_ivl_134", 0 0, L_0x7f312abd2960;  1 drivers
v0x555556b4b570_0 .net *"_ivl_135", 16 0, L_0x555556c6e250;  1 drivers
v0x555556b48750_0 .net *"_ivl_137", 16 0, L_0x555556c6e360;  1 drivers
L_0x7f312abd3410 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556b42b10_0 .net *"_ivl_139", 16 0, L_0x7f312abd3410;  1 drivers
v0x555556b3fcf0_0 .net *"_ivl_143", 16 0, L_0x555556c6e650;  1 drivers
v0x555556b38170_0 .net *"_ivl_147", 15 0, L_0x555556c6e810;  1 drivers
v0x555556b35350_0 .net *"_ivl_149", 15 0, L_0x555556c6d540;  1 drivers
v0x555556b32530_0 .net *"_ivl_15", 7 0, L_0x555556c6a6b0;  1 drivers
v0x555556b2f710_0 .net *"_ivl_168", 16 0, L_0x555556c6f3a0;  1 drivers
L_0x7f312abd29f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556b29ad0_0 .net *"_ivl_171", 0 0, L_0x7f312abd29f0;  1 drivers
v0x555556b26cb0_0 .net *"_ivl_172", 16 0, L_0x555556c6f4e0;  1 drivers
L_0x7f312abd2a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556b06030_0 .net *"_ivl_175", 0 0, L_0x7f312abd2a38;  1 drivers
v0x555556b03210_0 .net *"_ivl_176", 15 0, L_0x555556c6f7a0;  1 drivers
v0x555556b003f0_0 .net *"_ivl_178", 16 0, L_0x555556c6f9e0;  1 drivers
L_0x7f312abd24e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556afd5d0_0 .net/2u *"_ivl_18", 7 0, L_0x7f312abd24e0;  1 drivers
L_0x7f312abd2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556af7990_0 .net *"_ivl_181", 0 0, L_0x7f312abd2a80;  1 drivers
v0x555556af4b70_0 .net *"_ivl_182", 16 0, L_0x555556c6fc60;  1 drivers
v0x555556af07b0_0 .net *"_ivl_184", 16 0, L_0x555556c6ef20;  1 drivers
L_0x7f312abd3458 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556b1f0d0_0 .net *"_ivl_186", 16 0, L_0x7f312abd3458;  1 drivers
v0x555556b1c2b0_0 .net *"_ivl_190", 16 0, L_0x555556c6ff30;  1 drivers
v0x555556b19490_0 .net *"_ivl_192", 15 0, L_0x555556c701c0;  1 drivers
v0x555556b16670_0 .net *"_ivl_194", 15 0, L_0x555556c6fe20;  1 drivers
v0x555556b10a30_0 .net *"_ivl_21", 7 0, L_0x555556c6a910;  1 drivers
L_0x7f312abd2528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556b0dc10_0 .net/2u *"_ivl_24", 7 0, L_0x7f312abd2528;  1 drivers
v0x55555698d5d0_0 .net *"_ivl_27", 7 0, L_0x555556c6ab50;  1 drivers
L_0x7f312abd2570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556a71860_0 .net/2u *"_ivl_30", 7 0, L_0x7f312abd2570;  1 drivers
v0x5555569f9fb0_0 .net *"_ivl_33", 7 0, L_0x555556c6adc0;  1 drivers
L_0x7f312abd25b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569f7190_0 .net/2u *"_ivl_38", 7 0, L_0x7f312abd25b8;  1 drivers
v0x5555569f4370_0 .net *"_ivl_41", 7 0, L_0x555556c6b130;  1 drivers
v0x5555569ee730_0 .net *"_ivl_42", 15 0, L_0x555556c6b280;  1 drivers
L_0x7f312abd2600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569eb910_0 .net/2u *"_ivl_46", 7 0, L_0x7f312abd2600;  1 drivers
v0x5555569e2eb0_0 .net *"_ivl_49", 7 0, L_0x555556c6b4d0;  1 drivers
v0x5555569e0090_0 .net *"_ivl_50", 15 0, L_0x555556c6b5c0;  1 drivers
L_0x7f312abd2648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569dd270_0 .net/2u *"_ivl_64", 7 0, L_0x7f312abd2648;  1 drivers
L_0x7f312abd2690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569da450_0 .net/2u *"_ivl_68", 7 0, L_0x7f312abd2690;  1 drivers
v0x5555569d7630_0 .net *"_ivl_72", 31 0, L_0x555556c6bfe0;  1 drivers
L_0x7f312abd26d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555569ffbf0_0 .net *"_ivl_75", 15 0, L_0x7f312abd26d8;  1 drivers
v0x5555569fcdd0_0 .net *"_ivl_76", 31 0, L_0x555556c6c120;  1 drivers
L_0x7f312abd2720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569d33d0_0 .net *"_ivl_79", 7 0, L_0x7f312abd2720;  1 drivers
v0x5555569b8080_0 .net *"_ivl_80", 31 0, L_0x555556c6c360;  1 drivers
v0x5555569b2440_0 .net *"_ivl_82", 23 0, L_0x555556c6bf40;  1 drivers
L_0x7f312abd2768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569ac800_0 .net *"_ivl_84", 7 0, L_0x7f312abd2768;  1 drivers
v0x5555569a99e0_0 .net *"_ivl_86", 31 0, L_0x555556c6c560;  1 drivers
v0x5555569a5cc0_0 .net *"_ivl_88", 31 0, L_0x555556c6c710;  1 drivers
L_0x7f312abd27b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569cdc40_0 .net *"_ivl_91", 7 0, L_0x7f312abd27b0;  1 drivers
v0x5555569cae20_0 .net *"_ivl_92", 31 0, L_0x555556c6ca10;  1 drivers
v0x5555569c8000_0 .net *"_ivl_94", 23 0, L_0x555556c6c920;  1 drivers
L_0x7f312abd27f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555569c23c0_0 .net *"_ivl_96", 7 0, L_0x7f312abd27f8;  1 drivers
v0x5555569bf5a0_0 .net *"_ivl_98", 31 0, L_0x555556c6cc30;  1 drivers
v0x5555569a2680_0 .net "clock", 0 0, L_0x555556c6a250;  1 drivers
v0x55555699f860_0 .net "iA", 15 0, L_0x555556c6a3e0;  1 drivers
v0x55555699ca40_0 .net "iB", 15 0, L_0x555556c6a4b0;  1 drivers
v0x555556999c20_0 .net "iC", 15 0, L_0x555556c6a340;  1 drivers
v0x555556996e00_0 .net "iD", 15 0, L_0x555556c6a5b0;  1 drivers
v0x5555569911c0_0 .net "iF", 15 0, L_0x555556c6b460;  1 drivers
v0x555556a6af10_0 .net "iG", 15 0, L_0x555556c6bc00;  1 drivers
v0x555556a680f0_0 .net "iH", 31 0, L_0x555556c6c600;  1 drivers
v0x555556a652d0_0 .net "iJ", 15 0, L_0x555556c6ba30;  1 drivers
v0x555556a624b0_0 .net "iJ_e", 23 0, L_0x555556c6be00;  1 drivers
v0x555556a5c870_0 .net "iK", 15 0, L_0x555556c6baf0;  1 drivers
v0x555556a59a50_0 .net "iK_e", 23 0, L_0x555556c6bcc0;  1 drivers
v0x555556a51ed0_0 .net "iL", 31 0, L_0x555556c6d2d0;  1 drivers
v0x555556a4f0b0_0 .net "iP", 15 0, L_0x555556c6e5b0;  1 drivers
v0x555556a4c290_0 .net "iQ", 15 0, v0x55555690e1a0_0;  1 drivers
v0x555556a49470_0 .net "iR", 15 0, L_0x555556c706c0;  1 drivers
v0x555556a43830_0 .net "iS", 15 0, v0x555556908560_0;  1 drivers
v0x555556a40a10_0 .net "iW", 15 0, L_0x555556c6d460;  1 drivers
v0x555556a1fd90_0 .net "iX", 15 0, L_0x555556c6d4d0;  1 drivers
v0x555556a1cf70_0 .net "iY", 15 0, L_0x555556c6eeb0;  1 drivers
v0x555556a1a150_0 .net "iZ", 15 0, L_0x555556c6efc0;  1 drivers
v0x555556a17330_0 .net "p_Ah_Bh", 15 0, L_0x555556c6aff0;  1 drivers
v0x555556a116f0_0 .net "p_Ah_Bl", 15 0, L_0x555556c6b780;  1 drivers
v0x555556a0e8d0_0 .net "p_Al_Bh", 15 0, L_0x555556c6b370;  1 drivers
v0x555556a0a510_0 .net "p_Al_Bl", 15 0, L_0x555556c6b870;  1 drivers
v0x555556a38e30_0 .var "rA", 15 0;
v0x555556a36010_0 .var "rB", 15 0;
v0x555556a331f0_0 .var "rC", 15 0;
v0x555556a303d0_0 .var "rD", 15 0;
v0x555556a30470_0 .var "rF", 15 0;
v0x555556a2a790_0 .var "rG", 15 0;
v0x555556a27970_0 .var "rH", 31 0;
v0x555556913de0_0 .var "rJ", 15 0;
v0x555556910fc0_0 .var "rK", 15 0;
v0x55555690e1a0_0 .var "rQ", 15 0;
v0x555556908560_0 .var "rS", 15 0;
E_0x5555568a6f70 .event posedge, v0x555556ae3070_0, v0x5555569a2680_0;
E_0x555556b72270 .event posedge, v0x555556ab9670_0, v0x5555569a2680_0;
E_0x555556b70ee0 .event posedge, v0x555556ada610_0, v0x5555569a2680_0;
E_0x555556b5f920 .event posedge, v0x555556ad49d0_0, v0x5555569a2680_0;
L_0x555556c6a6b0 .part L_0x555556c6a3e0, 8, 8;
L_0x555556c6a7d0 .concat [ 8 8 0 0], L_0x555556c6a6b0, L_0x7f312abd2498;
L_0x555556c6a910 .part L_0x555556c6a3e0, 0, 8;
L_0x555556c6a9b0 .concat [ 8 8 0 0], L_0x555556c6a910, L_0x7f312abd24e0;
L_0x555556c6ab50 .part L_0x555556c6a4b0, 8, 8;
L_0x555556c6ac40 .concat [ 8 8 0 0], L_0x555556c6ab50, L_0x7f312abd2528;
L_0x555556c6adc0 .part L_0x555556c6a4b0, 0, 8;
L_0x555556c6ae60 .concat [ 8 8 0 0], L_0x555556c6adc0, L_0x7f312abd2570;
L_0x555556c6aff0 .arith/mult 16, L_0x555556c6a7d0, L_0x555556c6ac40;
L_0x555556c6b130 .part L_0x555556c6a9b0, 0, 8;
L_0x555556c6b280 .concat [ 8 8 0 0], L_0x555556c6b130, L_0x7f312abd25b8;
L_0x555556c6b370 .arith/mult 16, L_0x555556c6b280, L_0x555556c6ac40;
L_0x555556c6b4d0 .part L_0x555556c6ae60, 0, 8;
L_0x555556c6b5c0 .concat [ 8 8 0 0], L_0x555556c6b4d0, L_0x7f312abd2600;
L_0x555556c6b780 .arith/mult 16, L_0x555556c6a7d0, L_0x555556c6b5c0;
L_0x555556c6b870 .arith/mult 16, L_0x555556c6a9b0, L_0x555556c6ae60;
L_0x555556c6bcc0 .concat [ 16 8 0 0], L_0x555556c6baf0, L_0x7f312abd2648;
L_0x555556c6be00 .concat [ 16 8 0 0], L_0x555556c6ba30, L_0x7f312abd2690;
L_0x555556c6bfe0 .concat [ 16 16 0 0], L_0x555556c6bc00, L_0x7f312abd26d8;
L_0x555556c6c120 .concat [ 24 8 0 0], L_0x555556c6bcc0, L_0x7f312abd2720;
L_0x555556c6bf40 .part L_0x555556c6c120, 0, 24;
L_0x555556c6c360 .concat [ 8 24 0 0], L_0x7f312abd2768, L_0x555556c6bf40;
L_0x555556c6c560 .arith/sum 32, L_0x555556c6bfe0, L_0x555556c6c360;
L_0x555556c6c710 .concat [ 24 8 0 0], L_0x555556c6be00, L_0x7f312abd27b0;
L_0x555556c6c920 .part L_0x555556c6c710, 0, 24;
L_0x555556c6ca10 .concat [ 8 24 0 0], L_0x7f312abd27f8, L_0x555556c6c920;
L_0x555556c6cc30 .arith/sum 32, L_0x555556c6c560, L_0x555556c6ca10;
L_0x555556c6cd70 .concat [ 16 16 0 0], L_0x555556c6b460, L_0x7f312abd2840;
L_0x555556c6cfa0 .part L_0x555556c6cd70, 0, 16;
L_0x555556c6d090 .concat [ 16 16 0 0], L_0x7f312abd2888, L_0x555556c6cfa0;
L_0x555556c6d2d0 .arith/sum 32, L_0x555556c6cc30, L_0x555556c6d090;
L_0x555556c6d5b0 .part L_0x555556c6e650, 16, 1;
L_0x555556c6d760 .part L_0x555556c6e650, 0, 16;
L_0x555556c6d800 .concat [ 16 1 0 0], L_0x555556c6d4d0, L_0x7f312abd28d0;
L_0x555556c6da10 .concat [ 16 1 0 0], L_0x555556c6d460, L_0x7f312abd2918;
LS_0x555556c6dd60_0_0 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6dd60_0_4 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6dd60_0_8 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6dd60_0_12 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
L_0x555556c6dd60 .concat [ 4 4 4 4], LS_0x555556c6dd60_0_0, LS_0x555556c6dd60_0_4, LS_0x555556c6dd60_0_8, LS_0x555556c6dd60_0_12;
L_0x555556c6d8a0 .concat [ 16 1 0 0], L_0x555556c6dd60, L_0x7f312abd2960;
L_0x555556c6e360 .arith/sum 17, L_0x555556c6d800, L_0x555556c6e250;
L_0x555556c6e650 .arith/sum 17, L_0x555556c6e360, L_0x7f312abd3410;
LS_0x555556c6e810_0_0 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6e810_0_4 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6e810_0_8 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
LS_0x555556c6e810_0_12 .concat [ 1 1 1 1], o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58, o0x7f312ac55e58;
L_0x555556c6e810 .concat [ 4 4 4 4], LS_0x555556c6e810_0_0, LS_0x555556c6e810_0_4, LS_0x555556c6e810_0_8, LS_0x555556c6e810_0_12;
L_0x555556c6e5b0 .functor MUXZ 16, L_0x555556c6d540, L_0x555556c6a340, o0x7f312ac56308, C4<>;
L_0x555556c6ecb0 .part L_0x555556c6d4d0, 15, 1;
L_0x555556c6f060 .part L_0x555556c6ff30, 16, 1;
L_0x555556c6f160 .part L_0x555556c6ff30, 0, 16;
L_0x555556c6f3a0 .concat [ 16 1 0 0], L_0x555556c6efc0, L_0x7f312abd29f0;
L_0x555556c6f4e0 .concat [ 16 1 0 0], L_0x555556c6eeb0, L_0x7f312abd2a38;
LS_0x555556c6f7a0_0_0 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c6f7a0_0_4 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c6f7a0_0_8 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c6f7a0_0_12 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
L_0x555556c6f7a0 .concat [ 4 4 4 4], LS_0x555556c6f7a0_0_0, LS_0x555556c6f7a0_0_4, LS_0x555556c6f7a0_0_8, LS_0x555556c6f7a0_0_12;
L_0x555556c6f9e0 .concat [ 16 1 0 0], L_0x555556c6f7a0, L_0x7f312abd2a80;
L_0x555556c6ef20 .arith/sum 17, L_0x555556c6f3a0, L_0x555556c6fc60;
L_0x555556c6ff30 .arith/sum 17, L_0x555556c6ef20, L_0x7f312abd3458;
LS_0x555556c701c0_0_0 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c701c0_0_4 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c701c0_0_8 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
LS_0x555556c701c0_0_12 .concat [ 1 1 1 1], o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28, o0x7f312ac55e28;
L_0x555556c701c0 .concat [ 4 4 4 4], LS_0x555556c701c0_0_0, LS_0x555556c701c0_0_4, LS_0x555556c701c0_0_8, LS_0x555556c701c0_0_12;
L_0x555556c706c0 .functor MUXZ 16, L_0x555556c6fe20, L_0x555556c6a5b0, o0x7f312ac562d8, C4<>;
L_0x555556c70b80 .concat [ 16 16 0 0], L_0x555556c6fd70, L_0x555556c6ebf0;
S_0x555556aa4c60 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 4 2453;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x5555568a5210 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2470, "FIXED";
P_0x5555568a5250 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2471, "FIXED";
P_0x5555568a5290 .param/l "DIVF" 0 4 2478, C4<0000000>;
P_0x5555568a52d0 .param/l "DIVQ" 0 4 2479, C4<000>;
P_0x5555568a5310 .param/l "DIVR" 0 4 2477, C4<0000>;
P_0x5555568a5350 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2481, C4<0>;
P_0x5555568a5390 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2482, C4<0>;
P_0x5555568a53d0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2484, +C4<00000000000000000000000000000001>;
P_0x5555568a5410 .param/l "FDA_FEEDBACK" 0 4 2473, C4<0000>;
P_0x5555568a5450 .param/l "FDA_RELATIVE" 0 4 2474, C4<0000>;
P_0x5555568a5490 .param/str "FEEDBACK_PATH" 0 4 2469, "SIMPLE";
P_0x5555568a54d0 .param/l "FILTER_RANGE" 0 4 2480, C4<000>;
P_0x5555568a5510 .param/str "PLLOUT_SELECT_PORTA" 0 4 2475, "GENCLK";
P_0x5555568a5550 .param/str "PLLOUT_SELECT_PORTB" 0 4 2476, "GENCLK";
P_0x5555568a5590 .param/l "SHIFTREG_DIV_MODE" 0 4 2472, C4<0>;
P_0x5555568a55d0 .param/l "TEST_MODE" 0 4 2483, C4<0>;
o0x7f312ac57c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568fcce0_0 .net "BYPASS", 0 0, o0x7f312ac57c28;  0 drivers
o0x7f312ac57c58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555568f9ec0_0 .net "DYNAMICDELAY", 7 0, o0x7f312ac57c58;  0 drivers
o0x7f312ac57c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f70a0_0 .net "EXTFEEDBACK", 0 0, o0x7f312ac57c88;  0 drivers
o0x7f312ac57cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f7140_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac57cb8;  0 drivers
o0x7f312ac57ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f4280_0 .net "LOCK", 0 0, o0x7f312ac57ce8;  0 drivers
o0x7f312ac57d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f4320_0 .net "PLLOUTCOREA", 0 0, o0x7f312ac57d18;  0 drivers
o0x7f312ac57d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568f1460_0 .net "PLLOUTCOREB", 0 0, o0x7f312ac57d48;  0 drivers
o0x7f312ac57d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556919a20_0 .net "PLLOUTGLOBALA", 0 0, o0x7f312ac57d78;  0 drivers
o0x7f312ac57da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556916c00_0 .net "PLLOUTGLOBALB", 0 0, o0x7f312ac57da8;  0 drivers
o0x7f312ac57dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568ed200_0 .net "REFERENCECLK", 0 0, o0x7f312ac57dd8;  0 drivers
o0x7f312ac57e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d1eb0_0 .net "RESETB", 0 0, o0x7f312ac57e08;  0 drivers
o0x7f312ac57e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568cc270_0 .net "SCLK", 0 0, o0x7f312ac57e38;  0 drivers
o0x7f312ac57e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568c6630_0 .net "SDI", 0 0, o0x7f312ac57e68;  0 drivers
o0x7f312ac57e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568c3810_0 .net "SDO", 0 0, o0x7f312ac57e98;  0 drivers
S_0x555556aa7a80 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 4 2488;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555556364460 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2505, "FIXED";
P_0x5555563644a0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2506, "FIXED";
P_0x5555563644e0 .param/l "DIVF" 0 4 2513, C4<0000000>;
P_0x555556364520 .param/l "DIVQ" 0 4 2514, C4<000>;
P_0x555556364560 .param/l "DIVR" 0 4 2512, C4<0000>;
P_0x5555563645a0 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2516, C4<0>;
P_0x5555563645e0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2517, C4<0>;
P_0x555556364620 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2519, +C4<00000000000000000000000000000001>;
P_0x555556364660 .param/l "FDA_FEEDBACK" 0 4 2508, C4<0000>;
P_0x5555563646a0 .param/l "FDA_RELATIVE" 0 4 2509, C4<0000>;
P_0x5555563646e0 .param/str "FEEDBACK_PATH" 0 4 2504, "SIMPLE";
P_0x555556364720 .param/l "FILTER_RANGE" 0 4 2515, C4<000>;
P_0x555556364760 .param/str "PLLOUT_SELECT_PORTA" 0 4 2510, "GENCLK";
P_0x5555563647a0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2511, "GENCLK";
P_0x5555563647e0 .param/l "SHIFTREG_DIV_MODE" 0 4 2507, C4<00>;
P_0x555556364820 .param/l "TEST_MODE" 0 4 2518, C4<0>;
o0x7f312ac58168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568bfb80_0 .net "BYPASS", 0 0, o0x7f312ac58168;  0 drivers
o0x7f312ac58198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555568e7a70_0 .net "DYNAMICDELAY", 7 0, o0x7f312ac58198;  0 drivers
o0x7f312ac581c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e4c50_0 .net "EXTFEEDBACK", 0 0, o0x7f312ac581c8;  0 drivers
o0x7f312ac581f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e4cf0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac581f8;  0 drivers
o0x7f312ac58228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568e1e30_0 .net "LOCK", 0 0, o0x7f312ac58228;  0 drivers
o0x7f312ac58258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568dc1f0_0 .net "PACKAGEPIN", 0 0, o0x7f312ac58258;  0 drivers
o0x7f312ac58288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568d93d0_0 .net "PLLOUTCOREA", 0 0, o0x7f312ac58288;  0 drivers
o0x7f312ac582b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568bc390_0 .net "PLLOUTCOREB", 0 0, o0x7f312ac582b8;  0 drivers
o0x7f312ac582e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b9570_0 .net "PLLOUTGLOBALA", 0 0, o0x7f312ac582e8;  0 drivers
o0x7f312ac58318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b6750_0 .net "PLLOUTGLOBALB", 0 0, o0x7f312ac58318;  0 drivers
o0x7f312ac58348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568b3930_0 .net "RESETB", 0 0, o0x7f312ac58348;  0 drivers
o0x7f312ac58378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568adcf0_0 .net "SCLK", 0 0, o0x7f312ac58378;  0 drivers
o0x7f312ac583a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568aaed0_0 .net "SDI", 0 0, o0x7f312ac583a8;  0 drivers
o0x7f312ac583d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556984d40_0 .net "SDO", 0 0, o0x7f312ac583d8;  0 drivers
S_0x555556aaa8a0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 4 2419;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x5555563a45d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2436, "FIXED";
P_0x5555563a4610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2437, "FIXED";
P_0x5555563a4650 .param/l "DIVF" 0 4 2443, C4<0000000>;
P_0x5555563a4690 .param/l "DIVQ" 0 4 2444, C4<000>;
P_0x5555563a46d0 .param/l "DIVR" 0 4 2442, C4<0000>;
P_0x5555563a4710 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2446, C4<0>;
P_0x5555563a4750 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2447, C4<0>;
P_0x5555563a4790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2449, +C4<00000000000000000000000000000001>;
P_0x5555563a47d0 .param/l "FDA_FEEDBACK" 0 4 2439, C4<0000>;
P_0x5555563a4810 .param/l "FDA_RELATIVE" 0 4 2440, C4<0000>;
P_0x5555563a4850 .param/str "FEEDBACK_PATH" 0 4 2435, "SIMPLE";
P_0x5555563a4890 .param/l "FILTER_RANGE" 0 4 2445, C4<000>;
P_0x5555563a48d0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2441, "GENCLK";
P_0x5555563a4910 .param/l "SHIFTREG_DIV_MODE" 0 4 2438, C4<0>;
P_0x5555563a4950 .param/l "TEST_MODE" 0 4 2448, C4<0>;
o0x7f312ac586a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556981f20_0 .net "BYPASS", 0 0, o0x7f312ac586a8;  0 drivers
o0x7f312ac586d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55555697f100_0 .net "DYNAMICDELAY", 7 0, o0x7f312ac586d8;  0 drivers
o0x7f312ac58708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555697c2e0_0 .net "EXTFEEDBACK", 0 0, o0x7f312ac58708;  0 drivers
o0x7f312ac58738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555697c380_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac58738;  0 drivers
o0x7f312ac58768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569766a0_0 .net "LOCK", 0 0, o0x7f312ac58768;  0 drivers
o0x7f312ac58798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556973880_0 .net "PACKAGEPIN", 0 0, o0x7f312ac58798;  0 drivers
o0x7f312ac587c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555696bd00_0 .net "PLLOUTCOREA", 0 0, o0x7f312ac587c8;  0 drivers
o0x7f312ac587f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556968ee0_0 .net "PLLOUTCOREB", 0 0, o0x7f312ac587f8;  0 drivers
o0x7f312ac58828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569660c0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f312ac58828;  0 drivers
o0x7f312ac58858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569632a0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f312ac58858;  0 drivers
o0x7f312ac58888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555695d660_0 .net "RESETB", 0 0, o0x7f312ac58888;  0 drivers
o0x7f312ac588b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555695a840_0 .net "SCLK", 0 0, o0x7f312ac588b8;  0 drivers
o0x7f312ac588e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556939bc0_0 .net "SDI", 0 0, o0x7f312ac588e8;  0 drivers
o0x7f312ac58918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556936da0_0 .net "SDO", 0 0, o0x7f312ac58918;  0 drivers
S_0x555556a7f1c0 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 4 2357;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x5555562e7b20 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2372, "FIXED";
P_0x5555562e7b60 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2373, "FIXED";
P_0x5555562e7ba0 .param/l "DIVF" 0 4 2379, C4<0000000>;
P_0x5555562e7be0 .param/l "DIVQ" 0 4 2380, C4<000>;
P_0x5555562e7c20 .param/l "DIVR" 0 4 2378, C4<0000>;
P_0x5555562e7c60 .param/l "ENABLE_ICEGATE" 0 4 2382, C4<0>;
P_0x5555562e7ca0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2384, +C4<00000000000000000000000000000001>;
P_0x5555562e7ce0 .param/l "FDA_FEEDBACK" 0 4 2375, C4<0000>;
P_0x5555562e7d20 .param/l "FDA_RELATIVE" 0 4 2376, C4<0000>;
P_0x5555562e7d60 .param/str "FEEDBACK_PATH" 0 4 2371, "SIMPLE";
P_0x5555562e7da0 .param/l "FILTER_RANGE" 0 4 2381, C4<000>;
P_0x5555562e7de0 .param/str "PLLOUT_SELECT" 0 4 2377, "GENCLK";
P_0x5555562e7e20 .param/l "SHIFTREG_DIV_MODE" 0 4 2374, C4<0>;
P_0x5555562e7e60 .param/l "TEST_MODE" 0 4 2383, C4<0>;
o0x7f312ac58be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556933f80_0 .net "BYPASS", 0 0, o0x7f312ac58be8;  0 drivers
o0x7f312ac58c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556931160_0 .net "DYNAMICDELAY", 7 0, o0x7f312ac58c18;  0 drivers
o0x7f312ac58c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555692b520_0 .net "EXTFEEDBACK", 0 0, o0x7f312ac58c48;  0 drivers
o0x7f312ac58c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555692b5c0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac58c78;  0 drivers
o0x7f312ac58ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556928700_0 .net "LOCK", 0 0, o0x7f312ac58ca8;  0 drivers
o0x7f312ac58cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556924340_0 .net "PLLOUTCORE", 0 0, o0x7f312ac58cd8;  0 drivers
o0x7f312ac58d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556952c60_0 .net "PLLOUTGLOBAL", 0 0, o0x7f312ac58d08;  0 drivers
o0x7f312ac58d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555694fe40_0 .net "REFERENCECLK", 0 0, o0x7f312ac58d38;  0 drivers
o0x7f312ac58d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555694d020_0 .net "RESETB", 0 0, o0x7f312ac58d68;  0 drivers
o0x7f312ac58d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555694a200_0 .net "SCLK", 0 0, o0x7f312ac58d98;  0 drivers
o0x7f312ac58dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569445c0_0 .net "SDI", 0 0, o0x7f312ac58dc8;  0 drivers
o0x7f312ac58df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569417a0_0 .net "SDO", 0 0, o0x7f312ac58df8;  0 drivers
S_0x555556b4a990 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 4 2388;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x555556424f70 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2403, "FIXED";
P_0x555556424fb0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2404, "FIXED";
P_0x555556424ff0 .param/l "DIVF" 0 4 2410, C4<0000000>;
P_0x555556425030 .param/l "DIVQ" 0 4 2411, C4<000>;
P_0x555556425070 .param/l "DIVR" 0 4 2409, C4<0000>;
P_0x5555564250b0 .param/l "ENABLE_ICEGATE" 0 4 2413, C4<0>;
P_0x5555564250f0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2415, +C4<00000000000000000000000000000001>;
P_0x555556425130 .param/l "FDA_FEEDBACK" 0 4 2406, C4<0000>;
P_0x555556425170 .param/l "FDA_RELATIVE" 0 4 2407, C4<0000>;
P_0x5555564251b0 .param/str "FEEDBACK_PATH" 0 4 2402, "SIMPLE";
P_0x5555564251f0 .param/l "FILTER_RANGE" 0 4 2412, C4<000>;
P_0x555556425230 .param/str "PLLOUT_SELECT" 0 4 2408, "GENCLK";
P_0x555556425270 .param/l "SHIFTREG_DIV_MODE" 0 4 2405, C4<0>;
P_0x5555564252b0 .param/l "TEST_MODE" 0 4 2414, C4<0>;
o0x7f312ac59068 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556829440_0 .net "BYPASS", 0 0, o0x7f312ac59068;  0 drivers
o0x7f312ac59098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556826620_0 .net "DYNAMICDELAY", 7 0, o0x7f312ac59098;  0 drivers
o0x7f312ac590c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556823800_0 .net "EXTFEEDBACK", 0 0, o0x7f312ac590c8;  0 drivers
o0x7f312ac590f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568238a0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f312ac590f8;  0 drivers
o0x7f312ac59128 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555681dbc0_0 .net "LOCK", 0 0, o0x7f312ac59128;  0 drivers
o0x7f312ac59158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555681ada0_0 .net "PACKAGEPIN", 0 0, o0x7f312ac59158;  0 drivers
o0x7f312ac59188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556812340_0 .net "PLLOUTCORE", 0 0, o0x7f312ac59188;  0 drivers
o0x7f312ac591b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555680f520_0 .net "PLLOUTGLOBAL", 0 0, o0x7f312ac591b8;  0 drivers
o0x7f312ac591e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555680c700_0 .net "RESETB", 0 0, o0x7f312ac591e8;  0 drivers
o0x7f312ac59218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568098e0_0 .net "SCLK", 0 0, o0x7f312ac59218;  0 drivers
o0x7f312ac59248 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556806ac0_0 .net "SDI", 0 0, o0x7f312ac59248;  0 drivers
o0x7f312ac59278 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555682f080_0 .net "SDO", 0 0, o0x7f312ac59278;  0 drivers
S_0x555556b4d7b0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 4 1658;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556442b20 .param/l "INIT_0" 0 4 1674, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442b60 .param/l "INIT_1" 0 4 1675, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442ba0 .param/l "INIT_2" 0 4 1676, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442be0 .param/l "INIT_3" 0 4 1677, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442c20 .param/l "INIT_4" 0 4 1678, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442c60 .param/l "INIT_5" 0 4 1679, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442ca0 .param/l "INIT_6" 0 4 1680, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442ce0 .param/l "INIT_7" 0 4 1681, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442d20 .param/l "INIT_8" 0 4 1682, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442d60 .param/l "INIT_9" 0 4 1683, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442da0 .param/l "INIT_A" 0 4 1684, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442de0 .param/l "INIT_B" 0 4 1685, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442e20 .param/l "INIT_C" 0 4 1686, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442e60 .param/l "INIT_D" 0 4 1687, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442ea0 .param/l "INIT_E" 0 4 1688, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442ee0 .param/l "INIT_F" 0 4 1689, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556442f20 .param/str "INIT_FILE" 0 4 1691, "\000";
P_0x555556442f60 .param/l "READ_MODE" 0 4 1672, +C4<00000000000000000000000000000000>;
P_0x555556442fa0 .param/l "WRITE_MODE" 0 4 1671, +C4<00000000000000000000000000000000>;
o0x7f312ac599f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c70f00 .functor NOT 1, o0x7f312ac599f8, C4<0>, C4<0>, C4<0>;
o0x7f312ac594e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556849680_0 .net "MASK", 15 0, o0x7f312ac594e8;  0 drivers
o0x7f312ac59518 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556840b80_0 .net "RADDR", 10 0, o0x7f312ac59518;  0 drivers
o0x7f312ac59578 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556840c20_0 .net "RCLKE", 0 0, o0x7f312ac59578;  0 drivers
v0x55555683dd60_0 .net "RCLKN", 0 0, o0x7f312ac599f8;  0 drivers
v0x55555683de00_0 .net "RDATA", 15 0, L_0x555556c70e40;  1 drivers
o0x7f312ac59608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568399a0_0 .net "RE", 0 0, o0x7f312ac59608;  0 drivers
o0x7f312ac59668 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556839a40_0 .net "WADDR", 10 0, o0x7f312ac59668;  0 drivers
o0x7f312ac59698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555568682c0_0 .net "WCLK", 0 0, o0x7f312ac59698;  0 drivers
o0x7f312ac596c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556868360_0 .net "WCLKE", 0 0, o0x7f312ac596c8;  0 drivers
o0x7f312ac596f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555568654a0_0 .net "WDATA", 15 0, o0x7f312ac596f8;  0 drivers
o0x7f312ac59758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556865540_0 .net "WE", 0 0, o0x7f312ac59758;  0 drivers
S_0x555556b1b6d0 .scope module, "RAM" "SB_RAM40_4K" 4 1713, 4 1419 0, S_0x555556b4d7b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556428080 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564280c0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428100 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428140 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428180 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564281c0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428200 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428240 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428280 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564282c0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428300 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428340 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428380 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564283c0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428400 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428440 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556428480 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555564284c0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555556428500 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x5555567c06e0_0 .net "MASK", 15 0, o0x7f312ac594e8;  alias, 0 drivers
v0x55555689a3a0_0 .net "RADDR", 10 0, o0x7f312ac59518;  alias, 0 drivers
v0x555556897580_0 .net "RCLK", 0 0, L_0x555556c70f00;  1 drivers
v0x555556897620_0 .net "RCLKE", 0 0, o0x7f312ac59578;  alias, 0 drivers
v0x555556894760_0 .net "RDATA", 15 0, L_0x555556c70e40;  alias, 1 drivers
v0x555556891940_0 .var "RDATA_I", 15 0;
v0x55555688bd00_0 .net "RE", 0 0, o0x7f312ac59608;  alias, 0 drivers
L_0x7f312abd2b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556888ee0_0 .net "RMASK_I", 15 0, L_0x7f312abd2b10;  1 drivers
v0x555556881360_0 .net "WADDR", 10 0, o0x7f312ac59668;  alias, 0 drivers
v0x55555687e540_0 .net "WCLK", 0 0, o0x7f312ac59698;  alias, 0 drivers
v0x55555687b720_0 .net "WCLKE", 0 0, o0x7f312ac596c8;  alias, 0 drivers
v0x555556878900_0 .net "WDATA", 15 0, o0x7f312ac596f8;  alias, 0 drivers
v0x555556872cc0_0 .net "WDATA_I", 15 0, L_0x555556c70d80;  1 drivers
v0x55555686fea0_0 .net "WE", 0 0, o0x7f312ac59758;  alias, 0 drivers
v0x55555684f220_0 .net "WMASK_I", 15 0, L_0x555556c70cc0;  1 drivers
v0x55555684c400_0 .var/i "i", 31 0;
v0x5555568495e0 .array "memory", 255 0, 15 0;
E_0x555556b58b90 .event posedge, v0x555556897580_0;
E_0x555556a73730 .event posedge, v0x55555687e540_0;
S_0x555556b1e4f0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556b1b6d0;
 .timescale -12 -12;
L_0x555556c70cc0 .functor BUFZ 16, o0x7f312ac594e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556b21310 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556b1b6d0;
 .timescale -12 -12;
S_0x555556af3f90 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556b1b6d0;
 .timescale -12 -12;
L_0x555556c70d80 .functor BUFZ 16, o0x7f312ac596f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556af6db0 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556b1b6d0;
 .timescale -12 -12;
L_0x555556c70e40 .functor BUFZ 16, v0x555556891940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556b505d0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 4 1930;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556439af0 .param/l "INIT_0" 0 4 1946, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439b30 .param/l "INIT_1" 0 4 1947, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439b70 .param/l "INIT_2" 0 4 1948, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439bb0 .param/l "INIT_3" 0 4 1949, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439bf0 .param/l "INIT_4" 0 4 1950, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439c30 .param/l "INIT_5" 0 4 1951, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439c70 .param/l "INIT_6" 0 4 1952, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439cb0 .param/l "INIT_7" 0 4 1953, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439cf0 .param/l "INIT_8" 0 4 1954, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439d30 .param/l "INIT_9" 0 4 1955, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439d70 .param/l "INIT_A" 0 4 1956, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439db0 .param/l "INIT_B" 0 4 1957, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439df0 .param/l "INIT_C" 0 4 1958, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439e30 .param/l "INIT_D" 0 4 1959, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439e70 .param/l "INIT_E" 0 4 1960, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439eb0 .param/l "INIT_F" 0 4 1961, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556439ef0 .param/str "INIT_FILE" 0 4 1963, "\000";
P_0x555556439f30 .param/l "READ_MODE" 0 4 1944, +C4<00000000000000000000000000000000>;
P_0x555556439f70 .param/l "WRITE_MODE" 0 4 1943, +C4<00000000000000000000000000000000>;
o0x7f312ac5a148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c711b0 .functor NOT 1, o0x7f312ac5a148, C4<0>, C4<0>, C4<0>;
o0x7f312ac5a178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c71220 .functor NOT 1, o0x7f312ac5a178, C4<0>, C4<0>, C4<0>;
o0x7f312ac59c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556a8be60_0 .net "MASK", 15 0, o0x7f312ac59c38;  0 drivers
o0x7f312ac59c68 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556ab8200_0 .net "RADDR", 10 0, o0x7f312ac59c68;  0 drivers
o0x7f312ac59cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ab7470_0 .net "RCLKE", 0 0, o0x7f312ac59cc8;  0 drivers
v0x5555566da810_0 .net "RCLKN", 0 0, o0x7f312ac5a148;  0 drivers
v0x5555566da8b0_0 .net "RDATA", 15 0, L_0x555556c710f0;  1 drivers
o0x7f312ac59d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556acbf70_0 .net "RE", 0 0, o0x7f312ac59d58;  0 drivers
o0x7f312ac59db8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556ae8450_0 .net "WADDR", 10 0, o0x7f312ac59db8;  0 drivers
o0x7f312ac59e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ae5630_0 .net "WCLKE", 0 0, o0x7f312ac59e18;  0 drivers
v0x555556ae2810_0 .net "WCLKN", 0 0, o0x7f312ac5a178;  0 drivers
o0x7f312ac59e48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556ae28b0_0 .net "WDATA", 15 0, o0x7f312ac59e48;  0 drivers
o0x7f312ac59ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556adf9f0_0 .net "WE", 0 0, o0x7f312ac59ea8;  0 drivers
S_0x555556af9bd0 .scope module, "RAM" "SB_RAM40_4K" 4 1985, 4 1419 0, S_0x555556b505d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556422be0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422c20 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422c60 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422ca0 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422ce0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422d20 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422d60 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422da0 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422de0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422e20 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422e60 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422ea0 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422ee0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422f20 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422f60 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422fa0 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556422fe0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555556423020 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555556423060 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x5555568a3590_0 .net "MASK", 15 0, o0x7f312ac59c38;  alias, 0 drivers
v0x5555568a3630_0 .net "RADDR", 10 0, o0x7f312ac59c68;  alias, 0 drivers
v0x5555567ea390_0 .net "RCLK", 0 0, L_0x555556c711b0;  1 drivers
v0x5555567ea430_0 .net "RCLKE", 0 0, o0x7f312ac59cc8;  alias, 0 drivers
v0x5555567fff50_0 .net "RDATA", 15 0, L_0x555556c710f0;  alias, 1 drivers
v0x555556b6c6e0_0 .var "RDATA_I", 15 0;
v0x55555678d530_0 .net "RE", 0 0, o0x7f312ac59d58;  alias, 0 drivers
L_0x7f312abd2b58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555671a2d0_0 .net "RMASK_I", 15 0, L_0x7f312abd2b58;  1 drivers
v0x555556b22ce0_0 .net "WADDR", 10 0, o0x7f312ac59db8;  alias, 0 drivers
v0x555556b22690_0 .net "WCLK", 0 0, L_0x555556c71220;  1 drivers
v0x555556b22750_0 .net "WCLKE", 0 0, o0x7f312ac59e18;  alias, 0 drivers
v0x555556b09c40_0 .net "WDATA", 15 0, o0x7f312ac59e48;  alias, 0 drivers
v0x555556b09d00_0 .net "WDATA_I", 15 0, L_0x555556c71030;  1 drivers
v0x555556af0190_0 .net "WE", 0 0, o0x7f312ac59ea8;  alias, 0 drivers
v0x555556af0250_0 .net "WMASK_I", 15 0, L_0x555556c70f70;  1 drivers
v0x555556aa18e0_0 .var/i "i", 31 0;
v0x555556a8bdc0 .array "memory", 255 0, 15 0;
E_0x555556a72c80 .event posedge, v0x5555567ea390_0;
E_0x555556a72970 .event posedge, v0x555556b22690_0;
S_0x555556b15a90 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556af9bd0;
 .timescale -12 -12;
L_0x555556c70f70 .functor BUFZ 16, o0x7f312ac59c38, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555668b550 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556af9bd0;
 .timescale -12 -12;
S_0x55555668bb70 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556af9bd0;
 .timescale -12 -12;
L_0x555556c71030 .functor BUFZ 16, o0x7f312ac59e48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556688d00 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556af9bd0;
 .timescale -12 -12;
L_0x555556c710f0 .functor BUFZ 16, v0x555556b6c6e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556b533f0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 4 1794;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556440fd0 .param/l "INIT_0" 0 4 1810, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441010 .param/l "INIT_1" 0 4 1811, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441050 .param/l "INIT_2" 0 4 1812, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441090 .param/l "INIT_3" 0 4 1813, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564410d0 .param/l "INIT_4" 0 4 1814, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441110 .param/l "INIT_5" 0 4 1815, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441150 .param/l "INIT_6" 0 4 1816, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441190 .param/l "INIT_7" 0 4 1817, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564411d0 .param/l "INIT_8" 0 4 1818, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441210 .param/l "INIT_9" 0 4 1819, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441250 .param/l "INIT_A" 0 4 1820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441290 .param/l "INIT_B" 0 4 1821, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564412d0 .param/l "INIT_C" 0 4 1822, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441310 .param/l "INIT_D" 0 4 1823, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441350 .param/l "INIT_E" 0 4 1824, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556441390 .param/l "INIT_F" 0 4 1825, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555564413d0 .param/str "INIT_FILE" 0 4 1827, "\000";
P_0x555556441410 .param/l "READ_MODE" 0 4 1808, +C4<00000000000000000000000000000000>;
P_0x555556441450 .param/l "WRITE_MODE" 0 4 1807, +C4<00000000000000000000000000000000>;
o0x7f312ac5a8c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c714d0 .functor NOT 1, o0x7f312ac5a8c8, C4<0>, C4<0>, C4<0>;
o0x7f312ac5a3b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556aadae0_0 .net "MASK", 15 0, o0x7f312ac5a3b8;  0 drivers
o0x7f312ac5a3e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556aa7e00_0 .net "RADDR", 10 0, o0x7f312ac5a3e8;  0 drivers
o0x7f312ac5a418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa4fe0_0 .net "RCLK", 0 0, o0x7f312ac5a418;  0 drivers
o0x7f312ac5a448 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa2530_0 .net "RCLKE", 0 0, o0x7f312ac5a448;  0 drivers
v0x555556aa22a0_0 .net "RDATA", 15 0, L_0x555556c71410;  1 drivers
o0x7f312ac5a4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556aa1df0_0 .net "RE", 0 0, o0x7f312ac5a4d8;  0 drivers
o0x7f312ac5a538 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556a9b500_0 .net "WADDR", 10 0, o0x7f312ac5a538;  0 drivers
o0x7f312ac5a598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a8adc0_0 .net "WCLKE", 0 0, o0x7f312ac5a598;  0 drivers
v0x555556a87fa0_0 .net "WCLKN", 0 0, o0x7f312ac5a8c8;  0 drivers
o0x7f312ac5a5c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556a88040_0 .net "WDATA", 15 0, o0x7f312ac5a5c8;  0 drivers
o0x7f312ac5a628 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a85180_0 .net "WE", 0 0, o0x7f312ac5a628;  0 drivers
S_0x5555568a6520 .scope module, "RAM" "SB_RAM40_4K" 4 1849, 4 1419 0, S_0x555556b533f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x55555641eae0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eb20 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eb60 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eba0 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ebe0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ec20 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ec60 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eca0 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ece0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ed20 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ed60 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eda0 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ede0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ee20 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641ee60 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eea0 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55555641eee0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x55555641ef20 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x55555641ef60 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556a9aca0_0 .net "MASK", 15 0, o0x7f312ac5a3b8;  alias, 0 drivers
v0x555556a9ad60_0 .net "RADDR", 10 0, o0x7f312ac5a3e8;  alias, 0 drivers
v0x555556a97e80_0 .net "RCLK", 0 0, o0x7f312ac5a418;  alias, 0 drivers
v0x555556a95060_0 .net "RCLKE", 0 0, o0x7f312ac5a448;  alias, 0 drivers
v0x555556a95100_0 .net "RDATA", 15 0, L_0x555556c71410;  alias, 1 drivers
v0x555556a92240_0 .var "RDATA_I", 15 0;
v0x555556a8f420_0 .net "RE", 0 0, o0x7f312ac5a4d8;  alias, 0 drivers
L_0x7f312abd2ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a8f4e0_0 .net "RMASK_I", 15 0, L_0x7f312abd2ba0;  1 drivers
v0x555556a8cb00_0 .net "WADDR", 10 0, o0x7f312ac5a538;  alias, 0 drivers
v0x555556a8c7e0_0 .net "WCLK", 0 0, L_0x555556c714d0;  1 drivers
v0x555556a8c8a0_0 .net "WCLKE", 0 0, o0x7f312ac5a598;  alias, 0 drivers
v0x555556a8c330_0 .net "WDATA", 15 0, o0x7f312ac5a5c8;  alias, 0 drivers
v0x555556ab64a0_0 .net "WDATA_I", 15 0, L_0x555556c71350;  1 drivers
v0x555556ab3680_0 .net "WE", 0 0, o0x7f312ac5a628;  alias, 0 drivers
v0x555556ab3740_0 .net "WMASK_I", 15 0, L_0x555556c71290;  1 drivers
v0x555556ab0860_0 .var/i "i", 31 0;
v0x555556aada40 .array "memory", 255 0, 15 0;
E_0x555556a9dbd0 .event posedge, v0x555556a97e80_0;
E_0x555556990210 .event posedge, v0x555556a8c7e0_0;
S_0x555556b0d030 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555568a6520;
 .timescale -12 -12;
L_0x555556c71290 .functor BUFZ 16, o0x7f312ac5a3b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556b0fe50 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555568a6520;
 .timescale -12 -12;
S_0x555556b12c70 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555568a6520;
 .timescale -12 -12;
L_0x555556c71350 .functor BUFZ 16, o0x7f312ac5a5c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555668b110 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555568a6520;
 .timescale -12 -12;
L_0x555556c71410 .functor BUFZ 16, v0x555556a92240_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556a76760 .scope module, "SB_RGBA_DRV" "SB_RGBA_DRV" 4 2624;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CURREN";
    .port_info 1 /INPUT 1 "RGBLEDEN";
    .port_info 2 /INPUT 1 "RGB0PWM";
    .port_info 3 /INPUT 1 "RGB1PWM";
    .port_info 4 /INPUT 1 "RGB2PWM";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x5555567c3080 .param/str "CURRENT_MODE" 0 4 2634, "0b0";
P_0x5555567c30c0 .param/str "RGB0_CURRENT" 0 4 2635, "0b000000";
P_0x5555567c3100 .param/str "RGB1_CURRENT" 0 4 2636, "0b000000";
P_0x5555567c3140 .param/str "RGB2_CURRENT" 0 4 2637, "0b000000";
o0x7f312ac5ab08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a82360_0 .net "CURREN", 0 0, o0x7f312ac5ab08;  0 drivers
o0x7f312ac5ab38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7f540_0 .net "RGB0", 0 0, o0x7f312ac5ab38;  0 drivers
o0x7f312ac5ab68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7f600_0 .net "RGB0PWM", 0 0, o0x7f312ac5ab68;  0 drivers
o0x7f312ac5ab98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7c720_0 .net "RGB1", 0 0, o0x7f312ac5ab98;  0 drivers
o0x7f312ac5abc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a7c7e0_0 .net "RGB1PWM", 0 0, o0x7f312ac5abc8;  0 drivers
o0x7f312ac5abf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a79900_0 .net "RGB2", 0 0, o0x7f312ac5abf8;  0 drivers
o0x7f312ac5ac28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a799c0_0 .net "RGB2PWM", 0 0, o0x7f312ac5ac28;  0 drivers
o0x7f312ac5ac58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a76ae0_0 .net "RGBLEDEN", 0 0, o0x7f312ac5ac58;  0 drivers
S_0x555556a79580 .scope module, "SB_RGB_DRV" "SB_RGB_DRV" 4 2648;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "RGBLEDEN";
    .port_info 1 /INPUT 1 "RGB0PWM";
    .port_info 2 /INPUT 1 "RGB1PWM";
    .port_info 3 /INPUT 1 "RGB2PWM";
    .port_info 4 /INPUT 1 "RGBPU";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x5555567c5ea0 .param/str "CURRENT_MODE" 0 4 2658, "0b0";
P_0x5555567c5ee0 .param/str "RGB0_CURRENT" 0 4 2659, "0b000000";
P_0x5555567c5f20 .param/str "RGB1_CURRENT" 0 4 2660, "0b000000";
P_0x5555567c5f60 .param/str "RGB2_CURRENT" 0 4 2661, "0b000000";
o0x7f312ac5ae08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a73f30_0 .net "RGB0", 0 0, o0x7f312ac5ae08;  0 drivers
o0x7f312ac5ae38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a73c40_0 .net "RGB0PWM", 0 0, o0x7f312ac5ae38;  0 drivers
o0x7f312ac5ae68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a73d00_0 .net "RGB1", 0 0, o0x7f312ac5ae68;  0 drivers
o0x7f312ac5ae98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b53770_0 .net "RGB1PWM", 0 0, o0x7f312ac5ae98;  0 drivers
o0x7f312ac5aec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b53830_0 .net "RGB2", 0 0, o0x7f312ac5aec8;  0 drivers
o0x7f312ac5aef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b50950_0 .net "RGB2PWM", 0 0, o0x7f312ac5aef8;  0 drivers
o0x7f312ac5af28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b509f0_0 .net "RGBLEDEN", 0 0, o0x7f312ac5af28;  0 drivers
o0x7f312ac5af58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b4db30_0 .net "RGBPU", 0 0, o0x7f312ac5af58;  0 drivers
S_0x555556a7c3a0 .scope module, "SB_SPI" "SB_SPI" 4 2708;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "MI";
    .port_info 20 /INPUT 1 "SI";
    .port_info 21 /INPUT 1 "SCKI";
    .port_info 22 /INPUT 1 "SCSNI";
    .port_info 23 /OUTPUT 1 "SBDATO7";
    .port_info 24 /OUTPUT 1 "SBDATO6";
    .port_info 25 /OUTPUT 1 "SBDATO5";
    .port_info 26 /OUTPUT 1 "SBDATO4";
    .port_info 27 /OUTPUT 1 "SBDATO3";
    .port_info 28 /OUTPUT 1 "SBDATO2";
    .port_info 29 /OUTPUT 1 "SBDATO1";
    .port_info 30 /OUTPUT 1 "SBDATO0";
    .port_info 31 /OUTPUT 1 "SBACKO";
    .port_info 32 /OUTPUT 1 "SPIIRQ";
    .port_info 33 /OUTPUT 1 "SPIWKUP";
    .port_info 34 /OUTPUT 1 "SO";
    .port_info 35 /OUTPUT 1 "SOE";
    .port_info 36 /OUTPUT 1 "MO";
    .port_info 37 /OUTPUT 1 "MOE";
    .port_info 38 /OUTPUT 1 "SCKO";
    .port_info 39 /OUTPUT 1 "SCKOE";
    .port_info 40 /OUTPUT 1 "MCSNO3";
    .port_info 41 /OUTPUT 1 "MCSNO2";
    .port_info 42 /OUTPUT 1 "MCSNO1";
    .port_info 43 /OUTPUT 1 "MCSNO0";
    .port_info 44 /OUTPUT 1 "MCSNOE3";
    .port_info 45 /OUTPUT 1 "MCSNOE2";
    .port_info 46 /OUTPUT 1 "MCSNOE1";
    .port_info 47 /OUTPUT 1 "MCSNOE0";
P_0x555556774b00 .param/str "BUS_ADDR74" 0 4 2758, "0b0000";
o0x7f312ac5b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b4ad10_0 .net "MCSNO0", 0 0, o0x7f312ac5b108;  0 drivers
o0x7f312ac5b138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b47ef0_0 .net "MCSNO1", 0 0, o0x7f312ac5b138;  0 drivers
o0x7f312ac5b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b47fb0_0 .net "MCSNO2", 0 0, o0x7f312ac5b168;  0 drivers
o0x7f312ac5b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b450d0_0 .net "MCSNO3", 0 0, o0x7f312ac5b198;  0 drivers
o0x7f312ac5b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b45190_0 .net "MCSNOE0", 0 0, o0x7f312ac5b1c8;  0 drivers
o0x7f312ac5b1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b422b0_0 .net "MCSNOE1", 0 0, o0x7f312ac5b1f8;  0 drivers
o0x7f312ac5b228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b42370_0 .net "MCSNOE2", 0 0, o0x7f312ac5b228;  0 drivers
o0x7f312ac5b258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3f490_0 .net "MCSNOE3", 0 0, o0x7f312ac5b258;  0 drivers
o0x7f312ac5b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3f530_0 .net "MI", 0 0, o0x7f312ac5b288;  0 drivers
o0x7f312ac5b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3ca80_0 .net "MO", 0 0, o0x7f312ac5b2b8;  0 drivers
o0x7f312ac5b2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3cb40_0 .net "MOE", 0 0, o0x7f312ac5b2e8;  0 drivers
o0x7f312ac5b318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3c760_0 .net "SBACKO", 0 0, o0x7f312ac5b318;  0 drivers
o0x7f312ac5b348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3c820_0 .net "SBADRI0", 0 0, o0x7f312ac5b348;  0 drivers
o0x7f312ac5b378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3c2b0_0 .net "SBADRI1", 0 0, o0x7f312ac5b378;  0 drivers
o0x7f312ac5b3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3c350_0 .net "SBADRI2", 0 0, o0x7f312ac5b3a8;  0 drivers
o0x7f312ac5b3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3a730_0 .net "SBADRI3", 0 0, o0x7f312ac5b3d8;  0 drivers
o0x7f312ac5b408 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3a7f0_0 .net "SBADRI4", 0 0, o0x7f312ac5b408;  0 drivers
o0x7f312ac5b438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b34af0_0 .net "SBADRI5", 0 0, o0x7f312ac5b438;  0 drivers
o0x7f312ac5b468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b34bb0_0 .net "SBADRI6", 0 0, o0x7f312ac5b468;  0 drivers
o0x7f312ac5b498 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b31cd0_0 .net "SBADRI7", 0 0, o0x7f312ac5b498;  0 drivers
o0x7f312ac5b4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b31d90_0 .net "SBCLKI", 0 0, o0x7f312ac5b4c8;  0 drivers
o0x7f312ac5b4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2eeb0_0 .net "SBDATI0", 0 0, o0x7f312ac5b4f8;  0 drivers
o0x7f312ac5b528 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2ef70_0 .net "SBDATI1", 0 0, o0x7f312ac5b528;  0 drivers
o0x7f312ac5b558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2c090_0 .net "SBDATI2", 0 0, o0x7f312ac5b558;  0 drivers
o0x7f312ac5b588 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b2c130_0 .net "SBDATI3", 0 0, o0x7f312ac5b588;  0 drivers
o0x7f312ac5b5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b29270_0 .net "SBDATI4", 0 0, o0x7f312ac5b5b8;  0 drivers
o0x7f312ac5b5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b29330_0 .net "SBDATI5", 0 0, o0x7f312ac5b5e8;  0 drivers
o0x7f312ac5b618 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b26450_0 .net "SBDATI6", 0 0, o0x7f312ac5b618;  0 drivers
o0x7f312ac5b648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b26510_0 .net "SBDATI7", 0 0, o0x7f312ac5b648;  0 drivers
o0x7f312ac5b678 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b23a40_0 .net "SBDATO0", 0 0, o0x7f312ac5b678;  0 drivers
o0x7f312ac5b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b23ae0_0 .net "SBDATO1", 0 0, o0x7f312ac5b6a8;  0 drivers
o0x7f312ac5b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b23720_0 .net "SBDATO2", 0 0, o0x7f312ac5b6d8;  0 drivers
o0x7f312ac5b708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b237e0_0 .net "SBDATO3", 0 0, o0x7f312ac5b708;  0 drivers
o0x7f312ac5b738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b23270_0 .net "SBDATO4", 0 0, o0x7f312ac5b738;  0 drivers
o0x7f312ac5b768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b23330_0 .net "SBDATO5", 0 0, o0x7f312ac5b768;  0 drivers
o0x7f312ac5b798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b085f0_0 .net "SBDATO6", 0 0, o0x7f312ac5b798;  0 drivers
o0x7f312ac5b7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b08690_0 .net "SBDATO7", 0 0, o0x7f312ac5b7c8;  0 drivers
o0x7f312ac5b7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b057d0_0 .net "SBRWI", 0 0, o0x7f312ac5b7f8;  0 drivers
o0x7f312ac5b828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b05890_0 .net "SBSTBI", 0 0, o0x7f312ac5b828;  0 drivers
o0x7f312ac5b858 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b029b0_0 .net "SCKI", 0 0, o0x7f312ac5b858;  0 drivers
o0x7f312ac5b888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b02a70_0 .net "SCKO", 0 0, o0x7f312ac5b888;  0 drivers
o0x7f312ac5b8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556affb90_0 .net "SCKOE", 0 0, o0x7f312ac5b8b8;  0 drivers
o0x7f312ac5b8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556affc30_0 .net "SCSNI", 0 0, o0x7f312ac5b8e8;  0 drivers
o0x7f312ac5b918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556afcd70_0 .net "SI", 0 0, o0x7f312ac5b918;  0 drivers
o0x7f312ac5b948 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556afce30_0 .net "SO", 0 0, o0x7f312ac5b948;  0 drivers
o0x7f312ac5b978 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af9f50_0 .net "SOE", 0 0, o0x7f312ac5b978;  0 drivers
o0x7f312ac5b9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556afa010_0 .net "SPIIRQ", 0 0, o0x7f312ac5b9a8;  0 drivers
o0x7f312ac5b9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af7130_0 .net "SPIWKUP", 0 0, o0x7f312ac5b9d8;  0 drivers
S_0x555556b31950 .scope module, "SB_SPRAM256KA" "SB_SPRAM256KA" 4 2532;
 .timescale -12 -12;
    .port_info 0 /INPUT 14 "ADDRESS";
    .port_info 1 /INPUT 16 "DATAIN";
    .port_info 2 /INPUT 4 "MASKWREN";
    .port_info 3 /INPUT 1 "WREN";
    .port_info 4 /INPUT 1 "CHIPSELECT";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "STANDBY";
    .port_info 7 /INPUT 1 "SLEEP";
    .port_info 8 /INPUT 1 "POWEROFF";
    .port_info 9 /OUTPUT 16 "DATAOUT";
o0x7f312ac5c458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555556c715e0 .functor OR 1, o0x7f312ac5c458, L_0x555556c71540, C4<0>, C4<0>;
o0x7f312ac5c308 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x555556af4310_0 .net "ADDRESS", 13 0, o0x7f312ac5c308;  0 drivers
o0x7f312ac5c338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af1720_0 .net "CHIPSELECT", 0 0, o0x7f312ac5c338;  0 drivers
o0x7f312ac5c368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556af17e0_0 .net "CLOCK", 0 0, o0x7f312ac5c368;  0 drivers
o0x7f312ac5c398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556af1310_0 .net "DATAIN", 15 0, o0x7f312ac5c398;  0 drivers
v0x555556af0c30_0 .var "DATAOUT", 15 0;
o0x7f312ac5c3f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555556b21690_0 .net "MASKWREN", 3 0, o0x7f312ac5c3f8;  0 drivers
o0x7f312ac5c428 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b1e870_0 .net "POWEROFF", 0 0, o0x7f312ac5c428;  0 drivers
v0x555556b1e930_0 .net "SLEEP", 0 0, o0x7f312ac5c458;  0 drivers
o0x7f312ac5c488 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b1ba50_0 .net "STANDBY", 0 0, o0x7f312ac5c488;  0 drivers
o0x7f312ac5c4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b1baf0_0 .net "WREN", 0 0, o0x7f312ac5c4b8;  0 drivers
v0x555556b18c30_0 .net *"_ivl_1", 0 0, L_0x555556c71540;  1 drivers
v0x555556b18cf0_0 .var/i "i", 31 0;
v0x555556b15e10 .array "mem", 16383 0, 15 0;
v0x555556b15eb0_0 .net "off", 0 0, L_0x555556c715e0;  1 drivers
E_0x555556912e30 .event posedge, v0x555556b15eb0_0, v0x555556af17e0_0;
E_0x555556910030 .event negedge, v0x555556b1e870_0;
L_0x555556c71540 .reduce/nor o0x7f312ac5c428;
S_0x555556b34770 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 4 2525;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BOOT";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "S0";
o0x7f312ac5c758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b12ff0_0 .net "BOOT", 0 0, o0x7f312ac5c758;  0 drivers
o0x7f312ac5c788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b101d0_0 .net "S0", 0 0, o0x7f312ac5c788;  0 drivers
o0x7f312ac5c7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b10290_0 .net "S1", 0 0, o0x7f312ac5c7b8;  0 drivers
S_0x555556b37590 .scope module, "c_reg" "c_reg" 6 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "i_C";
    .port_info 3 /INPUT 16 "i_CpS";
    .port_info 4 /INPUT 16 "i_CmS";
    .port_info 5 /OUTPUT 16 "o_C";
    .port_info 6 /OUTPUT 16 "o_CpS";
    .port_info 7 /OUTPUT 16 "o_CmS";
P_0x5555563bcd50 .param/l "MSB" 0 6 1, +C4<00000000000000000000000000010000>;
L_0x555556c716a0 .functor BUFZ 16, v0x555556b0a680_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c71710 .functor BUFZ 16, v0x555556b0a9a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555556c71780 .functor BUFZ 16, v0x555556b0d470_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f312ac5c878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b0d3b0_0 .net "clk", 0 0, o0x7f312ac5c878;  0 drivers
v0x555556b0d470_0 .var "cos_minus_sin", 15 0;
v0x555556b0a9a0_0 .var "cos_plus_sin", 15 0;
v0x555556b0a680_0 .var "cosinus", 15 0;
o0x7f312ac5c938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556b0a1d0_0 .net "i_C", 15 0, o0x7f312ac5c938;  0 drivers
o0x7f312ac5c968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556a23350_0 .net "i_CmS", 15 0, o0x7f312ac5c968;  0 drivers
o0x7f312ac5c998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556a6eaf0_0 .net "i_CpS", 15 0, o0x7f312ac5c998;  0 drivers
v0x555556a6e4a0_0 .net "o_C", 15 0, L_0x555556c716a0;  1 drivers
v0x555556a0a230_0 .net "o_CmS", 15 0, L_0x555556c71780;  1 drivers
v0x555556a55ab0_0 .net "o_CpS", 15 0, L_0x555556c71710;  1 drivers
o0x7f312ac5ca58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a55460_0 .net "we", 0 0, o0x7f312ac5ca58;  0 drivers
E_0x5555568f8f10 .event posedge, v0x555556b0d3b0_0;
S_0x555556b3a3b0 .scope module, "slowmpy" "slowmpy" 7 45;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stb";
    .port_info 3 /INPUT 9 "i_a";
    .port_info 4 /INPUT 9 "i_b";
    .port_info 5 /INPUT 1 "i_aux";
    .port_info 6 /OUTPUT 1 "o_busy";
    .port_info 7 /OUTPUT 1 "o_done";
    .port_info 8 /OUTPUT 18 "o_p";
    .port_info 9 /OUTPUT 1 "o_aux";
P_0x5555567cbae0 .param/l "LGNA" 0 7 47, +C4<00000000000000000000000000000100>;
P_0x5555567cbb20 .param/l "NA" 0 7 48, C4<01001>;
P_0x5555567cbb60 .param/l "NB" 1 7 50, C4<01001>;
P_0x5555567cbba0 .param/l "OPT_SIGNED" 0 7 49, C4<1>;
v0x555556a3ca40_0 .net *"_ivl_0", 31 0, L_0x555556c717f0;  1 drivers
L_0x7f312abd2c78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a3c3f0_0 .net/2u *"_ivl_10", 8 0, L_0x7f312abd2c78;  1 drivers
L_0x7f312abd2be8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a239a0_0 .net *"_ivl_3", 27 0, L_0x7f312abd2be8;  1 drivers
L_0x7f312abd2c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556a23a60_0 .net/2u *"_ivl_4", 31 0, L_0x7f312abd2c30;  1 drivers
v0x555556a09ef0_0 .net *"_ivl_9", 0 0, L_0x555556c71a50;  1 drivers
v0x5555569bb640_0 .var "almost_done", 0 0;
v0x5555569bb700_0 .var "aux", 0 0;
v0x5555569a5a90_0 .var "count", 3 0;
o0x7f312ac5cd88 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x5555569d3130_0 .net/s "i_a", 8 0, o0x7f312ac5cd88;  0 drivers
o0x7f312ac5cdb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d1f60_0 .net "i_aux", 0 0, o0x7f312ac5cdb8;  0 drivers
o0x7f312ac5cde8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x5555569d2020_0 .net/s "i_b", 8 0, o0x7f312ac5cde8;  0 drivers
o0x7f312ac5ce18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d11d0_0 .net "i_clk", 0 0, o0x7f312ac5ce18;  0 drivers
o0x7f312ac5ce48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555569d1290_0 .net "i_reset", 0 0, o0x7f312ac5ce48;  0 drivers
o0x7f312ac5ce78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555669e1b0_0 .net "i_stb", 0 0, o0x7f312ac5ce78;  0 drivers
v0x55555669e270_0 .var "o_aux", 0 0;
v0x5555569e5cd0_0 .var "o_busy", 0 0;
v0x5555569e5d70_0 .var "o_done", 0 0;
v0x555556a021b0_0 .var/s "o_p", 17 0;
v0x5555569ff390_0 .var "p_a", 8 0;
v0x5555569fc570_0 .var "p_b", 8 0;
v0x5555569f9750_0 .var "partial", 17 0;
v0x5555569f6930_0 .net "pre_done", 0 0, L_0x555556c718e0;  1 drivers
v0x5555569f69f0_0 .net "pwire", 8 0, L_0x555556c71b80;  1 drivers
E_0x5555568f04b0 .event posedge, v0x5555569d11d0_0;
L_0x555556c717f0 .concat [ 4 28 0 0], v0x5555569a5a90_0, L_0x7f312abd2be8;
L_0x555556c718e0 .cmp/eq 32, L_0x555556c717f0, L_0x7f312abd2c30;
L_0x555556c71a50 .part v0x5555569fc570_0, 0, 1;
L_0x555556c71b80 .functor MUXZ 9, L_0x7f312abd2c78, v0x5555569ff390_0, L_0x555556c71a50, C4<>;
S_0x555556b3f110 .scope module, "tb_top" "tb_top" 8 4;
 .timescale -7 -8;
P_0x555556312460 .param/l "DURATION" 0 8 6, +C4<00000000000000011000011010100000>;
v0x555556c4e1c0_0 .var "clk", 0 0;
S_0x555556b47b70 .scope module, "top_tb" "top" 8 10, 9 2 0, S_0x555556b3f110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "PIN_9";
    .port_info 2 /OUTPUT 1 "PIN_2";
    .port_info 3 /OUTPUT 1 "PIN_7";
    .port_info 4 /OUTPUT 1 "PIN_1";
    .port_info 5 /OUTPUT 1 "PIN_14";
    .port_info 6 /OUTPUT 1 "PIN_15";
    .port_info 7 /OUTPUT 1 "PIN_16";
    .port_info 8 /OUTPUT 1 "PIN_21";
P_0x555556a24310 .param/l "MSB" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x555556a24350 .param/l "N" 0 9 2, +C4<00000000000000000000000000001000>;
L_0x555556d37df0 .functor BUFZ 1, v0x555556c44810_0, C4<0>, C4<0>, C4<0>;
v0x555556c4d260_0 .net "CLK", 0 0, v0x555556c4e1c0_0;  1 drivers
o0x7f312ac3ba78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4d320_0 .net "PIN_1", 0 0, o0x7f312ac3ba78;  0 drivers
v0x555556c4d3e0_0 .net "PIN_14", 0 0, v0x555556c49db0_0;  1 drivers
v0x555556c4d480_0 .net "PIN_15", 0 0, v0x555556c49e70_0;  1 drivers
v0x555556c4d520_0 .net "PIN_16", 0 0, L_0x555556d37120;  1 drivers
o0x7f312ac3baa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4d660_0 .net "PIN_2", 0 0, o0x7f312ac3baa8;  0 drivers
v0x555556c4d700_0 .net "PIN_21", 0 0, L_0x555556d37df0;  1 drivers
o0x7f312ac3bb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4d7c0_0 .net "PIN_7", 0 0, o0x7f312ac3bb08;  0 drivers
o0x7f312ac3bb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4d880_0 .net "PIN_9", 0 0, o0x7f312ac3bb38;  0 drivers
v0x555556c4d9d0_0 .var "addr_count", 2 0;
v0x555556c4dab0_0 .var "count", 20 0;
v0x555556c4db90_0 .var "insert_data", 0 0;
v0x555556c4dc30_0 .net "w_addr_count", 2 0, v0x555556c4d9d0_0;  1 drivers
v0x555556c4dd40_0 .net "w_data_sinus", 15 0, v0x555556c45850_0;  1 drivers
v0x555556c4de50_0 .net "w_fft_out", 127 0, L_0x555556d367f0;  1 drivers
v0x555556c4df60_0 .net "w_start_spi", 0 0, v0x555556c44810_0;  1 drivers
S_0x5555569f65b0 .scope module, "fft_block" "fft" 9 19, 10 1 0, S_0x555556b47b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "insert_data";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "fft_finish";
P_0x5555569f93d0 .param/l "CALC_FFT" 1 10 64, C4<10>;
P_0x5555569f9410 .param/l "DATA_IN" 1 10 63, C4<01>;
P_0x5555569f9450 .param/l "DATA_OUT" 1 10 65, C4<11>;
P_0x5555569f9490 .param/l "IDLE" 1 10 62, C4<00>;
P_0x5555569f94d0 .param/l "MSB" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5555569f9510 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x555556d367f0 .functor BUFZ 128, L_0x555556d344c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x555556c443e0_0 .net "addr", 2 0, v0x555556c4d9d0_0;  alias, 1 drivers
v0x555556c444e0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c445a0_0 .var "counter_N", 2 0;
v0x555556c44640_0 .net "data_in", 15 0, v0x555556c45850_0;  alias, 1 drivers
v0x555556c446e0_0 .net "data_out", 127 0, L_0x555556d367f0;  alias, 1 drivers
v0x555556c44810_0 .var "fft_finish", 0 0;
v0x555556c448d0_0 .var "fill_regs", 0 0;
v0x555556c449c0_0 .net "insert_data", 0 0, v0x555556c4db90_0;  1 drivers
v0x555556c44a60_0 .var "sel_in", 0 0;
v0x555556c44b00_0 .var "stage", 1 0;
v0x555556c44ba0_0 .var "start_calc", 0 0;
v0x555556c44c40_0 .var "state", 1 0;
v0x555556c44d00_0 .net "w_addr", 2 0, v0x5555569eded0_0;  1 drivers
v0x555556c44dc0_0 .net "w_calc_finish", 0 0, L_0x555556d349b0;  1 drivers
v0x555556c44e60_0 .net "w_fft_in", 15 0, v0x5555569e2650_0;  1 drivers
v0x555556c44f20_0 .net "w_fft_out", 127 0, L_0x555556d344c0;  1 drivers
v0x555556c44fe0_0 .net "w_mux_out", 15 0, v0x5555569d6dd0_0;  1 drivers
v0x555556c451b0_0 .var "we_regs", 0 0;
L_0x555556d366b0 .concat [ 16 16 0 0], v0x555556c45850_0, v0x5555569d6dd0_0;
L_0x555556d36750 .concat [ 3 3 0 0], v0x555556c445a0_0, v0x555556c4d9d0_0;
S_0x5555569fc1f0 .scope module, "mux_addr_sel" "mux" 10 54, 11 1 0, S_0x5555569f65b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 6 "data_bus";
    .port_info 2 /OUTPUT 3 "data_out";
P_0x555556ae8520 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000000011>;
P_0x555556ae8560 .param/l "N" 0 11 2, +C4<00000000000000000000000000000010>;
v0x5555569f0cf0_0 .net "data_bus", 5 0, L_0x555556d36750;  1 drivers
v0x5555569eded0_0 .var "data_out", 2 0;
v0x5555569eb0b0_0 .var/i "i", 31 0;
v0x5555569e8290_0 .net "sel", 0 0, v0x555556c4db90_0;  alias, 1 drivers
E_0x55555697b330 .event anyedge, v0x5555569e8290_0, v0x5555569f0cf0_0;
S_0x5555569ff010 .scope module, "mux_data_in" "mux" 10 47, 11 1 0, S_0x5555569f65b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x555556acc040 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000010000>;
P_0x555556acc080 .param/l "N" 0 11 2, +C4<00000000000000000000000000000010>;
v0x5555569e5470_0 .net "data_bus", 31 0, L_0x555556d366b0;  1 drivers
v0x5555569e2650_0 .var "data_out", 15 0;
v0x5555569df830_0 .var/i "i", 31 0;
v0x5555569dca10_0 .net "sel", 0 0, v0x555556c44a60_0;  1 drivers
E_0x555556965110 .event anyedge, v0x5555569dca10_0, v0x5555569e5470_0;
S_0x555556a01e30 .scope module, "mux_fft_out" "mux" 10 38, 11 1 0, S_0x5555569f65b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x555556ab82d0 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000010000>;
P_0x555556ab8310 .param/l "N" 0 11 2, +C4<00000000000000000000000000001000>;
v0x5555569d9bf0_0 .net "data_bus", 127 0, L_0x555556d344c0;  alias, 1 drivers
v0x5555569d6dd0_0 .var "data_out", 15 0;
v0x5555569d41e0_0 .var/i "i", 31 0;
v0x5555569d42a0_0 .net "sel", 2 0, v0x555556c445a0_0;  1 drivers
E_0x555556935df0 .event anyedge, v0x5555569d42a0_0, v0x5555569d9bf0_0;
S_0x555556a06650 .scope module, "reg_stage" "fft_reg_stage" 10 25, 12 1 0, S_0x5555569f65b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fill_regs";
    .port_info 2 /INPUT 1 "we_regs";
    .port_info 3 /INPUT 1 "start_calc";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 3 "addr_counter";
    .port_info 6 /INPUT 2 "stage";
    .port_info 7 /OUTPUT 128 "fft_data_out";
    .port_info 8 /OUTPUT 1 "calc_finish";
P_0x55555678d5f0 .param/l "MSB" 0 12 2, +C4<00000000000000000000000000010000>;
P_0x55555678d630 .param/l "N" 0 12 1, +C4<00000000000000000000000000001000>;
v0x555556c42df0_0 .net "addr_counter", 2 0, v0x5555569eded0_0;  alias, 1 drivers
v0x555556c42f20_0 .net "calc_finish", 0 0, L_0x555556d349b0;  alias, 1 drivers
v0x555556c42fe0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c432c0_0 .net "data_in", 15 0, v0x5555569e2650_0;  alias, 1 drivers
v0x555556c433b0_0 .net "fft_data_out", 127 0, L_0x555556d344c0;  alias, 1 drivers
v0x555556c434f0_0 .net "fill_regs", 0 0, v0x555556c448d0_0;  1 drivers
v0x555556c43590_0 .net "stage", 1 0, v0x555556c44b00_0;  1 drivers
v0x555556c43680_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  1 drivers
v0x555556c43720_0 .net "w_c_in", 15 0, v0x555556993780_0;  1 drivers
v0x555556c437c0_0 .net "w_c_map_addr", 1 0, L_0x555556d35b40;  1 drivers
v0x555556c438d0_0 .net "w_c_reg", 31 0, L_0x555556d34e20;  1 drivers
v0x555556c439e0_0 .net "w_cms_in", 15 0, v0x55555698dbe0_0;  1 drivers
v0x555556c43af0_0 .net "w_cms_reg", 35 0, L_0x555556d352c0;  1 drivers
v0x555556c43c00_0 .net "w_cps_in", 15 0, v0x555556a6a6b0_0;  1 drivers
v0x555556c43d10_0 .net "w_cps_reg", 35 0, L_0x555556d35070;  1 drivers
v0x555556c43e20_0 .net "w_dv_mapper", 0 0, L_0x555556d35a10;  1 drivers
v0x555556c43ec0_0 .net "w_index_out", 2 0, L_0x555556d060c0;  1 drivers
v0x555556c43fb0_0 .net "w_input_regs", 127 0, L_0x555556d35ec0;  1 drivers
v0x555556c440c0_0 .net "w_we_c_map", 0 0, L_0x555556d35ad0;  1 drivers
v0x555556c441b0_0 .net "we_regs", 0 0, v0x555556c451b0_0;  1 drivers
L_0x555556d35510 .part v0x555556993780_0, 0, 8;
L_0x555556d355b0 .part v0x555556a6a6b0_0, 0, 9;
L_0x555556d35650 .part v0x55555698dbe0_0, 0, 9;
S_0x5555569f0970 .scope module, "c_data" "c_rom_bank" 12 40, 13 1 0, S_0x555556a06650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "c_in";
    .port_info 3 /INPUT 9 "cps_in";
    .port_info 4 /INPUT 9 "cms_in";
    .port_info 5 /INPUT 2 "addr";
    .port_info 6 /OUTPUT 32 "c_out";
    .port_info 7 /OUTPUT 36 "cps_out";
    .port_info 8 /OUTPUT 36 "cms_out";
P_0x555556b7cfe0 .param/l "MSB" 0 13 2, +C4<00000000000000000000000000001000>;
P_0x555556b7d020 .param/l "N" 0 13 1, +C4<00000000000000000000000000001000>;
v0x5555569ca5c0_0 .net "addr", 1 0, L_0x555556d35b40;  alias, 1 drivers
v0x5555569c77a0_0 .net "c_in", 7 0, L_0x555556d35510;  1 drivers
v0x5555569c4980_0 .net "c_out", 31 0, L_0x555556d34e20;  alias, 1 drivers
v0x5555569c1b60_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x5555569c1c20_0 .net "cms_in", 8 0, L_0x555556d35650;  1 drivers
v0x5555569bed40_0 .net "cms_out", 35 0, L_0x555556d352c0;  alias, 1 drivers
v0x5555569bc290 .array "cos_minus_sin", 0 3, 8 0;
v0x5555569bc000 .array "cos_plus_sin", 0 3, 8 0;
v0x5555569bbb50 .array "cosinus", 0 3, 7 0;
v0x5555569b5260_0 .net "cps_in", 8 0, L_0x555556d355b0;  1 drivers
v0x5555569a4c40_0 .net "cps_out", 35 0, L_0x555556d35070;  alias, 1 drivers
v0x5555569a1e20_0 .net "we", 0 0, L_0x555556d35ad0;  alias, 1 drivers
E_0x5555569d37f0 .event negedge, v0x5555569c1b60_0;
v0x5555569bbb50_0 .array/port v0x5555569bbb50, 0;
v0x5555569bbb50_1 .array/port v0x5555569bbb50, 1;
v0x5555569bbb50_2 .array/port v0x5555569bbb50, 2;
v0x5555569bbb50_3 .array/port v0x5555569bbb50, 3;
L_0x555556d34e20 .concat8 [ 8 8 8 8], v0x5555569bbb50_0, v0x5555569bbb50_1, v0x5555569bbb50_2, v0x5555569bbb50_3;
v0x5555569bc000_0 .array/port v0x5555569bc000, 0;
v0x5555569bc000_1 .array/port v0x5555569bc000, 1;
v0x5555569bc000_2 .array/port v0x5555569bc000, 2;
v0x5555569bc000_3 .array/port v0x5555569bc000, 3;
L_0x555556d35070 .concat8 [ 9 9 9 9], v0x5555569bc000_0, v0x5555569bc000_1, v0x5555569bc000_2, v0x5555569bc000_3;
v0x5555569bc290_0 .array/port v0x5555569bc290, 0;
v0x5555569bc290_1 .array/port v0x5555569bc290, 1;
v0x5555569bc290_2 .array/port v0x5555569bc290, 2;
v0x5555569bc290_3 .array/port v0x5555569bc290, 3;
L_0x555556d352c0 .concat8 [ 9 9 9 9], v0x5555569bc290_0, v0x5555569bc290_1, v0x5555569bc290_2, v0x5555569bc290_3;
S_0x5555569dc690 .scope generate, "genblk1[0]" "genblk1[0]" 13 32, 13 32 0, S_0x5555569f0970;
 .timescale -12 -12;
P_0x5555569407f0 .param/l "i" 0 13 32, +C4<00>;
v0x5555569ba640_0 .net *"_ivl_2", 7 0, v0x5555569bbb50_0;  1 drivers
v0x5555569b7820_0 .net *"_ivl_5", 8 0, v0x5555569bc000_0;  1 drivers
v0x5555569b4a00_0 .net *"_ivl_8", 8 0, v0x5555569bc290_0;  1 drivers
S_0x5555569df4b0 .scope generate, "genblk1[1]" "genblk1[1]" 13 32, 13 32 0, S_0x5555569f0970;
 .timescale -12 -12;
P_0x555556852b00 .param/l "i" 0 13 32, +C4<01>;
v0x5555569b1be0_0 .net *"_ivl_2", 7 0, v0x5555569bbb50_1;  1 drivers
v0x5555569aedc0_0 .net *"_ivl_5", 8 0, v0x5555569bc000_1;  1 drivers
v0x5555569abfa0_0 .net *"_ivl_8", 8 0, v0x5555569bc290_1;  1 drivers
S_0x5555569e22d0 .scope generate, "genblk1[2]" "genblk1[2]" 13 32, 13 32 0, S_0x5555569f0970;
 .timescale -12 -12;
P_0x55555682b2b0 .param/l "i" 0 13 32, +C4<010>;
v0x5555569a9180_0 .net *"_ivl_2", 7 0, v0x5555569bbb50_2;  1 drivers
v0x5555569a6860_0 .net *"_ivl_5", 8 0, v0x5555569bc000_2;  1 drivers
v0x5555569a6540_0 .net *"_ivl_8", 8 0, v0x5555569bc290_2;  1 drivers
S_0x5555569e50f0 .scope generate, "genblk1[3]" "genblk1[3]" 13 32, 13 32 0, S_0x5555569f0970;
 .timescale -12 -12;
P_0x55555681fa30 .param/l "i" 0 13 32, +C4<011>;
v0x5555569a6000_0 .net *"_ivl_2", 7 0, v0x5555569bbb50_3;  1 drivers
v0x5555569d0200_0 .net *"_ivl_5", 8 0, v0x5555569bc000_3;  1 drivers
v0x5555569cd3e0_0 .net *"_ivl_8", 8 0, v0x5555569bc290_3;  1 drivers
S_0x5555569e7f10 .scope module, "c_map" "c_mapper" 12 54, 14 1 0, S_0x555556a06650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 2 "stage";
    .port_info 3 /OUTPUT 1 "dv";
    .port_info 4 /OUTPUT 1 "o_we";
    .port_info 5 /OUTPUT 16 "c_out";
    .port_info 6 /OUTPUT 16 "cps_out";
    .port_info 7 /OUTPUT 16 "cms_out";
    .port_info 8 /OUTPUT 2 "addr_out";
P_0x55555699f000 .param/l "DATA_OUT" 1 14 16, C4<1>;
P_0x55555699f040 .param/l "IDLE" 1 14 15, C4<0>;
P_0x55555699f080 .param/l "MSB" 0 14 2, +C4<00000000000000000000000000010000>;
P_0x55555699f0c0 .param/l "N" 0 14 1, +C4<00000000000000000000000000001000>;
L_0x555556d35a10 .functor BUFZ 1, v0x555556a564c0_0, C4<0>, C4<0>, C4<0>;
L_0x555556d35ad0 .functor BUFZ 1, v0x555556a48c10_0, C4<0>, C4<0>, C4<0>;
L_0x555556d35b40 .functor BUFZ 2, v0x555556a567e0_0, C4<00>, C4<00>, C4<00>;
L_0x7f312abd3140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a67890_0 .net/2u *"_ivl_0", 0 0, L_0x7f312abd3140;  1 drivers
L_0x7f312abd3188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a64a70_0 .net/2u *"_ivl_4", 0 0, L_0x7f312abd3188;  1 drivers
L_0x7f312abd31d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556a61c50_0 .net/2u *"_ivl_8", 0 0, L_0x7f312abd31d0;  1 drivers
v0x555556a61d10_0 .net "addr_out", 1 0, L_0x555556d35b40;  alias, 1 drivers
v0x555556a5ee30_0 .net "c_out", 15 0, v0x555556993780_0;  alias, 1 drivers
v0x555556a5c010_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556a591f0_0 .net "cms_out", 15 0, v0x55555698dbe0_0;  alias, 1 drivers
v0x555556a567e0_0 .var "count_data", 1 0;
v0x555556a56880_0 .net "cps_out", 15 0, v0x555556a6a6b0_0;  alias, 1 drivers
v0x555556a564c0_0 .var "data_valid", 0 0;
v0x555556a56560_0 .net "dv", 0 0, L_0x555556d35a10;  alias, 1 drivers
v0x555556a56010_0 .var/i "i", 31 0;
v0x555556a54490_0 .net "o_we", 0 0, L_0x555556d35ad0;  alias, 1 drivers
v0x555556a54530_0 .net "stage", 1 0, v0x555556c44b00_0;  alias, 1 drivers
v0x555556a51670_0 .var "stage_data", 1 0;
v0x555556a4e850_0 .net "start", 0 0, v0x555556c448d0_0;  alias, 1 drivers
v0x555556a4e910_0 .var "state", 1 0;
v0x555556a48c10_0 .var "we", 0 0;
E_0x55555699c2c0 .event posedge, v0x5555569c1b60_0;
L_0x555556d356f0 .concat [ 1 2 0 0], L_0x7f312abd3140, v0x555556a51670_0;
L_0x555556d357e0 .concat [ 1 2 0 0], L_0x7f312abd3188, v0x555556a51670_0;
L_0x555556d35920 .concat [ 1 2 0 0], L_0x7f312abd31d0, v0x555556a51670_0;
S_0x5555569ead30 .scope module, "c_rom" "ROM_c" 14 68, 5 1 0, S_0x5555569e7f10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x5555569993c0_0 .net "addr", 2 0, L_0x555556d356f0;  1 drivers
v0x5555569965a0 .array "data", 0 7, 15 0;
v0x555556993780_0 .var "out", 15 0;
v0x5555569965a0_0 .array/port v0x5555569965a0, 0;
v0x5555569965a0_1 .array/port v0x5555569965a0, 1;
v0x5555569965a0_2 .array/port v0x5555569965a0, 2;
E_0x5555567d7ec0/0 .event anyedge, v0x5555569993c0_0, v0x5555569965a0_0, v0x5555569965a0_1, v0x5555569965a0_2;
v0x5555569965a0_3 .array/port v0x5555569965a0, 3;
v0x5555569965a0_4 .array/port v0x5555569965a0, 4;
v0x5555569965a0_5 .array/port v0x5555569965a0, 5;
v0x5555569965a0_6 .array/port v0x5555569965a0, 6;
E_0x5555567d7ec0/1 .event anyedge, v0x5555569965a0_3, v0x5555569965a0_4, v0x5555569965a0_5, v0x5555569965a0_6;
v0x5555569965a0_7 .array/port v0x5555569965a0, 7;
E_0x5555567d7ec0/2 .event anyedge, v0x5555569965a0_7;
E_0x5555567d7ec0 .event/or E_0x5555567d7ec0/0, E_0x5555567d7ec0/1, E_0x5555567d7ec0/2;
S_0x5555569edb50 .scope module, "cms_rom" "ROM_cms" 14 80, 5 53 0, S_0x5555569e7f10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556990960_0 .net "addr", 2 0, L_0x555556d35920;  1 drivers
v0x55555698de40 .array "data", 0 7, 15 0;
v0x55555698dbe0_0 .var "out", 15 0;
v0x55555698de40_0 .array/port v0x55555698de40, 0;
v0x55555698de40_1 .array/port v0x55555698de40, 1;
v0x55555698de40_2 .array/port v0x55555698de40, 2;
E_0x5555567f08a0/0 .event anyedge, v0x555556990960_0, v0x55555698de40_0, v0x55555698de40_1, v0x55555698de40_2;
v0x55555698de40_3 .array/port v0x55555698de40, 3;
v0x55555698de40_4 .array/port v0x55555698de40, 4;
v0x55555698de40_5 .array/port v0x55555698de40, 5;
v0x55555698de40_6 .array/port v0x55555698de40, 6;
E_0x5555567f08a0/1 .event anyedge, v0x55555698de40_3, v0x55555698de40_4, v0x55555698de40_5, v0x55555698de40_6;
v0x55555698de40_7 .array/port v0x55555698de40, 7;
E_0x5555567f08a0/2 .event anyedge, v0x55555698de40_7;
E_0x5555567f08a0 .event/or E_0x5555567f08a0/0, E_0x5555567f08a0/1, E_0x5555567f08a0/2;
S_0x5555569d9870 .scope module, "cps_rom" "ROM_cps" 14 74, 5 36 0, S_0x5555569e7f10;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556a6d4d0_0 .net "addr", 2 0, L_0x555556d357e0;  1 drivers
v0x555556a6d590 .array "data", 0 7, 15 0;
v0x555556a6a6b0_0 .var "out", 15 0;
v0x555556a6d590_0 .array/port v0x555556a6d590, 0;
v0x555556a6d590_1 .array/port v0x555556a6d590, 1;
v0x555556a6d590_2 .array/port v0x555556a6d590, 2;
E_0x5555567c8190/0 .event anyedge, v0x555556a6d4d0_0, v0x555556a6d590_0, v0x555556a6d590_1, v0x555556a6d590_2;
v0x555556a6d590_3 .array/port v0x555556a6d590, 3;
v0x555556a6d590_4 .array/port v0x555556a6d590, 4;
v0x555556a6d590_5 .array/port v0x555556a6d590, 5;
v0x555556a6d590_6 .array/port v0x555556a6d590, 6;
E_0x5555567c8190/1 .event anyedge, v0x555556a6d590_3, v0x555556a6d590_4, v0x555556a6d590_5, v0x555556a6d590_6;
v0x555556a6d590_7 .array/port v0x555556a6d590, 7;
E_0x5555567c8190/2 .event anyedge, v0x555556a6d590_7;
E_0x5555567c8190 .event/or E_0x5555567c8190/0, E_0x5555567c8190/1, E_0x5555567c8190/2;
S_0x5555569abc20 .scope module, "idx_map" "index_mapper" 12 80, 15 1 0, S_0x555556a06650;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "index_in";
    .port_info 1 /INPUT 2 "stage";
    .port_info 2 /OUTPUT 3 "index_out";
P_0x555556885880 .param/l "MSB" 0 15 1, +C4<00000000000000000000000000000011>;
P_0x5555568858c0 .param/l "N" 0 15 1, +C4<00000000000000000000000000001000>;
L_0x555556d060c0 .functor BUFZ 3, v0x555556a3cfd0_0, C4<000>, C4<000>, C4<000>;
v0x555556a45df0_0 .var/i "i", 31 0;
v0x555556a42fd0_0 .net "index_in", 2 0, v0x5555569eded0_0;  alias, 1 drivers
v0x555556a401b0_0 .net "index_out", 2 0, L_0x555556d060c0;  alias, 1 drivers
v0x555556a3d7a0_0 .net "stage", 1 0, v0x555556c44b00_0;  alias, 1 drivers
v0x555556a3d480_0 .var "stage_plus", 1 0;
v0x555556a3cfd0_0 .var "tmp", 2 0;
E_0x55555687d590 .event anyedge, v0x555556a54530_0, v0x555556a3d480_0, v0x5555569eded0_0;
S_0x5555569aea40 .scope module, "input_regs" "reg_array" 12 69, 16 1 0, S_0x555556a06650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 16 "data";
    .port_info 4 /OUTPUT 128 "data_out";
P_0x555556b0aa70 .param/l "MSB" 0 16 1, +C4<00000000000000000000000000010000>;
P_0x555556b0aab0 .param/l "N" 0 16 1, +C4<00000000000000000000000000001000>;
v0x555556a0b480_0 .net "addr", 2 0, L_0x555556d060c0;  alias, 1 drivers
v0x555556a0b070_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556a0a990_0 .net "data", 15 0, v0x5555569e2650_0;  alias, 1 drivers
v0x555556a0aa30_0 .net "data_out", 127 0, L_0x555556d35ec0;  alias, 1 drivers
v0x555556a3b3f0 .array "regs", 0 7, 15 0;
L_0x7f312abd3218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556a385d0_0 .net "we", 0 0, L_0x7f312abd3218;  1 drivers
v0x555556a3b3f0_0 .array/port v0x555556a3b3f0, 0;
v0x555556a3b3f0_1 .array/port v0x555556a3b3f0, 1;
v0x555556a3b3f0_2 .array/port v0x555556a3b3f0, 2;
v0x555556a3b3f0_3 .array/port v0x555556a3b3f0, 3;
LS_0x555556d35ec0_0_0 .concat8 [ 16 16 16 16], v0x555556a3b3f0_0, v0x555556a3b3f0_1, v0x555556a3b3f0_2, v0x555556a3b3f0_3;
v0x555556a3b3f0_4 .array/port v0x555556a3b3f0, 4;
v0x555556a3b3f0_5 .array/port v0x555556a3b3f0, 5;
v0x555556a3b3f0_6 .array/port v0x555556a3b3f0, 6;
v0x555556a3b3f0_7 .array/port v0x555556a3b3f0, 7;
LS_0x555556d35ec0_0_4 .concat8 [ 16 16 16 16], v0x555556a3b3f0_4, v0x555556a3b3f0_5, v0x555556a3b3f0_6, v0x555556a3b3f0_7;
L_0x555556d35ec0 .concat8 [ 64 64 0 0], LS_0x555556d35ec0_0_0, LS_0x555556d35ec0_0_4;
S_0x5555569b1860 .scope generate, "genblk1[0]" "genblk1[0]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x55555686c740 .param/l "i" 0 16 23, +C4<00>;
v0x555556a22350_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_0;  1 drivers
S_0x5555569b4680 .scope generate, "genblk1[1]" "genblk1[1]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x555556848630 .param/l "i" 0 16 23, +C4<01>;
v0x555556a1f530_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_1;  1 drivers
S_0x5555569b74a0 .scope generate, "genblk1[2]" "genblk1[2]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x55555683fbd0 .param/l "i" 0 16 23, +C4<010>;
v0x555556a1c710_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_2;  1 drivers
S_0x5555569ba2c0 .scope generate, "genblk1[3]" "genblk1[3]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x5555568644f0 .param/l "i" 0 16 23, +C4<011>;
v0x555556a198f0_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_3;  1 drivers
S_0x5555569d6a50 .scope generate, "genblk1[4]" "genblk1[4]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x555556858c70 .param/l "i" 0 16 23, +C4<0100>;
v0x555556a16ad0_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_4;  1 drivers
S_0x5555569a8e00 .scope generate, "genblk1[5]" "genblk1[5]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x555556b6a960 .param/l "i" 0 16 23, +C4<0101>;
v0x555556a13cb0_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_5;  1 drivers
S_0x5555569be9c0 .scope generate, "genblk1[6]" "genblk1[6]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x555556b6b0b0 .param/l "i" 0 16 23, +C4<0110>;
v0x555556a10e90_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_6;  1 drivers
S_0x5555569c17e0 .scope generate, "genblk1[7]" "genblk1[7]" 16 23, 16 23 0, S_0x5555569aea40;
 .timescale -12 -12;
P_0x555556770cb0 .param/l "i" 0 16 23, +C4<0111>;
v0x555556a0e070_0 .net *"_ivl_2", 15 0, v0x555556a3b3f0_7;  1 drivers
S_0x5555569c4600 .scope module, "test_fft_stage" "fft_stage" 12 27, 17 1 0, S_0x555556a06650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start_calc";
    .port_info 2 /INPUT 128 "input_regs";
    .port_info 3 /INPUT 32 "c_regs";
    .port_info 4 /INPUT 36 "cps_regs";
    .port_info 5 /INPUT 36 "cms_regs";
    .port_info 6 /OUTPUT 128 "output_data";
    .port_info 7 /OUTPUT 1 "data_valid";
P_0x5555567b95f0 .param/l "MSB" 0 17 3, +C4<00000000000000000000000000001000>;
P_0x5555567b9630 .param/l "MSB_IN" 0 17 2, +C4<00000000000000000000000000010000>;
P_0x5555567b9670 .param/l "N" 0 17 1, +C4<00000000000000000000000000001000>;
v0x555556c424f0_0 .net "c_regs", 31 0, L_0x555556d34e20;  alias, 1 drivers
v0x555556c42600_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c426a0_0 .net "cms_regs", 35 0, L_0x555556d352c0;  alias, 1 drivers
v0x555556c427a0_0 .net "cps_regs", 35 0, L_0x555556d35070;  alias, 1 drivers
v0x555556c42870_0 .net "data_valid", 0 0, L_0x555556d349b0;  alias, 1 drivers
v0x555556c42910_0 .net "input_regs", 127 0, L_0x555556d35ec0;  alias, 1 drivers
v0x555556c429b0_0 .net "output_data", 127 0, L_0x555556d344c0;  alias, 1 drivers
v0x555556c42a80_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556c42c30_0 .net "w_dv", 3 0, L_0x555556d34110;  1 drivers
L_0x555556ca2680 .part L_0x555556d35ec0, 0, 8;
L_0x555556ca2720 .part L_0x555556d35ec0, 8, 8;
L_0x555556ca2850 .part L_0x555556d35ec0, 64, 8;
L_0x555556ca28f0 .part L_0x555556d35ec0, 72, 8;
L_0x555556ca2990 .part L_0x555556d34e20, 0, 8;
L_0x555556ca2a30 .part L_0x555556d35070, 0, 9;
L_0x555556ca2ad0 .part L_0x555556d352c0, 0, 9;
L_0x555556cd2da0 .part L_0x555556d35ec0, 16, 8;
L_0x555556cd2e90 .part L_0x555556d35ec0, 24, 8;
L_0x555556cd3040 .part L_0x555556d35ec0, 80, 8;
L_0x555556cd3140 .part L_0x555556d35ec0, 88, 8;
L_0x555556cd31e0 .part L_0x555556d34e20, 8, 8;
L_0x555556cd32f0 .part L_0x555556d35070, 9, 9;
L_0x555556cd3420 .part L_0x555556d352c0, 9, 9;
L_0x555556d03660 .part L_0x555556d35ec0, 32, 8;
L_0x555556d03700 .part L_0x555556d35ec0, 40, 8;
L_0x555556d03830 .part L_0x555556d35ec0, 96, 8;
L_0x555556d038d0 .part L_0x555556d35ec0, 104, 8;
L_0x555556d03a10 .part L_0x555556d34e20, 16, 8;
L_0x555556d03ab0 .part L_0x555556d35070, 18, 9;
L_0x555556d03970 .part L_0x555556d352c0, 18, 9;
L_0x555556d33b90 .part L_0x555556d35ec0, 48, 8;
L_0x555556d03b50 .part L_0x555556d35ec0, 56, 8;
L_0x555556d33f00 .part L_0x555556d35ec0, 112, 8;
L_0x555556d33c30 .part L_0x555556d35ec0, 120, 8;
L_0x555556d34070 .part L_0x555556d34e20, 24, 8;
L_0x555556d33fa0 .part L_0x555556d35070, 27, 9;
L_0x555556d341f0 .part L_0x555556d352c0, 27, 9;
L_0x555556d34110 .concat8 [ 1 1 1 1], v0x555556ab1800_0, v0x5555563bbbb0_0, v0x555556be41c0_0, v0x555556c3f470_0;
LS_0x555556d344c0_0_0 .concat8 [ 8 8 8 8], v0x555556a832f0_0, v0x555556a83230_0, v0x5555563f4590_0, v0x5555563eb440_0;
LS_0x555556d344c0_0_4 .concat8 [ 8 8 8 8], v0x555556be5d30_0, v0x555556be5c70_0, v0x555556c40fa0_0, v0x555556c40ee0_0;
LS_0x555556d344c0_0_8 .concat8 [ 8 8 8 8], v0x555556aabbd0_0, v0x555556aabaf0_0, v0x5555563c66a0_0, v0x5555563c65c0_0;
LS_0x555556d344c0_0_12 .concat8 [ 8 8 8 8], v0x555556be47f0_0, v0x555556be4710_0, v0x555556c3faa0_0, v0x555556c3f9c0_0;
L_0x555556d344c0 .concat8 [ 32 32 32 32], LS_0x555556d344c0_0_0, LS_0x555556d344c0_0_4, LS_0x555556d344c0_0_8, LS_0x555556d344c0_0_12;
L_0x555556d349b0 .part L_0x555556d34110, 0, 1;
S_0x5555569c7420 .scope generate, "bfs[0]" "bfs[0]" 17 20, 17 20 0, S_0x5555569c4600;
 .timescale -12 -12;
P_0x5555568dbb20 .param/l "i" 0 17 20, +C4<00>;
S_0x5555569ca240 .scope module, "butterfly" "bfprocessor" 17 22, 18 1 0, S_0x5555569c7420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555556a8a2a0_0 .net "A_im", 7 0, L_0x555556ca2720;  1 drivers
v0x555556a8a380_0 .net "A_re", 7 0, L_0x555556ca2680;  1 drivers
v0x555556a86050_0 .net "B_im", 7 0, L_0x555556ca28f0;  1 drivers
v0x555556a86150_0 .net "B_re", 7 0, L_0x555556ca2850;  1 drivers
v0x555556a87480_0 .net "C_minus_S", 8 0, L_0x555556ca2ad0;  1 drivers
v0x555556a87570_0 .net "C_plus_S", 8 0, L_0x555556ca2a30;  1 drivers
v0x555556a83230_0 .var "D_im", 7 0;
v0x555556a832f0_0 .var "D_re", 7 0;
v0x555556a84660_0 .net "E_im", 7 0, v0x555556aabaf0_0;  1 drivers
v0x555556a84750_0 .net "E_re", 7 0, v0x555556aabbd0_0;  1 drivers
v0x555556a80410_0 .net *"_ivl_13", 0 0, L_0x555556c97010;  1 drivers
v0x555556a804d0_0 .net *"_ivl_17", 0 0, L_0x555556c97240;  1 drivers
v0x555556a81840_0 .net *"_ivl_21", 0 0, L_0x555556c9c770;  1 drivers
v0x555556a81920_0 .net *"_ivl_25", 0 0, L_0x555556c9c920;  1 drivers
v0x555556a7d5f0_0 .net *"_ivl_29", 0 0, L_0x555556ca1e40;  1 drivers
v0x555556a7d6d0_0 .net *"_ivl_33", 0 0, L_0x555556ca2010;  1 drivers
v0x555556a7ea20_0 .net *"_ivl_5", 0 0, L_0x555556c919f0;  1 drivers
v0x555556a7eac0_0 .net *"_ivl_9", 0 0, L_0x555556c91bd0;  1 drivers
v0x555556a7bc00_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556a7bca0_0 .net "data_valid", 0 0, v0x555556ab1800_0;  1 drivers
v0x555556a779b0_0 .net "i_C", 7 0, L_0x555556ca2990;  1 drivers
v0x555556a77a80_0 .var "r_D_re", 7 0;
v0x555556a78de0_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556a78eb0_0 .net "w_d_im", 8 0, L_0x555556c96460;  1 drivers
v0x555556a74b90_0 .net "w_d_re", 8 0, L_0x555556c90eb0;  1 drivers
v0x555556a74c60_0 .net "w_e_im", 8 0, L_0x555556c9bc10;  1 drivers
v0x555556a75fc0_0 .net "w_e_re", 8 0, L_0x555556ca1380;  1 drivers
v0x555556a76090_0 .net "w_neg_b_im", 7 0, L_0x555556ca24e0;  1 drivers
v0x555556b55e30_0 .net "w_neg_b_re", 7 0, L_0x555556ca2260;  1 drivers
L_0x555556c8c670 .part L_0x555556ca1380, 1, 8;
L_0x555556c8c7a0 .part L_0x555556c9bc10, 1, 8;
L_0x555556c919f0 .part L_0x555556ca2680, 7, 1;
L_0x555556c91a90 .concat [ 8 1 0 0], L_0x555556ca2680, L_0x555556c919f0;
L_0x555556c91bd0 .part L_0x555556ca2850, 7, 1;
L_0x555556c91cc0 .concat [ 8 1 0 0], L_0x555556ca2850, L_0x555556c91bd0;
L_0x555556c97010 .part L_0x555556ca2720, 7, 1;
L_0x555556c970b0 .concat [ 8 1 0 0], L_0x555556ca2720, L_0x555556c97010;
L_0x555556c97240 .part L_0x555556ca28f0, 7, 1;
L_0x555556c97330 .concat [ 8 1 0 0], L_0x555556ca28f0, L_0x555556c97240;
L_0x555556c9c770 .part L_0x555556ca2720, 7, 1;
L_0x555556c9c810 .concat [ 8 1 0 0], L_0x555556ca2720, L_0x555556c9c770;
L_0x555556c9c920 .part L_0x555556ca24e0, 7, 1;
L_0x555556c9ca10 .concat [ 8 1 0 0], L_0x555556ca24e0, L_0x555556c9c920;
L_0x555556ca1e40 .part L_0x555556ca2680, 7, 1;
L_0x555556ca1ee0 .concat [ 8 1 0 0], L_0x555556ca2680, L_0x555556ca1e40;
L_0x555556ca2010 .part L_0x555556ca2260, 7, 1;
L_0x555556ca20b0 .concat [ 8 1 0 0], L_0x555556ca2260, L_0x555556ca2010;
S_0x5555569cd060 .scope module, "adder_D_im" "N_bit_adder" 18 53, 19 1 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555569369e0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x5555568d5980_0 .net "answer", 8 0, L_0x555556c96460;  alias, 1 drivers
v0x5555568cf090_0 .net "carry", 8 0, L_0x555556c96b10;  1 drivers
v0x5555568a7ff0_0 .net "carry_out", 0 0, L_0x555556c96f70;  1 drivers
v0x5555568a8090_0 .net "input1", 8 0, L_0x555556c970b0;  1 drivers
v0x5555568be950_0 .net "input2", 8 0, L_0x555556c97330;  1 drivers
L_0x555556c91f30 .part L_0x555556c970b0, 0, 1;
L_0x555556c91fd0 .part L_0x555556c97330, 0, 1;
L_0x555556c92640 .part L_0x555556c970b0, 1, 1;
L_0x555556c926e0 .part L_0x555556c97330, 1, 1;
L_0x555556c92810 .part L_0x555556c96b10, 0, 1;
L_0x555556c92ec0 .part L_0x555556c970b0, 2, 1;
L_0x555556c93030 .part L_0x555556c97330, 2, 1;
L_0x555556c93160 .part L_0x555556c96b10, 1, 1;
L_0x555556c937d0 .part L_0x555556c970b0, 3, 1;
L_0x555556c93990 .part L_0x555556c97330, 3, 1;
L_0x555556c93b50 .part L_0x555556c96b10, 2, 1;
L_0x555556c94070 .part L_0x555556c970b0, 4, 1;
L_0x555556c94210 .part L_0x555556c97330, 4, 1;
L_0x555556c94340 .part L_0x555556c96b10, 3, 1;
L_0x555556c94920 .part L_0x555556c970b0, 5, 1;
L_0x555556c94a50 .part L_0x555556c97330, 5, 1;
L_0x555556c94c10 .part L_0x555556c96b10, 4, 1;
L_0x555556c95220 .part L_0x555556c970b0, 6, 1;
L_0x555556c953f0 .part L_0x555556c97330, 6, 1;
L_0x555556c95490 .part L_0x555556c96b10, 5, 1;
L_0x555556c95350 .part L_0x555556c970b0, 7, 1;
L_0x555556c95be0 .part L_0x555556c97330, 7, 1;
L_0x555556c955c0 .part L_0x555556c96b10, 6, 1;
L_0x555556c96330 .part L_0x555556c970b0, 8, 1;
L_0x555556c95d90 .part L_0x555556c97330, 8, 1;
L_0x555556c965c0 .part L_0x555556c96b10, 7, 1;
LS_0x555556c96460_0_0 .concat8 [ 1 1 1 1], L_0x555556c91db0, L_0x555556c920e0, L_0x555556c929b0, L_0x555556c93350;
LS_0x555556c96460_0_4 .concat8 [ 1 1 1 1], L_0x555556c93cf0, L_0x555556c94500, L_0x555556c94db0, L_0x555556c956e0;
LS_0x555556c96460_0_8 .concat8 [ 1 0 0 0], L_0x555556c95ec0;
L_0x555556c96460 .concat8 [ 4 4 1 0], LS_0x555556c96460_0_0, LS_0x555556c96460_0_4, LS_0x555556c96460_0_8;
LS_0x555556c96b10_0_0 .concat8 [ 1 1 1 1], L_0x555556c91e20, L_0x555556c92530, L_0x555556c92db0, L_0x555556c936c0;
LS_0x555556c96b10_0_4 .concat8 [ 1 1 1 1], L_0x555556c93f60, L_0x555556c94810, L_0x555556c95110, L_0x555556c95a40;
LS_0x555556c96b10_0_8 .concat8 [ 1 0 0 0], L_0x555556c96220;
L_0x555556c96b10 .concat8 [ 4 4 1 0], LS_0x555556c96b10_0_0, LS_0x555556c96b10_0_4, LS_0x555556c96b10_0_8;
L_0x555556c96f70 .part L_0x555556c96b10, 8, 1;
S_0x5555569cfe80 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556968b20 .param/l "i" 0 19 14, +C4<00>;
S_0x5555569a48c0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555569cfe80;
 .timescale -12 -12;
S_0x5555569905e0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555569a48c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c91db0 .functor XOR 1, L_0x555556c91f30, L_0x555556c91fd0, C4<0>, C4<0>;
L_0x555556c91e20 .functor AND 1, L_0x555556c91f30, L_0x555556c91fd0, C4<1>, C4<1>;
v0x555556a357b0_0 .net "c", 0 0, L_0x555556c91e20;  1 drivers
v0x555556a32990_0 .net "s", 0 0, L_0x555556c91db0;  1 drivers
v0x555556a32a50_0 .net "x", 0 0, L_0x555556c91f30;  1 drivers
v0x555556a2fb70_0 .net "y", 0 0, L_0x555556c91fd0;  1 drivers
S_0x555556993400 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x5555568ad930 .param/l "i" 0 19 14, +C4<01>;
S_0x555556996220 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556993400;
 .timescale -12 -12;
S_0x555556999040 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556996220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c92070 .functor XOR 1, L_0x555556c92640, L_0x555556c926e0, C4<0>, C4<0>;
L_0x555556c920e0 .functor XOR 1, L_0x555556c92070, L_0x555556c92810, C4<0>, C4<0>;
L_0x555556c921a0 .functor AND 1, L_0x555556c926e0, L_0x555556c92810, C4<1>, C4<1>;
L_0x555556c922b0 .functor AND 1, L_0x555556c92640, L_0x555556c926e0, C4<1>, C4<1>;
L_0x555556c92370 .functor OR 1, L_0x555556c921a0, L_0x555556c922b0, C4<0>, C4<0>;
L_0x555556c92480 .functor AND 1, L_0x555556c92640, L_0x555556c92810, C4<1>, C4<1>;
L_0x555556c92530 .functor OR 1, L_0x555556c92370, L_0x555556c92480, C4<0>, C4<0>;
v0x555556a2cd50_0 .net *"_ivl_0", 0 0, L_0x555556c92070;  1 drivers
v0x555556a29f30_0 .net *"_ivl_10", 0 0, L_0x555556c92480;  1 drivers
v0x555556a27110_0 .net *"_ivl_4", 0 0, L_0x555556c921a0;  1 drivers
v0x555556a271d0_0 .net *"_ivl_6", 0 0, L_0x555556c922b0;  1 drivers
v0x555556a24700_0 .net *"_ivl_8", 0 0, L_0x555556c92370;  1 drivers
v0x555556a243e0_0 .net "c_in", 0 0, L_0x555556c92810;  1 drivers
v0x555556a244a0_0 .net "c_out", 0 0, L_0x555556c92530;  1 drivers
v0x555556a23f30_0 .net "s", 0 0, L_0x555556c920e0;  1 drivers
v0x555556a23ff0_0 .net "x", 0 0, L_0x555556c92640;  1 drivers
v0x55555693d180_0 .net "y", 0 0, L_0x555556c926e0;  1 drivers
S_0x55555699be60 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x5555568c6270 .param/l "i" 0 19 14, +C4<010>;
S_0x55555699ec80 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555699be60;
 .timescale -12 -12;
S_0x5555569a1aa0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555699ec80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c92940 .functor XOR 1, L_0x555556c92ec0, L_0x555556c93030, C4<0>, C4<0>;
L_0x555556c929b0 .functor XOR 1, L_0x555556c92940, L_0x555556c93160, C4<0>, C4<0>;
L_0x555556c92a20 .functor AND 1, L_0x555556c93030, L_0x555556c93160, C4<1>, C4<1>;
L_0x555556c92b30 .functor AND 1, L_0x555556c92ec0, L_0x555556c93030, C4<1>, C4<1>;
L_0x555556c92bf0 .functor OR 1, L_0x555556c92a20, L_0x555556c92b30, C4<0>, C4<0>;
L_0x555556c92d00 .functor AND 1, L_0x555556c92ec0, L_0x555556c93160, C4<1>, C4<1>;
L_0x555556c92db0 .functor OR 1, L_0x555556c92bf0, L_0x555556c92d00, C4<0>, C4<0>;
v0x555556988920_0 .net *"_ivl_0", 0 0, L_0x555556c92940;  1 drivers
v0x5555569882d0_0 .net *"_ivl_10", 0 0, L_0x555556c92d00;  1 drivers
v0x555556924060_0 .net *"_ivl_4", 0 0, L_0x555556c92a20;  1 drivers
v0x555556924120_0 .net *"_ivl_6", 0 0, L_0x555556c92b30;  1 drivers
v0x55555696f8e0_0 .net *"_ivl_8", 0 0, L_0x555556c92bf0;  1 drivers
v0x55555696f290_0 .net "c_in", 0 0, L_0x555556c93160;  1 drivers
v0x55555696f350_0 .net "c_out", 0 0, L_0x555556c92db0;  1 drivers
v0x555556956870_0 .net "s", 0 0, L_0x555556c929b0;  1 drivers
v0x555556956930_0 .net "x", 0 0, L_0x555556c92ec0;  1 drivers
v0x555556956220_0 .net "y", 0 0, L_0x555556c93030;  1 drivers
S_0x555556a6d150 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556905380 .param/l "i" 0 19 14, +C4<011>;
S_0x555556a58e70 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a6d150;
 .timescale -12 -12;
S_0x555556a5bc90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a58e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c932e0 .functor XOR 1, L_0x555556c937d0, L_0x555556c93990, C4<0>, C4<0>;
L_0x555556c93350 .functor XOR 1, L_0x555556c932e0, L_0x555556c93b50, C4<0>, C4<0>;
L_0x555556c933c0 .functor AND 1, L_0x555556c93990, L_0x555556c93b50, C4<1>, C4<1>;
L_0x555556c93480 .functor AND 1, L_0x555556c937d0, L_0x555556c93990, C4<1>, C4<1>;
L_0x555556c93540 .functor OR 1, L_0x555556c933c0, L_0x555556c93480, C4<0>, C4<0>;
L_0x555556c93650 .functor AND 1, L_0x555556c937d0, L_0x555556c93b50, C4<1>, C4<1>;
L_0x555556c936c0 .functor OR 1, L_0x555556c93540, L_0x555556c93650, C4<0>, C4<0>;
v0x55555693d7d0_0 .net *"_ivl_0", 0 0, L_0x555556c932e0;  1 drivers
v0x555556923d20_0 .net *"_ivl_10", 0 0, L_0x555556c93650;  1 drivers
v0x5555568d5470_0 .net *"_ivl_4", 0 0, L_0x555556c933c0;  1 drivers
v0x5555568bf950_0 .net *"_ivl_6", 0 0, L_0x555556c93480;  1 drivers
v0x5555568ecf60_0 .net *"_ivl_8", 0 0, L_0x555556c93540;  1 drivers
v0x5555568ebd90_0 .net "c_in", 0 0, L_0x555556c93b50;  1 drivers
v0x5555568ebe50_0 .net "c_out", 0 0, L_0x555556c936c0;  1 drivers
v0x5555568eb000_0 .net "s", 0 0, L_0x555556c93350;  1 drivers
v0x5555568eb0c0_0 .net "x", 0 0, L_0x555556c937d0;  1 drivers
v0x555556661b50_0 .net "y", 0 0, L_0x555556c93990;  1 drivers
S_0x555556a5eab0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556a32e30 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556a618d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a5eab0;
 .timescale -12 -12;
S_0x555556a646f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a618d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c93c80 .functor XOR 1, L_0x555556c94070, L_0x555556c94210, C4<0>, C4<0>;
L_0x555556c93cf0 .functor XOR 1, L_0x555556c93c80, L_0x555556c94340, C4<0>, C4<0>;
L_0x555556c93d60 .functor AND 1, L_0x555556c94210, L_0x555556c94340, C4<1>, C4<1>;
L_0x555556c93dd0 .functor AND 1, L_0x555556c94070, L_0x555556c94210, C4<1>, C4<1>;
L_0x555556c93e40 .functor OR 1, L_0x555556c93d60, L_0x555556c93dd0, C4<0>, C4<0>;
L_0x555556c93eb0 .functor AND 1, L_0x555556c94070, L_0x555556c94340, C4<1>, C4<1>;
L_0x555556c93f60 .functor OR 1, L_0x555556c93e40, L_0x555556c93eb0, C4<0>, C4<0>;
v0x5555568ffb00_0 .net *"_ivl_0", 0 0, L_0x555556c93c80;  1 drivers
v0x55555691bfe0_0 .net *"_ivl_10", 0 0, L_0x555556c93eb0;  1 drivers
v0x5555569191c0_0 .net *"_ivl_4", 0 0, L_0x555556c93d60;  1 drivers
v0x555556919280_0 .net *"_ivl_6", 0 0, L_0x555556c93dd0;  1 drivers
v0x5555569163a0_0 .net *"_ivl_8", 0 0, L_0x555556c93e40;  1 drivers
v0x555556913580_0 .net "c_in", 0 0, L_0x555556c94340;  1 drivers
v0x555556913640_0 .net "c_out", 0 0, L_0x555556c93f60;  1 drivers
v0x555556910760_0 .net "s", 0 0, L_0x555556c93cf0;  1 drivers
v0x555556910820_0 .net "x", 0 0, L_0x555556c94070;  1 drivers
v0x55555690d940_0 .net "y", 0 0, L_0x555556c94210;  1 drivers
S_0x555556a67510 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556a43470 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556a6a330 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a67510;
 .timescale -12 -12;
S_0x555556a54110 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a6a330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c941a0 .functor XOR 1, L_0x555556c94920, L_0x555556c94a50, C4<0>, C4<0>;
L_0x555556c94500 .functor XOR 1, L_0x555556c941a0, L_0x555556c94c10, C4<0>, C4<0>;
L_0x555556c94570 .functor AND 1, L_0x555556c94a50, L_0x555556c94c10, C4<1>, C4<1>;
L_0x555556c945e0 .functor AND 1, L_0x555556c94920, L_0x555556c94a50, C4<1>, C4<1>;
L_0x555556c94650 .functor OR 1, L_0x555556c94570, L_0x555556c945e0, C4<0>, C4<0>;
L_0x555556c94760 .functor AND 1, L_0x555556c94920, L_0x555556c94c10, C4<1>, C4<1>;
L_0x555556c94810 .functor OR 1, L_0x555556c94650, L_0x555556c94760, C4<0>, C4<0>;
v0x55555690ab20_0 .net *"_ivl_0", 0 0, L_0x555556c941a0;  1 drivers
v0x555556907d00_0 .net *"_ivl_10", 0 0, L_0x555556c94760;  1 drivers
v0x555556904ee0_0 .net *"_ivl_4", 0 0, L_0x555556c94570;  1 drivers
v0x5555569020c0_0 .net *"_ivl_6", 0 0, L_0x555556c945e0;  1 drivers
v0x5555568ff2a0_0 .net *"_ivl_8", 0 0, L_0x555556c94650;  1 drivers
v0x5555568fc480_0 .net "c_in", 0 0, L_0x555556c94c10;  1 drivers
v0x5555568fc540_0 .net "c_out", 0 0, L_0x555556c94810;  1 drivers
v0x5555568f9660_0 .net "s", 0 0, L_0x555556c94500;  1 drivers
v0x5555568f9720_0 .net "x", 0 0, L_0x555556c94920;  1 drivers
v0x5555568f6840_0 .net "y", 0 0, L_0x555556c94a50;  1 drivers
S_0x555556a3fe30 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556a54930 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556a42c50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a3fe30;
 .timescale -12 -12;
S_0x555556a45a70 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a42c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c94d40 .functor XOR 1, L_0x555556c95220, L_0x555556c953f0, C4<0>, C4<0>;
L_0x555556c94db0 .functor XOR 1, L_0x555556c94d40, L_0x555556c95490, C4<0>, C4<0>;
L_0x555556c94e20 .functor AND 1, L_0x555556c953f0, L_0x555556c95490, C4<1>, C4<1>;
L_0x555556c94e90 .functor AND 1, L_0x555556c95220, L_0x555556c953f0, C4<1>, C4<1>;
L_0x555556c94f50 .functor OR 1, L_0x555556c94e20, L_0x555556c94e90, C4<0>, C4<0>;
L_0x555556c95060 .functor AND 1, L_0x555556c95220, L_0x555556c95490, C4<1>, C4<1>;
L_0x555556c95110 .functor OR 1, L_0x555556c94f50, L_0x555556c95060, C4<0>, C4<0>;
v0x5555568f3a20_0 .net *"_ivl_0", 0 0, L_0x555556c94d40;  1 drivers
v0x5555568f0c00_0 .net *"_ivl_10", 0 0, L_0x555556c95060;  1 drivers
v0x5555568ee010_0 .net *"_ivl_4", 0 0, L_0x555556c94e20;  1 drivers
v0x5555568edc00_0 .net *"_ivl_6", 0 0, L_0x555556c94e90;  1 drivers
v0x5555568ed540_0 .net *"_ivl_8", 0 0, L_0x555556c94f50;  1 drivers
v0x5555568d4470_0 .net "c_in", 0 0, L_0x555556c95490;  1 drivers
v0x5555568d4530_0 .net "c_out", 0 0, L_0x555556c95110;  1 drivers
v0x5555568d1650_0 .net "s", 0 0, L_0x555556c94db0;  1 drivers
v0x5555568d1710_0 .net "x", 0 0, L_0x555556c95220;  1 drivers
v0x5555568ce830_0 .net "y", 0 0, L_0x555556c953f0;  1 drivers
S_0x555556a48890 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x555556a67d30 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556a4b6b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a48890;
 .timescale -12 -12;
S_0x555556a4e4d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a4b6b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c95670 .functor XOR 1, L_0x555556c95350, L_0x555556c95be0, C4<0>, C4<0>;
L_0x555556c956e0 .functor XOR 1, L_0x555556c95670, L_0x555556c955c0, C4<0>, C4<0>;
L_0x555556c95750 .functor AND 1, L_0x555556c95be0, L_0x555556c955c0, C4<1>, C4<1>;
L_0x555556c957c0 .functor AND 1, L_0x555556c95350, L_0x555556c95be0, C4<1>, C4<1>;
L_0x555556c95880 .functor OR 1, L_0x555556c95750, L_0x555556c957c0, C4<0>, C4<0>;
L_0x555556c95990 .functor AND 1, L_0x555556c95350, L_0x555556c955c0, C4<1>, C4<1>;
L_0x555556c95a40 .functor OR 1, L_0x555556c95880, L_0x555556c95990, C4<0>, C4<0>;
v0x5555568cba10_0 .net *"_ivl_0", 0 0, L_0x555556c95670;  1 drivers
v0x5555568c8bf0_0 .net *"_ivl_10", 0 0, L_0x555556c95990;  1 drivers
v0x5555568c5dd0_0 .net *"_ivl_4", 0 0, L_0x555556c95750;  1 drivers
v0x5555568c2fb0_0 .net *"_ivl_6", 0 0, L_0x555556c957c0;  1 drivers
v0x5555568c0690_0 .net *"_ivl_8", 0 0, L_0x555556c95880;  1 drivers
v0x5555568c0370_0 .net "c_in", 0 0, L_0x555556c955c0;  1 drivers
v0x5555568c0430_0 .net "c_out", 0 0, L_0x555556c95a40;  1 drivers
v0x5555568bfec0_0 .net "s", 0 0, L_0x555556c956e0;  1 drivers
v0x5555568bff80_0 .net "x", 0 0, L_0x555556c95350;  1 drivers
v0x5555568ea030_0 .net "y", 0 0, L_0x555556c95be0;  1 drivers
S_0x555556a512f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x5555569cd060;
 .timescale -12 -12;
P_0x5555569c2000 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556a21fd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a512f0;
 .timescale -12 -12;
S_0x555556a0dcf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a21fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c95e50 .functor XOR 1, L_0x555556c96330, L_0x555556c95d90, C4<0>, C4<0>;
L_0x555556c95ec0 .functor XOR 1, L_0x555556c95e50, L_0x555556c965c0, C4<0>, C4<0>;
L_0x555556c95f30 .functor AND 1, L_0x555556c95d90, L_0x555556c965c0, C4<1>, C4<1>;
L_0x555556c95fa0 .functor AND 1, L_0x555556c96330, L_0x555556c95d90, C4<1>, C4<1>;
L_0x555556c96060 .functor OR 1, L_0x555556c95f30, L_0x555556c95fa0, C4<0>, C4<0>;
L_0x555556c96170 .functor AND 1, L_0x555556c96330, L_0x555556c965c0, C4<1>, C4<1>;
L_0x555556c96220 .functor OR 1, L_0x555556c96060, L_0x555556c96170, C4<0>, C4<0>;
v0x5555568e7210_0 .net *"_ivl_0", 0 0, L_0x555556c95e50;  1 drivers
v0x5555568e43f0_0 .net *"_ivl_10", 0 0, L_0x555556c96170;  1 drivers
v0x5555568e15d0_0 .net *"_ivl_4", 0 0, L_0x555556c95f30;  1 drivers
v0x5555568de7b0_0 .net *"_ivl_6", 0 0, L_0x555556c95fa0;  1 drivers
v0x5555568db990_0 .net *"_ivl_8", 0 0, L_0x555556c96060;  1 drivers
v0x5555568d8b70_0 .net "c_in", 0 0, L_0x555556c965c0;  1 drivers
v0x5555568d8c30_0 .net "c_out", 0 0, L_0x555556c96220;  1 drivers
v0x5555568d60c0_0 .net "s", 0 0, L_0x555556c95ec0;  1 drivers
v0x5555568d6180_0 .net "x", 0 0, L_0x555556c96330;  1 drivers
v0x5555568d5e30_0 .net "y", 0 0, L_0x555556c95d90;  1 drivers
S_0x555556a10b10 .scope module, "adder_D_re" "N_bit_adder" 18 44, 19 1 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555569ac440 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x5555567d4f20_0 .net "answer", 8 0, L_0x555556c90eb0;  alias, 1 drivers
v0x5555568025c0_0 .net "carry", 8 0, L_0x555556c914f0;  1 drivers
v0x5555568013f0_0 .net "carry_out", 0 0, L_0x555556c91950;  1 drivers
v0x555556801490_0 .net "input1", 8 0, L_0x555556c91a90;  1 drivers
v0x555556800660_0 .net "input2", 8 0, L_0x555556c91cc0;  1 drivers
L_0x555556c8ca00 .part L_0x555556c91a90, 0, 1;
L_0x555556c8caa0 .part L_0x555556c91cc0, 0, 1;
L_0x555556c8d110 .part L_0x555556c91a90, 1, 1;
L_0x555556c8d240 .part L_0x555556c91cc0, 1, 1;
L_0x555556c8d370 .part L_0x555556c914f0, 0, 1;
L_0x555556c8da20 .part L_0x555556c91a90, 2, 1;
L_0x555556c8db90 .part L_0x555556c91cc0, 2, 1;
L_0x555556c8dcc0 .part L_0x555556c914f0, 1, 1;
L_0x555556c8e330 .part L_0x555556c91a90, 3, 1;
L_0x555556c8e4f0 .part L_0x555556c91cc0, 3, 1;
L_0x555556c8e6b0 .part L_0x555556c914f0, 2, 1;
L_0x555556c8ebd0 .part L_0x555556c91a90, 4, 1;
L_0x555556c8ed70 .part L_0x555556c91cc0, 4, 1;
L_0x555556c8eea0 .part L_0x555556c914f0, 3, 1;
L_0x555556c8f480 .part L_0x555556c91a90, 5, 1;
L_0x555556c8f5b0 .part L_0x555556c91cc0, 5, 1;
L_0x555556c8f770 .part L_0x555556c914f0, 4, 1;
L_0x555556c8fd80 .part L_0x555556c91a90, 6, 1;
L_0x555556c8ff50 .part L_0x555556c91cc0, 6, 1;
L_0x555556c8fff0 .part L_0x555556c914f0, 5, 1;
L_0x555556c8feb0 .part L_0x555556c91a90, 7, 1;
L_0x555556c90740 .part L_0x555556c91cc0, 7, 1;
L_0x555556c90120 .part L_0x555556c914f0, 6, 1;
L_0x555556c90d80 .part L_0x555556c91a90, 8, 1;
L_0x555556c90f80 .part L_0x555556c91cc0, 8, 1;
L_0x555556c910b0 .part L_0x555556c914f0, 7, 1;
LS_0x555556c90eb0_0_0 .concat8 [ 1 1 1 1], L_0x555556c8c8d0, L_0x555556c8cbb0, L_0x555556c8d510, L_0x555556c8deb0;
LS_0x555556c90eb0_0_4 .concat8 [ 1 1 1 1], L_0x555556c8e850, L_0x555556c8f060, L_0x555556c8f910, L_0x555556c90240;
LS_0x555556c90eb0_0_8 .concat8 [ 1 0 0 0], L_0x555556c90910;
L_0x555556c90eb0 .concat8 [ 4 4 1 0], LS_0x555556c90eb0_0_0, LS_0x555556c90eb0_0_4, LS_0x555556c90eb0_0_8;
LS_0x555556c914f0_0_0 .concat8 [ 1 1 1 1], L_0x555556c8c940, L_0x555556c8d000, L_0x555556c8d910, L_0x555556c8e220;
LS_0x555556c914f0_0_4 .concat8 [ 1 1 1 1], L_0x555556c8eac0, L_0x555556c8f370, L_0x555556c8fc70, L_0x555556c905a0;
LS_0x555556c914f0_0_8 .concat8 [ 1 0 0 0], L_0x555556c90c70;
L_0x555556c914f0 .concat8 [ 4 4 1 0], LS_0x555556c914f0_0_0, LS_0x555556c914f0_0_4, LS_0x555556c914f0_0_8;
L_0x555556c91950 .part L_0x555556c914f0, 8, 1;
S_0x555556a13930 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x5555569d7270 .param/l "i" 0 19 14, +C4<00>;
S_0x555556a16750 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556a13930;
 .timescale -12 -12;
S_0x555556a19570 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556a16750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c8c8d0 .functor XOR 1, L_0x555556c8ca00, L_0x555556c8caa0, C4<0>, C4<0>;
L_0x555556c8c940 .functor AND 1, L_0x555556c8ca00, L_0x555556c8caa0, C4<1>, C4<1>;
v0x5555568bbb30_0 .net "c", 0 0, L_0x555556c8c940;  1 drivers
v0x5555568b8d10_0 .net "s", 0 0, L_0x555556c8c8d0;  1 drivers
v0x5555568b8dd0_0 .net "x", 0 0, L_0x555556c8ca00;  1 drivers
v0x5555568b5ef0_0 .net "y", 0 0, L_0x555556c8caa0;  1 drivers
S_0x555556a1c390 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x5555569ee370 .param/l "i" 0 19 14, +C4<01>;
S_0x555556a1f1b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a1c390;
 .timescale -12 -12;
S_0x555556a3b070 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a1f1b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8cb40 .functor XOR 1, L_0x555556c8d110, L_0x555556c8d240, C4<0>, C4<0>;
L_0x555556c8cbb0 .functor XOR 1, L_0x555556c8cb40, L_0x555556c8d370, C4<0>, C4<0>;
L_0x555556c8cc70 .functor AND 1, L_0x555556c8d240, L_0x555556c8d370, C4<1>, C4<1>;
L_0x555556c8cd80 .functor AND 1, L_0x555556c8d110, L_0x555556c8d240, C4<1>, C4<1>;
L_0x555556c8ce40 .functor OR 1, L_0x555556c8cc70, L_0x555556c8cd80, C4<0>, C4<0>;
L_0x555556c8cf50 .functor AND 1, L_0x555556c8d110, L_0x555556c8d370, C4<1>, C4<1>;
L_0x555556c8d000 .functor OR 1, L_0x555556c8ce40, L_0x555556c8cf50, C4<0>, C4<0>;
v0x5555568b30d0_0 .net *"_ivl_0", 0 0, L_0x555556c8cb40;  1 drivers
v0x5555568b02b0_0 .net *"_ivl_10", 0 0, L_0x555556c8cf50;  1 drivers
v0x5555568ad490_0 .net *"_ivl_4", 0 0, L_0x555556c8cc70;  1 drivers
v0x5555568ad550_0 .net *"_ivl_6", 0 0, L_0x555556c8cd80;  1 drivers
v0x5555568aa670_0 .net *"_ivl_8", 0 0, L_0x555556c8ce40;  1 drivers
v0x5555568a7b00_0 .net "c_in", 0 0, L_0x555556c8d370;  1 drivers
v0x5555568a7bc0_0 .net "c_out", 0 0, L_0x555556c8d000;  1 drivers
v0x5555568a78a0_0 .net "s", 0 0, L_0x555556c8cbb0;  1 drivers
v0x5555568a7960_0 .net "x", 0 0, L_0x555556c8d110;  1 drivers
v0x555556987300_0 .net "y", 0 0, L_0x555556c8d240;  1 drivers
S_0x555556a26d90 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556a72080 .param/l "i" 0 19 14, +C4<010>;
S_0x555556a29bb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a26d90;
 .timescale -12 -12;
S_0x555556a2c9d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a29bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8d4a0 .functor XOR 1, L_0x555556c8da20, L_0x555556c8db90, C4<0>, C4<0>;
L_0x555556c8d510 .functor XOR 1, L_0x555556c8d4a0, L_0x555556c8dcc0, C4<0>, C4<0>;
L_0x555556c8d580 .functor AND 1, L_0x555556c8db90, L_0x555556c8dcc0, C4<1>, C4<1>;
L_0x555556c8d690 .functor AND 1, L_0x555556c8da20, L_0x555556c8db90, C4<1>, C4<1>;
L_0x555556c8d750 .functor OR 1, L_0x555556c8d580, L_0x555556c8d690, C4<0>, C4<0>;
L_0x555556c8d860 .functor AND 1, L_0x555556c8da20, L_0x555556c8dcc0, C4<1>, C4<1>;
L_0x555556c8d910 .functor OR 1, L_0x555556c8d750, L_0x555556c8d860, C4<0>, C4<0>;
v0x5555569844e0_0 .net *"_ivl_0", 0 0, L_0x555556c8d4a0;  1 drivers
v0x5555569816c0_0 .net *"_ivl_10", 0 0, L_0x555556c8d860;  1 drivers
v0x55555697e8a0_0 .net *"_ivl_4", 0 0, L_0x555556c8d580;  1 drivers
v0x55555697e960_0 .net *"_ivl_6", 0 0, L_0x555556c8d690;  1 drivers
v0x55555697ba80_0 .net *"_ivl_8", 0 0, L_0x555556c8d750;  1 drivers
v0x555556978c60_0 .net "c_in", 0 0, L_0x555556c8dcc0;  1 drivers
v0x555556978d20_0 .net "c_out", 0 0, L_0x555556c8d910;  1 drivers
v0x555556975e40_0 .net "s", 0 0, L_0x555556c8d510;  1 drivers
v0x555556975f00_0 .net "x", 0 0, L_0x555556c8da20;  1 drivers
v0x555556973020_0 .net "y", 0 0, L_0x555556c8db90;  1 drivers
S_0x555556a2f7f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556b190d0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556a32610 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a2f7f0;
 .timescale -12 -12;
S_0x555556a35430 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a32610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8de40 .functor XOR 1, L_0x555556c8e330, L_0x555556c8e4f0, C4<0>, C4<0>;
L_0x555556c8deb0 .functor XOR 1, L_0x555556c8de40, L_0x555556c8e6b0, C4<0>, C4<0>;
L_0x555556c8df20 .functor AND 1, L_0x555556c8e4f0, L_0x555556c8e6b0, C4<1>, C4<1>;
L_0x555556c8dfe0 .functor AND 1, L_0x555556c8e330, L_0x555556c8e4f0, C4<1>, C4<1>;
L_0x555556c8e0a0 .functor OR 1, L_0x555556c8df20, L_0x555556c8dfe0, C4<0>, C4<0>;
L_0x555556c8e1b0 .functor AND 1, L_0x555556c8e330, L_0x555556c8e6b0, C4<1>, C4<1>;
L_0x555556c8e220 .functor OR 1, L_0x555556c8e0a0, L_0x555556c8e1b0, C4<0>, C4<0>;
v0x555556970610_0 .net *"_ivl_0", 0 0, L_0x555556c8de40;  1 drivers
v0x5555569702f0_0 .net *"_ivl_10", 0 0, L_0x555556c8e1b0;  1 drivers
v0x55555696fe40_0 .net *"_ivl_4", 0 0, L_0x555556c8df20;  1 drivers
v0x55555696e2c0_0 .net *"_ivl_6", 0 0, L_0x555556c8dfe0;  1 drivers
v0x55555696b4a0_0 .net *"_ivl_8", 0 0, L_0x555556c8e0a0;  1 drivers
v0x555556968680_0 .net "c_in", 0 0, L_0x555556c8e6b0;  1 drivers
v0x555556968740_0 .net "c_out", 0 0, L_0x555556c8e220;  1 drivers
v0x555556965860_0 .net "s", 0 0, L_0x555556c8deb0;  1 drivers
v0x555556965920_0 .net "x", 0 0, L_0x555556c8e330;  1 drivers
v0x555556962af0_0 .net "y", 0 0, L_0x555556c8e4f0;  1 drivers
S_0x555556a38250 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556afd210 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555664c6a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a38250;
 .timescale -12 -12;
S_0x555556916020 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555664c6a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8e7e0 .functor XOR 1, L_0x555556c8ebd0, L_0x555556c8ed70, C4<0>, C4<0>;
L_0x555556c8e850 .functor XOR 1, L_0x555556c8e7e0, L_0x555556c8eea0, C4<0>, C4<0>;
L_0x555556c8e8c0 .functor AND 1, L_0x555556c8ed70, L_0x555556c8eea0, C4<1>, C4<1>;
L_0x555556c8e930 .functor AND 1, L_0x555556c8ebd0, L_0x555556c8ed70, C4<1>, C4<1>;
L_0x555556c8e9a0 .functor OR 1, L_0x555556c8e8c0, L_0x555556c8e930, C4<0>, C4<0>;
L_0x555556c8ea10 .functor AND 1, L_0x555556c8ebd0, L_0x555556c8eea0, C4<1>, C4<1>;
L_0x555556c8eac0 .functor OR 1, L_0x555556c8e9a0, L_0x555556c8ea10, C4<0>, C4<0>;
v0x55555695fc20_0 .net *"_ivl_0", 0 0, L_0x555556c8e7e0;  1 drivers
v0x55555695ce00_0 .net *"_ivl_10", 0 0, L_0x555556c8ea10;  1 drivers
v0x555556959fe0_0 .net *"_ivl_4", 0 0, L_0x555556c8e8c0;  1 drivers
v0x55555695a0a0_0 .net *"_ivl_6", 0 0, L_0x555556c8e930;  1 drivers
v0x5555569575d0_0 .net *"_ivl_8", 0 0, L_0x555556c8e9a0;  1 drivers
v0x5555569572b0_0 .net "c_in", 0 0, L_0x555556c8eea0;  1 drivers
v0x555556957370_0 .net "c_out", 0 0, L_0x555556c8eac0;  1 drivers
v0x555556956e00_0 .net "s", 0 0, L_0x555556c8e850;  1 drivers
v0x555556956ec0_0 .net "x", 0 0, L_0x555556c8ebd0;  1 drivers
v0x55555693c230_0 .net "y", 0 0, L_0x555556c8ed70;  1 drivers
S_0x555556918e40 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556b2c530 .param/l "i" 0 19 14, +C4<0101>;
S_0x55555691bc60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556918e40;
 .timescale -12 -12;
S_0x555556920480 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555691bc60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8ed00 .functor XOR 1, L_0x555556c8f480, L_0x555556c8f5b0, C4<0>, C4<0>;
L_0x555556c8f060 .functor XOR 1, L_0x555556c8ed00, L_0x555556c8f770, C4<0>, C4<0>;
L_0x555556c8f0d0 .functor AND 1, L_0x555556c8f5b0, L_0x555556c8f770, C4<1>, C4<1>;
L_0x555556c8f140 .functor AND 1, L_0x555556c8f480, L_0x555556c8f5b0, C4<1>, C4<1>;
L_0x555556c8f1b0 .functor OR 1, L_0x555556c8f0d0, L_0x555556c8f140, C4<0>, C4<0>;
L_0x555556c8f2c0 .functor AND 1, L_0x555556c8f480, L_0x555556c8f770, C4<1>, C4<1>;
L_0x555556c8f370 .functor OR 1, L_0x555556c8f1b0, L_0x555556c8f2c0, C4<0>, C4<0>;
v0x555556939360_0 .net *"_ivl_0", 0 0, L_0x555556c8ed00;  1 drivers
v0x555556936540_0 .net *"_ivl_10", 0 0, L_0x555556c8f2c0;  1 drivers
v0x555556933720_0 .net *"_ivl_4", 0 0, L_0x555556c8f0d0;  1 drivers
v0x555556930900_0 .net *"_ivl_6", 0 0, L_0x555556c8f140;  1 drivers
v0x55555692dae0_0 .net *"_ivl_8", 0 0, L_0x555556c8f1b0;  1 drivers
v0x55555692acc0_0 .net "c_in", 0 0, L_0x555556c8f770;  1 drivers
v0x55555692ad80_0 .net "c_out", 0 0, L_0x555556c8f370;  1 drivers
v0x555556927ea0_0 .net "s", 0 0, L_0x555556c8f060;  1 drivers
v0x555556927f60_0 .net "x", 0 0, L_0x555556c8f480;  1 drivers
v0x555556925360_0 .net "y", 0 0, L_0x555556c8f5b0;  1 drivers
S_0x55555664eab0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556b42750 .param/l "i" 0 19 14, +C4<0110>;
S_0x55555664eef0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555664eab0;
 .timescale -12 -12;
S_0x55555664f510 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555664eef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8f8a0 .functor XOR 1, L_0x555556c8fd80, L_0x555556c8ff50, C4<0>, C4<0>;
L_0x555556c8f910 .functor XOR 1, L_0x555556c8f8a0, L_0x555556c8fff0, C4<0>, C4<0>;
L_0x555556c8f980 .functor AND 1, L_0x555556c8ff50, L_0x555556c8fff0, C4<1>, C4<1>;
L_0x555556c8f9f0 .functor AND 1, L_0x555556c8fd80, L_0x555556c8ff50, C4<1>, C4<1>;
L_0x555556c8fab0 .functor OR 1, L_0x555556c8f980, L_0x555556c8f9f0, C4<0>, C4<0>;
L_0x555556c8fbc0 .functor AND 1, L_0x555556c8fd80, L_0x555556c8fff0, C4<1>, C4<1>;
L_0x555556c8fc70 .functor OR 1, L_0x555556c8fab0, L_0x555556c8fbc0, C4<0>, C4<0>;
v0x555556924ea0_0 .net *"_ivl_0", 0 0, L_0x555556c8f8a0;  1 drivers
v0x5555569247c0_0 .net *"_ivl_10", 0 0, L_0x555556c8fbc0;  1 drivers
v0x555556955220_0 .net *"_ivl_4", 0 0, L_0x555556c8f980;  1 drivers
v0x555556952400_0 .net *"_ivl_6", 0 0, L_0x555556c8f9f0;  1 drivers
v0x55555694f5e0_0 .net *"_ivl_8", 0 0, L_0x555556c8fab0;  1 drivers
v0x55555694c7c0_0 .net "c_in", 0 0, L_0x555556c8fff0;  1 drivers
v0x55555694c880_0 .net "c_out", 0 0, L_0x555556c8fc70;  1 drivers
v0x5555569499a0_0 .net "s", 0 0, L_0x555556c8f910;  1 drivers
v0x555556949a60_0 .net "x", 0 0, L_0x555556c8fd80;  1 drivers
v0x555556946c30_0 .net "y", 0 0, L_0x555556c8ff50;  1 drivers
S_0x555556913200 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556a79da0 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555568fef20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556913200;
 .timescale -12 -12;
S_0x555556901d40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568fef20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c901d0 .functor XOR 1, L_0x555556c8feb0, L_0x555556c90740, C4<0>, C4<0>;
L_0x555556c90240 .functor XOR 1, L_0x555556c901d0, L_0x555556c90120, C4<0>, C4<0>;
L_0x555556c902b0 .functor AND 1, L_0x555556c90740, L_0x555556c90120, C4<1>, C4<1>;
L_0x555556c90320 .functor AND 1, L_0x555556c8feb0, L_0x555556c90740, C4<1>, C4<1>;
L_0x555556c903e0 .functor OR 1, L_0x555556c902b0, L_0x555556c90320, C4<0>, C4<0>;
L_0x555556c904f0 .functor AND 1, L_0x555556c8feb0, L_0x555556c90120, C4<1>, C4<1>;
L_0x555556c905a0 .functor OR 1, L_0x555556c903e0, L_0x555556c904f0, C4<0>, C4<0>;
v0x555556943d60_0 .net *"_ivl_0", 0 0, L_0x555556c901d0;  1 drivers
v0x555556940f40_0 .net *"_ivl_10", 0 0, L_0x555556c904f0;  1 drivers
v0x55555693e530_0 .net *"_ivl_4", 0 0, L_0x555556c902b0;  1 drivers
v0x55555693e210_0 .net *"_ivl_6", 0 0, L_0x555556c90320;  1 drivers
v0x55555693dd60_0 .net *"_ivl_8", 0 0, L_0x555556c903e0;  1 drivers
v0x5555568527e0_0 .net "c_in", 0 0, L_0x555556c90120;  1 drivers
v0x5555568528a0_0 .net "c_out", 0 0, L_0x555556c905a0;  1 drivers
v0x55555689df80_0 .net "s", 0 0, L_0x555556c90240;  1 drivers
v0x55555689e040_0 .net "x", 0 0, L_0x555556c8feb0;  1 drivers
v0x55555689d9e0_0 .net "y", 0 0, L_0x555556c90740;  1 drivers
S_0x555556904b60 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556a10b10;
 .timescale -12 -12;
P_0x555556839750 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556907980 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556904b60;
 .timescale -12 -12;
S_0x55555690a7a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556907980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c908a0 .functor XOR 1, L_0x555556c90d80, L_0x555556c90f80, C4<0>, C4<0>;
L_0x555556c90910 .functor XOR 1, L_0x555556c908a0, L_0x555556c910b0, C4<0>, C4<0>;
L_0x555556c90980 .functor AND 1, L_0x555556c90f80, L_0x555556c910b0, C4<1>, C4<1>;
L_0x555556c909f0 .functor AND 1, L_0x555556c90d80, L_0x555556c90f80, C4<1>, C4<1>;
L_0x555556c90ab0 .functor OR 1, L_0x555556c90980, L_0x555556c909f0, C4<0>, C4<0>;
L_0x555556c90bc0 .functor AND 1, L_0x555556c90d80, L_0x555556c910b0, C4<1>, C4<1>;
L_0x555556c90c70 .functor OR 1, L_0x555556c90ab0, L_0x555556c90bc0, C4<0>, C4<0>;
v0x555556884f40_0 .net *"_ivl_0", 0 0, L_0x555556c908a0;  1 drivers
v0x5555568848f0_0 .net *"_ivl_10", 0 0, L_0x555556c90bc0;  1 drivers
v0x55555686bed0_0 .net *"_ivl_4", 0 0, L_0x555556c90980;  1 drivers
v0x55555686bf90_0 .net *"_ivl_6", 0 0, L_0x555556c909f0;  1 drivers
v0x55555686b880_0 .net *"_ivl_8", 0 0, L_0x555556c90ab0;  1 drivers
v0x555556852e30_0 .net "c_in", 0 0, L_0x555556c910b0;  1 drivers
v0x555556852ef0_0 .net "c_out", 0 0, L_0x555556c90c70;  1 drivers
v0x555556839380_0 .net "s", 0 0, L_0x555556c90910;  1 drivers
v0x555556839440_0 .net "x", 0 0, L_0x555556c90d80;  1 drivers
v0x5555567eab80_0 .net "y", 0 0, L_0x555556c90f80;  1 drivers
S_0x55555690d5c0 .scope module, "adder_E_im" "N_bit_adder" 18 61, 19 1 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556a8f8c0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x55555687aec0_0 .net "answer", 8 0, L_0x555556c9bc10;  alias, 1 drivers
v0x5555568780a0_0 .net "carry", 8 0, L_0x555556c9c270;  1 drivers
v0x555556875280_0 .net "carry_out", 0 0, L_0x555556c9c6d0;  1 drivers
v0x555556875320_0 .net "input1", 8 0, L_0x555556c9c810;  1 drivers
v0x555556872460_0 .net "input2", 8 0, L_0x555556c9ca10;  1 drivers
L_0x555556c975b0 .part L_0x555556c9c810, 0, 1;
L_0x555556c97650 .part L_0x555556c9ca10, 0, 1;
L_0x555556c97c80 .part L_0x555556c9c810, 1, 1;
L_0x555556c97d20 .part L_0x555556c9ca10, 1, 1;
L_0x555556c97e50 .part L_0x555556c9c270, 0, 1;
L_0x555556c98500 .part L_0x555556c9c810, 2, 1;
L_0x555556c98670 .part L_0x555556c9ca10, 2, 1;
L_0x555556c987a0 .part L_0x555556c9c270, 1, 1;
L_0x555556c98e10 .part L_0x555556c9c810, 3, 1;
L_0x555556c98fd0 .part L_0x555556c9ca10, 3, 1;
L_0x555556c991f0 .part L_0x555556c9c270, 2, 1;
L_0x555556c99710 .part L_0x555556c9c810, 4, 1;
L_0x555556c998b0 .part L_0x555556c9ca10, 4, 1;
L_0x555556c999e0 .part L_0x555556c9c270, 3, 1;
L_0x555556c99fc0 .part L_0x555556c9c810, 5, 1;
L_0x555556c9a0f0 .part L_0x555556c9ca10, 5, 1;
L_0x555556c9a2b0 .part L_0x555556c9c270, 4, 1;
L_0x555556c9a8c0 .part L_0x555556c9c810, 6, 1;
L_0x555556c9aa90 .part L_0x555556c9ca10, 6, 1;
L_0x555556c9ab30 .part L_0x555556c9c270, 5, 1;
L_0x555556c9a9f0 .part L_0x555556c9c810, 7, 1;
L_0x555556c9b390 .part L_0x555556c9ca10, 7, 1;
L_0x555556c9ac60 .part L_0x555556c9c270, 6, 1;
L_0x555556c9bae0 .part L_0x555556c9c810, 8, 1;
L_0x555556c9b540 .part L_0x555556c9ca10, 8, 1;
L_0x555556c9bd70 .part L_0x555556c9c270, 7, 1;
LS_0x555556c9bc10_0_0 .concat8 [ 1 1 1 1], L_0x555556c97480, L_0x555556c97760, L_0x555556c97ff0, L_0x555556c98990;
LS_0x555556c9bc10_0_4 .concat8 [ 1 1 1 1], L_0x555556c99390, L_0x555556c99ba0, L_0x555556c9a450, L_0x555556c9ad80;
LS_0x555556c9bc10_0_8 .concat8 [ 1 0 0 0], L_0x555556c9b670;
L_0x555556c9bc10 .concat8 [ 4 4 1 0], LS_0x555556c9bc10_0_0, LS_0x555556c9bc10_0_4, LS_0x555556c9bc10_0_8;
LS_0x555556c9c270_0_0 .concat8 [ 1 1 1 1], L_0x555556c974f0, L_0x555556c97b70, L_0x555556c983f0, L_0x555556c98d00;
LS_0x555556c9c270_0_4 .concat8 [ 1 1 1 1], L_0x555556c99600, L_0x555556c99eb0, L_0x555556c9a7b0, L_0x555556c9b0e0;
LS_0x555556c9c270_0_8 .concat8 [ 1 0 0 0], L_0x555556c9b9d0;
L_0x555556c9c270 .concat8 [ 4 4 1 0], LS_0x555556c9c270_0_0, LS_0x555556c9c270_0_4, LS_0x555556c9c270_0_8;
L_0x555556c9c6d0 .part L_0x555556c9c270, 8, 1;
S_0x5555569103e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556a98320 .param/l "i" 0 19 14, +C4<00>;
S_0x5555568fc100 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555569103e0;
 .timescale -12 -12;
S_0x5555568ce4b0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555568fc100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c97480 .functor XOR 1, L_0x555556c975b0, L_0x555556c97650, C4<0>, C4<0>;
L_0x555556c974f0 .functor AND 1, L_0x555556c975b0, L_0x555556c97650, C4<1>, C4<1>;
v0x555556815160_0 .net "c", 0 0, L_0x555556c974f0;  1 drivers
v0x555556815220_0 .net "s", 0 0, L_0x555556c97480;  1 drivers
v0x555556831640_0 .net "x", 0 0, L_0x555556c975b0;  1 drivers
v0x55555682e820_0 .net "y", 0 0, L_0x555556c97650;  1 drivers
S_0x5555568d12d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556acbbb0 .param/l "i" 0 19 14, +C4<01>;
S_0x5555568d40f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568d12d0;
 .timescale -12 -12;
S_0x5555568f0880 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568d40f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c976f0 .functor XOR 1, L_0x555556c97c80, L_0x555556c97d20, C4<0>, C4<0>;
L_0x555556c97760 .functor XOR 1, L_0x555556c976f0, L_0x555556c97e50, C4<0>, C4<0>;
L_0x555556c97820 .functor AND 1, L_0x555556c97d20, L_0x555556c97e50, C4<1>, C4<1>;
L_0x555556c97930 .functor AND 1, L_0x555556c97c80, L_0x555556c97d20, C4<1>, C4<1>;
L_0x555556c979f0 .functor OR 1, L_0x555556c97820, L_0x555556c97930, C4<0>, C4<0>;
L_0x555556c97b00 .functor AND 1, L_0x555556c97c80, L_0x555556c97e50, C4<1>, C4<1>;
L_0x555556c97b70 .functor OR 1, L_0x555556c979f0, L_0x555556c97b00, C4<0>, C4<0>;
v0x55555682ba00_0 .net *"_ivl_0", 0 0, L_0x555556c976f0;  1 drivers
v0x555556828be0_0 .net *"_ivl_10", 0 0, L_0x555556c97b00;  1 drivers
v0x555556825dc0_0 .net *"_ivl_4", 0 0, L_0x555556c97820;  1 drivers
v0x555556822fa0_0 .net *"_ivl_6", 0 0, L_0x555556c97930;  1 drivers
v0x555556820180_0 .net *"_ivl_8", 0 0, L_0x555556c979f0;  1 drivers
v0x55555681d360_0 .net "c_in", 0 0, L_0x555556c97e50;  1 drivers
v0x55555681d420_0 .net "c_out", 0 0, L_0x555556c97b70;  1 drivers
v0x55555681a540_0 .net "s", 0 0, L_0x555556c97760;  1 drivers
v0x55555681a600_0 .net "x", 0 0, L_0x555556c97c80;  1 drivers
v0x555556817720_0 .net "y", 0 0, L_0x555556c97d20;  1 drivers
S_0x5555568f36a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556ae5ad0 .param/l "i" 0 19 14, +C4<010>;
S_0x5555568f64c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568f36a0;
 .timescale -12 -12;
S_0x5555568f92e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568f64c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c97f80 .functor XOR 1, L_0x555556c98500, L_0x555556c98670, C4<0>, C4<0>;
L_0x555556c97ff0 .functor XOR 1, L_0x555556c97f80, L_0x555556c987a0, C4<0>, C4<0>;
L_0x555556c98060 .functor AND 1, L_0x555556c98670, L_0x555556c987a0, C4<1>, C4<1>;
L_0x555556c98170 .functor AND 1, L_0x555556c98500, L_0x555556c98670, C4<1>, C4<1>;
L_0x555556c98230 .functor OR 1, L_0x555556c98060, L_0x555556c98170, C4<0>, C4<0>;
L_0x555556c98340 .functor AND 1, L_0x555556c98500, L_0x555556c987a0, C4<1>, C4<1>;
L_0x555556c983f0 .functor OR 1, L_0x555556c98230, L_0x555556c98340, C4<0>, C4<0>;
v0x555556814900_0 .net *"_ivl_0", 0 0, L_0x555556c97f80;  1 drivers
v0x555556811ae0_0 .net *"_ivl_10", 0 0, L_0x555556c98340;  1 drivers
v0x55555680ecc0_0 .net *"_ivl_4", 0 0, L_0x555556c98060;  1 drivers
v0x55555680bea0_0 .net *"_ivl_6", 0 0, L_0x555556c98170;  1 drivers
v0x555556809080_0 .net *"_ivl_8", 0 0, L_0x555556c98230;  1 drivers
v0x555556806260_0 .net "c_in", 0 0, L_0x555556c987a0;  1 drivers
v0x555556806320_0 .net "c_out", 0 0, L_0x555556c983f0;  1 drivers
v0x555556803670_0 .net "s", 0 0, L_0x555556c97ff0;  1 drivers
v0x555556803730_0 .net "x", 0 0, L_0x555556c98500;  1 drivers
v0x555556803310_0 .net "y", 0 0, L_0x555556c98670;  1 drivers
S_0x5555568cb690 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556b7a410 .param/l "i" 0 19 14, +C4<011>;
S_0x5555568e1250 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568cb690;
 .timescale -12 -12;
S_0x5555568e4070 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568e1250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c98920 .functor XOR 1, L_0x555556c98e10, L_0x555556c98fd0, C4<0>, C4<0>;
L_0x555556c98990 .functor XOR 1, L_0x555556c98920, L_0x555556c991f0, C4<0>, C4<0>;
L_0x555556c98a00 .functor AND 1, L_0x555556c98fd0, L_0x555556c991f0, C4<1>, C4<1>;
L_0x555556c98ac0 .functor AND 1, L_0x555556c98e10, L_0x555556c98fd0, C4<1>, C4<1>;
L_0x555556c98b80 .functor OR 1, L_0x555556c98a00, L_0x555556c98ac0, C4<0>, C4<0>;
L_0x555556c98c90 .functor AND 1, L_0x555556c98e10, L_0x555556c991f0, C4<1>, C4<1>;
L_0x555556c98d00 .functor OR 1, L_0x555556c98b80, L_0x555556c98c90, C4<0>, C4<0>;
v0x555556802ba0_0 .net *"_ivl_0", 0 0, L_0x555556c98920;  1 drivers
v0x5555567e9ad0_0 .net *"_ivl_10", 0 0, L_0x555556c98c90;  1 drivers
v0x5555567e6cb0_0 .net *"_ivl_4", 0 0, L_0x555556c98a00;  1 drivers
v0x5555567e3e90_0 .net *"_ivl_6", 0 0, L_0x555556c98ac0;  1 drivers
v0x5555567e1070_0 .net *"_ivl_8", 0 0, L_0x555556c98b80;  1 drivers
v0x5555567de250_0 .net "c_in", 0 0, L_0x555556c991f0;  1 drivers
v0x5555567de310_0 .net "c_out", 0 0, L_0x555556c98d00;  1 drivers
v0x5555567db430_0 .net "s", 0 0, L_0x555556c98990;  1 drivers
v0x5555567db4f0_0 .net "x", 0 0, L_0x555556c98e10;  1 drivers
v0x5555567d86c0_0 .net "y", 0 0, L_0x555556c98fd0;  1 drivers
S_0x5555568e6e90 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556a8c0d0 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555568e9cb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568e6e90;
 .timescale -12 -12;
S_0x5555568c2c30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568e9cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c99320 .functor XOR 1, L_0x555556c99710, L_0x555556c998b0, C4<0>, C4<0>;
L_0x555556c99390 .functor XOR 1, L_0x555556c99320, L_0x555556c999e0, C4<0>, C4<0>;
L_0x555556c99400 .functor AND 1, L_0x555556c998b0, L_0x555556c999e0, C4<1>, C4<1>;
L_0x555556c99470 .functor AND 1, L_0x555556c99710, L_0x555556c998b0, C4<1>, C4<1>;
L_0x555556c994e0 .functor OR 1, L_0x555556c99400, L_0x555556c99470, C4<0>, C4<0>;
L_0x555556c99550 .functor AND 1, L_0x555556c99710, L_0x555556c999e0, C4<1>, C4<1>;
L_0x555556c99600 .functor OR 1, L_0x555556c994e0, L_0x555556c99550, C4<0>, C4<0>;
v0x5555567d5cf0_0 .net *"_ivl_0", 0 0, L_0x555556c99320;  1 drivers
v0x5555567d59d0_0 .net *"_ivl_10", 0 0, L_0x555556c99550;  1 drivers
v0x5555567d5490_0 .net *"_ivl_4", 0 0, L_0x555556c99400;  1 drivers
v0x5555567ff690_0 .net *"_ivl_6", 0 0, L_0x555556c99470;  1 drivers
v0x5555567fc870_0 .net *"_ivl_8", 0 0, L_0x555556c994e0;  1 drivers
v0x5555567f9a50_0 .net "c_in", 0 0, L_0x555556c999e0;  1 drivers
v0x5555567f9b10_0 .net "c_out", 0 0, L_0x555556c99600;  1 drivers
v0x5555567f6c30_0 .net "s", 0 0, L_0x555556c99390;  1 drivers
v0x5555567f6cf0_0 .net "x", 0 0, L_0x555556c99710;  1 drivers
v0x5555567f3ec0_0 .net "y", 0 0, L_0x555556c998b0;  1 drivers
S_0x5555568c5a50 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556a85ac0 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555568c8870 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568c5a50;
 .timescale -12 -12;
S_0x5555568de430 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568c8870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c99840 .functor XOR 1, L_0x555556c99fc0, L_0x555556c9a0f0, C4<0>, C4<0>;
L_0x555556c99ba0 .functor XOR 1, L_0x555556c99840, L_0x555556c9a2b0, C4<0>, C4<0>;
L_0x555556c99c10 .functor AND 1, L_0x555556c9a0f0, L_0x555556c9a2b0, C4<1>, C4<1>;
L_0x555556c99c80 .functor AND 1, L_0x555556c99fc0, L_0x555556c9a0f0, C4<1>, C4<1>;
L_0x555556c99cf0 .functor OR 1, L_0x555556c99c10, L_0x555556c99c80, C4<0>, C4<0>;
L_0x555556c99e00 .functor AND 1, L_0x555556c99fc0, L_0x555556c9a2b0, C4<1>, C4<1>;
L_0x555556c99eb0 .functor OR 1, L_0x555556c99cf0, L_0x555556c99e00, C4<0>, C4<0>;
v0x5555567f0ff0_0 .net *"_ivl_0", 0 0, L_0x555556c99840;  1 drivers
v0x5555567ee1d0_0 .net *"_ivl_10", 0 0, L_0x555556c99e00;  1 drivers
v0x5555567eb720_0 .net *"_ivl_4", 0 0, L_0x555556c99c10;  1 drivers
v0x5555567eb490_0 .net *"_ivl_6", 0 0, L_0x555556c99c80;  1 drivers
v0x5555567eafe0_0 .net *"_ivl_8", 0 0, L_0x555556c99cf0;  1 drivers
v0x5555567e46f0_0 .net "c_in", 0 0, L_0x555556c9a2b0;  1 drivers
v0x5555567e47b0_0 .net "c_out", 0 0, L_0x555556c99eb0;  1 drivers
v0x5555567d4160_0 .net "s", 0 0, L_0x555556c99ba0;  1 drivers
v0x5555567d4220_0 .net "x", 0 0, L_0x555556c99fc0;  1 drivers
v0x5555567d13f0_0 .net "y", 0 0, L_0x555556c9a0f0;  1 drivers
S_0x5555568b2d50 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556b48830 .param/l "i" 0 19 14, +C4<0110>;
S_0x5555568b5b70 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568b2d50;
 .timescale -12 -12;
S_0x5555568b8990 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568b5b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9a3e0 .functor XOR 1, L_0x555556c9a8c0, L_0x555556c9aa90, C4<0>, C4<0>;
L_0x555556c9a450 .functor XOR 1, L_0x555556c9a3e0, L_0x555556c9ab30, C4<0>, C4<0>;
L_0x555556c9a4c0 .functor AND 1, L_0x555556c9aa90, L_0x555556c9ab30, C4<1>, C4<1>;
L_0x555556c9a530 .functor AND 1, L_0x555556c9a8c0, L_0x555556c9aa90, C4<1>, C4<1>;
L_0x555556c9a5f0 .functor OR 1, L_0x555556c9a4c0, L_0x555556c9a530, C4<0>, C4<0>;
L_0x555556c9a700 .functor AND 1, L_0x555556c9a8c0, L_0x555556c9ab30, C4<1>, C4<1>;
L_0x555556c9a7b0 .functor OR 1, L_0x555556c9a5f0, L_0x555556c9a700, C4<0>, C4<0>;
v0x5555567ce520_0 .net *"_ivl_0", 0 0, L_0x555556c9a3e0;  1 drivers
v0x5555567cb700_0 .net *"_ivl_10", 0 0, L_0x555556c9a700;  1 drivers
v0x5555567c88e0_0 .net *"_ivl_4", 0 0, L_0x555556c9a4c0;  1 drivers
v0x5555567c5ac0_0 .net *"_ivl_6", 0 0, L_0x555556c9a530;  1 drivers
v0x5555567c2ca0_0 .net *"_ivl_8", 0 0, L_0x555556c9a5f0;  1 drivers
v0x5555567bfe80_0 .net "c_in", 0 0, L_0x555556c9ab30;  1 drivers
v0x5555567bff40_0 .net "c_out", 0 0, L_0x555556c9a7b0;  1 drivers
v0x5555567bd320_0 .net "s", 0 0, L_0x555556c9a450;  1 drivers
v0x5555567bd3e0_0 .net "x", 0 0, L_0x555556c9a8c0;  1 drivers
v0x5555567bd050_0 .net "y", 0 0, L_0x555556c9aa90;  1 drivers
S_0x5555568bb7b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x555556b29bb0 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555568be5d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568bb7b0;
 .timescale -12 -12;
S_0x5555568d87f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568be5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9ad10 .functor XOR 1, L_0x555556c9a9f0, L_0x555556c9b390, C4<0>, C4<0>;
L_0x555556c9ad80 .functor XOR 1, L_0x555556c9ad10, L_0x555556c9ac60, C4<0>, C4<0>;
L_0x555556c9adf0 .functor AND 1, L_0x555556c9b390, L_0x555556c9ac60, C4<1>, C4<1>;
L_0x555556c9ae60 .functor AND 1, L_0x555556c9a9f0, L_0x555556c9b390, C4<1>, C4<1>;
L_0x555556c9af20 .functor OR 1, L_0x555556c9adf0, L_0x555556c9ae60, C4<0>, C4<0>;
L_0x555556c9b030 .functor AND 1, L_0x555556c9a9f0, L_0x555556c9ac60, C4<1>, C4<1>;
L_0x555556c9b0e0 .functor OR 1, L_0x555556c9af20, L_0x555556c9b030, C4<0>, C4<0>;
v0x5555567bc8c0_0 .net *"_ivl_0", 0 0, L_0x555556c9ad10;  1 drivers
v0x5555567bc490_0 .net *"_ivl_10", 0 0, L_0x555556c9b030;  1 drivers
v0x55555689c960_0 .net *"_ivl_4", 0 0, L_0x555556c9adf0;  1 drivers
v0x555556899b40_0 .net *"_ivl_6", 0 0, L_0x555556c9ae60;  1 drivers
v0x555556896d20_0 .net *"_ivl_8", 0 0, L_0x555556c9af20;  1 drivers
v0x555556893f00_0 .net "c_in", 0 0, L_0x555556c9ac60;  1 drivers
v0x555556893fc0_0 .net "c_out", 0 0, L_0x555556c9b0e0;  1 drivers
v0x5555568910e0_0 .net "s", 0 0, L_0x555556c9ad80;  1 drivers
v0x5555568911a0_0 .net "x", 0 0, L_0x555556c9a9f0;  1 drivers
v0x55555688e370_0 .net "y", 0 0, L_0x555556c9b390;  1 drivers
S_0x5555568db610 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x55555690d5c0;
 .timescale -12 -12;
P_0x55555688b530 .param/l "i" 0 19 14, +C4<01000>;
S_0x5555568aff30 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568db610;
 .timescale -12 -12;
S_0x55555697b700 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568aff30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9b600 .functor XOR 1, L_0x555556c9bae0, L_0x555556c9b540, C4<0>, C4<0>;
L_0x555556c9b670 .functor XOR 1, L_0x555556c9b600, L_0x555556c9bd70, C4<0>, C4<0>;
L_0x555556c9b6e0 .functor AND 1, L_0x555556c9b540, L_0x555556c9bd70, C4<1>, C4<1>;
L_0x555556c9b750 .functor AND 1, L_0x555556c9bae0, L_0x555556c9b540, C4<1>, C4<1>;
L_0x555556c9b810 .functor OR 1, L_0x555556c9b6e0, L_0x555556c9b750, C4<0>, C4<0>;
L_0x555556c9b920 .functor AND 1, L_0x555556c9bae0, L_0x555556c9bd70, C4<1>, C4<1>;
L_0x555556c9b9d0 .functor OR 1, L_0x555556c9b810, L_0x555556c9b920, C4<0>, C4<0>;
v0x555556888680_0 .net *"_ivl_0", 0 0, L_0x555556c9b600;  1 drivers
v0x555556885c70_0 .net *"_ivl_10", 0 0, L_0x555556c9b920;  1 drivers
v0x555556885950_0 .net *"_ivl_4", 0 0, L_0x555556c9b6e0;  1 drivers
v0x555556885a10_0 .net *"_ivl_6", 0 0, L_0x555556c9b750;  1 drivers
v0x5555568854a0_0 .net *"_ivl_8", 0 0, L_0x555556c9b810;  1 drivers
v0x555556883920_0 .net "c_in", 0 0, L_0x555556c9bd70;  1 drivers
v0x5555568839e0_0 .net "c_out", 0 0, L_0x555556c9b9d0;  1 drivers
v0x555556880b00_0 .net "s", 0 0, L_0x555556c9b670;  1 drivers
v0x555556880bc0_0 .net "x", 0 0, L_0x555556c9bae0;  1 drivers
v0x55555687dd90_0 .net "y", 0 0, L_0x555556c9b540;  1 drivers
S_0x55555697e520 .scope module, "adder_E_re" "N_bit_adder" 18 69, 19 1 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555698d6b0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556a7cc50_0 .net "answer", 8 0, L_0x555556ca1380;  alias, 1 drivers
v0x555556a79e30_0 .net "carry", 8 0, L_0x555556ca19e0;  1 drivers
v0x555556a77010_0 .net "carry_out", 0 0, L_0x555556ca1720;  1 drivers
v0x555556a770b0_0 .net "input1", 8 0, L_0x555556ca1ee0;  1 drivers
v0x555556b50e80_0 .net "input2", 8 0, L_0x555556ca20b0;  1 drivers
L_0x555556c9cc10 .part L_0x555556ca1ee0, 0, 1;
L_0x555556c9ccb0 .part L_0x555556ca20b0, 0, 1;
L_0x555556c9d320 .part L_0x555556ca1ee0, 1, 1;
L_0x555556c9d450 .part L_0x555556ca20b0, 1, 1;
L_0x555556c9d580 .part L_0x555556ca19e0, 0, 1;
L_0x555556c9dc30 .part L_0x555556ca1ee0, 2, 1;
L_0x555556c9dda0 .part L_0x555556ca20b0, 2, 1;
L_0x555556c9ded0 .part L_0x555556ca19e0, 1, 1;
L_0x555556c9e540 .part L_0x555556ca1ee0, 3, 1;
L_0x555556c9e700 .part L_0x555556ca20b0, 3, 1;
L_0x555556c9e920 .part L_0x555556ca19e0, 2, 1;
L_0x555556c9ee00 .part L_0x555556ca1ee0, 4, 1;
L_0x555556c9efa0 .part L_0x555556ca20b0, 4, 1;
L_0x555556c9f0d0 .part L_0x555556ca19e0, 3, 1;
L_0x555556c9f730 .part L_0x555556ca1ee0, 5, 1;
L_0x555556c9f860 .part L_0x555556ca20b0, 5, 1;
L_0x555556c9fa20 .part L_0x555556ca19e0, 4, 1;
L_0x555556ca0030 .part L_0x555556ca1ee0, 6, 1;
L_0x555556ca0200 .part L_0x555556ca20b0, 6, 1;
L_0x555556ca02a0 .part L_0x555556ca19e0, 5, 1;
L_0x555556ca0160 .part L_0x555556ca1ee0, 7, 1;
L_0x555556ca0b00 .part L_0x555556ca20b0, 7, 1;
L_0x555556ca03d0 .part L_0x555556ca19e0, 6, 1;
L_0x555556ca1250 .part L_0x555556ca1ee0, 8, 1;
L_0x555556ca0cb0 .part L_0x555556ca20b0, 8, 1;
L_0x555556ca14e0 .part L_0x555556ca19e0, 7, 1;
LS_0x555556ca1380_0_0 .concat8 [ 1 1 1 1], L_0x555556c9c8b0, L_0x555556c9cdc0, L_0x555556c9d720, L_0x555556c9e0c0;
LS_0x555556ca1380_0_4 .concat8 [ 1 1 1 1], L_0x555556c9eac0, L_0x555556c9f310, L_0x555556c9fbc0, L_0x555556ca04f0;
LS_0x555556ca1380_0_8 .concat8 [ 1 0 0 0], L_0x555556ca0de0;
L_0x555556ca1380 .concat8 [ 4 4 1 0], LS_0x555556ca1380_0_0, LS_0x555556ca1380_0_4, LS_0x555556ca1380_0_8;
LS_0x555556ca19e0_0_0 .concat8 [ 1 1 1 1], L_0x555556c9cb00, L_0x555556c9d210, L_0x555556c9db20, L_0x555556c9e430;
LS_0x555556ca19e0_0_4 .concat8 [ 1 1 1 1], L_0x555556c9ecf0, L_0x555556c9f620, L_0x555556c9ff20, L_0x555556ca0850;
LS_0x555556ca19e0_0_8 .concat8 [ 1 0 0 0], L_0x555556ca1140;
L_0x555556ca19e0 .concat8 [ 4 4 1 0], LS_0x555556ca19e0_0_0, LS_0x555556ca19e0_0_4, LS_0x555556ca19e0_0_8;
L_0x555556ca1720 .part L_0x555556ca19e0, 8, 1;
S_0x555556981340 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x5555569fa090 .param/l "i" 0 19 14, +C4<00>;
S_0x555556984160 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556981340;
 .timescale -12 -12;
S_0x555556986f80 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556984160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c9c8b0 .functor XOR 1, L_0x555556c9cc10, L_0x555556c9ccb0, C4<0>, C4<0>;
L_0x555556c9cb00 .functor AND 1, L_0x555556c9cc10, L_0x555556c9ccb0, C4<1>, C4<1>;
v0x55555686cc30_0 .net "c", 0 0, L_0x555556c9cb00;  1 drivers
v0x55555686c910_0 .net "s", 0 0, L_0x555556c9c8b0;  1 drivers
v0x55555686c9d0_0 .net "x", 0 0, L_0x555556c9cc10;  1 drivers
v0x55555686c460_0 .net "y", 0 0, L_0x555556c9ccb0;  1 drivers
S_0x5555568aa2f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x5555569da530 .param/l "i" 0 19 14, +C4<01>;
S_0x5555568ad110 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568aa2f0;
 .timescale -12 -12;
S_0x5555569788e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568ad110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9cd50 .functor XOR 1, L_0x555556c9d320, L_0x555556c9d450, C4<0>, C4<0>;
L_0x555556c9cdc0 .functor XOR 1, L_0x555556c9cd50, L_0x555556c9d580, C4<0>, C4<0>;
L_0x555556c9ce80 .functor AND 1, L_0x555556c9d450, L_0x555556c9d580, C4<1>, C4<1>;
L_0x555556c9cf90 .functor AND 1, L_0x555556c9d320, L_0x555556c9d450, C4<1>, C4<1>;
L_0x555556c9d050 .functor OR 1, L_0x555556c9ce80, L_0x555556c9cf90, C4<0>, C4<0>;
L_0x555556c9d160 .functor AND 1, L_0x555556c9d320, L_0x555556c9d580, C4<1>, C4<1>;
L_0x555556c9d210 .functor OR 1, L_0x555556c9d050, L_0x555556c9d160, C4<0>, C4<0>;
v0x5555568517e0_0 .net *"_ivl_0", 0 0, L_0x555556c9cd50;  1 drivers
v0x55555684e9c0_0 .net *"_ivl_10", 0 0, L_0x555556c9d160;  1 drivers
v0x55555684bba0_0 .net *"_ivl_4", 0 0, L_0x555556c9ce80;  1 drivers
v0x555556848d80_0 .net *"_ivl_6", 0 0, L_0x555556c9cf90;  1 drivers
v0x555556845f60_0 .net *"_ivl_8", 0 0, L_0x555556c9d050;  1 drivers
v0x555556843140_0 .net "c_in", 0 0, L_0x555556c9d580;  1 drivers
v0x555556843200_0 .net "c_out", 0 0, L_0x555556c9d210;  1 drivers
v0x555556840320_0 .net "s", 0 0, L_0x555556c9cdc0;  1 drivers
v0x5555568403e0_0 .net "x", 0 0, L_0x555556c9d320;  1 drivers
v0x55555683d500_0 .net "y", 0 0, L_0x555556c9d450;  1 drivers
S_0x5555569626c0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x5555569b8160 .param/l "i" 0 19 14, +C4<010>;
S_0x5555569654e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569626c0;
 .timescale -12 -12;
S_0x555556968300 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569654e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9d6b0 .functor XOR 1, L_0x555556c9dc30, L_0x555556c9dda0, C4<0>, C4<0>;
L_0x555556c9d720 .functor XOR 1, L_0x555556c9d6b0, L_0x555556c9ded0, C4<0>, C4<0>;
L_0x555556c9d790 .functor AND 1, L_0x555556c9dda0, L_0x555556c9ded0, C4<1>, C4<1>;
L_0x555556c9d8a0 .functor AND 1, L_0x555556c9dc30, L_0x555556c9dda0, C4<1>, C4<1>;
L_0x555556c9d960 .functor OR 1, L_0x555556c9d790, L_0x555556c9d8a0, C4<0>, C4<0>;
L_0x555556c9da70 .functor AND 1, L_0x555556c9dc30, L_0x555556c9ded0, C4<1>, C4<1>;
L_0x555556c9db20 .functor OR 1, L_0x555556c9d960, L_0x555556c9da70, C4<0>, C4<0>;
v0x55555683a910_0 .net *"_ivl_0", 0 0, L_0x555556c9d6b0;  1 drivers
v0x55555683a500_0 .net *"_ivl_10", 0 0, L_0x555556c9da70;  1 drivers
v0x555556839e20_0 .net *"_ivl_4", 0 0, L_0x555556c9d790;  1 drivers
v0x555556839ee0_0 .net *"_ivl_6", 0 0, L_0x555556c9d8a0;  1 drivers
v0x55555686a880_0 .net *"_ivl_8", 0 0, L_0x555556c9d960;  1 drivers
v0x555556867a60_0 .net "c_in", 0 0, L_0x555556c9ded0;  1 drivers
v0x555556867b20_0 .net "c_out", 0 0, L_0x555556c9db20;  1 drivers
v0x555556864c40_0 .net "s", 0 0, L_0x555556c9d720;  1 drivers
v0x555556864d00_0 .net "x", 0 0, L_0x555556c9dc30;  1 drivers
v0x555556861ed0_0 .net "y", 0 0, L_0x555556c9dda0;  1 drivers
S_0x55555696b120 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x5555569bf680 .param/l "i" 0 19 14, +C4<011>;
S_0x55555696df40 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555696b120;
 .timescale -12 -12;
S_0x555556972ca0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555696df40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9e050 .functor XOR 1, L_0x555556c9e540, L_0x555556c9e700, C4<0>, C4<0>;
L_0x555556c9e0c0 .functor XOR 1, L_0x555556c9e050, L_0x555556c9e920, C4<0>, C4<0>;
L_0x555556c9e130 .functor AND 1, L_0x555556c9e700, L_0x555556c9e920, C4<1>, C4<1>;
L_0x555556c9e1f0 .functor AND 1, L_0x555556c9e540, L_0x555556c9e700, C4<1>, C4<1>;
L_0x555556c9e2b0 .functor OR 1, L_0x555556c9e130, L_0x555556c9e1f0, C4<0>, C4<0>;
L_0x555556c9e3c0 .functor AND 1, L_0x555556c9e540, L_0x555556c9e920, C4<1>, C4<1>;
L_0x555556c9e430 .functor OR 1, L_0x555556c9e2b0, L_0x555556c9e3c0, C4<0>, C4<0>;
v0x55555685f000_0 .net *"_ivl_0", 0 0, L_0x555556c9e050;  1 drivers
v0x55555685c1e0_0 .net *"_ivl_10", 0 0, L_0x555556c9e3c0;  1 drivers
v0x5555568593c0_0 .net *"_ivl_4", 0 0, L_0x555556c9e130;  1 drivers
v0x5555568565a0_0 .net *"_ivl_6", 0 0, L_0x555556c9e1f0;  1 drivers
v0x555556853a50_0 .net *"_ivl_8", 0 0, L_0x555556c9e2b0;  1 drivers
v0x5555568536e0_0 .net "c_in", 0 0, L_0x555556c9e920;  1 drivers
v0x5555568537a0_0 .net "c_out", 0 0, L_0x555556c9e430;  1 drivers
v0x555556b5d930_0 .net "s", 0 0, L_0x555556c9e0c0;  1 drivers
v0x555556b5d9f0_0 .net "x", 0 0, L_0x555556c9e540;  1 drivers
v0x555556b59520_0 .net "y", 0 0, L_0x555556c9e700;  1 drivers
S_0x555556975ac0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x555556a62590 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555695f8a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556975ac0;
 .timescale -12 -12;
S_0x555556930580 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555695f8a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9ea50 .functor XOR 1, L_0x555556c9ee00, L_0x555556c9efa0, C4<0>, C4<0>;
L_0x555556c9eac0 .functor XOR 1, L_0x555556c9ea50, L_0x555556c9f0d0, C4<0>, C4<0>;
L_0x555556c9eb30 .functor AND 1, L_0x555556c9efa0, L_0x555556c9f0d0, C4<1>, C4<1>;
L_0x555556c9eba0 .functor AND 1, L_0x555556c9ee00, L_0x555556c9efa0, C4<1>, C4<1>;
L_0x555556c9ec10 .functor OR 1, L_0x555556c9eb30, L_0x555556c9eba0, C4<0>, C4<0>;
L_0x555556c9ec80 .functor AND 1, L_0x555556c9ee00, L_0x555556c9f0d0, C4<1>, C4<1>;
L_0x555556c9ecf0 .functor OR 1, L_0x555556c9ec10, L_0x555556c9ec80, C4<0>, C4<0>;
v0x55555679f3f0_0 .net *"_ivl_0", 0 0, L_0x555556c9ea50;  1 drivers
v0x55555679f020_0 .net *"_ivl_10", 0 0, L_0x555556c9ec80;  1 drivers
v0x555556766740_0 .net *"_ivl_4", 0 0, L_0x555556c9eb30;  1 drivers
v0x555556766800_0 .net *"_ivl_6", 0 0, L_0x555556c9eba0;  1 drivers
v0x555556765dd0_0 .net *"_ivl_8", 0 0, L_0x555556c9ec10;  1 drivers
v0x555556776da0_0 .net "c_in", 0 0, L_0x555556c9f0d0;  1 drivers
v0x555556776e60_0 .net "c_out", 0 0, L_0x555556c9ecf0;  1 drivers
v0x55555672d600_0 .net "s", 0 0, L_0x555556c9eac0;  1 drivers
v0x55555672d6c0_0 .net "x", 0 0, L_0x555556c9ee00;  1 drivers
v0x555556b5e590_0 .net "y", 0 0, L_0x555556c9efa0;  1 drivers
S_0x5555569333a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x555556a40af0 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555569361c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569333a0;
 .timescale -12 -12;
S_0x555556938fe0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569361c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9ef30 .functor XOR 1, L_0x555556c9f730, L_0x555556c9f860, C4<0>, C4<0>;
L_0x555556c9f310 .functor XOR 1, L_0x555556c9ef30, L_0x555556c9fa20, C4<0>, C4<0>;
L_0x555556c9f380 .functor AND 1, L_0x555556c9f860, L_0x555556c9fa20, C4<1>, C4<1>;
L_0x555556c9f3f0 .functor AND 1, L_0x555556c9f730, L_0x555556c9f860, C4<1>, C4<1>;
L_0x555556c9f460 .functor OR 1, L_0x555556c9f380, L_0x555556c9f3f0, C4<0>, C4<0>;
L_0x555556c9f570 .functor AND 1, L_0x555556c9f730, L_0x555556c9fa20, C4<1>, C4<1>;
L_0x555556c9f620 .functor OR 1, L_0x555556c9f460, L_0x555556c9f570, C4<0>, C4<0>;
v0x555556adff20_0 .net *"_ivl_0", 0 0, L_0x555556c9ef30;  1 drivers
v0x555556add100_0 .net *"_ivl_10", 0 0, L_0x555556c9f570;  1 drivers
v0x555556ada2e0_0 .net *"_ivl_4", 0 0, L_0x555556c9f380;  1 drivers
v0x555556ad74c0_0 .net *"_ivl_6", 0 0, L_0x555556c9f3f0;  1 drivers
v0x555556ad46a0_0 .net *"_ivl_8", 0 0, L_0x555556c9f460;  1 drivers
v0x555556ad1880_0 .net "c_in", 0 0, L_0x555556c9fa20;  1 drivers
v0x555556ad1940_0 .net "c_out", 0 0, L_0x555556c9f620;  1 drivers
v0x555556acbc40_0 .net "s", 0 0, L_0x555556c9f310;  1 drivers
v0x555556acbd00_0 .net "x", 0 0, L_0x555556c9f730;  1 drivers
v0x555556ac8ed0_0 .net "y", 0 0, L_0x555556c9f860;  1 drivers
S_0x55555693be00 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x555556a0a5f0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556959c60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555693be00;
 .timescale -12 -12;
S_0x55555695ca80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556959c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c9fb50 .functor XOR 1, L_0x555556ca0030, L_0x555556ca0200, C4<0>, C4<0>;
L_0x555556c9fbc0 .functor XOR 1, L_0x555556c9fb50, L_0x555556ca02a0, C4<0>, C4<0>;
L_0x555556c9fc30 .functor AND 1, L_0x555556ca0200, L_0x555556ca02a0, C4<1>, C4<1>;
L_0x555556c9fca0 .functor AND 1, L_0x555556ca0030, L_0x555556ca0200, C4<1>, C4<1>;
L_0x555556c9fd60 .functor OR 1, L_0x555556c9fc30, L_0x555556c9fca0, C4<0>, C4<0>;
L_0x555556c9fe70 .functor AND 1, L_0x555556ca0030, L_0x555556ca02a0, C4<1>, C4<1>;
L_0x555556c9ff20 .functor OR 1, L_0x555556c9fd60, L_0x555556c9fe70, C4<0>, C4<0>;
v0x555556ac6000_0 .net *"_ivl_0", 0 0, L_0x555556c9fb50;  1 drivers
v0x555556ac31e0_0 .net *"_ivl_10", 0 0, L_0x555556c9fe70;  1 drivers
v0x555556aba700_0 .net *"_ivl_4", 0 0, L_0x555556c9fc30;  1 drivers
v0x555556ac03c0_0 .net *"_ivl_6", 0 0, L_0x555556c9fca0;  1 drivers
v0x555556abd5a0_0 .net *"_ivl_8", 0 0, L_0x555556c9fd60;  1 drivers
v0x555556ae5b60_0 .net "c_in", 0 0, L_0x555556ca02a0;  1 drivers
v0x555556ae5c20_0 .net "c_out", 0 0, L_0x555556c9ff20;  1 drivers
v0x555556ae2d40_0 .net "s", 0 0, L_0x555556c9fbc0;  1 drivers
v0x555556ae2e00_0 .net "x", 0 0, L_0x555556ca0030;  1 drivers
v0x555556a9e0a0_0 .net "y", 0 0, L_0x555556ca0200;  1 drivers
S_0x55555692d760 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x55555690e280 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556949620 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555692d760;
 .timescale -12 -12;
S_0x55555694c440 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556949620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca0480 .functor XOR 1, L_0x555556ca0160, L_0x555556ca0b00, C4<0>, C4<0>;
L_0x555556ca04f0 .functor XOR 1, L_0x555556ca0480, L_0x555556ca03d0, C4<0>, C4<0>;
L_0x555556ca0560 .functor AND 1, L_0x555556ca0b00, L_0x555556ca03d0, C4<1>, C4<1>;
L_0x555556ca05d0 .functor AND 1, L_0x555556ca0160, L_0x555556ca0b00, C4<1>, C4<1>;
L_0x555556ca0690 .functor OR 1, L_0x555556ca0560, L_0x555556ca05d0, C4<0>, C4<0>;
L_0x555556ca07a0 .functor AND 1, L_0x555556ca0160, L_0x555556ca03d0, C4<1>, C4<1>;
L_0x555556ca0850 .functor OR 1, L_0x555556ca0690, L_0x555556ca07a0, C4<0>, C4<0>;
v0x555556a9b1d0_0 .net *"_ivl_0", 0 0, L_0x555556ca0480;  1 drivers
v0x555556a983b0_0 .net *"_ivl_10", 0 0, L_0x555556ca07a0;  1 drivers
v0x555556a95590_0 .net *"_ivl_4", 0 0, L_0x555556ca0560;  1 drivers
v0x555556a8cd80_0 .net *"_ivl_6", 0 0, L_0x555556ca05d0;  1 drivers
v0x555556a92770_0 .net *"_ivl_8", 0 0, L_0x555556ca0690;  1 drivers
v0x555556a8f950_0 .net "c_in", 0 0, L_0x555556ca03d0;  1 drivers
v0x555556a8fa10_0 .net "c_out", 0 0, L_0x555556ca0850;  1 drivers
v0x555556ab3bb0_0 .net "s", 0 0, L_0x555556ca04f0;  1 drivers
v0x555556ab3c70_0 .net "x", 0 0, L_0x555556ca0160;  1 drivers
v0x555556ab0e40_0 .net "y", 0 0, L_0x555556ca0b00;  1 drivers
S_0x55555694f260 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x55555697e520;
 .timescale -12 -12;
P_0x555556aae000 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556952080 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555694f260;
 .timescale -12 -12;
S_0x555556954ea0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556952080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca0d70 .functor XOR 1, L_0x555556ca1250, L_0x555556ca0cb0, C4<0>, C4<0>;
L_0x555556ca0de0 .functor XOR 1, L_0x555556ca0d70, L_0x555556ca14e0, C4<0>, C4<0>;
L_0x555556ca0e50 .functor AND 1, L_0x555556ca0cb0, L_0x555556ca14e0, C4<1>, C4<1>;
L_0x555556ca0ec0 .functor AND 1, L_0x555556ca1250, L_0x555556ca0cb0, C4<1>, C4<1>;
L_0x555556ca0f80 .functor OR 1, L_0x555556ca0e50, L_0x555556ca0ec0, C4<0>, C4<0>;
L_0x555556ca1090 .functor AND 1, L_0x555556ca1250, L_0x555556ca14e0, C4<1>, C4<1>;
L_0x555556ca1140 .functor OR 1, L_0x555556ca0f80, L_0x555556ca1090, C4<0>, C4<0>;
v0x555556aab150_0 .net *"_ivl_0", 0 0, L_0x555556ca0d70;  1 drivers
v0x555556aa27b0_0 .net *"_ivl_10", 0 0, L_0x555556ca1090;  1 drivers
v0x555556aa8330_0 .net *"_ivl_4", 0 0, L_0x555556ca0e50;  1 drivers
v0x555556aa5510_0 .net *"_ivl_6", 0 0, L_0x555556ca0ec0;  1 drivers
v0x555556a884d0_0 .net *"_ivl_8", 0 0, L_0x555556ca0f80;  1 drivers
v0x555556a856b0_0 .net "c_in", 0 0, L_0x555556ca14e0;  1 drivers
v0x555556a85770_0 .net "c_out", 0 0, L_0x555556ca1140;  1 drivers
v0x555556a82890_0 .net "s", 0 0, L_0x555556ca0de0;  1 drivers
v0x555556a82950_0 .net "x", 0 0, L_0x555556ca1250;  1 drivers
v0x555556a7fb20_0 .net "y", 0 0, L_0x555556ca0cb0;  1 drivers
S_0x555556927b20 .scope module, "neg_b_im" "pos_2_neg" 18 84, 19 39 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556872da0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556ca2300 .functor NOT 8, L_0x555556ca28f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556b4e0f0_0 .net *"_ivl_0", 7 0, L_0x555556ca2300;  1 drivers
L_0x7f312abd2d98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556b4b240_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2d98;  1 drivers
v0x555556b48420_0 .net "neg", 7 0, L_0x555556ca24e0;  alias, 1 drivers
v0x555556b484e0_0 .net "pos", 7 0, L_0x555556ca28f0;  alias, 1 drivers
L_0x555556ca24e0 .arith/sum 8, L_0x555556ca2300, L_0x7f312abd2d98;
S_0x55555692a940 .scope module, "neg_b_re" "pos_2_neg" 18 77, 19 39 0, S_0x5555569ca240;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556af4410 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556ca21f0 .functor NOT 8, L_0x555556ca2850, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556b45600_0 .net *"_ivl_0", 7 0, L_0x555556ca21f0;  1 drivers
L_0x7f312abd2d50 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556b3cd00_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2d50;  1 drivers
v0x555556b427e0_0 .net "neg", 7 0, L_0x555556ca2260;  alias, 1 drivers
v0x555556b3f9c0_0 .net "pos", 7 0, L_0x555556ca2850;  alias, 1 drivers
L_0x555556ca2260 .arith/sum 8, L_0x555556ca21f0, L_0x7f312abd2d50;
S_0x555556946800 .scope module, "twid_mult" "twiddle_mult" 18 28, 20 1 0, S_0x5555569ca240;
 .timescale -7 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556b37e40 .param/l "CALC_I" 1 20 136, C4<11>;
P_0x555556b37e80 .param/l "CALC_R" 1 20 135, C4<10>;
P_0x555556b37ec0 .param/l "CALC_Z" 1 20 134, C4<01>;
P_0x555556b37f00 .param/l "IDLE" 1 20 133, C4<00>;
v0x555556ab5980_0 .net *"_ivl_1", 0 0, L_0x555556c77170;  1 drivers
v0x555556ab5a60_0 .net *"_ivl_17", 0 0, L_0x555556c8c250;  1 drivers
v0x555556ab1730_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556ab1800_0 .var "data_valid", 0 0;
v0x555556ab2b60_0 .net "i_c", 7 0, L_0x555556ca2990;  alias, 1 drivers
v0x555556ab2c40_0 .net "i_c_minus_s", 8 0, L_0x555556ca2ad0;  alias, 1 drivers
v0x555556aae910_0 .net "i_c_plus_s", 8 0, L_0x555556ca2a30;  alias, 1 drivers
v0x555556aae9f0_0 .net "i_x", 7 0, L_0x555556c8c670;  1 drivers
v0x555556aafd40_0 .net "i_y", 7 0, L_0x555556c8c7a0;  1 drivers
v0x555556aabaf0_0 .var "o_Im_out", 7 0;
v0x555556aabbd0_0 .var "o_Re_out", 7 0;
v0x555556aacf20_0 .var "reg_z", 16 0;
v0x555556aad000_0 .var "sel", 1 0;
v0x555556aa8cd0_0 .net "start", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556aa8d90_0 .var "start_mult", 0 0;
v0x555556aaa100_0 .var "state", 1 0;
v0x555556aaa1c0_0 .net "w_8Bit_mux", 7 0, v0x555556a98e50_0;  1 drivers
v0x555556aa72e0_0 .net "w_9Bit_mux", 8 0, v0x555556a931f0_0;  1 drivers
v0x555556aa73d0_0 .net "w_add_answer", 8 0, L_0x555556c769a0;  1 drivers
v0x555556aa3090_0 .net "w_i_out", 7 0, L_0x555556c80390;  1 drivers
v0x555556aa3130_0 .net "w_mult", 16 0, v0x555556abb200_0;  1 drivers
v0x555556aa44c0_0 .net "w_mult_dv", 0 0, v0x555556abdf40_0;  1 drivers
v0x555556aa4590_0 .net "w_neg_y", 8 0, L_0x555556c8c0a0;  1 drivers
v0x555556a74420_0 .net "w_neg_z", 16 0, L_0x555556c8c480;  1 drivers
v0x555556a744c0_0 .net "w_r_out", 7 0, L_0x555556c7b580;  1 drivers
v0x555556a88e70_0 .net "w_z", 16 0, v0x555556aacf20_0;  1 drivers
L_0x555556c77170 .part L_0x555556c8c670, 7, 1;
L_0x555556c77210 .concat [ 8 1 0 0], L_0x555556c8c670, L_0x555556c77170;
L_0x555556c7bf20 .part v0x555556abb200_0, 7, 8;
L_0x555556c7c010 .part v0x555556aacf20_0, 7, 8;
L_0x555556c80660 .part v0x555556abb200_0, 7, 8;
L_0x555556c80d30 .part L_0x555556c8c480, 7, 8;
L_0x555556c80e60 .concat [ 8 8 8 0], L_0x555556ca2990, L_0x555556c8c7a0, L_0x555556c8c670;
L_0x555556c80f50 .concat [ 9 9 9 0], L_0x555556c769a0, L_0x555556ca2ad0, L_0x555556ca2a30;
L_0x555556c8c250 .part L_0x555556c8c7a0, 7, 1;
L_0x555556c8c340 .concat [ 8 1 0 0], L_0x555556c8c7a0, L_0x555556c8c250;
S_0x555556835ae0 .scope module, "adder_E" "N_bit_adder" 20 32, 19 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556a10f90 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556a49140_0 .net "answer", 8 0, L_0x555556c769a0;  alias, 1 drivers
v0x555556a46320_0 .net "carry", 8 0, L_0x555556c76c70;  1 drivers
v0x555556a3da20_0 .net "carry_out", 0 0, L_0x555556c770d0;  1 drivers
v0x555556a3dac0_0 .net "input1", 8 0, L_0x555556c77210;  1 drivers
v0x555556a43500_0 .net "input2", 8 0, L_0x555556c8c0a0;  alias, 1 drivers
L_0x555556c71f30 .part L_0x555556c77210, 0, 1;
L_0x555556c71fd0 .part L_0x555556c8c0a0, 0, 1;
L_0x555556c726f0 .part L_0x555556c77210, 1, 1;
L_0x555556c72820 .part L_0x555556c8c0a0, 1, 1;
L_0x555556c72a10 .part L_0x555556c76c70, 0, 1;
L_0x555556c73060 .part L_0x555556c77210, 2, 1;
L_0x555556c73190 .part L_0x555556c8c0a0, 2, 1;
L_0x555556c732c0 .part L_0x555556c76c70, 1, 1;
L_0x555556c73960 .part L_0x555556c77210, 3, 1;
L_0x555556c73b20 .part L_0x555556c8c0a0, 3, 1;
L_0x555556c73c50 .part L_0x555556c76c70, 2, 1;
L_0x555556c741b0 .part L_0x555556c77210, 4, 1;
L_0x555556c74350 .part L_0x555556c8c0a0, 4, 1;
L_0x555556c74480 .part L_0x555556c76c70, 3, 1;
L_0x555556c74ad0 .part L_0x555556c77210, 5, 1;
L_0x555556c74c00 .part L_0x555556c8c0a0, 5, 1;
L_0x555556c74dc0 .part L_0x555556c76c70, 4, 1;
L_0x555556c75370 .part L_0x555556c77210, 6, 1;
L_0x555556c75540 .part L_0x555556c8c0a0, 6, 1;
L_0x555556c755e0 .part L_0x555556c76c70, 5, 1;
L_0x555556c754a0 .part L_0x555556c77210, 7, 1;
L_0x555556c75d60 .part L_0x555556c8c0a0, 7, 1;
L_0x555556c75710 .part L_0x555556c76c70, 6, 1;
L_0x555556c76460 .part L_0x555556c77210, 8, 1;
L_0x555556c76660 .part L_0x555556c8c0a0, 8, 1;
L_0x555556c76790 .part L_0x555556c76c70, 7, 1;
LS_0x555556c769a0_0_0 .concat8 [ 1 1 1 1], L_0x555556c71d20, L_0x555556c72140, L_0x555556c72bb0, L_0x555556c734b0;
LS_0x555556c769a0_0_4 .concat8 [ 1 1 1 1], L_0x555556c73df0, L_0x555556c746c0, L_0x555556c74ed0, L_0x555556c75830;
LS_0x555556c769a0_0_8 .concat8 [ 1 0 0 0], L_0x555556c75fc0;
L_0x555556c769a0 .concat8 [ 4 4 1 0], LS_0x555556c769a0_0_0, LS_0x555556c769a0_0_4, LS_0x555556c769a0_0_8;
LS_0x555556c76c70_0_0 .concat8 [ 1 1 1 1], L_0x555556c71df0, L_0x555556c725e0, L_0x555556c72f50, L_0x555556c73850;
LS_0x555556c76c70_0_4 .concat8 [ 1 1 1 1], L_0x555556c740a0, L_0x555556c749c0, L_0x555556c75260, L_0x555556c75bc0;
LS_0x555556c76c70_0_8 .concat8 [ 1 0 0 0], L_0x555556c76350;
L_0x555556c76c70 .concat8 [ 4 4 1 0], LS_0x555556c76c70_0_0, LS_0x555556c76c70_0_4, LS_0x555556c76c70_0_8;
L_0x555556c770d0 .part L_0x555556c76c70, 8, 1;
S_0x555556612450 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x55555690ac20 .param/l "i" 0 19 14, +C4<00>;
S_0x555556612890 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556612450;
 .timescale -12 -12;
S_0x555556612eb0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556612890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c71d20 .functor XOR 1, L_0x555556c71f30, L_0x555556c71fd0, C4<0>, C4<0>;
L_0x555556c71df0 .functor AND 1, L_0x555556c71f30, L_0x555556c71fd0, C4<1>, C4<1>;
v0x555556b32200_0 .net "c", 0 0, L_0x555556c71df0;  1 drivers
v0x555556b322c0_0 .net "s", 0 0, L_0x555556c71d20;  1 drivers
v0x555556b2f3e0_0 .net "x", 0 0, L_0x555556c71f30;  1 drivers
v0x555556b2c5c0_0 .net "y", 0 0, L_0x555556c71fd0;  1 drivers
S_0x555556610040 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556885040 .param/l "i" 0 19 14, +C4<01>;
S_0x555556940bc0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556610040;
 .timescale -12 -12;
S_0x5555569439e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556940bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c72070 .functor XOR 1, L_0x555556c726f0, L_0x555556c72820, C4<0>, C4<0>;
L_0x555556c72140 .functor XOR 1, L_0x555556c72070, L_0x555556c72a10, C4<0>, C4<0>;
L_0x555556c72230 .functor AND 1, L_0x555556c72820, L_0x555556c72a10, C4<1>, C4<1>;
L_0x555556c72370 .functor AND 1, L_0x555556c726f0, L_0x555556c72820, C4<1>, C4<1>;
L_0x555556c72460 .functor OR 1, L_0x555556c72230, L_0x555556c72370, C4<0>, C4<0>;
L_0x555556c72570 .functor AND 1, L_0x555556c726f0, L_0x555556c72a10, C4<1>, C4<1>;
L_0x555556c725e0 .functor OR 1, L_0x555556c72460, L_0x555556c72570, C4<0>, C4<0>;
v0x555556b23cc0_0 .net *"_ivl_0", 0 0, L_0x555556c72070;  1 drivers
v0x555556b297a0_0 .net *"_ivl_10", 0 0, L_0x555556c72570;  1 drivers
v0x555556b26980_0 .net *"_ivl_4", 0 0, L_0x555556c72230;  1 drivers
v0x555556b05d00_0 .net *"_ivl_6", 0 0, L_0x555556c72370;  1 drivers
v0x555556b02ee0_0 .net *"_ivl_8", 0 0, L_0x555556c72460;  1 drivers
v0x555556b000c0_0 .net "c_in", 0 0, L_0x555556c72a10;  1 drivers
v0x555556b00180_0 .net "c_out", 0 0, L_0x555556c725e0;  1 drivers
v0x555556afd2a0_0 .net "s", 0 0, L_0x555556c72140;  1 drivers
v0x555556afd360_0 .net "x", 0 0, L_0x555556c726f0;  1 drivers
v0x555556afa480_0 .net "y", 0 0, L_0x555556c72820;  1 drivers
S_0x5555568312c0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x5555567d5df0 .param/l "i" 0 19 14, +C4<010>;
S_0x55555681cfe0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568312c0;
 .timescale -12 -12;
S_0x55555681fe00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555681cfe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c72b40 .functor XOR 1, L_0x555556c73060, L_0x555556c73190, C4<0>, C4<0>;
L_0x555556c72bb0 .functor XOR 1, L_0x555556c72b40, L_0x555556c732c0, C4<0>, C4<0>;
L_0x555556c72c20 .functor AND 1, L_0x555556c73190, L_0x555556c732c0, C4<1>, C4<1>;
L_0x555556c72ce0 .functor AND 1, L_0x555556c73060, L_0x555556c73190, C4<1>, C4<1>;
L_0x555556c72dd0 .functor OR 1, L_0x555556c72c20, L_0x555556c72ce0, C4<0>, C4<0>;
L_0x555556c72ee0 .functor AND 1, L_0x555556c73060, L_0x555556c732c0, C4<1>, C4<1>;
L_0x555556c72f50 .functor OR 1, L_0x555556c72dd0, L_0x555556c72ee0, C4<0>, C4<0>;
v0x555556af7660_0 .net *"_ivl_0", 0 0, L_0x555556c72b40;  1 drivers
v0x555556af4840_0 .net *"_ivl_10", 0 0, L_0x555556c72ee0;  1 drivers
v0x555556b1eda0_0 .net *"_ivl_4", 0 0, L_0x555556c72c20;  1 drivers
v0x555556b1bf80_0 .net *"_ivl_6", 0 0, L_0x555556c72ce0;  1 drivers
v0x555556b19160_0 .net *"_ivl_8", 0 0, L_0x555556c72dd0;  1 drivers
v0x555556b16340_0 .net "c_in", 0 0, L_0x555556c732c0;  1 drivers
v0x555556b16400_0 .net "c_out", 0 0, L_0x555556c72f50;  1 drivers
v0x555556b13520_0 .net "s", 0 0, L_0x555556c72bb0;  1 drivers
v0x555556b135e0_0 .net "x", 0 0, L_0x555556c73060;  1 drivers
v0x555556b0acd0_0 .net "y", 0 0, L_0x555556c73190;  1 drivers
S_0x555556822c20 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556a9b2d0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556825a40 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556822c20;
 .timescale -12 -12;
S_0x555556828860 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556825a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c73440 .functor XOR 1, L_0x555556c73960, L_0x555556c73b20, C4<0>, C4<0>;
L_0x555556c734b0 .functor XOR 1, L_0x555556c73440, L_0x555556c73c50, C4<0>, C4<0>;
L_0x555556c73520 .functor AND 1, L_0x555556c73b20, L_0x555556c73c50, C4<1>, C4<1>;
L_0x555556c735e0 .functor AND 1, L_0x555556c73960, L_0x555556c73b20, C4<1>, C4<1>;
L_0x555556c736d0 .functor OR 1, L_0x555556c73520, L_0x555556c735e0, C4<0>, C4<0>;
L_0x555556c737e0 .functor AND 1, L_0x555556c73960, L_0x555556c73c50, C4<1>, C4<1>;
L_0x555556c73850 .functor OR 1, L_0x555556c736d0, L_0x555556c737e0, C4<0>, C4<0>;
v0x555556b10700_0 .net *"_ivl_0", 0 0, L_0x555556c73440;  1 drivers
v0x555556b0d8e0_0 .net *"_ivl_10", 0 0, L_0x555556c737e0;  1 drivers
v0x5555569f9c80_0 .net *"_ivl_4", 0 0, L_0x555556c73520;  1 drivers
v0x5555569f6e60_0 .net *"_ivl_6", 0 0, L_0x555556c735e0;  1 drivers
v0x5555569f4040_0 .net *"_ivl_8", 0 0, L_0x555556c736d0;  1 drivers
v0x5555569f1220_0 .net "c_in", 0 0, L_0x555556c73c50;  1 drivers
v0x5555569f12e0_0 .net "c_out", 0 0, L_0x555556c73850;  1 drivers
v0x5555569ee400_0 .net "s", 0 0, L_0x555556c734b0;  1 drivers
v0x5555569ee4c0_0 .net "x", 0 0, L_0x555556c73960;  1 drivers
v0x5555569eb690_0 .net "y", 0 0, L_0x555556c73b20;  1 drivers
S_0x55555682b680 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556a8ed60 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555682e4a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555682b680;
 .timescale -12 -12;
S_0x55555681a1c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555682e4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c73d80 .functor XOR 1, L_0x555556c741b0, L_0x555556c74350, C4<0>, C4<0>;
L_0x555556c73df0 .functor XOR 1, L_0x555556c73d80, L_0x555556c74480, C4<0>, C4<0>;
L_0x555556c73e60 .functor AND 1, L_0x555556c74350, L_0x555556c74480, C4<1>, C4<1>;
L_0x555556c73ed0 .functor AND 1, L_0x555556c741b0, L_0x555556c74350, C4<1>, C4<1>;
L_0x555556c73f70 .functor OR 1, L_0x555556c73e60, L_0x555556c73ed0, C4<0>, C4<0>;
L_0x555556c74030 .functor AND 1, L_0x555556c741b0, L_0x555556c74480, C4<1>, C4<1>;
L_0x555556c740a0 .functor OR 1, L_0x555556c73f70, L_0x555556c74030, C4<0>, C4<0>;
v0x5555569e59a0_0 .net *"_ivl_0", 0 0, L_0x555556c73d80;  1 drivers
v0x5555569e2b80_0 .net *"_ivl_10", 0 0, L_0x555556c74030;  1 drivers
v0x5555569dfd60_0 .net *"_ivl_4", 0 0, L_0x555556c73e60;  1 drivers
v0x5555569dcf40_0 .net *"_ivl_6", 0 0, L_0x555556c73ed0;  1 drivers
v0x5555569d4460_0 .net *"_ivl_8", 0 0, L_0x555556c73f70;  1 drivers
v0x5555569da120_0 .net "c_in", 0 0, L_0x555556c74480;  1 drivers
v0x5555569da1e0_0 .net "c_out", 0 0, L_0x555556c740a0;  1 drivers
v0x5555569d7300_0 .net "s", 0 0, L_0x555556c73df0;  1 drivers
v0x5555569d73c0_0 .net "x", 0 0, L_0x555556c741b0;  1 drivers
v0x5555569ff970_0 .net "y", 0 0, L_0x555556c74350;  1 drivers
S_0x555556805ee0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556aa7760 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556808d00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556805ee0;
 .timescale -12 -12;
S_0x55555680bb20 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556808d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c742e0 .functor XOR 1, L_0x555556c74ad0, L_0x555556c74c00, C4<0>, C4<0>;
L_0x555556c746c0 .functor XOR 1, L_0x555556c742e0, L_0x555556c74dc0, C4<0>, C4<0>;
L_0x555556c74730 .functor AND 1, L_0x555556c74c00, L_0x555556c74dc0, C4<1>, C4<1>;
L_0x555556c747a0 .functor AND 1, L_0x555556c74ad0, L_0x555556c74c00, C4<1>, C4<1>;
L_0x555556c74840 .functor OR 1, L_0x555556c74730, L_0x555556c747a0, C4<0>, C4<0>;
L_0x555556c74950 .functor AND 1, L_0x555556c74ad0, L_0x555556c74dc0, C4<1>, C4<1>;
L_0x555556c749c0 .functor OR 1, L_0x555556c74840, L_0x555556c74950, C4<0>, C4<0>;
v0x5555569fcaa0_0 .net *"_ivl_0", 0 0, L_0x555556c742e0;  1 drivers
v0x5555569b7d50_0 .net *"_ivl_10", 0 0, L_0x555556c74950;  1 drivers
v0x5555569b4f30_0 .net *"_ivl_4", 0 0, L_0x555556c74730;  1 drivers
v0x5555569b2110_0 .net *"_ivl_6", 0 0, L_0x555556c747a0;  1 drivers
v0x5555569af2f0_0 .net *"_ivl_8", 0 0, L_0x555556c74840;  1 drivers
v0x5555569a6ae0_0 .net "c_in", 0 0, L_0x555556c74dc0;  1 drivers
v0x5555569a6ba0_0 .net "c_out", 0 0, L_0x555556c749c0;  1 drivers
v0x5555569ac4d0_0 .net "s", 0 0, L_0x555556c746c0;  1 drivers
v0x5555569ac590_0 .net "x", 0 0, L_0x555556c74ad0;  1 drivers
v0x5555569a9760_0 .net "y", 0 0, L_0x555556c74c00;  1 drivers
S_0x55555680e940 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556a81cc0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556811760 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555680e940;
 .timescale -12 -12;
S_0x555556814580 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556811760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c74e60 .functor XOR 1, L_0x555556c75370, L_0x555556c75540, C4<0>, C4<0>;
L_0x555556c74ed0 .functor XOR 1, L_0x555556c74e60, L_0x555556c755e0, C4<0>, C4<0>;
L_0x555556c74f40 .functor AND 1, L_0x555556c75540, L_0x555556c755e0, C4<1>, C4<1>;
L_0x555556c74fb0 .functor AND 1, L_0x555556c75370, L_0x555556c75540, C4<1>, C4<1>;
L_0x555556c750a0 .functor OR 1, L_0x555556c74f40, L_0x555556c74fb0, C4<0>, C4<0>;
L_0x555556c751b0 .functor AND 1, L_0x555556c75370, L_0x555556c755e0, C4<1>, C4<1>;
L_0x555556c75260 .functor OR 1, L_0x555556c750a0, L_0x555556c751b0, C4<0>, C4<0>;
v0x5555569cd910_0 .net *"_ivl_0", 0 0, L_0x555556c74e60;  1 drivers
v0x5555569caaf0_0 .net *"_ivl_10", 0 0, L_0x555556c751b0;  1 drivers
v0x5555569c7cd0_0 .net *"_ivl_4", 0 0, L_0x555556c74f40;  1 drivers
v0x5555569c4eb0_0 .net *"_ivl_6", 0 0, L_0x555556c74fb0;  1 drivers
v0x5555569bc510_0 .net *"_ivl_8", 0 0, L_0x555556c750a0;  1 drivers
v0x5555569c2090_0 .net "c_in", 0 0, L_0x555556c755e0;  1 drivers
v0x5555569c2150_0 .net "c_out", 0 0, L_0x555556c75260;  1 drivers
v0x5555569bf270_0 .net "s", 0 0, L_0x555556c74ed0;  1 drivers
v0x5555569bf330_0 .net "x", 0 0, L_0x555556c75370;  1 drivers
v0x5555569a2400_0 .net "y", 0 0, L_0x555556c75540;  1 drivers
S_0x5555568173a0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556b530d0 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555567e9750 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568173a0;
 .timescale -12 -12;
S_0x5555567ff310 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567e9750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c757c0 .functor XOR 1, L_0x555556c754a0, L_0x555556c75d60, C4<0>, C4<0>;
L_0x555556c75830 .functor XOR 1, L_0x555556c757c0, L_0x555556c75710, C4<0>, C4<0>;
L_0x555556c758a0 .functor AND 1, L_0x555556c75d60, L_0x555556c75710, C4<1>, C4<1>;
L_0x555556c75910 .functor AND 1, L_0x555556c754a0, L_0x555556c75d60, C4<1>, C4<1>;
L_0x555556c75a00 .functor OR 1, L_0x555556c758a0, L_0x555556c75910, C4<0>, C4<0>;
L_0x555556c75b10 .functor AND 1, L_0x555556c754a0, L_0x555556c75710, C4<1>, C4<1>;
L_0x555556c75bc0 .functor OR 1, L_0x555556c75a00, L_0x555556c75b10, C4<0>, C4<0>;
v0x55555699f530_0 .net *"_ivl_0", 0 0, L_0x555556c757c0;  1 drivers
v0x55555699c710_0 .net *"_ivl_10", 0 0, L_0x555556c75b10;  1 drivers
v0x5555569998f0_0 .net *"_ivl_4", 0 0, L_0x555556c758a0;  1 drivers
v0x555556996ad0_0 .net *"_ivl_6", 0 0, L_0x555556c75910;  1 drivers
v0x555556993cb0_0 .net *"_ivl_8", 0 0, L_0x555556c75a00;  1 drivers
v0x555556990e90_0 .net "c_in", 0 0, L_0x555556c75710;  1 drivers
v0x555556990f50_0 .net "c_out", 0 0, L_0x555556c75bc0;  1 drivers
v0x555556a6abe0_0 .net "s", 0 0, L_0x555556c75830;  1 drivers
v0x555556a6aca0_0 .net "x", 0 0, L_0x555556c754a0;  1 drivers
v0x555556a67e70_0 .net "y", 0 0, L_0x555556c75d60;  1 drivers
S_0x5555567d8290 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556835ae0;
 .timescale -12 -12;
P_0x555556a91ba0 .param/l "i" 0 19 14, +C4<01000>;
S_0x5555567db0b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567d8290;
 .timescale -12 -12;
S_0x5555567dded0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567db0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c75f50 .functor XOR 1, L_0x555556c76460, L_0x555556c76660, C4<0>, C4<0>;
L_0x555556c75fc0 .functor XOR 1, L_0x555556c75f50, L_0x555556c76790, C4<0>, C4<0>;
L_0x555556c76030 .functor AND 1, L_0x555556c76660, L_0x555556c76790, C4<1>, C4<1>;
L_0x555556c760a0 .functor AND 1, L_0x555556c76460, L_0x555556c76660, C4<1>, C4<1>;
L_0x555556c76190 .functor OR 1, L_0x555556c76030, L_0x555556c760a0, C4<0>, C4<0>;
L_0x555556c762a0 .functor AND 1, L_0x555556c76460, L_0x555556c76790, C4<1>, C4<1>;
L_0x555556c76350 .functor OR 1, L_0x555556c76190, L_0x555556c762a0, C4<0>, C4<0>;
v0x555556a62180_0 .net *"_ivl_0", 0 0, L_0x555556c75f50;  1 drivers
v0x555556a5f360_0 .net *"_ivl_10", 0 0, L_0x555556c762a0;  1 drivers
v0x555556a56a60_0 .net *"_ivl_4", 0 0, L_0x555556c76030;  1 drivers
v0x555556a5c540_0 .net *"_ivl_6", 0 0, L_0x555556c760a0;  1 drivers
v0x555556a59720_0 .net *"_ivl_8", 0 0, L_0x555556c76190;  1 drivers
v0x555556a51ba0_0 .net "c_in", 0 0, L_0x555556c76790;  1 drivers
v0x555556a51c60_0 .net "c_out", 0 0, L_0x555556c76350;  1 drivers
v0x555556a4ed80_0 .net "s", 0 0, L_0x555556c75fc0;  1 drivers
v0x555556a4ee40_0 .net "x", 0 0, L_0x555556c76460;  1 drivers
v0x555556a4c010_0 .net "y", 0 0, L_0x555556c76660;  1 drivers
S_0x5555567e0cf0 .scope module, "adder_I" "N_bit_adder" 20 49, 19 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556b3a070 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556970890_0 .net "answer", 7 0, L_0x555556c80390;  alias, 1 drivers
v0x555556976370_0 .net "carry", 7 0, L_0x555556c80730;  1 drivers
v0x555556973550_0 .net "carry_out", 0 0, L_0x555556c80bb0;  1 drivers
v0x5555569735f0_0 .net "input1", 7 0, L_0x555556c80660;  1 drivers
v0x55555696b9d0_0 .net "input2", 7 0, L_0x555556c80d30;  1 drivers
L_0x555556c7c280 .part L_0x555556c80660, 0, 1;
L_0x555556c7c320 .part L_0x555556c80d30, 0, 1;
L_0x555556c7c990 .part L_0x555556c80660, 1, 1;
L_0x555556c7ca30 .part L_0x555556c80d30, 1, 1;
L_0x555556c7cb60 .part L_0x555556c80730, 0, 1;
L_0x555556c7d210 .part L_0x555556c80660, 2, 1;
L_0x555556c7d380 .part L_0x555556c80d30, 2, 1;
L_0x555556c7d4b0 .part L_0x555556c80730, 1, 1;
L_0x555556c7db20 .part L_0x555556c80660, 3, 1;
L_0x555556c7dce0 .part L_0x555556c80d30, 3, 1;
L_0x555556c7df00 .part L_0x555556c80730, 2, 1;
L_0x555556c7e420 .part L_0x555556c80660, 4, 1;
L_0x555556c7e5c0 .part L_0x555556c80d30, 4, 1;
L_0x555556c7e6f0 .part L_0x555556c80730, 3, 1;
L_0x555556c7ed50 .part L_0x555556c80660, 5, 1;
L_0x555556c7ee80 .part L_0x555556c80d30, 5, 1;
L_0x555556c7f040 .part L_0x555556c80730, 4, 1;
L_0x555556c7f650 .part L_0x555556c80660, 6, 1;
L_0x555556c7f820 .part L_0x555556c80d30, 6, 1;
L_0x555556c7f8c0 .part L_0x555556c80730, 5, 1;
L_0x555556c7f780 .part L_0x555556c80660, 7, 1;
L_0x555556c80120 .part L_0x555556c80d30, 7, 1;
L_0x555556c7f9f0 .part L_0x555556c80730, 6, 1;
LS_0x555556c80390_0_0 .concat8 [ 1 1 1 1], L_0x555556c7c100, L_0x555556c7c430, L_0x555556c7cd00, L_0x555556c7d6a0;
LS_0x555556c80390_0_4 .concat8 [ 1 1 1 1], L_0x555556c7e0a0, L_0x555556c7e930, L_0x555556c7f1e0, L_0x555556c7fb10;
L_0x555556c80390 .concat8 [ 4 4 0 0], LS_0x555556c80390_0_0, LS_0x555556c80390_0_4;
LS_0x555556c80730_0_0 .concat8 [ 1 1 1 1], L_0x555556c7c170, L_0x555556c7c880, L_0x555556c7d100, L_0x555556c7da10;
LS_0x555556c80730_0_4 .concat8 [ 1 1 1 1], L_0x555556c7e310, L_0x555556c7ec40, L_0x555556c7f540, L_0x555556c7fe70;
L_0x555556c80730 .concat8 [ 4 4 0 0], LS_0x555556c80730_0_0, LS_0x555556c80730_0_4;
L_0x555556c80bb0 .part L_0x555556c80730, 7, 1;
S_0x5555567e3b10 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x555556a407f0 .param/l "i" 0 19 14, +C4<00>;
S_0x5555567e6930 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555567e3b10;
 .timescale -12 -12;
S_0x5555567fc4f0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555567e6930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c7c100 .functor XOR 1, L_0x555556c7c280, L_0x555556c7c320, C4<0>, C4<0>;
L_0x555556c7c170 .functor AND 1, L_0x555556c7c280, L_0x555556c7c320, C4<1>, C4<1>;
v0x555556a1fa60_0 .net "c", 0 0, L_0x555556c7c170;  1 drivers
v0x555556a1fb20_0 .net "s", 0 0, L_0x555556c7c100;  1 drivers
v0x555556a1cc40_0 .net "x", 0 0, L_0x555556c7c280;  1 drivers
v0x555556a19e20_0 .net "y", 0 0, L_0x555556c7c320;  1 drivers
S_0x5555567d0fc0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x555556b25db0 .param/l "i" 0 19 14, +C4<01>;
S_0x5555567d3de0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567d0fc0;
 .timescale -12 -12;
S_0x5555567ede50 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567d3de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7c3c0 .functor XOR 1, L_0x555556c7c990, L_0x555556c7ca30, C4<0>, C4<0>;
L_0x555556c7c430 .functor XOR 1, L_0x555556c7c3c0, L_0x555556c7cb60, C4<0>, C4<0>;
L_0x555556c7c4f0 .functor AND 1, L_0x555556c7ca30, L_0x555556c7cb60, C4<1>, C4<1>;
L_0x555556c7c600 .functor AND 1, L_0x555556c7c990, L_0x555556c7ca30, C4<1>, C4<1>;
L_0x555556c7c6c0 .functor OR 1, L_0x555556c7c4f0, L_0x555556c7c600, C4<0>, C4<0>;
L_0x555556c7c7d0 .functor AND 1, L_0x555556c7c990, L_0x555556c7cb60, C4<1>, C4<1>;
L_0x555556c7c880 .functor OR 1, L_0x555556c7c6c0, L_0x555556c7c7d0, C4<0>, C4<0>;
v0x555556a17000_0 .net *"_ivl_0", 0 0, L_0x555556c7c3c0;  1 drivers
v0x555556a141e0_0 .net *"_ivl_10", 0 0, L_0x555556c7c7d0;  1 drivers
v0x555556a113c0_0 .net *"_ivl_4", 0 0, L_0x555556c7c4f0;  1 drivers
v0x555556a0e5a0_0 .net *"_ivl_6", 0 0, L_0x555556c7c600;  1 drivers
v0x555556a38b00_0 .net *"_ivl_8", 0 0, L_0x555556c7c6c0;  1 drivers
v0x555556a35ce0_0 .net "c_in", 0 0, L_0x555556c7cb60;  1 drivers
v0x555556a35da0_0 .net "c_out", 0 0, L_0x555556c7c880;  1 drivers
v0x555556a32ec0_0 .net "s", 0 0, L_0x555556c7c430;  1 drivers
v0x555556a32f80_0 .net "x", 0 0, L_0x555556c7c990;  1 drivers
v0x555556a300a0_0 .net "y", 0 0, L_0x555556c7ca30;  1 drivers
S_0x5555567f0c70 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x555556afc6b0 .param/l "i" 0 19 14, +C4<010>;
S_0x5555567f3a90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567f0c70;
 .timescale -12 -12;
S_0x5555567f68b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567f3a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7cc90 .functor XOR 1, L_0x555556c7d210, L_0x555556c7d380, C4<0>, C4<0>;
L_0x555556c7cd00 .functor XOR 1, L_0x555556c7cc90, L_0x555556c7d4b0, C4<0>, C4<0>;
L_0x555556c7cd70 .functor AND 1, L_0x555556c7d380, L_0x555556c7d4b0, C4<1>, C4<1>;
L_0x555556c7ce80 .functor AND 1, L_0x555556c7d210, L_0x555556c7d380, C4<1>, C4<1>;
L_0x555556c7cf40 .functor OR 1, L_0x555556c7cd70, L_0x555556c7ce80, C4<0>, C4<0>;
L_0x555556c7d050 .functor AND 1, L_0x555556c7d210, L_0x555556c7d4b0, C4<1>, C4<1>;
L_0x555556c7d100 .functor OR 1, L_0x555556c7cf40, L_0x555556c7d050, C4<0>, C4<0>;
v0x555556a2d280_0 .net *"_ivl_0", 0 0, L_0x555556c7cc90;  1 drivers
v0x555556a2d340_0 .net *"_ivl_10", 0 0, L_0x555556c7d050;  1 drivers
v0x555556a24980_0 .net *"_ivl_4", 0 0, L_0x555556c7cd70;  1 drivers
v0x555556a24a40_0 .net *"_ivl_6", 0 0, L_0x555556c7ce80;  1 drivers
v0x555556a2a460_0 .net *"_ivl_8", 0 0, L_0x555556c7cf40;  1 drivers
v0x555556a27640_0 .net "c_in", 0 0, L_0x555556c7d4b0;  1 drivers
v0x555556a27700_0 .net "c_out", 0 0, L_0x555556c7d100;  1 drivers
v0x555556913ab0_0 .net "s", 0 0, L_0x555556c7cd00;  1 drivers
v0x555556913b70_0 .net "x", 0 0, L_0x555556c7d210;  1 drivers
v0x55555690de70_0 .net "y", 0 0, L_0x555556c7d380;  1 drivers
S_0x5555567f96d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x555556b1e1d0 .param/l "i" 0 19 14, +C4<011>;
S_0x5555567ce1a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567f96d0;
 .timescale -12 -12;
S_0x5555568997c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567ce1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7d630 .functor XOR 1, L_0x555556c7db20, L_0x555556c7dce0, C4<0>, C4<0>;
L_0x555556c7d6a0 .functor XOR 1, L_0x555556c7d630, L_0x555556c7df00, C4<0>, C4<0>;
L_0x555556c7d710 .functor AND 1, L_0x555556c7dce0, L_0x555556c7df00, C4<1>, C4<1>;
L_0x555556c7d7d0 .functor AND 1, L_0x555556c7db20, L_0x555556c7dce0, C4<1>, C4<1>;
L_0x555556c7d890 .functor OR 1, L_0x555556c7d710, L_0x555556c7d7d0, C4<0>, C4<0>;
L_0x555556c7d9a0 .functor AND 1, L_0x555556c7db20, L_0x555556c7df00, C4<1>, C4<1>;
L_0x555556c7da10 .functor OR 1, L_0x555556c7d890, L_0x555556c7d9a0, C4<0>, C4<0>;
v0x55555690b050_0 .net *"_ivl_0", 0 0, L_0x555556c7d630;  1 drivers
v0x555556908230_0 .net *"_ivl_10", 0 0, L_0x555556c7d9a0;  1 drivers
v0x555556905410_0 .net *"_ivl_4", 0 0, L_0x555556c7d710;  1 drivers
v0x5555568ff7d0_0 .net *"_ivl_6", 0 0, L_0x555556c7d7d0;  1 drivers
v0x5555568fc9b0_0 .net *"_ivl_8", 0 0, L_0x555556c7d890;  1 drivers
v0x5555568f9b90_0 .net "c_in", 0 0, L_0x555556c7df00;  1 drivers
v0x5555568f9c50_0 .net "c_out", 0 0, L_0x555556c7da10;  1 drivers
v0x5555568f6d70_0 .net "s", 0 0, L_0x555556c7d6a0;  1 drivers
v0x5555568f6e30_0 .net "x", 0 0, L_0x555556c7db20;  1 drivers
v0x5555568ee340_0 .net "y", 0 0, L_0x555556c7dce0;  1 drivers
S_0x55555689c5e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x555556b0ccf0 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555567bfb00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555689c5e0;
 .timescale -12 -12;
S_0x5555567c2920 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567bfb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7e030 .functor XOR 1, L_0x555556c7e420, L_0x555556c7e5c0, C4<0>, C4<0>;
L_0x555556c7e0a0 .functor XOR 1, L_0x555556c7e030, L_0x555556c7e6f0, C4<0>, C4<0>;
L_0x555556c7e110 .functor AND 1, L_0x555556c7e5c0, L_0x555556c7e6f0, C4<1>, C4<1>;
L_0x555556c7e180 .functor AND 1, L_0x555556c7e420, L_0x555556c7e5c0, C4<1>, C4<1>;
L_0x555556c7e1f0 .functor OR 1, L_0x555556c7e110, L_0x555556c7e180, C4<0>, C4<0>;
L_0x555556c7e260 .functor AND 1, L_0x555556c7e420, L_0x555556c7e6f0, C4<1>, C4<1>;
L_0x555556c7e310 .functor OR 1, L_0x555556c7e1f0, L_0x555556c7e260, C4<0>, C4<0>;
v0x5555568f3f50_0 .net *"_ivl_0", 0 0, L_0x555556c7e030;  1 drivers
v0x5555568f1130_0 .net *"_ivl_10", 0 0, L_0x555556c7e260;  1 drivers
v0x5555569196f0_0 .net *"_ivl_4", 0 0, L_0x555556c7e110;  1 drivers
v0x5555569197b0_0 .net *"_ivl_6", 0 0, L_0x555556c7e180;  1 drivers
v0x5555569168d0_0 .net *"_ivl_8", 0 0, L_0x555556c7e1f0;  1 drivers
v0x5555568d1b80_0 .net "c_in", 0 0, L_0x555556c7e6f0;  1 drivers
v0x5555568d1c40_0 .net "c_out", 0 0, L_0x555556c7e310;  1 drivers
v0x5555568ced60_0 .net "s", 0 0, L_0x555556c7e0a0;  1 drivers
v0x5555568cee20_0 .net "x", 0 0, L_0x555556c7e420;  1 drivers
v0x5555568cbff0_0 .net "y", 0 0, L_0x555556c7e5c0;  1 drivers
S_0x5555567c5740 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x5555569f0630 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555567c8560 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567c5740;
 .timescale -12 -12;
S_0x5555567cb380 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567c8560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7e550 .functor XOR 1, L_0x555556c7ed50, L_0x555556c7ee80, C4<0>, C4<0>;
L_0x555556c7e930 .functor XOR 1, L_0x555556c7e550, L_0x555556c7f040, C4<0>, C4<0>;
L_0x555556c7e9a0 .functor AND 1, L_0x555556c7ee80, L_0x555556c7f040, C4<1>, C4<1>;
L_0x555556c7ea10 .functor AND 1, L_0x555556c7ed50, L_0x555556c7ee80, C4<1>, C4<1>;
L_0x555556c7ea80 .functor OR 1, L_0x555556c7e9a0, L_0x555556c7ea10, C4<0>, C4<0>;
L_0x555556c7eb90 .functor AND 1, L_0x555556c7ed50, L_0x555556c7f040, C4<1>, C4<1>;
L_0x555556c7ec40 .functor OR 1, L_0x555556c7ea80, L_0x555556c7eb90, C4<0>, C4<0>;
v0x5555568c9120_0 .net *"_ivl_0", 0 0, L_0x555556c7e550;  1 drivers
v0x5555568c0910_0 .net *"_ivl_10", 0 0, L_0x555556c7eb90;  1 drivers
v0x5555568c6300_0 .net *"_ivl_4", 0 0, L_0x555556c7e9a0;  1 drivers
v0x5555568c34e0_0 .net *"_ivl_6", 0 0, L_0x555556c7ea10;  1 drivers
v0x5555568e7740_0 .net *"_ivl_8", 0 0, L_0x555556c7ea80;  1 drivers
v0x5555568e4920_0 .net "c_in", 0 0, L_0x555556c7f040;  1 drivers
v0x5555568e49e0_0 .net "c_out", 0 0, L_0x555556c7ec40;  1 drivers
v0x5555568e1b00_0 .net "s", 0 0, L_0x555556c7e930;  1 drivers
v0x5555568e1bc0_0 .net "x", 0 0, L_0x555556c7ed50;  1 drivers
v0x5555568ded90_0 .net "y", 0 0, L_0x555556c7ee80;  1 drivers
S_0x5555568969a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x5555569df190 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556880780 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568969a0;
 .timescale -12 -12;
S_0x5555568835a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556880780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7f170 .functor XOR 1, L_0x555556c7f650, L_0x555556c7f820, C4<0>, C4<0>;
L_0x555556c7f1e0 .functor XOR 1, L_0x555556c7f170, L_0x555556c7f8c0, C4<0>, C4<0>;
L_0x555556c7f250 .functor AND 1, L_0x555556c7f820, L_0x555556c7f8c0, C4<1>, C4<1>;
L_0x555556c7f2c0 .functor AND 1, L_0x555556c7f650, L_0x555556c7f820, C4<1>, C4<1>;
L_0x555556c7f380 .functor OR 1, L_0x555556c7f250, L_0x555556c7f2c0, C4<0>, C4<0>;
L_0x555556c7f490 .functor AND 1, L_0x555556c7f650, L_0x555556c7f8c0, C4<1>, C4<1>;
L_0x555556c7f540 .functor OR 1, L_0x555556c7f380, L_0x555556c7f490, C4<0>, C4<0>;
v0x5555568d6340_0 .net *"_ivl_0", 0 0, L_0x555556c7f170;  1 drivers
v0x5555568dbec0_0 .net *"_ivl_10", 0 0, L_0x555556c7f490;  1 drivers
v0x5555568d90a0_0 .net *"_ivl_4", 0 0, L_0x555556c7f250;  1 drivers
v0x5555568bc060_0 .net *"_ivl_6", 0 0, L_0x555556c7f2c0;  1 drivers
v0x5555568b9240_0 .net *"_ivl_8", 0 0, L_0x555556c7f380;  1 drivers
v0x5555568b6420_0 .net "c_in", 0 0, L_0x555556c7f8c0;  1 drivers
v0x5555568b64e0_0 .net "c_out", 0 0, L_0x555556c7f540;  1 drivers
v0x5555568b3600_0 .net "s", 0 0, L_0x555556c7f1e0;  1 drivers
v0x5555568b36c0_0 .net "x", 0 0, L_0x555556c7f650;  1 drivers
v0x5555568b0890_0 .net "y", 0 0, L_0x555556c7f820;  1 drivers
S_0x555556888300 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555567e0cf0;
 .timescale -12 -12;
P_0x5555569b7180 .param/l "i" 0 19 14, +C4<0111>;
S_0x55555688b120 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556888300;
 .timescale -12 -12;
S_0x55555688df40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555688b120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7faa0 .functor XOR 1, L_0x555556c7f780, L_0x555556c80120, C4<0>, C4<0>;
L_0x555556c7fb10 .functor XOR 1, L_0x555556c7faa0, L_0x555556c7f9f0, C4<0>, C4<0>;
L_0x555556c7fb80 .functor AND 1, L_0x555556c80120, L_0x555556c7f9f0, C4<1>, C4<1>;
L_0x555556c7fbf0 .functor AND 1, L_0x555556c7f780, L_0x555556c80120, C4<1>, C4<1>;
L_0x555556c7fcb0 .functor OR 1, L_0x555556c7fb80, L_0x555556c7fbf0, C4<0>, C4<0>;
L_0x555556c7fdc0 .functor AND 1, L_0x555556c7f780, L_0x555556c7f9f0, C4<1>, C4<1>;
L_0x555556c7fe70 .functor OR 1, L_0x555556c7fcb0, L_0x555556c7fdc0, C4<0>, C4<0>;
v0x5555568ad9c0_0 .net *"_ivl_0", 0 0, L_0x555556c7faa0;  1 drivers
v0x5555568aaba0_0 .net *"_ivl_10", 0 0, L_0x555556c7fdc0;  1 drivers
v0x5555568a1590_0 .net *"_ivl_4", 0 0, L_0x555556c7fb80;  1 drivers
v0x555556984a10_0 .net *"_ivl_6", 0 0, L_0x555556c7fbf0;  1 drivers
v0x555556981bf0_0 .net *"_ivl_8", 0 0, L_0x555556c7fcb0;  1 drivers
v0x55555697edd0_0 .net "c_in", 0 0, L_0x555556c7f9f0;  1 drivers
v0x55555697ee90_0 .net "c_out", 0 0, L_0x555556c7fe70;  1 drivers
v0x55555697bfb0_0 .net "s", 0 0, L_0x555556c7fb10;  1 drivers
v0x55555697c070_0 .net "x", 0 0, L_0x555556c7f780;  1 drivers
v0x555556979240_0 .net "y", 0 0, L_0x555556c80120;  1 drivers
S_0x555556890d60 .scope module, "adder_R" "N_bit_adder" 20 40, 19 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555569cfb40 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x5555567c31d0_0 .net "answer", 7 0, L_0x555556c7b580;  alias, 1 drivers
v0x5555567c03b0_0 .net "carry", 7 0, L_0x555556c7b920;  1 drivers
v0x55555689a070_0 .net "carry_out", 0 0, L_0x555556c7bda0;  1 drivers
v0x55555689a110_0 .net "input1", 7 0, L_0x555556c7bf20;  1 drivers
v0x555556897250_0 .net "input2", 7 0, L_0x555556c7c010;  1 drivers
L_0x555556c774d0 .part L_0x555556c7bf20, 0, 1;
L_0x555556c77570 .part L_0x555556c7c010, 0, 1;
L_0x555556c77be0 .part L_0x555556c7bf20, 1, 1;
L_0x555556c77c80 .part L_0x555556c7c010, 1, 1;
L_0x555556c77db0 .part L_0x555556c7b920, 0, 1;
L_0x555556c78460 .part L_0x555556c7bf20, 2, 1;
L_0x555556c785d0 .part L_0x555556c7c010, 2, 1;
L_0x555556c78700 .part L_0x555556c7b920, 1, 1;
L_0x555556c78d70 .part L_0x555556c7bf20, 3, 1;
L_0x555556c78f30 .part L_0x555556c7c010, 3, 1;
L_0x555556c790f0 .part L_0x555556c7b920, 2, 1;
L_0x555556c79610 .part L_0x555556c7bf20, 4, 1;
L_0x555556c797b0 .part L_0x555556c7c010, 4, 1;
L_0x555556c798e0 .part L_0x555556c7b920, 3, 1;
L_0x555556c79f40 .part L_0x555556c7bf20, 5, 1;
L_0x555556c7a070 .part L_0x555556c7c010, 5, 1;
L_0x555556c7a230 .part L_0x555556c7b920, 4, 1;
L_0x555556c7a840 .part L_0x555556c7bf20, 6, 1;
L_0x555556c7aa10 .part L_0x555556c7c010, 6, 1;
L_0x555556c7aab0 .part L_0x555556c7b920, 5, 1;
L_0x555556c7a970 .part L_0x555556c7bf20, 7, 1;
L_0x555556c7b310 .part L_0x555556c7c010, 7, 1;
L_0x555556c7abe0 .part L_0x555556c7b920, 6, 1;
LS_0x555556c7b580_0_0 .concat8 [ 1 1 1 1], L_0x555556c77350, L_0x555556c77680, L_0x555556c77f50, L_0x555556c788f0;
LS_0x555556c7b580_0_4 .concat8 [ 1 1 1 1], L_0x555556c79290, L_0x555556c79b20, L_0x555556c7a3d0, L_0x555556c7ad00;
L_0x555556c7b580 .concat8 [ 4 4 0 0], LS_0x555556c7b580_0_0, LS_0x555556c7b580_0_4;
LS_0x555556c7b920_0_0 .concat8 [ 1 1 1 1], L_0x555556c773c0, L_0x555556c77ad0, L_0x555556c78350, L_0x555556c78c60;
LS_0x555556c7b920_0_4 .concat8 [ 1 1 1 1], L_0x555556c79500, L_0x555556c79e30, L_0x555556c7a730, L_0x555556c7b060;
L_0x555556c7b920 .concat8 [ 4 4 0 0], LS_0x555556c7b920_0_0, LS_0x555556c7b920_0_4;
L_0x555556c7bda0 .part L_0x555556c7b920, 7, 1;
S_0x555556893b80 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x5555569c70e0 .param/l "i" 0 19 14, +C4<00>;
S_0x55555687d960 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556893b80;
 .timescale -12 -12;
S_0x55555684e640 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x55555687d960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c77350 .functor XOR 1, L_0x555556c774d0, L_0x555556c77570, C4<0>, C4<0>;
L_0x555556c773c0 .functor AND 1, L_0x555556c774d0, L_0x555556c77570, C4<1>, C4<1>;
v0x555556965d90_0 .net "c", 0 0, L_0x555556c773c0;  1 drivers
v0x555556965e30_0 .net "s", 0 0, L_0x555556c77350;  1 drivers
v0x555556962f70_0 .net "x", 0 0, L_0x555556c774d0;  1 drivers
v0x555556960150_0 .net "y", 0 0, L_0x555556c77570;  1 drivers
S_0x555556851460 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x5555569a1760 .param/l "i" 0 19 14, +C4<01>;
S_0x55555686f2c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556851460;
 .timescale -12 -12;
S_0x5555568720e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555686f2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c77610 .functor XOR 1, L_0x555556c77be0, L_0x555556c77c80, C4<0>, C4<0>;
L_0x555556c77680 .functor XOR 1, L_0x555556c77610, L_0x555556c77db0, C4<0>, C4<0>;
L_0x555556c77740 .functor AND 1, L_0x555556c77c80, L_0x555556c77db0, C4<1>, C4<1>;
L_0x555556c77850 .functor AND 1, L_0x555556c77be0, L_0x555556c77c80, C4<1>, C4<1>;
L_0x555556c77910 .functor OR 1, L_0x555556c77740, L_0x555556c77850, C4<0>, C4<0>;
L_0x555556c77a20 .functor AND 1, L_0x555556c77be0, L_0x555556c77db0, C4<1>, C4<1>;
L_0x555556c77ad0 .functor OR 1, L_0x555556c77910, L_0x555556c77a20, C4<0>, C4<0>;
v0x555556957850_0 .net *"_ivl_0", 0 0, L_0x555556c77610;  1 drivers
v0x555556957910_0 .net *"_ivl_10", 0 0, L_0x555556c77a20;  1 drivers
v0x55555695d330_0 .net *"_ivl_4", 0 0, L_0x555556c77740;  1 drivers
v0x55555695a510_0 .net *"_ivl_6", 0 0, L_0x555556c77850;  1 drivers
v0x555556939890_0 .net *"_ivl_8", 0 0, L_0x555556c77910;  1 drivers
v0x555556936a70_0 .net "c_in", 0 0, L_0x555556c77db0;  1 drivers
v0x555556936b30_0 .net "c_out", 0 0, L_0x555556c77ad0;  1 drivers
v0x555556933c50_0 .net "s", 0 0, L_0x555556c77680;  1 drivers
v0x555556933d10_0 .net "x", 0 0, L_0x555556c77be0;  1 drivers
v0x555556930e30_0 .net "y", 0 0, L_0x555556c77c80;  1 drivers
S_0x555556874f00 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x5555569902a0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556877d20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556874f00;
 .timescale -12 -12;
S_0x55555687ab40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556877d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c77ee0 .functor XOR 1, L_0x555556c78460, L_0x555556c785d0, C4<0>, C4<0>;
L_0x555556c77f50 .functor XOR 1, L_0x555556c77ee0, L_0x555556c78700, C4<0>, C4<0>;
L_0x555556c77fc0 .functor AND 1, L_0x555556c785d0, L_0x555556c78700, C4<1>, C4<1>;
L_0x555556c780d0 .functor AND 1, L_0x555556c78460, L_0x555556c785d0, C4<1>, C4<1>;
L_0x555556c78190 .functor OR 1, L_0x555556c77fc0, L_0x555556c780d0, C4<0>, C4<0>;
L_0x555556c782a0 .functor AND 1, L_0x555556c78460, L_0x555556c78700, C4<1>, C4<1>;
L_0x555556c78350 .functor OR 1, L_0x555556c78190, L_0x555556c782a0, C4<0>, C4<0>;
v0x55555692e010_0 .net *"_ivl_0", 0 0, L_0x555556c77ee0;  1 drivers
v0x55555692b1f0_0 .net *"_ivl_10", 0 0, L_0x555556c782a0;  1 drivers
v0x5555569283d0_0 .net *"_ivl_4", 0 0, L_0x555556c77fc0;  1 drivers
v0x555556928490_0 .net *"_ivl_6", 0 0, L_0x555556c780d0;  1 drivers
v0x555556952930_0 .net *"_ivl_8", 0 0, L_0x555556c78190;  1 drivers
v0x55555694fb10_0 .net "c_in", 0 0, L_0x555556c78700;  1 drivers
v0x55555694fbd0_0 .net "c_out", 0 0, L_0x555556c78350;  1 drivers
v0x55555694ccf0_0 .net "s", 0 0, L_0x555556c77f50;  1 drivers
v0x55555694cdb0_0 .net "x", 0 0, L_0x555556c78460;  1 drivers
v0x555556949ed0_0 .net "y", 0 0, L_0x555556c785d0;  1 drivers
S_0x55555684b820 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x555556a615b0 .param/l "i" 0 19 14, +C4<011>;
S_0x5555568676e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555684b820;
 .timescale -12 -12;
S_0x55555686a500 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568676e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c78880 .functor XOR 1, L_0x555556c78d70, L_0x555556c78f30, C4<0>, C4<0>;
L_0x555556c788f0 .functor XOR 1, L_0x555556c78880, L_0x555556c790f0, C4<0>, C4<0>;
L_0x555556c78960 .functor AND 1, L_0x555556c78f30, L_0x555556c790f0, C4<1>, C4<1>;
L_0x555556c78a20 .functor AND 1, L_0x555556c78d70, L_0x555556c78f30, C4<1>, C4<1>;
L_0x555556c78ae0 .functor OR 1, L_0x555556c78960, L_0x555556c78a20, C4<0>, C4<0>;
L_0x555556c78bf0 .functor AND 1, L_0x555556c78d70, L_0x555556c790f0, C4<1>, C4<1>;
L_0x555556c78c60 .functor OR 1, L_0x555556c78ae0, L_0x555556c78bf0, C4<0>, C4<0>;
v0x5555569470b0_0 .net *"_ivl_0", 0 0, L_0x555556c78880;  1 drivers
v0x55555693e7b0_0 .net *"_ivl_10", 0 0, L_0x555556c78bf0;  1 drivers
v0x555556944290_0 .net *"_ivl_4", 0 0, L_0x555556c78960;  1 drivers
v0x555556941470_0 .net *"_ivl_6", 0 0, L_0x555556c78a20;  1 drivers
v0x5555568a0ac0_0 .net *"_ivl_8", 0 0, L_0x555556c78ae0;  1 drivers
v0x555556829110_0 .net "c_in", 0 0, L_0x555556c790f0;  1 drivers
v0x5555568291d0_0 .net "c_out", 0 0, L_0x555556c78c60;  1 drivers
v0x5555568234d0_0 .net "s", 0 0, L_0x555556c788f0;  1 drivers
v0x555556823590_0 .net "x", 0 0, L_0x555556c78d70;  1 drivers
v0x555556820760_0 .net "y", 0 0, L_0x555556c78f30;  1 drivers
S_0x55555683d180 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x555556a4e190 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555683ffa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555683d180;
 .timescale -12 -12;
S_0x555556842dc0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555683ffa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c79220 .functor XOR 1, L_0x555556c79610, L_0x555556c797b0, C4<0>, C4<0>;
L_0x555556c79290 .functor XOR 1, L_0x555556c79220, L_0x555556c798e0, C4<0>, C4<0>;
L_0x555556c79300 .functor AND 1, L_0x555556c797b0, L_0x555556c798e0, C4<1>, C4<1>;
L_0x555556c79370 .functor AND 1, L_0x555556c79610, L_0x555556c797b0, C4<1>, C4<1>;
L_0x555556c793e0 .functor OR 1, L_0x555556c79300, L_0x555556c79370, C4<0>, C4<0>;
L_0x555556c79450 .functor AND 1, L_0x555556c79610, L_0x555556c798e0, C4<1>, C4<1>;
L_0x555556c79500 .functor OR 1, L_0x555556c793e0, L_0x555556c79450, C4<0>, C4<0>;
v0x55555681d890_0 .net *"_ivl_0", 0 0, L_0x555556c79220;  1 drivers
v0x55555681aa70_0 .net *"_ivl_10", 0 0, L_0x555556c79450;  1 drivers
v0x555556814e30_0 .net *"_ivl_4", 0 0, L_0x555556c79300;  1 drivers
v0x555556814ef0_0 .net *"_ivl_6", 0 0, L_0x555556c79370;  1 drivers
v0x555556812010_0 .net *"_ivl_8", 0 0, L_0x555556c793e0;  1 drivers
v0x55555680f1f0_0 .net "c_in", 0 0, L_0x555556c798e0;  1 drivers
v0x55555680f2b0_0 .net "c_out", 0 0, L_0x555556c79500;  1 drivers
v0x55555680c3d0_0 .net "s", 0 0, L_0x555556c79290;  1 drivers
v0x55555680c490_0 .net "x", 0 0, L_0x555556c79610;  1 drivers
v0x5555568039a0_0 .net "y", 0 0, L_0x555556c797b0;  1 drivers
S_0x555556845be0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x555556a1ee70 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556848a00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556845be0;
 .timescale -12 -12;
S_0x5555568648c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556848a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c79740 .functor XOR 1, L_0x555556c79f40, L_0x555556c7a070, C4<0>, C4<0>;
L_0x555556c79b20 .functor XOR 1, L_0x555556c79740, L_0x555556c7a230, C4<0>, C4<0>;
L_0x555556c79b90 .functor AND 1, L_0x555556c7a070, L_0x555556c7a230, C4<1>, C4<1>;
L_0x555556c79c00 .functor AND 1, L_0x555556c79f40, L_0x555556c7a070, C4<1>, C4<1>;
L_0x555556c79c70 .functor OR 1, L_0x555556c79b90, L_0x555556c79c00, C4<0>, C4<0>;
L_0x555556c79d80 .functor AND 1, L_0x555556c79f40, L_0x555556c7a230, C4<1>, C4<1>;
L_0x555556c79e30 .functor OR 1, L_0x555556c79c70, L_0x555556c79d80, C4<0>, C4<0>;
v0x5555568095b0_0 .net *"_ivl_0", 0 0, L_0x555556c79740;  1 drivers
v0x555556806790_0 .net *"_ivl_10", 0 0, L_0x555556c79d80;  1 drivers
v0x55555682ed50_0 .net *"_ivl_4", 0 0, L_0x555556c79b90;  1 drivers
v0x55555682bf30_0 .net *"_ivl_6", 0 0, L_0x555556c79c00;  1 drivers
v0x5555567e71e0_0 .net *"_ivl_8", 0 0, L_0x555556c79c70;  1 drivers
v0x5555567e43c0_0 .net "c_in", 0 0, L_0x555556c7a230;  1 drivers
v0x5555567e4480_0 .net "c_out", 0 0, L_0x555556c79e30;  1 drivers
v0x5555567e15a0_0 .net "s", 0 0, L_0x555556c79b20;  1 drivers
v0x5555567e1660_0 .net "x", 0 0, L_0x555556c79f40;  1 drivers
v0x5555567de830_0 .net "y", 0 0, L_0x555556c7a070;  1 drivers
S_0x5555567b4de0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x555556a0d9d0 .param/l "i" 0 19 14, +C4<0110>;
S_0x5555567b5130 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567b4de0;
 .timescale -12 -12;
S_0x555556856220 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567b5130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7a360 .functor XOR 1, L_0x555556c7a840, L_0x555556c7aa10, C4<0>, C4<0>;
L_0x555556c7a3d0 .functor XOR 1, L_0x555556c7a360, L_0x555556c7aab0, C4<0>, C4<0>;
L_0x555556c7a440 .functor AND 1, L_0x555556c7aa10, L_0x555556c7aab0, C4<1>, C4<1>;
L_0x555556c7a4b0 .functor AND 1, L_0x555556c7a840, L_0x555556c7aa10, C4<1>, C4<1>;
L_0x555556c7a570 .functor OR 1, L_0x555556c7a440, L_0x555556c7a4b0, C4<0>, C4<0>;
L_0x555556c7a680 .functor AND 1, L_0x555556c7a840, L_0x555556c7aab0, C4<1>, C4<1>;
L_0x555556c7a730 .functor OR 1, L_0x555556c7a570, L_0x555556c7a680, C4<0>, C4<0>;
v0x5555567d5f70_0 .net *"_ivl_0", 0 0, L_0x555556c7a360;  1 drivers
v0x5555567db960_0 .net *"_ivl_10", 0 0, L_0x555556c7a680;  1 drivers
v0x5555567d8b40_0 .net *"_ivl_4", 0 0, L_0x555556c7a440;  1 drivers
v0x5555567fcda0_0 .net *"_ivl_6", 0 0, L_0x555556c7a4b0;  1 drivers
v0x5555567f9f80_0 .net *"_ivl_8", 0 0, L_0x555556c7a570;  1 drivers
v0x5555567f7160_0 .net "c_in", 0 0, L_0x555556c7aab0;  1 drivers
v0x5555567f7220_0 .net "c_out", 0 0, L_0x555556c7a730;  1 drivers
v0x5555567f4340_0 .net "s", 0 0, L_0x555556c7a3d0;  1 drivers
v0x5555567f4400_0 .net "x", 0 0, L_0x555556c7a840;  1 drivers
v0x5555567eba50_0 .net "y", 0 0, L_0x555556c7aa10;  1 drivers
S_0x555556859040 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556890d60;
 .timescale -12 -12;
P_0x555556a322f0 .param/l "i" 0 19 14, +C4<0111>;
S_0x55555685be60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556859040;
 .timescale -12 -12;
S_0x55555685ec80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555685be60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c7ac90 .functor XOR 1, L_0x555556c7a970, L_0x555556c7b310, C4<0>, C4<0>;
L_0x555556c7ad00 .functor XOR 1, L_0x555556c7ac90, L_0x555556c7abe0, C4<0>, C4<0>;
L_0x555556c7ad70 .functor AND 1, L_0x555556c7b310, L_0x555556c7abe0, C4<1>, C4<1>;
L_0x555556c7ade0 .functor AND 1, L_0x555556c7a970, L_0x555556c7b310, C4<1>, C4<1>;
L_0x555556c7aea0 .functor OR 1, L_0x555556c7ad70, L_0x555556c7ade0, C4<0>, C4<0>;
L_0x555556c7afb0 .functor AND 1, L_0x555556c7a970, L_0x555556c7abe0, C4<1>, C4<1>;
L_0x555556c7b060 .functor OR 1, L_0x555556c7aea0, L_0x555556c7afb0, C4<0>, C4<0>;
v0x5555567f1520_0 .net *"_ivl_0", 0 0, L_0x555556c7ac90;  1 drivers
v0x5555567ee700_0 .net *"_ivl_10", 0 0, L_0x555556c7afb0;  1 drivers
v0x5555567d1870_0 .net *"_ivl_4", 0 0, L_0x555556c7ad70;  1 drivers
v0x5555567cea50_0 .net *"_ivl_6", 0 0, L_0x555556c7ade0;  1 drivers
v0x5555567cbc30_0 .net *"_ivl_8", 0 0, L_0x555556c7aea0;  1 drivers
v0x5555567c8e10_0 .net "c_in", 0 0, L_0x555556c7abe0;  1 drivers
v0x5555567c8ed0_0 .net "c_out", 0 0, L_0x555556c7b060;  1 drivers
v0x5555567c5ff0_0 .net "s", 0 0, L_0x555556c7ad00;  1 drivers
v0x5555567c60b0_0 .net "x", 0 0, L_0x555556c7a970;  1 drivers
v0x5555567bd5c0_0 .net "y", 0 0, L_0x555556c7b310;  1 drivers
S_0x555556861aa0 .scope module, "multplier" "multiplier_8_9Bit" 20 76, 21 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556894430 .param/l "END" 1 21 33, C4<10>;
P_0x555556894470 .param/l "INIT" 1 21 31, C4<00>;
P_0x5555568944b0 .param/l "M" 0 21 3, +C4<00000000000000000000000000001001>;
P_0x5555568944f0 .param/l "MULT" 1 21 32, C4<01>;
P_0x555556894530 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
v0x555556ac2190_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556ac2250_0 .var "count", 4 0;
v0x555556abdf40_0 .var "data_valid", 0 0;
v0x555556abdfe0_0 .net "input_0", 7 0, v0x555556a98e50_0;  alias, 1 drivers
v0x555556abf370_0 .var "input_0_exp", 16 0;
v0x555556abb120_0 .net "input_1", 8 0, v0x555556a931f0_0;  alias, 1 drivers
v0x555556abb200_0 .var "out", 16 0;
v0x555556abc550_0 .var "p", 16 0;
v0x555556abc610_0 .net "start", 0 0, v0x555556aa8d90_0;  1 drivers
v0x555556a8cf90_0 .var "state", 1 0;
v0x555556a8d050_0 .var "t", 16 0;
v0x555556a9e990_0 .net "w_o", 16 0, L_0x555556c8b080;  1 drivers
v0x555556a9ea50_0 .net "w_p", 16 0, v0x555556abc550_0;  1 drivers
v0x555556a9fdc0_0 .net "w_t", 16 0, v0x555556a8d050_0;  1 drivers
S_0x5555567b4a90 .scope module, "Bit_adder" "N_bit_adder" 21 25, 19 1 0, S_0x555556861aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555569100a0 .param/l "N" 0 19 2, +C4<00000000000000000000000000010001>;
v0x555556ac3b80_0 .net "answer", 16 0, L_0x555556c8b080;  alias, 1 drivers
v0x555556ac3c80_0 .net "carry", 16 0, L_0x555556c8b670;  1 drivers
v0x555556ac4fb0_0 .net "carry_out", 0 0, L_0x555556c8beb0;  1 drivers
v0x555556ac5050_0 .net "input1", 16 0, v0x555556abc550_0;  alias, 1 drivers
v0x555556ac0d60_0 .net "input2", 16 0, v0x555556a8d050_0;  alias, 1 drivers
L_0x555556c811c0 .part v0x555556abc550_0, 0, 1;
L_0x555556c812b0 .part v0x555556a8d050_0, 0, 1;
L_0x555556c81930 .part v0x555556abc550_0, 1, 1;
L_0x555556c819d0 .part v0x555556a8d050_0, 1, 1;
L_0x555556c81b00 .part L_0x555556c8b670, 0, 1;
L_0x555556c820d0 .part v0x555556abc550_0, 2, 1;
L_0x555556c82290 .part v0x555556a8d050_0, 2, 1;
L_0x555556c82450 .part L_0x555556c8b670, 1, 1;
L_0x555556c82a20 .part v0x555556abc550_0, 3, 1;
L_0x555556c82b50 .part v0x555556a8d050_0, 3, 1;
L_0x555556c82ce0 .part L_0x555556c8b670, 2, 1;
L_0x555556c83260 .part v0x555556abc550_0, 4, 1;
L_0x555556c83400 .part v0x555556a8d050_0, 4, 1;
L_0x555556c83530 .part L_0x555556c8b670, 3, 1;
L_0x555556c83b50 .part v0x555556abc550_0, 5, 1;
L_0x555556c83c80 .part v0x555556a8d050_0, 5, 1;
L_0x555556c83e40 .part L_0x555556c8b670, 4, 1;
L_0x555556c84450 .part v0x555556abc550_0, 6, 1;
L_0x555556c84730 .part v0x555556a8d050_0, 6, 1;
L_0x555556c848e0 .part L_0x555556c8b670, 5, 1;
L_0x555556c84690 .part v0x555556abc550_0, 7, 1;
L_0x555556c84f10 .part v0x555556a8d050_0, 7, 1;
L_0x555556c84980 .part L_0x555556c8b670, 6, 1;
L_0x555556c85670 .part v0x555556abc550_0, 8, 1;
L_0x555556c85870 .part v0x555556a8d050_0, 8, 1;
L_0x555556c859a0 .part L_0x555556c8b670, 7, 1;
L_0x555556c860e0 .part v0x555556abc550_0, 9, 1;
L_0x555556c86180 .part v0x555556a8d050_0, 9, 1;
L_0x555556c863a0 .part L_0x555556c8b670, 8, 1;
L_0x555556c86a00 .part v0x555556abc550_0, 10, 1;
L_0x555556c86c30 .part v0x555556a8d050_0, 10, 1;
L_0x555556c86d60 .part L_0x555556c8b670, 9, 1;
L_0x555556c87480 .part v0x555556abc550_0, 11, 1;
L_0x555556c875b0 .part v0x555556a8d050_0, 11, 1;
L_0x555556c87800 .part L_0x555556c8b670, 10, 1;
L_0x555556c87e10 .part v0x555556abc550_0, 12, 1;
L_0x555556c876e0 .part v0x555556a8d050_0, 12, 1;
L_0x555556c88100 .part L_0x555556c8b670, 11, 1;
L_0x555556c887e0 .part v0x555556abc550_0, 13, 1;
L_0x555556c88910 .part v0x555556a8d050_0, 13, 1;
L_0x555556c88230 .part L_0x555556c8b670, 12, 1;
L_0x555556c89070 .part v0x555556abc550_0, 14, 1;
L_0x555556c89300 .part v0x555556a8d050_0, 14, 1;
L_0x555556c89640 .part L_0x555556c8b670, 13, 1;
L_0x555556c89dc0 .part v0x555556abc550_0, 15, 1;
L_0x555556c89ef0 .part v0x555556a8d050_0, 15, 1;
L_0x555556c8a1a0 .part L_0x555556c8b670, 14, 1;
L_0x555556c8a7b0 .part v0x555556abc550_0, 16, 1;
L_0x555556c8aa70 .part v0x555556a8d050_0, 16, 1;
L_0x555556c8aba0 .part L_0x555556c8b670, 15, 1;
LS_0x555556c8b080_0_0 .concat8 [ 1 1 1 1], L_0x555556c81040, L_0x555556c81410, L_0x555556c81ca0, L_0x555556c82640;
LS_0x555556c8b080_0_4 .concat8 [ 1 1 1 1], L_0x555556c82e80, L_0x555556c83770, L_0x555556c83fe0, L_0x555556c84aa0;
LS_0x555556c8b080_0_8 .concat8 [ 1 1 1 1], L_0x555556c85200, L_0x555556c85cc0, L_0x555556c86540, L_0x555556c87010;
LS_0x555556c8b080_0_12 .concat8 [ 1 1 1 1], L_0x555556c879a0, L_0x555556c88370, L_0x555556c88c00, L_0x555556c89950;
LS_0x555556c8b080_0_16 .concat8 [ 1 0 0 0], L_0x555556c8a340;
LS_0x555556c8b080_1_0 .concat8 [ 4 4 4 4], LS_0x555556c8b080_0_0, LS_0x555556c8b080_0_4, LS_0x555556c8b080_0_8, LS_0x555556c8b080_0_12;
LS_0x555556c8b080_1_4 .concat8 [ 1 0 0 0], LS_0x555556c8b080_0_16;
L_0x555556c8b080 .concat8 [ 16 1 0 0], LS_0x555556c8b080_1_0, LS_0x555556c8b080_1_4;
LS_0x555556c8b670_0_0 .concat8 [ 1 1 1 1], L_0x555556c810b0, L_0x555556c81820, L_0x555556c81fc0, L_0x555556c82910;
LS_0x555556c8b670_0_4 .concat8 [ 1 1 1 1], L_0x555556c83150, L_0x555556c83a40, L_0x555556c84340, L_0x555556c84e00;
LS_0x555556c8b670_0_8 .concat8 [ 1 1 1 1], L_0x555556c85560, L_0x555556c85fd0, L_0x555556c868f0, L_0x555556c87370;
LS_0x555556c8b670_0_12 .concat8 [ 1 1 1 1], L_0x555556c87d00, L_0x555556c886d0, L_0x555556c88f60, L_0x555556c89cb0;
LS_0x555556c8b670_0_16 .concat8 [ 1 0 0 0], L_0x555556c8a6a0;
LS_0x555556c8b670_1_0 .concat8 [ 4 4 4 4], LS_0x555556c8b670_0_0, LS_0x555556c8b670_0_4, LS_0x555556c8b670_0_8, LS_0x555556c8b670_0_12;
LS_0x555556c8b670_1_4 .concat8 [ 1 0 0 0], LS_0x555556c8b670_0_16;
L_0x555556c8b670 .concat8 [ 16 1 0 0], LS_0x555556c8b670_1_0, LS_0x555556c8b670_1_4;
L_0x555556c8beb0 .part L_0x555556c8b670, 16, 1;
S_0x55555677b4e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556904820 .param/l "i" 0 19 14, +C4<00>;
S_0x55555677bc90 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x55555677b4e0;
 .timescale -12 -12;
S_0x55555677c070 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x55555677bc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556c81040 .functor XOR 1, L_0x555556c811c0, L_0x555556c812b0, C4<0>, C4<0>;
L_0x555556c810b0 .functor AND 1, L_0x555556c811c0, L_0x555556c812b0, C4<1>, C4<1>;
v0x555556885ef0_0 .net "c", 0 0, L_0x555556c810b0;  1 drivers
v0x555556885f90_0 .net "s", 0 0, L_0x555556c81040;  1 drivers
v0x55555688b9d0_0 .net "x", 0 0, L_0x555556c811c0;  1 drivers
v0x555556888bb0_0 .net "y", 0 0, L_0x555556c812b0;  1 drivers
S_0x55555678dc10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555568c28f0 .param/l "i" 0 19 14, +C4<01>;
S_0x55555678dff0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555678dc10;
 .timescale -12 -12;
S_0x55555679fed0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555678dff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c813a0 .functor XOR 1, L_0x555556c81930, L_0x555556c819d0, C4<0>, C4<0>;
L_0x555556c81410 .functor XOR 1, L_0x555556c813a0, L_0x555556c81b00, C4<0>, C4<0>;
L_0x555556c814d0 .functor AND 1, L_0x555556c819d0, L_0x555556c81b00, C4<1>, C4<1>;
L_0x555556c815e0 .functor AND 1, L_0x555556c81930, L_0x555556c819d0, C4<1>, C4<1>;
L_0x555556c816a0 .functor OR 1, L_0x555556c814d0, L_0x555556c815e0, C4<0>, C4<0>;
L_0x555556c817b0 .functor AND 1, L_0x555556c81930, L_0x555556c81b00, C4<1>, C4<1>;
L_0x555556c81820 .functor OR 1, L_0x555556c816a0, L_0x555556c817b0, C4<0>, C4<0>;
v0x555556881030_0 .net *"_ivl_0", 0 0, L_0x555556c813a0;  1 drivers
v0x5555568810f0_0 .net *"_ivl_10", 0 0, L_0x555556c817b0;  1 drivers
v0x55555687e210_0 .net *"_ivl_4", 0 0, L_0x555556c814d0;  1 drivers
v0x55555687e2d0_0 .net *"_ivl_6", 0 0, L_0x555556c815e0;  1 drivers
v0x55555687b3f0_0 .net *"_ivl_8", 0 0, L_0x555556c816a0;  1 drivers
v0x5555568785d0_0 .net "c_in", 0 0, L_0x555556c81b00;  1 drivers
v0x555556878690_0 .net "c_out", 0 0, L_0x555556c81820;  1 drivers
v0x5555568757b0_0 .net "s", 0 0, L_0x555556c81410;  1 drivers
v0x555556875870_0 .net "x", 0 0, L_0x555556c81930;  1 drivers
v0x55555686ceb0_0 .net "y", 0 0, L_0x555556c819d0;  1 drivers
S_0x5555567a02b0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555568db2f0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556764730 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567a02b0;
 .timescale -12 -12;
S_0x555556754be0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556764730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c81c30 .functor XOR 1, L_0x555556c820d0, L_0x555556c82290, C4<0>, C4<0>;
L_0x555556c81ca0 .functor XOR 1, L_0x555556c81c30, L_0x555556c82450, C4<0>, C4<0>;
L_0x555556c81d10 .functor AND 1, L_0x555556c82290, L_0x555556c82450, C4<1>, C4<1>;
L_0x555556c81d80 .functor AND 1, L_0x555556c820d0, L_0x555556c82290, C4<1>, C4<1>;
L_0x555556c81e40 .functor OR 1, L_0x555556c81d10, L_0x555556c81d80, C4<0>, C4<0>;
L_0x555556c81f50 .functor AND 1, L_0x555556c820d0, L_0x555556c82450, C4<1>, C4<1>;
L_0x555556c81fc0 .functor OR 1, L_0x555556c81e40, L_0x555556c81f50, C4<0>, C4<0>;
v0x555556872990_0 .net *"_ivl_0", 0 0, L_0x555556c81c30;  1 drivers
v0x55555686fb70_0 .net *"_ivl_10", 0 0, L_0x555556c81f50;  1 drivers
v0x55555684eef0_0 .net *"_ivl_4", 0 0, L_0x555556c81d10;  1 drivers
v0x55555684c0d0_0 .net *"_ivl_6", 0 0, L_0x555556c81d80;  1 drivers
v0x5555568492b0_0 .net *"_ivl_8", 0 0, L_0x555556c81e40;  1 drivers
v0x555556846490_0 .net "c_in", 0 0, L_0x555556c82450;  1 drivers
v0x555556846550_0 .net "c_out", 0 0, L_0x555556c81fc0;  1 drivers
v0x555556843670_0 .net "s", 0 0, L_0x555556c81ca0;  1 drivers
v0x555556843730_0 .net "x", 0 0, L_0x555556c820d0;  1 drivers
v0x555556840850_0 .net "y", 0 0, L_0x555556c82290;  1 drivers
S_0x555556754fc0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555568b5830 .param/l "i" 0 19 14, +C4<011>;
S_0x555556758100 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556754fc0;
 .timescale -12 -12;
S_0x5555567584e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556758100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c825d0 .functor XOR 1, L_0x555556c82a20, L_0x555556c82b50, C4<0>, C4<0>;
L_0x555556c82640 .functor XOR 1, L_0x555556c825d0, L_0x555556c82ce0, C4<0>, C4<0>;
L_0x555556c826b0 .functor AND 1, L_0x555556c82b50, L_0x555556c82ce0, C4<1>, C4<1>;
L_0x555556c82720 .functor AND 1, L_0x555556c82a20, L_0x555556c82b50, C4<1>, C4<1>;
L_0x555556c82790 .functor OR 1, L_0x555556c826b0, L_0x555556c82720, C4<0>, C4<0>;
L_0x555556c828a0 .functor AND 1, L_0x555556c82a20, L_0x555556c82ce0, C4<1>, C4<1>;
L_0x555556c82910 .functor OR 1, L_0x555556c82790, L_0x555556c828a0, C4<0>, C4<0>;
v0x55555683da30_0 .net *"_ivl_0", 0 0, L_0x555556c825d0;  1 drivers
v0x555556867f90_0 .net *"_ivl_10", 0 0, L_0x555556c828a0;  1 drivers
v0x555556865170_0 .net *"_ivl_4", 0 0, L_0x555556c826b0;  1 drivers
v0x555556862350_0 .net *"_ivl_6", 0 0, L_0x555556c82720;  1 drivers
v0x55555685f530_0 .net *"_ivl_8", 0 0, L_0x555556c82790;  1 drivers
v0x55555685c710_0 .net "c_in", 0 0, L_0x555556c82ce0;  1 drivers
v0x55555685c7d0_0 .net "c_out", 0 0, L_0x555556c82910;  1 drivers
v0x555556853cd0_0 .net "s", 0 0, L_0x555556c82640;  1 drivers
v0x555556853d90_0 .net "x", 0 0, L_0x555556c82a20;  1 drivers
v0x5555568599a0_0 .net "y", 0 0, L_0x555556c82b50;  1 drivers
S_0x555556770860 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556983e20 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555567761b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556770860;
 .timescale -12 -12;
S_0x555556762390 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567761b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c82e10 .functor XOR 1, L_0x555556c83260, L_0x555556c83400, C4<0>, C4<0>;
L_0x555556c82e80 .functor XOR 1, L_0x555556c82e10, L_0x555556c83530, C4<0>, C4<0>;
L_0x555556c82ef0 .functor AND 1, L_0x555556c83400, L_0x555556c83530, C4<1>, C4<1>;
L_0x555556c82f60 .functor AND 1, L_0x555556c83260, L_0x555556c83400, C4<1>, C4<1>;
L_0x555556c82fd0 .functor OR 1, L_0x555556c82ef0, L_0x555556c82f60, C4<0>, C4<0>;
L_0x555556c830e0 .functor AND 1, L_0x555556c83260, L_0x555556c83530, C4<1>, C4<1>;
L_0x555556c83150 .functor OR 1, L_0x555556c82fd0, L_0x555556c830e0, C4<0>, C4<0>;
v0x555556856ad0_0 .net *"_ivl_0", 0 0, L_0x555556c82e10;  1 drivers
v0x555556b68a20_0 .net *"_ivl_10", 0 0, L_0x555556c830e0;  1 drivers
v0x55555698c7f0_0 .net *"_ivl_4", 0 0, L_0x555556c82ef0;  1 drivers
v0x55555698c8b0_0 .net *"_ivl_6", 0 0, L_0x555556c82f60;  1 drivers
v0x5555567461d0_0 .net *"_ivl_8", 0 0, L_0x555556c82fd0;  1 drivers
v0x555556b65fe0_0 .net "c_in", 0 0, L_0x555556c83530;  1 drivers
v0x555556b660a0_0 .net "c_out", 0 0, L_0x555556c83150;  1 drivers
v0x55555679f7d0_0 .net "s", 0 0, L_0x555556c82e80;  1 drivers
v0x55555679f890_0 .net "x", 0 0, L_0x555556c83260;  1 drivers
v0x55555675e610_0 .net "y", 0 0, L_0x555556c83400;  1 drivers
S_0x55555674eb60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x55555696dc00 .param/l "i" 0 19 14, +C4<0101>;
S_0x55555672f650 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555674eb60;
 .timescale -12 -12;
S_0x55555672fa10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555672f650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c83390 .functor XOR 1, L_0x555556c83b50, L_0x555556c83c80, C4<0>, C4<0>;
L_0x555556c83770 .functor XOR 1, L_0x555556c83390, L_0x555556c83e40, C4<0>, C4<0>;
L_0x555556c837e0 .functor AND 1, L_0x555556c83c80, L_0x555556c83e40, C4<1>, C4<1>;
L_0x555556c83850 .functor AND 1, L_0x555556c83b50, L_0x555556c83c80, C4<1>, C4<1>;
L_0x555556c838c0 .functor OR 1, L_0x555556c837e0, L_0x555556c83850, C4<0>, C4<0>;
L_0x555556c839d0 .functor AND 1, L_0x555556c83b50, L_0x555556c83e40, C4<1>, C4<1>;
L_0x555556c83a40 .functor OR 1, L_0x555556c838c0, L_0x555556c839d0, C4<0>, C4<0>;
v0x55555675e1b0_0 .net *"_ivl_0", 0 0, L_0x555556c83390;  1 drivers
v0x555556765470_0 .net *"_ivl_10", 0 0, L_0x555556c839d0;  1 drivers
v0x5555567650f0_0 .net *"_ivl_4", 0 0, L_0x555556c837e0;  1 drivers
v0x5555567651b0_0 .net *"_ivl_6", 0 0, L_0x555556c83850;  1 drivers
v0x555556764d70_0 .net *"_ivl_8", 0 0, L_0x555556c838c0;  1 drivers
v0x555556764a80_0 .net "c_in", 0 0, L_0x555556c83e40;  1 drivers
v0x555556764b40_0 .net "c_out", 0 0, L_0x555556c83a40;  1 drivers
v0x55555675de00_0 .net "s", 0 0, L_0x555556c83770;  1 drivers
v0x55555675dec0_0 .net "x", 0 0, L_0x555556c83b50;  1 drivers
v0x555556771890_0 .net "y", 0 0, L_0x555556c83c80;  1 drivers
S_0x555556733a90 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x55555695f560 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556733db0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556733a90;
 .timescale -12 -12;
S_0x55555674e7b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556733db0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c83f70 .functor XOR 1, L_0x555556c84450, L_0x555556c84730, C4<0>, C4<0>;
L_0x555556c83fe0 .functor XOR 1, L_0x555556c83f70, L_0x555556c848e0, C4<0>, C4<0>;
L_0x555556c84050 .functor AND 1, L_0x555556c84730, L_0x555556c848e0, C4<1>, C4<1>;
L_0x555556c840c0 .functor AND 1, L_0x555556c84450, L_0x555556c84730, C4<1>, C4<1>;
L_0x555556c84180 .functor OR 1, L_0x555556c84050, L_0x555556c840c0, C4<0>, C4<0>;
L_0x555556c84290 .functor AND 1, L_0x555556c84450, L_0x555556c848e0, C4<1>, C4<1>;
L_0x555556c84340 .functor OR 1, L_0x555556c84180, L_0x555556c84290, C4<0>, C4<0>;
v0x55555676ba10_0 .net *"_ivl_0", 0 0, L_0x555556c83f70;  1 drivers
v0x55555676b660_0 .net *"_ivl_10", 0 0, L_0x555556c84290;  1 drivers
v0x55555675e910_0 .net *"_ivl_4", 0 0, L_0x555556c84050;  1 drivers
v0x5555568a4230_0 .net *"_ivl_6", 0 0, L_0x555556c840c0;  1 drivers
v0x5555568a4310_0 .net *"_ivl_8", 0 0, L_0x555556c84180;  1 drivers
v0x55555678d080_0 .net "c_in", 0 0, L_0x555556c848e0;  1 drivers
v0x55555678d140_0 .net "c_out", 0 0, L_0x555556c84340;  1 drivers
v0x555556921080_0 .net "s", 0 0, L_0x555556c83fe0;  1 drivers
v0x555556921140_0 .net "x", 0 0, L_0x555556c84450;  1 drivers
v0x5555568366e0_0 .net "y", 0 0, L_0x555556c84730;  1 drivers
S_0x555556751540 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556935ea0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556751920 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556751540;
 .timescale -12 -12;
S_0x55555671c5d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556751920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c84a30 .functor XOR 1, L_0x555556c84690, L_0x555556c84f10, C4<0>, C4<0>;
L_0x555556c84aa0 .functor XOR 1, L_0x555556c84a30, L_0x555556c84980, C4<0>, C4<0>;
L_0x555556c84b10 .functor AND 1, L_0x555556c84f10, L_0x555556c84980, C4<1>, C4<1>;
L_0x555556c84b80 .functor AND 1, L_0x555556c84690, L_0x555556c84f10, C4<1>, C4<1>;
L_0x555556c84c40 .functor OR 1, L_0x555556c84b10, L_0x555556c84b80, C4<0>, C4<0>;
L_0x555556c84d50 .functor AND 1, L_0x555556c84690, L_0x555556c84980, C4<1>, C4<1>;
L_0x555556c84e00 .functor OR 1, L_0x555556c84c40, L_0x555556c84d50, C4<0>, C4<0>;
v0x555556a70f50_0 .net *"_ivl_0", 0 0, L_0x555556c84a30;  1 drivers
v0x55555670aa10_0 .net *"_ivl_10", 0 0, L_0x555556c84d50;  1 drivers
v0x55555670aaf0_0 .net *"_ivl_4", 0 0, L_0x555556c84b10;  1 drivers
v0x555556a71cb0_0 .net *"_ivl_6", 0 0, L_0x555556c84b80;  1 drivers
v0x555556a71d70_0 .net *"_ivl_8", 0 0, L_0x555556c84c40;  1 drivers
v0x555556afa7b0_0 .net "c_in", 0 0, L_0x555556c84980;  1 drivers
v0x555556afa870_0 .net "c_out", 0 0, L_0x555556c84e00;  1 drivers
v0x555556b45930_0 .net "s", 0 0, L_0x555556c84aa0;  1 drivers
v0x555556b459f0_0 .net "x", 0 0, L_0x555556c84690;  1 drivers
v0x555556b2c8f0_0 .net "y", 0 0, L_0x555556c84f10;  1 drivers
S_0x555556b3ac60 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556986c60 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556b53ca0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b3ac60;
 .timescale -12 -12;
S_0x555556a8b2f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b53ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c85190 .functor XOR 1, L_0x555556c85670, L_0x555556c85870, C4<0>, C4<0>;
L_0x555556c85200 .functor XOR 1, L_0x555556c85190, L_0x555556c859a0, C4<0>, C4<0>;
L_0x555556c85270 .functor AND 1, L_0x555556c85870, L_0x555556c859a0, C4<1>, C4<1>;
L_0x555556c852e0 .functor AND 1, L_0x555556c85670, L_0x555556c85870, C4<1>, C4<1>;
L_0x555556c853a0 .functor OR 1, L_0x555556c85270, L_0x555556c852e0, C4<0>, C4<0>;
L_0x555556c854b0 .functor AND 1, L_0x555556c85670, L_0x555556c859a0, C4<1>, C4<1>;
L_0x555556c85560 .functor OR 1, L_0x555556c853a0, L_0x555556c854b0, C4<0>, C4<0>;
v0x555556b13850_0 .net *"_ivl_0", 0 0, L_0x555556c85190;  1 drivers
v0x555556aab480_0 .net *"_ivl_10", 0 0, L_0x555556c854b0;  1 drivers
v0x555556aab560_0 .net *"_ivl_4", 0 0, L_0x555556c85270;  1 drivers
v0x555556ad77f0_0 .net *"_ivl_6", 0 0, L_0x555556c852e0;  1 drivers
v0x555556ad78b0_0 .net *"_ivl_8", 0 0, L_0x555556c853a0;  1 drivers
v0x555556a14510_0 .net "c_in", 0 0, L_0x555556c859a0;  1 drivers
v0x555556a145d0_0 .net "c_out", 0 0, L_0x555556c85560;  1 drivers
v0x555556a5f690_0 .net "s", 0 0, L_0x555556c85200;  1 drivers
v0x555556a5f750_0 .net "x", 0 0, L_0x555556c85670;  1 drivers
v0x555556a466e0_0 .net "y", 0 0, L_0x555556c85870;  1 drivers
S_0x5555566c89f0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555569436a0 .param/l "i" 0 19 14, +C4<01001>;
S_0x5555567196d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555566c89f0;
 .timescale -12 -12;
S_0x55555671ba40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567196d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c857a0 .functor XOR 1, L_0x555556c860e0, L_0x555556c86180, C4<0>, C4<0>;
L_0x555556c85cc0 .functor XOR 1, L_0x555556c857a0, L_0x555556c863a0, C4<0>, C4<0>;
L_0x555556c85d30 .functor AND 1, L_0x555556c86180, L_0x555556c863a0, C4<1>, C4<1>;
L_0x555556c85da0 .functor AND 1, L_0x555556c860e0, L_0x555556c86180, C4<1>, C4<1>;
L_0x555556c85e10 .functor OR 1, L_0x555556c85d30, L_0x555556c85da0, C4<0>, C4<0>;
L_0x555556c85f20 .functor AND 1, L_0x555556c860e0, L_0x555556c863a0, C4<1>, C4<1>;
L_0x555556c85fd0 .functor OR 1, L_0x555556c85e10, L_0x555556c85f20, C4<0>, C4<0>;
v0x555556a2d5b0_0 .net *"_ivl_0", 0 0, L_0x555556c857a0;  1 drivers
v0x555556a2d690_0 .net *"_ivl_10", 0 0, L_0x555556c85f20;  1 drivers
v0x5555569c51e0_0 .net *"_ivl_4", 0 0, L_0x555556c85d30;  1 drivers
v0x5555569f1550_0 .net *"_ivl_6", 0 0, L_0x555556c85da0;  1 drivers
v0x5555569f1630_0 .net *"_ivl_8", 0 0, L_0x555556c85e10;  1 drivers
v0x55555692e340_0 .net "c_in", 0 0, L_0x555556c863a0;  1 drivers
v0x55555692e400_0 .net "c_out", 0 0, L_0x555556c85fd0;  1 drivers
v0x5555569794c0_0 .net "s", 0 0, L_0x555556c85cc0;  1 drivers
v0x555556979580_0 .net "x", 0 0, L_0x555556c860e0;  1 drivers
v0x555556960510_0 .net "y", 0 0, L_0x555556c86180;  1 drivers
S_0x55555671c1f0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556822900 .param/l "i" 0 19 14, +C4<01010>;
S_0x555556b08b20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555671c1f0;
 .timescale -12 -12;
S_0x555556a3b920 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b08b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c864d0 .functor XOR 1, L_0x555556c86a00, L_0x555556c86c30, C4<0>, C4<0>;
L_0x555556c86540 .functor XOR 1, L_0x555556c864d0, L_0x555556c86d60, C4<0>, C4<0>;
L_0x555556c865b0 .functor AND 1, L_0x555556c86c30, L_0x555556c86d60, C4<1>, C4<1>;
L_0x555556c86670 .functor AND 1, L_0x555556c86a00, L_0x555556c86c30, C4<1>, C4<1>;
L_0x555556c86730 .functor OR 1, L_0x555556c865b0, L_0x555556c86670, C4<0>, C4<0>;
L_0x555556c86840 .functor AND 1, L_0x555556c86a00, L_0x555556c86d60, C4<1>, C4<1>;
L_0x555556c868f0 .functor OR 1, L_0x555556c86730, L_0x555556c86840, C4<0>, C4<0>;
v0x5555569473e0_0 .net *"_ivl_0", 0 0, L_0x555556c864d0;  1 drivers
v0x5555568df010_0 .net *"_ivl_10", 0 0, L_0x555556c86840;  1 drivers
v0x5555568df0f0_0 .net *"_ivl_4", 0 0, L_0x555556c865b0;  1 drivers
v0x55555690b380_0 .net *"_ivl_6", 0 0, L_0x555556c86670;  1 drivers
v0x55555690b460_0 .net *"_ivl_8", 0 0, L_0x555556c86730;  1 drivers
v0x5555568439a0_0 .net "c_in", 0 0, L_0x555556c86d60;  1 drivers
v0x555556843a60_0 .net "c_out", 0 0, L_0x555556c868f0;  1 drivers
v0x55555688eb20_0 .net "s", 0 0, L_0x555556c86540;  1 drivers
v0x55555688ebe0_0 .net "x", 0 0, L_0x555556c86a00;  1 drivers
v0x555556875b70_0 .net "y", 0 0, L_0x555556c86c30;  1 drivers
S_0x555556a22880 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x55555680e620 .param/l "i" 0 19 14, +C4<01011>;
S_0x555556a549c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a22880;
 .timescale -12 -12;
S_0x555556a6da00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a549c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c86fa0 .functor XOR 1, L_0x555556c87480, L_0x555556c875b0, C4<0>, C4<0>;
L_0x555556c87010 .functor XOR 1, L_0x555556c86fa0, L_0x555556c87800, C4<0>, C4<0>;
L_0x555556c87080 .functor AND 1, L_0x555556c875b0, L_0x555556c87800, C4<1>, C4<1>;
L_0x555556c870f0 .functor AND 1, L_0x555556c87480, L_0x555556c875b0, C4<1>, C4<1>;
L_0x555556c871b0 .functor OR 1, L_0x555556c87080, L_0x555556c870f0, C4<0>, C4<0>;
L_0x555556c872c0 .functor AND 1, L_0x555556c87480, L_0x555556c87800, C4<1>, C4<1>;
L_0x555556c87370 .functor OR 1, L_0x555556c871b0, L_0x555556c872c0, C4<0>, C4<0>;
v0x55555685ca40_0 .net *"_ivl_0", 0 0, L_0x555556c86fa0;  1 drivers
v0x5555567f4670_0 .net *"_ivl_10", 0 0, L_0x555556c872c0;  1 drivers
v0x5555567f4750_0 .net *"_ivl_4", 0 0, L_0x555556c87080;  1 drivers
v0x5555568209e0_0 .net *"_ivl_6", 0 0, L_0x555556c870f0;  1 drivers
v0x555556820aa0_0 .net *"_ivl_8", 0 0, L_0x555556c871b0;  1 drivers
v0x555556b5a3a0_0 .net "c_in", 0 0, L_0x555556c87800;  1 drivers
v0x555556b5a460_0 .net "c_out", 0 0, L_0x555556c87370;  1 drivers
v0x5555567b6b00_0 .net "s", 0 0, L_0x555556c87010;  1 drivers
v0x5555567b6bc0_0 .net "x", 0 0, L_0x555556c87480;  1 drivers
v0x555556733770_0 .net "y", 0 0, L_0x555556c875b0;  1 drivers
S_0x5555569a5170 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555567ddb90 .param/l "i" 0 19 14, +C4<01100>;
S_0x55555668c390 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569a5170;
 .timescale -12 -12;
S_0x555556b21bc0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555668c390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c87930 .functor XOR 1, L_0x555556c87e10, L_0x555556c876e0, C4<0>, C4<0>;
L_0x555556c879a0 .functor XOR 1, L_0x555556c87930, L_0x555556c88100, C4<0>, C4<0>;
L_0x555556c87a10 .functor AND 1, L_0x555556c876e0, L_0x555556c88100, C4<1>, C4<1>;
L_0x555556c87a80 .functor AND 1, L_0x555556c87e10, L_0x555556c876e0, C4<1>, C4<1>;
L_0x555556c87b40 .functor OR 1, L_0x555556c87a10, L_0x555556c87a80, C4<0>, C4<0>;
L_0x555556c87c50 .functor AND 1, L_0x555556c87e10, L_0x555556c88100, C4<1>, C4<1>;
L_0x555556c87d00 .functor OR 1, L_0x555556c87b40, L_0x555556c87c50, C4<0>, C4<0>;
v0x55555664fd30_0 .net *"_ivl_0", 0 0, L_0x555556c87930;  1 drivers
v0x55555664fe10_0 .net *"_ivl_10", 0 0, L_0x555556c87c50;  1 drivers
v0x555556910c90_0 .net *"_ivl_4", 0 0, L_0x555556c87a10;  1 drivers
v0x5555568bee80_0 .net *"_ivl_6", 0 0, L_0x555556c87a80;  1 drivers
v0x5555568bef60_0 .net *"_ivl_8", 0 0, L_0x555556c87b40;  1 drivers
v0x555556987830_0 .net "c_in", 0 0, L_0x555556c88100;  1 drivers
v0x5555569878f0_0 .net "c_out", 0 0, L_0x555556c87d00;  1 drivers
v0x55555696e7f0_0 .net "s", 0 0, L_0x555556c879a0;  1 drivers
v0x55555696e8b0_0 .net "x", 0 0, L_0x555556c87e10;  1 drivers
v0x55555693c760_0 .net "y", 0 0, L_0x555556c876e0;  1 drivers
S_0x555556955750 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555567f3750 .param/l "i" 0 19 14, +C4<01101>;
S_0x55555686adb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556955750;
 .timescale -12 -12;
S_0x555556851d10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555686adb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c87780 .functor XOR 1, L_0x555556c887e0, L_0x555556c88910, C4<0>, C4<0>;
L_0x555556c88370 .functor XOR 1, L_0x555556c87780, L_0x555556c88230, C4<0>, C4<0>;
L_0x555556c883e0 .functor AND 1, L_0x555556c88910, L_0x555556c88230, C4<1>, C4<1>;
L_0x555556c88450 .functor AND 1, L_0x555556c887e0, L_0x555556c88910, C4<1>, C4<1>;
L_0x555556c88510 .functor OR 1, L_0x555556c883e0, L_0x555556c88450, C4<0>, C4<0>;
L_0x555556c88620 .functor AND 1, L_0x555556c887e0, L_0x555556c88230, C4<1>, C4<1>;
L_0x555556c886d0 .functor OR 1, L_0x555556c88510, L_0x555556c88620, C4<0>, C4<0>;
v0x5555567b1bb0_0 .net *"_ivl_0", 0 0, L_0x555556c87780;  1 drivers
v0x5555567b1c90_0 .net *"_ivl_10", 0 0, L_0x555556c88620;  1 drivers
v0x555556778550_0 .net *"_ivl_4", 0 0, L_0x555556c883e0;  1 drivers
v0x555556778610_0 .net *"_ivl_6", 0 0, L_0x555556c88450;  1 drivers
v0x5555567779a0_0 .net *"_ivl_8", 0 0, L_0x555556c88510;  1 drivers
v0x555556779960_0 .net "c_in", 0 0, L_0x555556c88230;  1 drivers
v0x555556779a20_0 .net "c_out", 0 0, L_0x555556c886d0;  1 drivers
v0x555556aba9b0_0 .net "s", 0 0, L_0x555556c88370;  1 drivers
v0x555556abaa50_0 .net "x", 0 0, L_0x555556c887e0;  1 drivers
v0x555556ae6500_0 .net "y", 0 0, L_0x555556c88910;  1 drivers
S_0x555556883e50 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555567cde60 .param/l "i" 0 19 14, +C4<01110>;
S_0x55555689ce90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556883e50;
 .timescale -12 -12;
S_0x5555567d4690 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555689ce90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c88b90 .functor XOR 1, L_0x555556c89070, L_0x555556c89300, C4<0>, C4<0>;
L_0x555556c88c00 .functor XOR 1, L_0x555556c88b90, L_0x555556c89640, C4<0>, C4<0>;
L_0x555556c88c70 .functor AND 1, L_0x555556c89300, L_0x555556c89640, C4<1>, C4<1>;
L_0x555556c88ce0 .functor AND 1, L_0x555556c89070, L_0x555556c89300, C4<1>, C4<1>;
L_0x555556c88da0 .functor OR 1, L_0x555556c88c70, L_0x555556c88ce0, C4<0>, C4<0>;
L_0x555556c88eb0 .functor AND 1, L_0x555556c89070, L_0x555556c89640, C4<1>, C4<1>;
L_0x555556c88f60 .functor OR 1, L_0x555556c88da0, L_0x555556c88eb0, C4<0>, C4<0>;
v0x555556ae7930_0 .net *"_ivl_0", 0 0, L_0x555556c88b90;  1 drivers
v0x555556ae79f0_0 .net *"_ivl_10", 0 0, L_0x555556c88eb0;  1 drivers
v0x555556ae36e0_0 .net *"_ivl_4", 0 0, L_0x555556c88c70;  1 drivers
v0x555556ae37d0_0 .net *"_ivl_6", 0 0, L_0x555556c88ce0;  1 drivers
v0x555556ae4b10_0 .net *"_ivl_8", 0 0, L_0x555556c88da0;  1 drivers
v0x555556ae08c0_0 .net "c_in", 0 0, L_0x555556c89640;  1 drivers
v0x555556ae0980_0 .net "c_out", 0 0, L_0x555556c88f60;  1 drivers
v0x555556ae1cf0_0 .net "s", 0 0, L_0x555556c88c00;  1 drivers
v0x555556ae1d90_0 .net "x", 0 0, L_0x555556c89070;  1 drivers
v0x555556addb50_0 .net "y", 0 0, L_0x555556c89300;  1 drivers
S_0x5555568262f0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x5555567bf7c0 .param/l "i" 0 19 14, +C4<01111>;
S_0x5555566136d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568262f0;
 .timescale -12 -12;
S_0x555556adeed0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555566136d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c898e0 .functor XOR 1, L_0x555556c89dc0, L_0x555556c89ef0, C4<0>, C4<0>;
L_0x555556c89950 .functor XOR 1, L_0x555556c898e0, L_0x555556c8a1a0, C4<0>, C4<0>;
L_0x555556c899c0 .functor AND 1, L_0x555556c89ef0, L_0x555556c8a1a0, C4<1>, C4<1>;
L_0x555556c89a30 .functor AND 1, L_0x555556c89dc0, L_0x555556c89ef0, C4<1>, C4<1>;
L_0x555556c89af0 .functor OR 1, L_0x555556c899c0, L_0x555556c89a30, C4<0>, C4<0>;
L_0x555556c89c00 .functor AND 1, L_0x555556c89dc0, L_0x555556c8a1a0, C4<1>, C4<1>;
L_0x555556c89cb0 .functor OR 1, L_0x555556c89af0, L_0x555556c89c00, C4<0>, C4<0>;
v0x555556adac80_0 .net *"_ivl_0", 0 0, L_0x555556c898e0;  1 drivers
v0x555556adad60_0 .net *"_ivl_10", 0 0, L_0x555556c89c00;  1 drivers
v0x555556adc0b0_0 .net *"_ivl_4", 0 0, L_0x555556c899c0;  1 drivers
v0x555556adc1a0_0 .net *"_ivl_6", 0 0, L_0x555556c89a30;  1 drivers
v0x555556ad7e60_0 .net *"_ivl_8", 0 0, L_0x555556c89af0;  1 drivers
v0x555556ad9290_0 .net "c_in", 0 0, L_0x555556c8a1a0;  1 drivers
v0x555556ad9350_0 .net "c_out", 0 0, L_0x555556c89cb0;  1 drivers
v0x555556ad5040_0 .net "s", 0 0, L_0x555556c89950;  1 drivers
v0x555556ad5100_0 .net "x", 0 0, L_0x555556c89dc0;  1 drivers
v0x555556ad6520_0 .net "y", 0 0, L_0x555556c89ef0;  1 drivers
S_0x555556ad2220 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 19 14, 19 14 0, S_0x5555567b4a90;
 .timescale -12 -12;
P_0x555556890a40 .param/l "i" 0 19 14, +C4<010000>;
S_0x555556acf400 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ad2220;
 .timescale -12 -12;
S_0x555556ad0830 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556acf400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c8a2d0 .functor XOR 1, L_0x555556c8a7b0, L_0x555556c8aa70, C4<0>, C4<0>;
L_0x555556c8a340 .functor XOR 1, L_0x555556c8a2d0, L_0x555556c8aba0, C4<0>, C4<0>;
L_0x555556c8a3b0 .functor AND 1, L_0x555556c8aa70, L_0x555556c8aba0, C4<1>, C4<1>;
L_0x555556c8a420 .functor AND 1, L_0x555556c8a7b0, L_0x555556c8aa70, C4<1>, C4<1>;
L_0x555556c8a4e0 .functor OR 1, L_0x555556c8a3b0, L_0x555556c8a420, C4<0>, C4<0>;
L_0x555556c8a5f0 .functor AND 1, L_0x555556c8a7b0, L_0x555556c8aba0, C4<1>, C4<1>;
L_0x555556c8a6a0 .functor OR 1, L_0x555556c8a4e0, L_0x555556c8a5f0, C4<0>, C4<0>;
v0x555556acc5e0_0 .net *"_ivl_0", 0 0, L_0x555556c8a2d0;  1 drivers
v0x555556acc6c0_0 .net *"_ivl_10", 0 0, L_0x555556c8a5f0;  1 drivers
v0x555556acda10_0 .net *"_ivl_4", 0 0, L_0x555556c8a3b0;  1 drivers
v0x555556acdb00_0 .net *"_ivl_6", 0 0, L_0x555556c8a420;  1 drivers
v0x555556ac97c0_0 .net *"_ivl_8", 0 0, L_0x555556c8a4e0;  1 drivers
v0x555556acabf0_0 .net "c_in", 0 0, L_0x555556c8aba0;  1 drivers
v0x555556acacb0_0 .net "c_out", 0 0, L_0x555556c8a6a0;  1 drivers
v0x555556ac69a0_0 .net "s", 0 0, L_0x555556c8a340;  1 drivers
v0x555556ac6a40_0 .net "x", 0 0, L_0x555556c8a7b0;  1 drivers
v0x555556ac7dd0_0 .net "y", 0 0, L_0x555556c8aa70;  1 drivers
S_0x555556a9bb70 .scope module, "mux_8bit" "mux" 20 60, 11 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556a9cfa0 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001000>;
P_0x555556a9cfe0 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556a98d50_0 .net "data_bus", 23 0, L_0x555556c80e60;  1 drivers
v0x555556a98e50_0 .var "data_out", 7 0;
v0x555556a9a180_0 .var/i "i", 31 0;
v0x555556a9a220_0 .net "sel", 1 0, v0x555556aad000_0;  1 drivers
E_0x55555696baf0 .event anyedge, v0x555556a9a220_0, v0x555556a98d50_0;
S_0x555556a95f30 .scope module, "mux_9bit" "mux" 20 67, 11 1 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556a9d080 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001001>;
P_0x555556a9d0c0 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556a93110_0 .net "data_bus", 26 0, L_0x555556c80f50;  1 drivers
v0x555556a931f0_0 .var "data_out", 8 0;
v0x555556a94540_0 .var/i "i", 31 0;
v0x555556a94610_0 .net "sel", 1 0, v0x555556aad000_0;  alias, 1 drivers
E_0x555556b23de0 .event anyedge, v0x555556a9a220_0, v0x555556a93110_0;
S_0x555556a902f0 .scope module, "y_neg" "pos_2_neg" 20 116, 19 39 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x55555684e300 .param/l "N" 0 19 40, +C4<00000000000000000000000000001001>;
L_0x555556c8c030 .functor NOT 9, L_0x555556c8c340, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556a91720_0 .net *"_ivl_0", 8 0, L_0x555556c8c030;  1 drivers
L_0x7f312abd2cc0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555556a917c0_0 .net/2u *"_ivl_2", 8 0, L_0x7f312abd2cc0;  1 drivers
v0x555556a8d570_0 .net "neg", 8 0, L_0x555556c8c0a0;  alias, 1 drivers
v0x555556a8d670_0 .net "pos", 8 0, L_0x555556c8c340;  1 drivers
L_0x555556c8c0a0 .arith/sum 9, L_0x555556c8c030, L_0x7f312abd2cc0;
S_0x555556a8e900 .scope module, "z_neg" "pos_2_neg" 20 123, 19 39 0, S_0x555556946800;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555556842a80 .param/l "N" 0 19 40, +C4<00000000000000000000000000010001>;
L_0x555556c8c140 .functor NOT 17, v0x555556aacf20_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555556aa29c0_0 .net *"_ivl_0", 16 0, L_0x555556c8c140;  1 drivers
L_0x7f312abd2d08 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556aa2a80_0 .net/2u *"_ivl_2", 16 0, L_0x7f312abd2d08;  1 drivers
v0x555556ab4550_0 .net "neg", 16 0, L_0x555556c8c480;  alias, 1 drivers
v0x555556ab4640_0 .net "pos", 16 0, v0x555556aacf20_0;  alias, 1 drivers
L_0x555556c8c480 .arith/sum 17, L_0x555556c8c140, L_0x7f312abd2d08;
S_0x555556b3cf10 .scope generate, "bfs[1]" "bfs[1]" 17 20, 17 20 0, S_0x5555569c4600;
 .timescale -12 -12;
P_0x55555685bb20 .param/l "i" 0 17 20, +C4<01>;
S_0x555556b51820 .scope module, "butterfly" "bfprocessor" 17 22, 18 1 0, S_0x555556b3cf10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x5555563dd3b0_0 .net "A_im", 7 0, L_0x555556cd2e90;  1 drivers
v0x5555563eb030_0 .net "A_re", 7 0, L_0x555556cd2da0;  1 drivers
v0x5555563eb110_0 .net "B_im", 7 0, L_0x555556cd3140;  1 drivers
v0x5555563eb210_0 .net "B_re", 7 0, L_0x555556cd3040;  1 drivers
v0x5555563eb2e0_0 .net "C_minus_S", 8 0, L_0x555556cd3420;  1 drivers
v0x5555563eb3a0_0 .net "C_plus_S", 8 0, L_0x555556cd32f0;  1 drivers
v0x5555563eb440_0 .var "D_im", 7 0;
v0x5555563f4590_0 .var "D_re", 7 0;
v0x5555563f4670_0 .net "E_im", 7 0, v0x5555563c65c0_0;  1 drivers
v0x5555563f4760_0 .net "E_re", 7 0, v0x5555563c66a0_0;  1 drivers
v0x5555563f4830_0 .net *"_ivl_13", 0 0, L_0x555556cc77c0;  1 drivers
v0x5555563f48f0_0 .net *"_ivl_17", 0 0, L_0x555556cc79f0;  1 drivers
v0x5555563ff320_0 .net *"_ivl_21", 0 0, L_0x555556ccce40;  1 drivers
v0x5555563ff400_0 .net *"_ivl_25", 0 0, L_0x555556cccff0;  1 drivers
v0x5555563ff4e0_0 .net *"_ivl_29", 0 0, L_0x555556cd2510;  1 drivers
v0x5555563ff5c0_0 .net *"_ivl_33", 0 0, L_0x555556cd26e0;  1 drivers
v0x5555563ff6a0_0 .net *"_ivl_5", 0 0, L_0x555556cc2290;  1 drivers
v0x5555563a9f30_0 .net *"_ivl_9", 0 0, L_0x555556cc2470;  1 drivers
v0x5555563aa010_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x5555563aa1c0_0 .net "data_valid", 0 0, v0x5555563bbbb0_0;  1 drivers
v0x5555563ff740_0 .net "i_C", 7 0, L_0x555556cd31e0;  1 drivers
v0x5555563a88d0_0 .var "r_D_re", 7 0;
v0x5555563a8970_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x5555563a8a10_0 .net "w_d_im", 8 0, L_0x555556cc6cb0;  1 drivers
v0x5555563a8b00_0 .net "w_d_re", 8 0, L_0x555556cc1890;  1 drivers
v0x5555563a8bd0_0 .net "w_e_im", 8 0, L_0x555556ccc380;  1 drivers
v0x5555563a8ca0_0 .net "w_e_re", 8 0, L_0x555556cd1a50;  1 drivers
v0x5555564091d0_0 .net "w_neg_b_im", 7 0, L_0x555556cd2c00;  1 drivers
v0x555556409270_0 .net "w_neg_b_re", 7 0, L_0x555556cd29d0;  1 drivers
L_0x555556cbcff0 .part L_0x555556cd1a50, 1, 8;
L_0x555556cbd120 .part L_0x555556ccc380, 1, 8;
L_0x555556cc2290 .part L_0x555556cd2da0, 7, 1;
L_0x555556cc2330 .concat [ 8 1 0 0], L_0x555556cd2da0, L_0x555556cc2290;
L_0x555556cc2470 .part L_0x555556cd3040, 7, 1;
L_0x555556cc2560 .concat [ 8 1 0 0], L_0x555556cd3040, L_0x555556cc2470;
L_0x555556cc77c0 .part L_0x555556cd2e90, 7, 1;
L_0x555556cc7860 .concat [ 8 1 0 0], L_0x555556cd2e90, L_0x555556cc77c0;
L_0x555556cc79f0 .part L_0x555556cd3140, 7, 1;
L_0x555556cc7ae0 .concat [ 8 1 0 0], L_0x555556cd3140, L_0x555556cc79f0;
L_0x555556ccce40 .part L_0x555556cd2e90, 7, 1;
L_0x555556cccee0 .concat [ 8 1 0 0], L_0x555556cd2e90, L_0x555556ccce40;
L_0x555556cccff0 .part L_0x555556cd2c00, 7, 1;
L_0x555556ccd0e0 .concat [ 8 1 0 0], L_0x555556cd2c00, L_0x555556cccff0;
L_0x555556cd2510 .part L_0x555556cd2da0, 7, 1;
L_0x555556cd25b0 .concat [ 8 1 0 0], L_0x555556cd2da0, L_0x555556cd2510;
L_0x555556cd26e0 .part L_0x555556cd29d0, 7, 1;
L_0x555556cd27d0 .concat [ 8 1 0 0], L_0x555556cd29d0, L_0x555556cd26e0;
S_0x555556b52c50 .scope module, "adder_D_im" "N_bit_adder" 18 53, 19 1 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555644b7a0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x5555569f2ff0_0 .net "answer", 8 0, L_0x555556cc6cb0;  alias, 1 drivers
v0x5555569f30f0_0 .net "carry", 8 0, L_0x555556cc7360;  1 drivers
v0x5555569eeda0_0 .net "carry_out", 0 0, L_0x555556cc7050;  1 drivers
v0x5555569eee40_0 .net "input1", 8 0, L_0x555556cc7860;  1 drivers
v0x5555569f01d0_0 .net "input2", 8 0, L_0x555556cc7ae0;  1 drivers
L_0x555556cc27d0 .part L_0x555556cc7860, 0, 1;
L_0x555556cc2870 .part L_0x555556cc7ae0, 0, 1;
L_0x555556cc2ee0 .part L_0x555556cc7860, 1, 1;
L_0x555556cc2f80 .part L_0x555556cc7ae0, 1, 1;
L_0x555556cc30b0 .part L_0x555556cc7360, 0, 1;
L_0x555556cc3660 .part L_0x555556cc7860, 2, 1;
L_0x555556cc3790 .part L_0x555556cc7ae0, 2, 1;
L_0x555556cc38c0 .part L_0x555556cc7360, 1, 1;
L_0x555556cc3f80 .part L_0x555556cc7860, 3, 1;
L_0x555556cc4140 .part L_0x555556cc7ae0, 3, 1;
L_0x555556cc4360 .part L_0x555556cc7360, 2, 1;
L_0x555556cc4840 .part L_0x555556cc7860, 4, 1;
L_0x555556cc49e0 .part L_0x555556cc7ae0, 4, 1;
L_0x555556cc4b10 .part L_0x555556cc7360, 3, 1;
L_0x555556cc5170 .part L_0x555556cc7860, 5, 1;
L_0x555556cc52a0 .part L_0x555556cc7ae0, 5, 1;
L_0x555556cc5460 .part L_0x555556cc7360, 4, 1;
L_0x555556cc5a70 .part L_0x555556cc7860, 6, 1;
L_0x555556cc5c40 .part L_0x555556cc7ae0, 6, 1;
L_0x555556cc5ce0 .part L_0x555556cc7360, 5, 1;
L_0x555556cc5ba0 .part L_0x555556cc7860, 7, 1;
L_0x555556cc6430 .part L_0x555556cc7ae0, 7, 1;
L_0x555556cc5e10 .part L_0x555556cc7360, 6, 1;
L_0x555556cc6b80 .part L_0x555556cc7860, 8, 1;
L_0x555556cc65e0 .part L_0x555556cc7ae0, 8, 1;
L_0x555556cc6e10 .part L_0x555556cc7360, 7, 1;
LS_0x555556cc6cb0_0_0 .concat8 [ 1 1 1 1], L_0x555556cc2650, L_0x555556cc2980, L_0x555556cc31e0, L_0x555556cc3ab0;
LS_0x555556cc6cb0_0_4 .concat8 [ 1 1 1 1], L_0x555556cc4500, L_0x555556cc4d50, L_0x555556cc5600, L_0x555556cc5f30;
LS_0x555556cc6cb0_0_8 .concat8 [ 1 0 0 0], L_0x555556cc6710;
L_0x555556cc6cb0 .concat8 [ 4 4 1 0], LS_0x555556cc6cb0_0_0, LS_0x555556cc6cb0_0_4, LS_0x555556cc6cb0_0_8;
LS_0x555556cc7360_0_0 .concat8 [ 1 1 1 1], L_0x555556cc26c0, L_0x555556cc2dd0, L_0x555556cc3550, L_0x555556cc3e70;
LS_0x555556cc7360_0_4 .concat8 [ 1 1 1 1], L_0x555556cc4730, L_0x555556cc5060, L_0x555556cc5960, L_0x555556cc6290;
LS_0x555556cc7360_0_8 .concat8 [ 1 0 0 0], L_0x555556cc6a70;
L_0x555556cc7360 .concat8 [ 4 4 1 0], LS_0x555556cc7360_0_0, LS_0x555556cc7360_0_4, LS_0x555556cc7360_0_8;
L_0x555556cc7050 .part L_0x555556cc7360, 8, 1;
S_0x555556b4ea00 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x555556b7f5d0 .param/l "i" 0 19 14, +C4<00>;
S_0x555556b4fe30 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556b4ea00;
 .timescale -12 -12;
S_0x555556b4bbe0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556b4fe30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cc2650 .functor XOR 1, L_0x555556cc27d0, L_0x555556cc2870, C4<0>, C4<0>;
L_0x555556cc26c0 .functor AND 1, L_0x555556cc27d0, L_0x555556cc2870, C4<1>, C4<1>;
v0x555556b4d010_0 .net "c", 0 0, L_0x555556cc26c0;  1 drivers
v0x555556b4d0b0_0 .net "s", 0 0, L_0x555556cc2650;  1 drivers
v0x555556b48dc0_0 .net "x", 0 0, L_0x555556cc27d0;  1 drivers
v0x555556b48e90_0 .net "y", 0 0, L_0x555556cc2870;  1 drivers
S_0x555556b4a1f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x555556aed140 .param/l "i" 0 19 14, +C4<01>;
S_0x555556b45fa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b4a1f0;
 .timescale -12 -12;
S_0x555556b473d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b45fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc2910 .functor XOR 1, L_0x555556cc2ee0, L_0x555556cc2f80, C4<0>, C4<0>;
L_0x555556cc2980 .functor XOR 1, L_0x555556cc2910, L_0x555556cc30b0, C4<0>, C4<0>;
L_0x555556cc2a40 .functor AND 1, L_0x555556cc2f80, L_0x555556cc30b0, C4<1>, C4<1>;
L_0x555556cc2b50 .functor AND 1, L_0x555556cc2ee0, L_0x555556cc2f80, C4<1>, C4<1>;
L_0x555556cc2c10 .functor OR 1, L_0x555556cc2a40, L_0x555556cc2b50, C4<0>, C4<0>;
L_0x555556cc2d20 .functor AND 1, L_0x555556cc2ee0, L_0x555556cc30b0, C4<1>, C4<1>;
L_0x555556cc2dd0 .functor OR 1, L_0x555556cc2c10, L_0x555556cc2d20, C4<0>, C4<0>;
v0x555556b43180_0 .net *"_ivl_0", 0 0, L_0x555556cc2910;  1 drivers
v0x555556b43240_0 .net *"_ivl_10", 0 0, L_0x555556cc2d20;  1 drivers
v0x555556b445b0_0 .net *"_ivl_4", 0 0, L_0x555556cc2a40;  1 drivers
v0x555556b446a0_0 .net *"_ivl_6", 0 0, L_0x555556cc2b50;  1 drivers
v0x555556b40360_0 .net *"_ivl_8", 0 0, L_0x555556cc2c10;  1 drivers
v0x555556b41790_0 .net "c_in", 0 0, L_0x555556cc30b0;  1 drivers
v0x555556b41850_0 .net "c_out", 0 0, L_0x555556cc2dd0;  1 drivers
v0x555556b3d590_0 .net "s", 0 0, L_0x555556cc2980;  1 drivers
v0x555556b3d650_0 .net "x", 0 0, L_0x555556cc2ee0;  1 drivers
v0x555556b3e970_0 .net "y", 0 0, L_0x555556cc2f80;  1 drivers
S_0x555556b23ed0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x555556b3eab0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556b387e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b23ed0;
 .timescale -12 -12;
S_0x555556b39c10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b387e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556c836f0 .functor XOR 1, L_0x555556cc3660, L_0x555556cc3790, C4<0>, C4<0>;
L_0x555556cc31e0 .functor XOR 1, L_0x555556c836f0, L_0x555556cc38c0, C4<0>, C4<0>;
L_0x555556cc3250 .functor AND 1, L_0x555556cc3790, L_0x555556cc38c0, C4<1>, C4<1>;
L_0x555556cc3310 .functor AND 1, L_0x555556cc3660, L_0x555556cc3790, C4<1>, C4<1>;
L_0x555556cc33d0 .functor OR 1, L_0x555556cc3250, L_0x555556cc3310, C4<0>, C4<0>;
L_0x555556cc34e0 .functor AND 1, L_0x555556cc3660, L_0x555556cc38c0, C4<1>, C4<1>;
L_0x555556cc3550 .functor OR 1, L_0x555556cc33d0, L_0x555556cc34e0, C4<0>, C4<0>;
v0x555556b359c0_0 .net *"_ivl_0", 0 0, L_0x555556c836f0;  1 drivers
v0x555556b35a80_0 .net *"_ivl_10", 0 0, L_0x555556cc34e0;  1 drivers
v0x555556b36df0_0 .net *"_ivl_4", 0 0, L_0x555556cc3250;  1 drivers
v0x555556b36ee0_0 .net *"_ivl_6", 0 0, L_0x555556cc3310;  1 drivers
v0x555556b32ba0_0 .net *"_ivl_8", 0 0, L_0x555556cc33d0;  1 drivers
v0x555556b33fd0_0 .net "c_in", 0 0, L_0x555556cc38c0;  1 drivers
v0x555556b34090_0 .net "c_out", 0 0, L_0x555556cc3550;  1 drivers
v0x555556b2fd80_0 .net "s", 0 0, L_0x555556cc31e0;  1 drivers
v0x555556b2fe20_0 .net "x", 0 0, L_0x555556cc3660;  1 drivers
v0x555556b31260_0 .net "y", 0 0, L_0x555556cc3790;  1 drivers
S_0x555556b2cf60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x5555568346c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556b2e390 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b2cf60;
 .timescale -12 -12;
S_0x555556b2a140 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b2e390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc3a40 .functor XOR 1, L_0x555556cc3f80, L_0x555556cc4140, C4<0>, C4<0>;
L_0x555556cc3ab0 .functor XOR 1, L_0x555556cc3a40, L_0x555556cc4360, C4<0>, C4<0>;
L_0x555556cc3b20 .functor AND 1, L_0x555556cc4140, L_0x555556cc4360, C4<1>, C4<1>;
L_0x555556cc3c30 .functor AND 1, L_0x555556cc3f80, L_0x555556cc4140, C4<1>, C4<1>;
L_0x555556cc3cf0 .functor OR 1, L_0x555556cc3b20, L_0x555556cc3c30, C4<0>, C4<0>;
L_0x555556cc3e00 .functor AND 1, L_0x555556cc3f80, L_0x555556cc4360, C4<1>, C4<1>;
L_0x555556cc3e70 .functor OR 1, L_0x555556cc3cf0, L_0x555556cc3e00, C4<0>, C4<0>;
v0x555556b2b570_0 .net *"_ivl_0", 0 0, L_0x555556cc3a40;  1 drivers
v0x555556b2b650_0 .net *"_ivl_10", 0 0, L_0x555556cc3e00;  1 drivers
v0x555556b27320_0 .net *"_ivl_4", 0 0, L_0x555556cc3b20;  1 drivers
v0x555556b27410_0 .net *"_ivl_6", 0 0, L_0x555556cc3c30;  1 drivers
v0x555556b28750_0 .net *"_ivl_8", 0 0, L_0x555556cc3cf0;  1 drivers
v0x555556b24550_0 .net "c_in", 0 0, L_0x555556cc4360;  1 drivers
v0x555556b24610_0 .net "c_out", 0 0, L_0x555556cc3e70;  1 drivers
v0x555556b25930_0 .net "s", 0 0, L_0x555556cc3ab0;  1 drivers
v0x555556b259f0_0 .net "x", 0 0, L_0x555556cc3f80;  1 drivers
v0x555556af1d00_0 .net "y", 0 0, L_0x555556cc4140;  1 drivers
S_0x555556b066a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x555556778430 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556b07ad0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b066a0;
 .timescale -12 -12;
S_0x555556b03880 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b07ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc4490 .functor XOR 1, L_0x555556cc4840, L_0x555556cc49e0, C4<0>, C4<0>;
L_0x555556cc4500 .functor XOR 1, L_0x555556cc4490, L_0x555556cc4b10, C4<0>, C4<0>;
L_0x555556cc4570 .functor AND 1, L_0x555556cc49e0, L_0x555556cc4b10, C4<1>, C4<1>;
L_0x555556cc45e0 .functor AND 1, L_0x555556cc4840, L_0x555556cc49e0, C4<1>, C4<1>;
L_0x555556cc4650 .functor OR 1, L_0x555556cc4570, L_0x555556cc45e0, C4<0>, C4<0>;
L_0x555556cc46c0 .functor AND 1, L_0x555556cc4840, L_0x555556cc4b10, C4<1>, C4<1>;
L_0x555556cc4730 .functor OR 1, L_0x555556cc4650, L_0x555556cc46c0, C4<0>, C4<0>;
v0x555556b04cb0_0 .net *"_ivl_0", 0 0, L_0x555556cc4490;  1 drivers
v0x555556b04d90_0 .net *"_ivl_10", 0 0, L_0x555556cc46c0;  1 drivers
v0x555556b00a60_0 .net *"_ivl_4", 0 0, L_0x555556cc4570;  1 drivers
v0x555556b00b20_0 .net *"_ivl_6", 0 0, L_0x555556cc45e0;  1 drivers
v0x555556b01e90_0 .net *"_ivl_8", 0 0, L_0x555556cc4650;  1 drivers
v0x555556b01f70_0 .net "c_in", 0 0, L_0x555556cc4b10;  1 drivers
v0x555556afdc40_0 .net "c_out", 0 0, L_0x555556cc4730;  1 drivers
v0x555556afdd00_0 .net "s", 0 0, L_0x555556cc4500;  1 drivers
v0x555556aff070_0 .net "x", 0 0, L_0x555556cc4840;  1 drivers
v0x555556afae20_0 .net "y", 0 0, L_0x555556cc49e0;  1 drivers
S_0x555556afc250 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x55555674fa30 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556af8000 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556afc250;
 .timescale -12 -12;
S_0x555556af9430 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556af8000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc4970 .functor XOR 1, L_0x555556cc5170, L_0x555556cc52a0, C4<0>, C4<0>;
L_0x555556cc4d50 .functor XOR 1, L_0x555556cc4970, L_0x555556cc5460, C4<0>, C4<0>;
L_0x555556cc4dc0 .functor AND 1, L_0x555556cc52a0, L_0x555556cc5460, C4<1>, C4<1>;
L_0x555556cc4e30 .functor AND 1, L_0x555556cc5170, L_0x555556cc52a0, C4<1>, C4<1>;
L_0x555556cc4ea0 .functor OR 1, L_0x555556cc4dc0, L_0x555556cc4e30, C4<0>, C4<0>;
L_0x555556cc4fb0 .functor AND 1, L_0x555556cc5170, L_0x555556cc5460, C4<1>, C4<1>;
L_0x555556cc5060 .functor OR 1, L_0x555556cc4ea0, L_0x555556cc4fb0, C4<0>, C4<0>;
v0x555556af51e0_0 .net *"_ivl_0", 0 0, L_0x555556cc4970;  1 drivers
v0x555556af52a0_0 .net *"_ivl_10", 0 0, L_0x555556cc4fb0;  1 drivers
v0x555556af6610_0 .net *"_ivl_4", 0 0, L_0x555556cc4dc0;  1 drivers
v0x555556af6700_0 .net *"_ivl_6", 0 0, L_0x555556cc4e30;  1 drivers
v0x555556af23c0_0 .net *"_ivl_8", 0 0, L_0x555556cc4ea0;  1 drivers
v0x555556af37f0_0 .net "c_in", 0 0, L_0x555556cc5460;  1 drivers
v0x555556af38b0_0 .net "c_out", 0 0, L_0x555556cc5060;  1 drivers
v0x555556b0ae30_0 .net "s", 0 0, L_0x555556cc4d50;  1 drivers
v0x555556b0aef0_0 .net "x", 0 0, L_0x555556cc5170;  1 drivers
v0x555556b1f7f0_0 .net "y", 0 0, L_0x555556cc52a0;  1 drivers
S_0x555556b20b70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x555556aa23b0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556b1c920 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b20b70;
 .timescale -12 -12;
S_0x555556b1dd50 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b1c920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc5590 .functor XOR 1, L_0x555556cc5a70, L_0x555556cc5c40, C4<0>, C4<0>;
L_0x555556cc5600 .functor XOR 1, L_0x555556cc5590, L_0x555556cc5ce0, C4<0>, C4<0>;
L_0x555556cc5670 .functor AND 1, L_0x555556cc5c40, L_0x555556cc5ce0, C4<1>, C4<1>;
L_0x555556cc56e0 .functor AND 1, L_0x555556cc5a70, L_0x555556cc5c40, C4<1>, C4<1>;
L_0x555556cc57a0 .functor OR 1, L_0x555556cc5670, L_0x555556cc56e0, C4<0>, C4<0>;
L_0x555556cc58b0 .functor AND 1, L_0x555556cc5a70, L_0x555556cc5ce0, C4<1>, C4<1>;
L_0x555556cc5960 .functor OR 1, L_0x555556cc57a0, L_0x555556cc58b0, C4<0>, C4<0>;
v0x555556b19b00_0 .net *"_ivl_0", 0 0, L_0x555556cc5590;  1 drivers
v0x555556b19c00_0 .net *"_ivl_10", 0 0, L_0x555556cc58b0;  1 drivers
v0x555556b1af30_0 .net *"_ivl_4", 0 0, L_0x555556cc5670;  1 drivers
v0x555556b1aff0_0 .net *"_ivl_6", 0 0, L_0x555556cc56e0;  1 drivers
v0x555556b16ce0_0 .net *"_ivl_8", 0 0, L_0x555556cc57a0;  1 drivers
v0x555556b18110_0 .net "c_in", 0 0, L_0x555556cc5ce0;  1 drivers
v0x555556b181d0_0 .net "c_out", 0 0, L_0x555556cc5960;  1 drivers
v0x555556b13ec0_0 .net "s", 0 0, L_0x555556cc5600;  1 drivers
v0x555556b13f60_0 .net "x", 0 0, L_0x555556cc5a70;  1 drivers
v0x555556b153a0_0 .net "y", 0 0, L_0x555556cc5c40;  1 drivers
S_0x555556b110a0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x5555569a6630 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556b124d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b110a0;
 .timescale -12 -12;
S_0x555556b0e280 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b124d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc5ec0 .functor XOR 1, L_0x555556cc5ba0, L_0x555556cc6430, C4<0>, C4<0>;
L_0x555556cc5f30 .functor XOR 1, L_0x555556cc5ec0, L_0x555556cc5e10, C4<0>, C4<0>;
L_0x555556cc5fa0 .functor AND 1, L_0x555556cc6430, L_0x555556cc5e10, C4<1>, C4<1>;
L_0x555556cc6010 .functor AND 1, L_0x555556cc5ba0, L_0x555556cc6430, C4<1>, C4<1>;
L_0x555556cc60d0 .functor OR 1, L_0x555556cc5fa0, L_0x555556cc6010, C4<0>, C4<0>;
L_0x555556cc61e0 .functor AND 1, L_0x555556cc5ba0, L_0x555556cc5e10, C4<1>, C4<1>;
L_0x555556cc6290 .functor OR 1, L_0x555556cc60d0, L_0x555556cc61e0, C4<0>, C4<0>;
v0x555556b0f6b0_0 .net *"_ivl_0", 0 0, L_0x555556cc5ec0;  1 drivers
v0x555556b0f790_0 .net *"_ivl_10", 0 0, L_0x555556cc61e0;  1 drivers
v0x555556b0b4b0_0 .net *"_ivl_4", 0 0, L_0x555556cc5fa0;  1 drivers
v0x555556b0b5a0_0 .net *"_ivl_6", 0 0, L_0x555556cc6010;  1 drivers
v0x555556b0c890_0 .net *"_ivl_8", 0 0, L_0x555556cc60d0;  1 drivers
v0x5555569d4710_0 .net "c_in", 0 0, L_0x555556cc5e10;  1 drivers
v0x5555569d47d0_0 .net "c_out", 0 0, L_0x555556cc6290;  1 drivers
v0x555556a00260_0 .net "s", 0 0, L_0x555556cc5f30;  1 drivers
v0x555556a00320_0 .net "x", 0 0, L_0x555556cc5ba0;  1 drivers
v0x555556a01740_0 .net "y", 0 0, L_0x555556cc6430;  1 drivers
S_0x5555569fd440 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556b52c50;
 .timescale -12 -12;
P_0x5555567778a0 .param/l "i" 0 19 14, +C4<01000>;
S_0x5555569fa620 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569fd440;
 .timescale -12 -12;
S_0x5555569fba50 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569fa620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc66a0 .functor XOR 1, L_0x555556cc6b80, L_0x555556cc65e0, C4<0>, C4<0>;
L_0x555556cc6710 .functor XOR 1, L_0x555556cc66a0, L_0x555556cc6e10, C4<0>, C4<0>;
L_0x555556cc6780 .functor AND 1, L_0x555556cc65e0, L_0x555556cc6e10, C4<1>, C4<1>;
L_0x555556cc67f0 .functor AND 1, L_0x555556cc6b80, L_0x555556cc65e0, C4<1>, C4<1>;
L_0x555556cc68b0 .functor OR 1, L_0x555556cc6780, L_0x555556cc67f0, C4<0>, C4<0>;
L_0x555556cc69c0 .functor AND 1, L_0x555556cc6b80, L_0x555556cc6e10, C4<1>, C4<1>;
L_0x555556cc6a70 .functor OR 1, L_0x555556cc68b0, L_0x555556cc69c0, C4<0>, C4<0>;
v0x5555569fe940_0 .net *"_ivl_0", 0 0, L_0x555556cc66a0;  1 drivers
v0x5555569f7800_0 .net *"_ivl_10", 0 0, L_0x555556cc69c0;  1 drivers
v0x5555569f78e0_0 .net *"_ivl_4", 0 0, L_0x555556cc6780;  1 drivers
v0x5555569f8c30_0 .net *"_ivl_6", 0 0, L_0x555556cc67f0;  1 drivers
v0x5555569f8cf0_0 .net *"_ivl_8", 0 0, L_0x555556cc68b0;  1 drivers
v0x5555569f49e0_0 .net "c_in", 0 0, L_0x555556cc6e10;  1 drivers
v0x5555569f4a80_0 .net "c_out", 0 0, L_0x555556cc6a70;  1 drivers
v0x5555569f5e10_0 .net "s", 0 0, L_0x555556cc6710;  1 drivers
v0x5555569f5ed0_0 .net "x", 0 0, L_0x555556cc6b80;  1 drivers
v0x5555569f1c70_0 .net "y", 0 0, L_0x555556cc65e0;  1 drivers
S_0x5555569ebf80 .scope module, "adder_D_re" "N_bit_adder" 18 44, 19 1 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555568e16c0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556a5a0c0_0 .net "answer", 8 0, L_0x555556cc1890;  alias, 1 drivers
v0x555556a5a1c0_0 .net "carry", 8 0, L_0x555556cc1e30;  1 drivers
v0x555556a5b4f0_0 .net "carry_out", 0 0, L_0x555556cc1b20;  1 drivers
v0x555556a5b590_0 .net "input1", 8 0, L_0x555556cc2330;  1 drivers
v0x555556a572f0_0 .net "input2", 8 0, L_0x555556cc2560;  1 drivers
L_0x555556cbd380 .part L_0x555556cc2330, 0, 1;
L_0x555556cbd420 .part L_0x555556cc2560, 0, 1;
L_0x555556cbda90 .part L_0x555556cc2330, 1, 1;
L_0x555556cbdbc0 .part L_0x555556cc2560, 1, 1;
L_0x555556cbdcf0 .part L_0x555556cc1e30, 0, 1;
L_0x555556cbe3a0 .part L_0x555556cc2330, 2, 1;
L_0x555556cbe510 .part L_0x555556cc2560, 2, 1;
L_0x555556cbe640 .part L_0x555556cc1e30, 1, 1;
L_0x555556cbecb0 .part L_0x555556cc2330, 3, 1;
L_0x555556cbee70 .part L_0x555556cc2560, 3, 1;
L_0x555556cbf090 .part L_0x555556cc1e30, 2, 1;
L_0x555556cbf5b0 .part L_0x555556cc2330, 4, 1;
L_0x555556cbf750 .part L_0x555556cc2560, 4, 1;
L_0x555556cbf880 .part L_0x555556cc1e30, 3, 1;
L_0x555556cbfe60 .part L_0x555556cc2330, 5, 1;
L_0x555556cbff90 .part L_0x555556cc2560, 5, 1;
L_0x555556cc0150 .part L_0x555556cc1e30, 4, 1;
L_0x555556cc0760 .part L_0x555556cc2330, 6, 1;
L_0x555556cc0930 .part L_0x555556cc2560, 6, 1;
L_0x555556cc09d0 .part L_0x555556cc1e30, 5, 1;
L_0x555556cc0890 .part L_0x555556cc2330, 7, 1;
L_0x555556cc1120 .part L_0x555556cc2560, 7, 1;
L_0x555556cc0b00 .part L_0x555556cc1e30, 6, 1;
L_0x555556cc1760 .part L_0x555556cc2330, 8, 1;
L_0x555556cc11c0 .part L_0x555556cc2560, 8, 1;
L_0x555556cc19f0 .part L_0x555556cc1e30, 7, 1;
LS_0x555556cc1890_0_0 .concat8 [ 1 1 1 1], L_0x555556cbd250, L_0x555556cbd530, L_0x555556cbde90, L_0x555556cbe830;
LS_0x555556cc1890_0_4 .concat8 [ 1 1 1 1], L_0x555556cbf230, L_0x555556cbfa40, L_0x555556cc02f0, L_0x555556cc0c20;
LS_0x555556cc1890_0_8 .concat8 [ 1 0 0 0], L_0x555556cc12f0;
L_0x555556cc1890 .concat8 [ 4 4 1 0], LS_0x555556cc1890_0_0, LS_0x555556cc1890_0_4, LS_0x555556cc1890_0_8;
LS_0x555556cc1e30_0_0 .concat8 [ 1 1 1 1], L_0x555556cbd2c0, L_0x555556cbd980, L_0x555556cbe290, L_0x555556cbeba0;
LS_0x555556cc1e30_0_4 .concat8 [ 1 1 1 1], L_0x555556cbf4a0, L_0x555556cbfd50, L_0x555556cc0650, L_0x555556cc0f80;
LS_0x555556cc1e30_0_8 .concat8 [ 1 0 0 0], L_0x555556cc1650;
L_0x555556cc1e30 .concat8 [ 4 4 1 0], LS_0x555556cc1e30_0_0, LS_0x555556cc1e30_0_4, LS_0x555556cc1e30_0_8;
L_0x555556cc1b20 .part L_0x555556cc1e30, 8, 1;
S_0x5555569e9160 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x555556955310 .param/l "i" 0 19 14, +C4<00>;
S_0x5555569ea590 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555569e9160;
 .timescale -12 -12;
S_0x5555569e6340 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555569ea590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cbd250 .functor XOR 1, L_0x555556cbd380, L_0x555556cbd420, C4<0>, C4<0>;
L_0x555556cbd2c0 .functor AND 1, L_0x555556cbd380, L_0x555556cbd420, C4<1>, C4<1>;
v0x5555569ed470_0 .net "c", 0 0, L_0x555556cbd2c0;  1 drivers
v0x5555569e7770_0 .net "s", 0 0, L_0x555556cbd250;  1 drivers
v0x5555569e7810_0 .net "x", 0 0, L_0x555556cbd380;  1 drivers
v0x5555569e3520_0 .net "y", 0 0, L_0x555556cbd420;  1 drivers
S_0x5555569e4950 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x555556825eb0 .param/l "i" 0 19 14, +C4<01>;
S_0x5555569e0700 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569e4950;
 .timescale -12 -12;
S_0x5555569e1b30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569e0700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbd4c0 .functor XOR 1, L_0x555556cbda90, L_0x555556cbdbc0, C4<0>, C4<0>;
L_0x555556cbd530 .functor XOR 1, L_0x555556cbd4c0, L_0x555556cbdcf0, C4<0>, C4<0>;
L_0x555556cbd5f0 .functor AND 1, L_0x555556cbdbc0, L_0x555556cbdcf0, C4<1>, C4<1>;
L_0x555556cbd700 .functor AND 1, L_0x555556cbda90, L_0x555556cbdbc0, C4<1>, C4<1>;
L_0x555556cbd7c0 .functor OR 1, L_0x555556cbd5f0, L_0x555556cbd700, C4<0>, C4<0>;
L_0x555556cbd8d0 .functor AND 1, L_0x555556cbda90, L_0x555556cbdcf0, C4<1>, C4<1>;
L_0x555556cbd980 .functor OR 1, L_0x555556cbd7c0, L_0x555556cbd8d0, C4<0>, C4<0>;
v0x5555569dd8e0_0 .net *"_ivl_0", 0 0, L_0x555556cbd4c0;  1 drivers
v0x5555569dd9a0_0 .net *"_ivl_10", 0 0, L_0x555556cbd8d0;  1 drivers
v0x5555569ded10_0 .net *"_ivl_4", 0 0, L_0x555556cbd5f0;  1 drivers
v0x5555569dee00_0 .net *"_ivl_6", 0 0, L_0x555556cbd700;  1 drivers
v0x5555569daac0_0 .net *"_ivl_8", 0 0, L_0x555556cbd7c0;  1 drivers
v0x5555569dbef0_0 .net "c_in", 0 0, L_0x555556cbdcf0;  1 drivers
v0x5555569dbfb0_0 .net "c_out", 0 0, L_0x555556cbd980;  1 drivers
v0x5555569d7ca0_0 .net "s", 0 0, L_0x555556cbd530;  1 drivers
v0x5555569d7d60_0 .net "x", 0 0, L_0x555556cbda90;  1 drivers
v0x5555569d90d0_0 .net "y", 0 0, L_0x555556cbdbc0;  1 drivers
S_0x5555569d4e80 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x5555567c89d0 .param/l "i" 0 19 14, +C4<010>;
S_0x5555569d62b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569d4e80;
 .timescale -12 -12;
S_0x5555569a6cf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569d62b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbde20 .functor XOR 1, L_0x555556cbe3a0, L_0x555556cbe510, C4<0>, C4<0>;
L_0x555556cbde90 .functor XOR 1, L_0x555556cbde20, L_0x555556cbe640, C4<0>, C4<0>;
L_0x555556cbdf00 .functor AND 1, L_0x555556cbe510, L_0x555556cbe640, C4<1>, C4<1>;
L_0x555556cbe010 .functor AND 1, L_0x555556cbe3a0, L_0x555556cbe510, C4<1>, C4<1>;
L_0x555556cbe0d0 .functor OR 1, L_0x555556cbdf00, L_0x555556cbe010, C4<0>, C4<0>;
L_0x555556cbe1e0 .functor AND 1, L_0x555556cbe3a0, L_0x555556cbe640, C4<1>, C4<1>;
L_0x555556cbe290 .functor OR 1, L_0x555556cbe0d0, L_0x555556cbe1e0, C4<0>, C4<0>;
v0x5555569b86f0_0 .net *"_ivl_0", 0 0, L_0x555556cbde20;  1 drivers
v0x5555569b8790_0 .net *"_ivl_10", 0 0, L_0x555556cbe1e0;  1 drivers
v0x5555569b9b20_0 .net *"_ivl_4", 0 0, L_0x555556cbdf00;  1 drivers
v0x5555569b9bf0_0 .net *"_ivl_6", 0 0, L_0x555556cbe010;  1 drivers
v0x5555569b58d0_0 .net *"_ivl_8", 0 0, L_0x555556cbe0d0;  1 drivers
v0x5555569b59b0_0 .net "c_in", 0 0, L_0x555556cbe640;  1 drivers
v0x5555569b6d00_0 .net "c_out", 0 0, L_0x555556cbe290;  1 drivers
v0x5555569b6dc0_0 .net "s", 0 0, L_0x555556cbde90;  1 drivers
v0x5555569b2ab0_0 .net "x", 0 0, L_0x555556cbe3a0;  1 drivers
v0x5555569b3ee0_0 .net "y", 0 0, L_0x555556cbe510;  1 drivers
S_0x5555569afc90 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x555556aba7f0 .param/l "i" 0 19 14, +C4<011>;
S_0x5555569b10c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569afc90;
 .timescale -12 -12;
S_0x5555569ace70 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569b10c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbe7c0 .functor XOR 1, L_0x555556cbecb0, L_0x555556cbee70, C4<0>, C4<0>;
L_0x555556cbe830 .functor XOR 1, L_0x555556cbe7c0, L_0x555556cbf090, C4<0>, C4<0>;
L_0x555556cbe8a0 .functor AND 1, L_0x555556cbee70, L_0x555556cbf090, C4<1>, C4<1>;
L_0x555556cbe960 .functor AND 1, L_0x555556cbecb0, L_0x555556cbee70, C4<1>, C4<1>;
L_0x555556cbea20 .functor OR 1, L_0x555556cbe8a0, L_0x555556cbe960, C4<0>, C4<0>;
L_0x555556cbeb30 .functor AND 1, L_0x555556cbecb0, L_0x555556cbf090, C4<1>, C4<1>;
L_0x555556cbeba0 .functor OR 1, L_0x555556cbea20, L_0x555556cbeb30, C4<0>, C4<0>;
v0x5555569ae2a0_0 .net *"_ivl_0", 0 0, L_0x555556cbe7c0;  1 drivers
v0x5555569ae360_0 .net *"_ivl_10", 0 0, L_0x555556cbeb30;  1 drivers
v0x5555569aa050_0 .net *"_ivl_4", 0 0, L_0x555556cbe8a0;  1 drivers
v0x5555569aa140_0 .net *"_ivl_6", 0 0, L_0x555556cbe960;  1 drivers
v0x5555569ab480_0 .net *"_ivl_8", 0 0, L_0x555556cbea20;  1 drivers
v0x5555569a72d0_0 .net "c_in", 0 0, L_0x555556cbf090;  1 drivers
v0x5555569a7390_0 .net "c_out", 0 0, L_0x555556cbeba0;  1 drivers
v0x5555569a8660_0 .net "s", 0 0, L_0x555556cbe830;  1 drivers
v0x5555569a8720_0 .net "x", 0 0, L_0x555556cbecb0;  1 drivers
v0x5555569bc7d0_0 .net "y", 0 0, L_0x555556cbee70;  1 drivers
S_0x5555569ce2b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x555556b1ee90 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555569cf6e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569ce2b0;
 .timescale -12 -12;
S_0x5555569cb490 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569cf6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbf1c0 .functor XOR 1, L_0x555556cbf5b0, L_0x555556cbf750, C4<0>, C4<0>;
L_0x555556cbf230 .functor XOR 1, L_0x555556cbf1c0, L_0x555556cbf880, C4<0>, C4<0>;
L_0x555556cbf2a0 .functor AND 1, L_0x555556cbf750, L_0x555556cbf880, C4<1>, C4<1>;
L_0x555556cbf310 .functor AND 1, L_0x555556cbf5b0, L_0x555556cbf750, C4<1>, C4<1>;
L_0x555556cbf380 .functor OR 1, L_0x555556cbf2a0, L_0x555556cbf310, C4<0>, C4<0>;
L_0x555556cbf3f0 .functor AND 1, L_0x555556cbf5b0, L_0x555556cbf880, C4<1>, C4<1>;
L_0x555556cbf4a0 .functor OR 1, L_0x555556cbf380, L_0x555556cbf3f0, C4<0>, C4<0>;
v0x5555569cc8c0_0 .net *"_ivl_0", 0 0, L_0x555556cbf1c0;  1 drivers
v0x5555569cc9a0_0 .net *"_ivl_10", 0 0, L_0x555556cbf3f0;  1 drivers
v0x5555569c8670_0 .net *"_ivl_4", 0 0, L_0x555556cbf2a0;  1 drivers
v0x5555569c8730_0 .net *"_ivl_6", 0 0, L_0x555556cbf310;  1 drivers
v0x5555569c9aa0_0 .net *"_ivl_8", 0 0, L_0x555556cbf380;  1 drivers
v0x5555569c9b80_0 .net "c_in", 0 0, L_0x555556cbf880;  1 drivers
v0x5555569c5850_0 .net "c_out", 0 0, L_0x555556cbf4a0;  1 drivers
v0x5555569c5910_0 .net "s", 0 0, L_0x555556cbf230;  1 drivers
v0x5555569c6c80_0 .net "x", 0 0, L_0x555556cbf5b0;  1 drivers
v0x5555569c2a30_0 .net "y", 0 0, L_0x555556cbf750;  1 drivers
S_0x5555569c3e60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x5555569999e0 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555569bfc10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569c3e60;
 .timescale -12 -12;
S_0x5555569c1040 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569bfc10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbf6e0 .functor XOR 1, L_0x555556cbfe60, L_0x555556cbff90, C4<0>, C4<0>;
L_0x555556cbfa40 .functor XOR 1, L_0x555556cbf6e0, L_0x555556cc0150, C4<0>, C4<0>;
L_0x555556cbfab0 .functor AND 1, L_0x555556cbff90, L_0x555556cc0150, C4<1>, C4<1>;
L_0x555556cbfb20 .functor AND 1, L_0x555556cbfe60, L_0x555556cbff90, C4<1>, C4<1>;
L_0x555556cbfb90 .functor OR 1, L_0x555556cbfab0, L_0x555556cbfb20, C4<0>, C4<0>;
L_0x555556cbfca0 .functor AND 1, L_0x555556cbfe60, L_0x555556cc0150, C4<1>, C4<1>;
L_0x555556cbfd50 .functor OR 1, L_0x555556cbfb90, L_0x555556cbfca0, C4<0>, C4<0>;
v0x5555569bcdf0_0 .net *"_ivl_0", 0 0, L_0x555556cbf6e0;  1 drivers
v0x5555569bceb0_0 .net *"_ivl_10", 0 0, L_0x555556cbfca0;  1 drivers
v0x5555569be220_0 .net *"_ivl_4", 0 0, L_0x555556cbfab0;  1 drivers
v0x5555569be310_0 .net *"_ivl_6", 0 0, L_0x555556cbfb20;  1 drivers
v0x55555698e2a0_0 .net *"_ivl_8", 0 0, L_0x555556cbfb90;  1 drivers
v0x5555569a2cf0_0 .net "c_in", 0 0, L_0x555556cc0150;  1 drivers
v0x5555569a2db0_0 .net "c_out", 0 0, L_0x555556cbfd50;  1 drivers
v0x5555569a4120_0 .net "s", 0 0, L_0x555556cbfa40;  1 drivers
v0x5555569a41e0_0 .net "x", 0 0, L_0x555556cbfe60;  1 drivers
v0x55555699ff80_0 .net "y", 0 0, L_0x555556cbff90;  1 drivers
S_0x5555569a1300 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x5555568d91b0 .param/l "i" 0 19 14, +C4<0110>;
S_0x55555699d0b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569a1300;
 .timescale -12 -12;
S_0x55555699e4e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555699d0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc0280 .functor XOR 1, L_0x555556cc0760, L_0x555556cc0930, C4<0>, C4<0>;
L_0x555556cc02f0 .functor XOR 1, L_0x555556cc0280, L_0x555556cc09d0, C4<0>, C4<0>;
L_0x555556cc0360 .functor AND 1, L_0x555556cc0930, L_0x555556cc09d0, C4<1>, C4<1>;
L_0x555556cc03d0 .functor AND 1, L_0x555556cc0760, L_0x555556cc0930, C4<1>, C4<1>;
L_0x555556cc0490 .functor OR 1, L_0x555556cc0360, L_0x555556cc03d0, C4<0>, C4<0>;
L_0x555556cc05a0 .functor AND 1, L_0x555556cc0760, L_0x555556cc09d0, C4<1>, C4<1>;
L_0x555556cc0650 .functor OR 1, L_0x555556cc0490, L_0x555556cc05a0, C4<0>, C4<0>;
v0x55555699a290_0 .net *"_ivl_0", 0 0, L_0x555556cc0280;  1 drivers
v0x55555699a390_0 .net *"_ivl_10", 0 0, L_0x555556cc05a0;  1 drivers
v0x55555699b6c0_0 .net *"_ivl_4", 0 0, L_0x555556cc0360;  1 drivers
v0x55555699b780_0 .net *"_ivl_6", 0 0, L_0x555556cc03d0;  1 drivers
v0x555556997470_0 .net *"_ivl_8", 0 0, L_0x555556cc0490;  1 drivers
v0x5555569988a0_0 .net "c_in", 0 0, L_0x555556cc09d0;  1 drivers
v0x555556998960_0 .net "c_out", 0 0, L_0x555556cc0650;  1 drivers
v0x555556994650_0 .net "s", 0 0, L_0x555556cc02f0;  1 drivers
v0x5555569946f0_0 .net "x", 0 0, L_0x555556cc0760;  1 drivers
v0x555556995b30_0 .net "y", 0 0, L_0x555556cc0930;  1 drivers
S_0x555556991830 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x5555567d8c30 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556992c60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556991830;
 .timescale -12 -12;
S_0x55555698ea10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556992c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc0bb0 .functor XOR 1, L_0x555556cc0890, L_0x555556cc1120, C4<0>, C4<0>;
L_0x555556cc0c20 .functor XOR 1, L_0x555556cc0bb0, L_0x555556cc0b00, C4<0>, C4<0>;
L_0x555556cc0c90 .functor AND 1, L_0x555556cc1120, L_0x555556cc0b00, C4<1>, C4<1>;
L_0x555556cc0d00 .functor AND 1, L_0x555556cc0890, L_0x555556cc1120, C4<1>, C4<1>;
L_0x555556cc0dc0 .functor OR 1, L_0x555556cc0c90, L_0x555556cc0d00, C4<0>, C4<0>;
L_0x555556cc0ed0 .functor AND 1, L_0x555556cc0890, L_0x555556cc0b00, C4<1>, C4<1>;
L_0x555556cc0f80 .functor OR 1, L_0x555556cc0dc0, L_0x555556cc0ed0, C4<0>, C4<0>;
v0x55555698fe40_0 .net *"_ivl_0", 0 0, L_0x555556cc0bb0;  1 drivers
v0x55555698ff20_0 .net *"_ivl_10", 0 0, L_0x555556cc0ed0;  1 drivers
v0x555556a6fb90_0 .net *"_ivl_4", 0 0, L_0x555556cc0c90;  1 drivers
v0x555556a6fc80_0 .net *"_ivl_6", 0 0, L_0x555556cc0d00;  1 drivers
v0x555556a56c70_0 .net *"_ivl_8", 0 0, L_0x555556cc0dc0;  1 drivers
v0x555556a6b580_0 .net "c_in", 0 0, L_0x555556cc0b00;  1 drivers
v0x555556a6b640_0 .net "c_out", 0 0, L_0x555556cc0f80;  1 drivers
v0x555556a6c9b0_0 .net "s", 0 0, L_0x555556cc0c20;  1 drivers
v0x555556a6ca70_0 .net "x", 0 0, L_0x555556cc0890;  1 drivers
v0x555556a68810_0 .net "y", 0 0, L_0x555556cc1120;  1 drivers
S_0x555556a69b90 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x5555569ebf80;
 .timescale -12 -12;
P_0x555556b26a90 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556a66d70 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a69b90;
 .timescale -12 -12;
S_0x555556a62b20 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a66d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc1280 .functor XOR 1, L_0x555556cc1760, L_0x555556cc11c0, C4<0>, C4<0>;
L_0x555556cc12f0 .functor XOR 1, L_0x555556cc1280, L_0x555556cc19f0, C4<0>, C4<0>;
L_0x555556cc1360 .functor AND 1, L_0x555556cc11c0, L_0x555556cc19f0, C4<1>, C4<1>;
L_0x555556cc13d0 .functor AND 1, L_0x555556cc1760, L_0x555556cc11c0, C4<1>, C4<1>;
L_0x555556cc1490 .functor OR 1, L_0x555556cc1360, L_0x555556cc13d0, C4<0>, C4<0>;
L_0x555556cc15a0 .functor AND 1, L_0x555556cc1760, L_0x555556cc19f0, C4<1>, C4<1>;
L_0x555556cc1650 .functor OR 1, L_0x555556cc1490, L_0x555556cc15a0, C4<0>, C4<0>;
v0x555556a65a10_0 .net *"_ivl_0", 0 0, L_0x555556cc1280;  1 drivers
v0x555556a63f50_0 .net *"_ivl_10", 0 0, L_0x555556cc15a0;  1 drivers
v0x555556a64030_0 .net *"_ivl_4", 0 0, L_0x555556cc1360;  1 drivers
v0x555556a5fd00_0 .net *"_ivl_6", 0 0, L_0x555556cc13d0;  1 drivers
v0x555556a5fdc0_0 .net *"_ivl_8", 0 0, L_0x555556cc1490;  1 drivers
v0x555556a61130_0 .net "c_in", 0 0, L_0x555556cc19f0;  1 drivers
v0x555556a611d0_0 .net "c_out", 0 0, L_0x555556cc1650;  1 drivers
v0x555556a5cee0_0 .net "s", 0 0, L_0x555556cc12f0;  1 drivers
v0x555556a5cfa0_0 .net "x", 0 0, L_0x555556cc1760;  1 drivers
v0x555556a5e3c0_0 .net "y", 0 0, L_0x555556cc11c0;  1 drivers
S_0x555556a586d0 .scope module, "adder_E_im" "N_bit_adder" 18 61, 19 1 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556b28880 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x5555568f5d20_0 .net "answer", 8 0, L_0x555556ccc380;  alias, 1 drivers
v0x5555568f5e00_0 .net "carry", 8 0, L_0x555556ccc9e0;  1 drivers
v0x5555568f1ad0_0 .net "carry_out", 0 0, L_0x555556ccc720;  1 drivers
v0x5555568f1b70_0 .net "input1", 8 0, L_0x555556cccee0;  1 drivers
v0x5555568f2f00_0 .net "input2", 8 0, L_0x555556ccd0e0;  1 drivers
L_0x555556cc7d60 .part L_0x555556cccee0, 0, 1;
L_0x555556cc7e00 .part L_0x555556ccd0e0, 0, 1;
L_0x555556cc8430 .part L_0x555556cccee0, 1, 1;
L_0x555556cc84d0 .part L_0x555556ccd0e0, 1, 1;
L_0x555556cc8600 .part L_0x555556ccc9e0, 0, 1;
L_0x555556cc8c70 .part L_0x555556cccee0, 2, 1;
L_0x555556cc8de0 .part L_0x555556ccd0e0, 2, 1;
L_0x555556cc8f10 .part L_0x555556ccc9e0, 1, 1;
L_0x555556cc9580 .part L_0x555556cccee0, 3, 1;
L_0x555556cc9740 .part L_0x555556ccd0e0, 3, 1;
L_0x555556cc9960 .part L_0x555556ccc9e0, 2, 1;
L_0x555556cc9e80 .part L_0x555556cccee0, 4, 1;
L_0x555556cca020 .part L_0x555556ccd0e0, 4, 1;
L_0x555556cca150 .part L_0x555556ccc9e0, 3, 1;
L_0x555556cca730 .part L_0x555556cccee0, 5, 1;
L_0x555556cca860 .part L_0x555556ccd0e0, 5, 1;
L_0x555556ccaa20 .part L_0x555556ccc9e0, 4, 1;
L_0x555556ccb030 .part L_0x555556cccee0, 6, 1;
L_0x555556ccb200 .part L_0x555556ccd0e0, 6, 1;
L_0x555556ccb2a0 .part L_0x555556ccc9e0, 5, 1;
L_0x555556ccb160 .part L_0x555556cccee0, 7, 1;
L_0x555556ccbb00 .part L_0x555556ccd0e0, 7, 1;
L_0x555556ccb3d0 .part L_0x555556ccc9e0, 6, 1;
L_0x555556ccc250 .part L_0x555556cccee0, 8, 1;
L_0x555556ccbcb0 .part L_0x555556ccd0e0, 8, 1;
L_0x555556ccc4e0 .part L_0x555556ccc9e0, 7, 1;
LS_0x555556ccc380_0_0 .concat8 [ 1 1 1 1], L_0x555556cc7c30, L_0x555556cc7f10, L_0x555556cc87a0, L_0x555556cc9100;
LS_0x555556ccc380_0_4 .concat8 [ 1 1 1 1], L_0x555556cc9b00, L_0x555556cca310, L_0x555556ccabc0, L_0x555556ccb4f0;
LS_0x555556ccc380_0_8 .concat8 [ 1 0 0 0], L_0x555556ccbde0;
L_0x555556ccc380 .concat8 [ 4 4 1 0], LS_0x555556ccc380_0_0, LS_0x555556ccc380_0_4, LS_0x555556ccc380_0_8;
LS_0x555556ccc9e0_0_0 .concat8 [ 1 1 1 1], L_0x555556cc7ca0, L_0x555556cc8320, L_0x555556cc8b60, L_0x555556cc9470;
LS_0x555556ccc9e0_0_4 .concat8 [ 1 1 1 1], L_0x555556cc9d70, L_0x555556cca620, L_0x555556ccaf20, L_0x555556ccb850;
LS_0x555556ccc9e0_0_8 .concat8 [ 1 0 0 0], L_0x555556ccc140;
L_0x555556ccc9e0 .concat8 [ 4 4 1 0], LS_0x555556ccc9e0_0_0, LS_0x555556ccc9e0_0_4, LS_0x555556ccc9e0_0_8;
L_0x555556ccc720 .part L_0x555556ccc9e0, 8, 1;
S_0x555556a52540 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x555556b16e10 .param/l "i" 0 19 14, +C4<00>;
S_0x555556a53970 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556a52540;
 .timescale -12 -12;
S_0x555556a4f720 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556a53970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cc7c30 .functor XOR 1, L_0x555556cc7d60, L_0x555556cc7e00, C4<0>, C4<0>;
L_0x555556cc7ca0 .functor AND 1, L_0x555556cc7d60, L_0x555556cc7e00, C4<1>, C4<1>;
v0x555556a3dd20_0 .net "c", 0 0, L_0x555556cc7ca0;  1 drivers
v0x555556a50b50_0 .net "s", 0 0, L_0x555556cc7c30;  1 drivers
v0x555556a50bf0_0 .net "x", 0 0, L_0x555556cc7d60;  1 drivers
v0x555556a4c900_0 .net "y", 0 0, L_0x555556cc7e00;  1 drivers
S_0x555556a4dd30 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x5555569c6db0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556a49ae0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a4dd30;
 .timescale -12 -12;
S_0x555556a4af10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a49ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc7ea0 .functor XOR 1, L_0x555556cc8430, L_0x555556cc84d0, C4<0>, C4<0>;
L_0x555556cc7f10 .functor XOR 1, L_0x555556cc7ea0, L_0x555556cc8600, C4<0>, C4<0>;
L_0x555556cc7fd0 .functor AND 1, L_0x555556cc84d0, L_0x555556cc8600, C4<1>, C4<1>;
L_0x555556cc80e0 .functor AND 1, L_0x555556cc8430, L_0x555556cc84d0, C4<1>, C4<1>;
L_0x555556cc81a0 .functor OR 1, L_0x555556cc7fd0, L_0x555556cc80e0, C4<0>, C4<0>;
L_0x555556cc82b0 .functor AND 1, L_0x555556cc8430, L_0x555556cc8600, C4<1>, C4<1>;
L_0x555556cc8320 .functor OR 1, L_0x555556cc81a0, L_0x555556cc82b0, C4<0>, C4<0>;
v0x555556a46cc0_0 .net *"_ivl_0", 0 0, L_0x555556cc7ea0;  1 drivers
v0x555556a46d60_0 .net *"_ivl_10", 0 0, L_0x555556cc82b0;  1 drivers
v0x555556a480f0_0 .net *"_ivl_4", 0 0, L_0x555556cc7fd0;  1 drivers
v0x555556a481c0_0 .net *"_ivl_6", 0 0, L_0x555556cc80e0;  1 drivers
v0x555556a43ea0_0 .net *"_ivl_8", 0 0, L_0x555556cc81a0;  1 drivers
v0x555556a452d0_0 .net "c_in", 0 0, L_0x555556cc8600;  1 drivers
v0x555556a45390_0 .net "c_out", 0 0, L_0x555556cc8320;  1 drivers
v0x555556a41080_0 .net "s", 0 0, L_0x555556cc7f10;  1 drivers
v0x555556a41140_0 .net "x", 0 0, L_0x555556cc8430;  1 drivers
v0x555556a424b0_0 .net "y", 0 0, L_0x555556cc84d0;  1 drivers
S_0x555556a3e2b0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x555556a425f0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556a3f690 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a3e2b0;
 .timescale -12 -12;
S_0x555556a0b9b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a3f690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc8730 .functor XOR 1, L_0x555556cc8c70, L_0x555556cc8de0, C4<0>, C4<0>;
L_0x555556cc87a0 .functor XOR 1, L_0x555556cc8730, L_0x555556cc8f10, C4<0>, C4<0>;
L_0x555556cc8810 .functor AND 1, L_0x555556cc8de0, L_0x555556cc8f10, C4<1>, C4<1>;
L_0x555556cc8920 .functor AND 1, L_0x555556cc8c70, L_0x555556cc8de0, C4<1>, C4<1>;
L_0x555556cc89e0 .functor OR 1, L_0x555556cc8810, L_0x555556cc8920, C4<0>, C4<0>;
L_0x555556cc8af0 .functor AND 1, L_0x555556cc8c70, L_0x555556cc8f10, C4<1>, C4<1>;
L_0x555556cc8b60 .functor OR 1, L_0x555556cc89e0, L_0x555556cc8af0, C4<0>, C4<0>;
v0x555556a20400_0 .net *"_ivl_0", 0 0, L_0x555556cc8730;  1 drivers
v0x555556a20500_0 .net *"_ivl_10", 0 0, L_0x555556cc8af0;  1 drivers
v0x555556a21830_0 .net *"_ivl_4", 0 0, L_0x555556cc8810;  1 drivers
v0x555556a1d5e0_0 .net *"_ivl_6", 0 0, L_0x555556cc8920;  1 drivers
v0x555556a1d6c0_0 .net *"_ivl_8", 0 0, L_0x555556cc89e0;  1 drivers
v0x555556a1ea10_0 .net "c_in", 0 0, L_0x555556cc8f10;  1 drivers
v0x555556a1ead0_0 .net "c_out", 0 0, L_0x555556cc8b60;  1 drivers
v0x555556a1a7c0_0 .net "s", 0 0, L_0x555556cc87a0;  1 drivers
v0x555556a1a860_0 .net "x", 0 0, L_0x555556cc8c70;  1 drivers
v0x555556a1bbf0_0 .net "y", 0 0, L_0x555556cc8de0;  1 drivers
S_0x555556a179a0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x5555563ae7c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556a18dd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a179a0;
 .timescale -12 -12;
S_0x555556a14b80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a18dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc9090 .functor XOR 1, L_0x555556cc9580, L_0x555556cc9740, C4<0>, C4<0>;
L_0x555556cc9100 .functor XOR 1, L_0x555556cc9090, L_0x555556cc9960, C4<0>, C4<0>;
L_0x555556cc9170 .functor AND 1, L_0x555556cc9740, L_0x555556cc9960, C4<1>, C4<1>;
L_0x555556cc9230 .functor AND 1, L_0x555556cc9580, L_0x555556cc9740, C4<1>, C4<1>;
L_0x555556cc92f0 .functor OR 1, L_0x555556cc9170, L_0x555556cc9230, C4<0>, C4<0>;
L_0x555556cc9400 .functor AND 1, L_0x555556cc9580, L_0x555556cc9960, C4<1>, C4<1>;
L_0x555556cc9470 .functor OR 1, L_0x555556cc92f0, L_0x555556cc9400, C4<0>, C4<0>;
v0x555556a15fb0_0 .net *"_ivl_0", 0 0, L_0x555556cc9090;  1 drivers
v0x555556a160b0_0 .net *"_ivl_10", 0 0, L_0x555556cc9400;  1 drivers
v0x555556a11d60_0 .net *"_ivl_4", 0 0, L_0x555556cc9170;  1 drivers
v0x555556a11e40_0 .net *"_ivl_6", 0 0, L_0x555556cc9230;  1 drivers
v0x555556a13190_0 .net *"_ivl_8", 0 0, L_0x555556cc92f0;  1 drivers
v0x555556a0ef40_0 .net "c_in", 0 0, L_0x555556cc9960;  1 drivers
v0x555556a0f000_0 .net "c_out", 0 0, L_0x555556cc9470;  1 drivers
v0x555556a10370_0 .net "s", 0 0, L_0x555556cc9100;  1 drivers
v0x555556a10410_0 .net "x", 0 0, L_0x555556cc9580;  1 drivers
v0x555556a0c120_0 .net "y", 0 0, L_0x555556cc9740;  1 drivers
S_0x555556a0d550 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x5555563af790 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556a24b90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a0d550;
 .timescale -12 -12;
S_0x555556a394a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a24b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc9a90 .functor XOR 1, L_0x555556cc9e80, L_0x555556cca020, C4<0>, C4<0>;
L_0x555556cc9b00 .functor XOR 1, L_0x555556cc9a90, L_0x555556cca150, C4<0>, C4<0>;
L_0x555556cc9b70 .functor AND 1, L_0x555556cca020, L_0x555556cca150, C4<1>, C4<1>;
L_0x555556cc9be0 .functor AND 1, L_0x555556cc9e80, L_0x555556cca020, C4<1>, C4<1>;
L_0x555556cc9c50 .functor OR 1, L_0x555556cc9b70, L_0x555556cc9be0, C4<0>, C4<0>;
L_0x555556cc9cc0 .functor AND 1, L_0x555556cc9e80, L_0x555556cca150, C4<1>, C4<1>;
L_0x555556cc9d70 .functor OR 1, L_0x555556cc9c50, L_0x555556cc9cc0, C4<0>, C4<0>;
v0x555556a3a8d0_0 .net *"_ivl_0", 0 0, L_0x555556cc9a90;  1 drivers
v0x555556a3a9d0_0 .net *"_ivl_10", 0 0, L_0x555556cc9cc0;  1 drivers
v0x555556a36680_0 .net *"_ivl_4", 0 0, L_0x555556cc9b70;  1 drivers
v0x555556a36760_0 .net *"_ivl_6", 0 0, L_0x555556cc9be0;  1 drivers
v0x555556a37ab0_0 .net *"_ivl_8", 0 0, L_0x555556cc9c50;  1 drivers
v0x555556a33860_0 .net "c_in", 0 0, L_0x555556cca150;  1 drivers
v0x555556a33920_0 .net "c_out", 0 0, L_0x555556cc9d70;  1 drivers
v0x555556a34c90_0 .net "s", 0 0, L_0x555556cc9b00;  1 drivers
v0x555556a34d30_0 .net "x", 0 0, L_0x555556cc9e80;  1 drivers
v0x555556a30af0_0 .net "y", 0 0, L_0x555556cca020;  1 drivers
S_0x555556a31e70 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x555556a37be0 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556a2dc20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556a31e70;
 .timescale -12 -12;
S_0x555556a2f050 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a2dc20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc9fb0 .functor XOR 1, L_0x555556cca730, L_0x555556cca860, C4<0>, C4<0>;
L_0x555556cca310 .functor XOR 1, L_0x555556cc9fb0, L_0x555556ccaa20, C4<0>, C4<0>;
L_0x555556cca380 .functor AND 1, L_0x555556cca860, L_0x555556ccaa20, C4<1>, C4<1>;
L_0x555556cca3f0 .functor AND 1, L_0x555556cca730, L_0x555556cca860, C4<1>, C4<1>;
L_0x555556cca460 .functor OR 1, L_0x555556cca380, L_0x555556cca3f0, C4<0>, C4<0>;
L_0x555556cca570 .functor AND 1, L_0x555556cca730, L_0x555556ccaa20, C4<1>, C4<1>;
L_0x555556cca620 .functor OR 1, L_0x555556cca460, L_0x555556cca570, C4<0>, C4<0>;
v0x555556a2ae00_0 .net *"_ivl_0", 0 0, L_0x555556cc9fb0;  1 drivers
v0x555556a2af00_0 .net *"_ivl_10", 0 0, L_0x555556cca570;  1 drivers
v0x555556a2c230_0 .net *"_ivl_4", 0 0, L_0x555556cca380;  1 drivers
v0x555556a2c310_0 .net *"_ivl_6", 0 0, L_0x555556cca3f0;  1 drivers
v0x555556a27fe0_0 .net *"_ivl_8", 0 0, L_0x555556cca460;  1 drivers
v0x555556a29410_0 .net "c_in", 0 0, L_0x555556ccaa20;  1 drivers
v0x555556a294d0_0 .net "c_out", 0 0, L_0x555556cca620;  1 drivers
v0x555556a25210_0 .net "s", 0 0, L_0x555556cca310;  1 drivers
v0x555556a252b0_0 .net "x", 0 0, L_0x555556cca730;  1 drivers
v0x555556a266a0_0 .net "y", 0 0, L_0x555556cca860;  1 drivers
S_0x5555568ee540 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x555556a28110 .param/l "i" 0 19 14, +C4<0110>;
S_0x55555691a090 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568ee540;
 .timescale -12 -12;
S_0x55555691b4c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555691a090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccab50 .functor XOR 1, L_0x555556ccb030, L_0x555556ccb200, C4<0>, C4<0>;
L_0x555556ccabc0 .functor XOR 1, L_0x555556ccab50, L_0x555556ccb2a0, C4<0>, C4<0>;
L_0x555556ccac30 .functor AND 1, L_0x555556ccb200, L_0x555556ccb2a0, C4<1>, C4<1>;
L_0x555556ccaca0 .functor AND 1, L_0x555556ccb030, L_0x555556ccb200, C4<1>, C4<1>;
L_0x555556ccad60 .functor OR 1, L_0x555556ccac30, L_0x555556ccaca0, C4<0>, C4<0>;
L_0x555556ccae70 .functor AND 1, L_0x555556ccb030, L_0x555556ccb2a0, C4<1>, C4<1>;
L_0x555556ccaf20 .functor OR 1, L_0x555556ccad60, L_0x555556ccae70, C4<0>, C4<0>;
v0x555556917270_0 .net *"_ivl_0", 0 0, L_0x555556ccab50;  1 drivers
v0x555556917370_0 .net *"_ivl_10", 0 0, L_0x555556ccae70;  1 drivers
v0x5555569186a0_0 .net *"_ivl_4", 0 0, L_0x555556ccac30;  1 drivers
v0x555556918780_0 .net *"_ivl_6", 0 0, L_0x555556ccaca0;  1 drivers
v0x555556914450_0 .net *"_ivl_8", 0 0, L_0x555556ccad60;  1 drivers
v0x555556915880_0 .net "c_in", 0 0, L_0x555556ccb2a0;  1 drivers
v0x555556915940_0 .net "c_out", 0 0, L_0x555556ccaf20;  1 drivers
v0x555556911630_0 .net "s", 0 0, L_0x555556ccabc0;  1 drivers
v0x5555569116d0_0 .net "x", 0 0, L_0x555556ccb030;  1 drivers
v0x555556912b10_0 .net "y", 0 0, L_0x555556ccb200;  1 drivers
S_0x55555690e810 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x555556914580 .param/l "i" 0 19 14, +C4<0111>;
S_0x55555690fc40 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555690e810;
 .timescale -12 -12;
S_0x55555690b9f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555690fc40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccb480 .functor XOR 1, L_0x555556ccb160, L_0x555556ccbb00, C4<0>, C4<0>;
L_0x555556ccb4f0 .functor XOR 1, L_0x555556ccb480, L_0x555556ccb3d0, C4<0>, C4<0>;
L_0x555556ccb560 .functor AND 1, L_0x555556ccbb00, L_0x555556ccb3d0, C4<1>, C4<1>;
L_0x555556ccb5d0 .functor AND 1, L_0x555556ccb160, L_0x555556ccbb00, C4<1>, C4<1>;
L_0x555556ccb690 .functor OR 1, L_0x555556ccb560, L_0x555556ccb5d0, C4<0>, C4<0>;
L_0x555556ccb7a0 .functor AND 1, L_0x555556ccb160, L_0x555556ccb3d0, C4<1>, C4<1>;
L_0x555556ccb850 .functor OR 1, L_0x555556ccb690, L_0x555556ccb7a0, C4<0>, C4<0>;
v0x55555690ce20_0 .net *"_ivl_0", 0 0, L_0x555556ccb480;  1 drivers
v0x55555690cf20_0 .net *"_ivl_10", 0 0, L_0x555556ccb7a0;  1 drivers
v0x555556908bd0_0 .net *"_ivl_4", 0 0, L_0x555556ccb560;  1 drivers
v0x555556908cb0_0 .net *"_ivl_6", 0 0, L_0x555556ccb5d0;  1 drivers
v0x55555690a000_0 .net *"_ivl_8", 0 0, L_0x555556ccb690;  1 drivers
v0x555556905db0_0 .net "c_in", 0 0, L_0x555556ccb3d0;  1 drivers
v0x555556905e70_0 .net "c_out", 0 0, L_0x555556ccb850;  1 drivers
v0x5555569071e0_0 .net "s", 0 0, L_0x555556ccb4f0;  1 drivers
v0x555556907280_0 .net "x", 0 0, L_0x555556ccb160;  1 drivers
v0x555556903040_0 .net "y", 0 0, L_0x555556ccbb00;  1 drivers
S_0x5555569043c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556a586d0;
 .timescale -12 -12;
P_0x5555563af630 .param/l "i" 0 19 14, +C4<01000>;
S_0x5555569015a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569043c0;
 .timescale -12 -12;
S_0x5555568fd350 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569015a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccbd70 .functor XOR 1, L_0x555556ccc250, L_0x555556ccbcb0, C4<0>, C4<0>;
L_0x555556ccbde0 .functor XOR 1, L_0x555556ccbd70, L_0x555556ccc4e0, C4<0>, C4<0>;
L_0x555556ccbe50 .functor AND 1, L_0x555556ccbcb0, L_0x555556ccc4e0, C4<1>, C4<1>;
L_0x555556ccbec0 .functor AND 1, L_0x555556ccc250, L_0x555556ccbcb0, C4<1>, C4<1>;
L_0x555556ccbf80 .functor OR 1, L_0x555556ccbe50, L_0x555556ccbec0, C4<0>, C4<0>;
L_0x555556ccc090 .functor AND 1, L_0x555556ccc250, L_0x555556ccc4e0, C4<1>, C4<1>;
L_0x555556ccc140 .functor OR 1, L_0x555556ccbf80, L_0x555556ccc090, C4<0>, C4<0>;
v0x5555568fe780_0 .net *"_ivl_0", 0 0, L_0x555556ccbd70;  1 drivers
v0x5555568fe880_0 .net *"_ivl_10", 0 0, L_0x555556ccc090;  1 drivers
v0x5555568fa530_0 .net *"_ivl_4", 0 0, L_0x555556ccbe50;  1 drivers
v0x5555568fa610_0 .net *"_ivl_6", 0 0, L_0x555556ccbec0;  1 drivers
v0x5555568fb960_0 .net *"_ivl_8", 0 0, L_0x555556ccbf80;  1 drivers
v0x5555568f7710_0 .net "c_in", 0 0, L_0x555556ccc4e0;  1 drivers
v0x5555568f77d0_0 .net "c_out", 0 0, L_0x555556ccc140;  1 drivers
v0x5555568f8b40_0 .net "s", 0 0, L_0x555556ccbde0;  1 drivers
v0x5555568f8be0_0 .net "x", 0 0, L_0x555556ccc250;  1 drivers
v0x5555568f49a0_0 .net "y", 0 0, L_0x555556ccbcb0;  1 drivers
S_0x5555568eecb0 .scope module, "adder_E_re" "N_bit_adder" 18 69, 19 1 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555568f3040 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x55555695c2e0_0 .net "answer", 8 0, L_0x555556cd1a50;  alias, 1 drivers
v0x55555695c3c0_0 .net "carry", 8 0, L_0x555556cd20b0;  1 drivers
v0x5555569580e0_0 .net "carry_out", 0 0, L_0x555556cd1df0;  1 drivers
v0x555556958180_0 .net "input1", 8 0, L_0x555556cd25b0;  1 drivers
v0x5555569594c0_0 .net "input2", 8 0, L_0x555556cd27d0;  1 drivers
L_0x555556ccd2e0 .part L_0x555556cd25b0, 0, 1;
L_0x555556ccd380 .part L_0x555556cd27d0, 0, 1;
L_0x555556ccd9b0 .part L_0x555556cd25b0, 1, 1;
L_0x555556ccdae0 .part L_0x555556cd27d0, 1, 1;
L_0x555556ccdc10 .part L_0x555556cd20b0, 0, 1;
L_0x555556cce2c0 .part L_0x555556cd25b0, 2, 1;
L_0x555556cce430 .part L_0x555556cd27d0, 2, 1;
L_0x555556cce560 .part L_0x555556cd20b0, 1, 1;
L_0x555556ccebd0 .part L_0x555556cd25b0, 3, 1;
L_0x555556cced90 .part L_0x555556cd27d0, 3, 1;
L_0x555556ccefb0 .part L_0x555556cd20b0, 2, 1;
L_0x555556ccf4d0 .part L_0x555556cd25b0, 4, 1;
L_0x555556ccf670 .part L_0x555556cd27d0, 4, 1;
L_0x555556ccf7a0 .part L_0x555556cd20b0, 3, 1;
L_0x555556ccfe00 .part L_0x555556cd25b0, 5, 1;
L_0x555556ccff30 .part L_0x555556cd27d0, 5, 1;
L_0x555556cd00f0 .part L_0x555556cd20b0, 4, 1;
L_0x555556cd0700 .part L_0x555556cd25b0, 6, 1;
L_0x555556cd08d0 .part L_0x555556cd27d0, 6, 1;
L_0x555556cd0970 .part L_0x555556cd20b0, 5, 1;
L_0x555556cd0830 .part L_0x555556cd25b0, 7, 1;
L_0x555556cd11d0 .part L_0x555556cd27d0, 7, 1;
L_0x555556cd0aa0 .part L_0x555556cd20b0, 6, 1;
L_0x555556cd1920 .part L_0x555556cd25b0, 8, 1;
L_0x555556cd1380 .part L_0x555556cd27d0, 8, 1;
L_0x555556cd1bb0 .part L_0x555556cd20b0, 7, 1;
LS_0x555556cd1a50_0_0 .concat8 [ 1 1 1 1], L_0x555556cccf80, L_0x555556ccd490, L_0x555556ccddb0, L_0x555556cce750;
LS_0x555556cd1a50_0_4 .concat8 [ 1 1 1 1], L_0x555556ccf150, L_0x555556ccf9e0, L_0x555556cd0290, L_0x555556cd0bc0;
LS_0x555556cd1a50_0_8 .concat8 [ 1 0 0 0], L_0x555556cd14b0;
L_0x555556cd1a50 .concat8 [ 4 4 1 0], LS_0x555556cd1a50_0_0, LS_0x555556cd1a50_0_4, LS_0x555556cd1a50_0_8;
LS_0x555556cd20b0_0_0 .concat8 [ 1 1 1 1], L_0x555556ccd1d0, L_0x555556ccd8a0, L_0x555556cce1b0, L_0x555556cceac0;
LS_0x555556cd20b0_0_4 .concat8 [ 1 1 1 1], L_0x555556ccf3c0, L_0x555556ccfcf0, L_0x555556cd05f0, L_0x555556cd0f20;
LS_0x555556cd20b0_0_8 .concat8 [ 1 0 0 0], L_0x555556cd1810;
L_0x555556cd20b0 .concat8 [ 4 4 1 0], LS_0x555556cd20b0_0_0, LS_0x555556cd20b0_0_4, LS_0x555556cd20b0_0_8;
L_0x555556cd1df0 .part L_0x555556cd20b0, 8, 1;
S_0x5555568c0b20 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x555556410310 .param/l "i" 0 19 14, +C4<00>;
S_0x5555568d2520 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555568c0b20;
 .timescale -12 -12;
S_0x5555568d3950 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555568d2520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cccf80 .functor XOR 1, L_0x555556ccd2e0, L_0x555556ccd380, C4<0>, C4<0>;
L_0x555556ccd1d0 .functor AND 1, L_0x555556ccd2e0, L_0x555556ccd380, C4<1>, C4<1>;
v0x5555568f0170_0 .net "c", 0 0, L_0x555556ccd1d0;  1 drivers
v0x5555568cf700_0 .net "s", 0 0, L_0x555556cccf80;  1 drivers
v0x5555568cf7c0_0 .net "x", 0 0, L_0x555556ccd2e0;  1 drivers
v0x5555568d0b30_0 .net "y", 0 0, L_0x555556ccd380;  1 drivers
S_0x5555568cc8e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x5555564127d0 .param/l "i" 0 19 14, +C4<01>;
S_0x5555568cdd10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568cc8e0;
 .timescale -12 -12;
S_0x5555568c9ac0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568cdd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccd420 .functor XOR 1, L_0x555556ccd9b0, L_0x555556ccdae0, C4<0>, C4<0>;
L_0x555556ccd490 .functor XOR 1, L_0x555556ccd420, L_0x555556ccdc10, C4<0>, C4<0>;
L_0x555556ccd550 .functor AND 1, L_0x555556ccdae0, L_0x555556ccdc10, C4<1>, C4<1>;
L_0x555556ccd660 .functor AND 1, L_0x555556ccd9b0, L_0x555556ccdae0, C4<1>, C4<1>;
L_0x555556ccd720 .functor OR 1, L_0x555556ccd550, L_0x555556ccd660, C4<0>, C4<0>;
L_0x555556ccd830 .functor AND 1, L_0x555556ccd9b0, L_0x555556ccdc10, C4<1>, C4<1>;
L_0x555556ccd8a0 .functor OR 1, L_0x555556ccd720, L_0x555556ccd830, C4<0>, C4<0>;
v0x5555568caef0_0 .net *"_ivl_0", 0 0, L_0x555556ccd420;  1 drivers
v0x5555568caff0_0 .net *"_ivl_10", 0 0, L_0x555556ccd830;  1 drivers
v0x5555568c6ca0_0 .net *"_ivl_4", 0 0, L_0x555556ccd550;  1 drivers
v0x5555568c6d60_0 .net *"_ivl_6", 0 0, L_0x555556ccd660;  1 drivers
v0x5555568c80d0_0 .net *"_ivl_8", 0 0, L_0x555556ccd720;  1 drivers
v0x5555568c3e80_0 .net "c_in", 0 0, L_0x555556ccdc10;  1 drivers
v0x5555568c3f40_0 .net "c_out", 0 0, L_0x555556ccd8a0;  1 drivers
v0x5555568c52b0_0 .net "s", 0 0, L_0x555556ccd490;  1 drivers
v0x5555568c5350_0 .net "x", 0 0, L_0x555556ccd9b0;  1 drivers
v0x5555568c1100_0 .net "y", 0 0, L_0x555556ccdae0;  1 drivers
S_0x5555568c2490 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x5555568c8200 .param/l "i" 0 19 14, +C4<010>;
S_0x5555568d6550 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568c2490;
 .timescale -12 -12;
S_0x5555568e80e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568d6550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccdd40 .functor XOR 1, L_0x555556cce2c0, L_0x555556cce430, C4<0>, C4<0>;
L_0x555556ccddb0 .functor XOR 1, L_0x555556ccdd40, L_0x555556cce560, C4<0>, C4<0>;
L_0x555556ccde20 .functor AND 1, L_0x555556cce430, L_0x555556cce560, C4<1>, C4<1>;
L_0x555556ccdf30 .functor AND 1, L_0x555556cce2c0, L_0x555556cce430, C4<1>, C4<1>;
L_0x555556ccdff0 .functor OR 1, L_0x555556ccde20, L_0x555556ccdf30, C4<0>, C4<0>;
L_0x555556cce100 .functor AND 1, L_0x555556cce2c0, L_0x555556cce560, C4<1>, C4<1>;
L_0x555556cce1b0 .functor OR 1, L_0x555556ccdff0, L_0x555556cce100, C4<0>, C4<0>;
v0x5555568e9510_0 .net *"_ivl_0", 0 0, L_0x555556ccdd40;  1 drivers
v0x5555568e9610_0 .net *"_ivl_10", 0 0, L_0x555556cce100;  1 drivers
v0x5555568e52c0_0 .net *"_ivl_4", 0 0, L_0x555556ccde20;  1 drivers
v0x5555568e53a0_0 .net *"_ivl_6", 0 0, L_0x555556ccdf30;  1 drivers
v0x5555568e66f0_0 .net *"_ivl_8", 0 0, L_0x555556ccdff0;  1 drivers
v0x5555568e24a0_0 .net "c_in", 0 0, L_0x555556cce560;  1 drivers
v0x5555568e2560_0 .net "c_out", 0 0, L_0x555556cce1b0;  1 drivers
v0x5555568e38d0_0 .net "s", 0 0, L_0x555556ccddb0;  1 drivers
v0x5555568e3970_0 .net "x", 0 0, L_0x555556cce2c0;  1 drivers
v0x5555568df680_0 .net "y", 0 0, L_0x555556cce430;  1 drivers
S_0x5555568e0ab0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x555556412e70 .param/l "i" 0 19 14, +C4<011>;
S_0x5555568dc860 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568e0ab0;
 .timescale -12 -12;
S_0x5555568ddc90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568dc860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cce6e0 .functor XOR 1, L_0x555556ccebd0, L_0x555556cced90, C4<0>, C4<0>;
L_0x555556cce750 .functor XOR 1, L_0x555556cce6e0, L_0x555556ccefb0, C4<0>, C4<0>;
L_0x555556cce7c0 .functor AND 1, L_0x555556cced90, L_0x555556ccefb0, C4<1>, C4<1>;
L_0x555556cce880 .functor AND 1, L_0x555556ccebd0, L_0x555556cced90, C4<1>, C4<1>;
L_0x555556cce940 .functor OR 1, L_0x555556cce7c0, L_0x555556cce880, C4<0>, C4<0>;
L_0x555556ccea50 .functor AND 1, L_0x555556ccebd0, L_0x555556ccefb0, C4<1>, C4<1>;
L_0x555556cceac0 .functor OR 1, L_0x555556cce940, L_0x555556ccea50, C4<0>, C4<0>;
v0x5555568d9a40_0 .net *"_ivl_0", 0 0, L_0x555556cce6e0;  1 drivers
v0x5555568d9b40_0 .net *"_ivl_10", 0 0, L_0x555556ccea50;  1 drivers
v0x5555568dae70_0 .net *"_ivl_4", 0 0, L_0x555556cce7c0;  1 drivers
v0x5555568daf50_0 .net *"_ivl_6", 0 0, L_0x555556cce880;  1 drivers
v0x5555568d6c20_0 .net *"_ivl_8", 0 0, L_0x555556cce940;  1 drivers
v0x5555568d8050_0 .net "c_in", 0 0, L_0x555556ccefb0;  1 drivers
v0x5555568d8110_0 .net "c_out", 0 0, L_0x555556cceac0;  1 drivers
v0x5555568bca00_0 .net "s", 0 0, L_0x555556cce750;  1 drivers
v0x5555568bcaa0_0 .net "x", 0 0, L_0x555556ccebd0;  1 drivers
v0x5555568bde30_0 .net "y", 0 0, L_0x555556cced90;  1 drivers
S_0x5555568b9be0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x55555640a530 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555568bb010 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568b9be0;
 .timescale -12 -12;
S_0x5555568b6dc0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568bb010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccf0e0 .functor XOR 1, L_0x555556ccf4d0, L_0x555556ccf670, C4<0>, C4<0>;
L_0x555556ccf150 .functor XOR 1, L_0x555556ccf0e0, L_0x555556ccf7a0, C4<0>, C4<0>;
L_0x555556ccf1c0 .functor AND 1, L_0x555556ccf670, L_0x555556ccf7a0, C4<1>, C4<1>;
L_0x555556ccf230 .functor AND 1, L_0x555556ccf4d0, L_0x555556ccf670, C4<1>, C4<1>;
L_0x555556ccf2a0 .functor OR 1, L_0x555556ccf1c0, L_0x555556ccf230, C4<0>, C4<0>;
L_0x555556ccf310 .functor AND 1, L_0x555556ccf4d0, L_0x555556ccf7a0, C4<1>, C4<1>;
L_0x555556ccf3c0 .functor OR 1, L_0x555556ccf2a0, L_0x555556ccf310, C4<0>, C4<0>;
v0x5555568b81f0_0 .net *"_ivl_0", 0 0, L_0x555556ccf0e0;  1 drivers
v0x5555568b82f0_0 .net *"_ivl_10", 0 0, L_0x555556ccf310;  1 drivers
v0x5555568b3fa0_0 .net *"_ivl_4", 0 0, L_0x555556ccf1c0;  1 drivers
v0x5555568b4080_0 .net *"_ivl_6", 0 0, L_0x555556ccf230;  1 drivers
v0x5555568b53d0_0 .net *"_ivl_8", 0 0, L_0x555556ccf2a0;  1 drivers
v0x5555568b1180_0 .net "c_in", 0 0, L_0x555556ccf7a0;  1 drivers
v0x5555568b1240_0 .net "c_out", 0 0, L_0x555556ccf3c0;  1 drivers
v0x5555568b25b0_0 .net "s", 0 0, L_0x555556ccf150;  1 drivers
v0x5555568b2650_0 .net "x", 0 0, L_0x555556ccf4d0;  1 drivers
v0x5555568ae410_0 .net "y", 0 0, L_0x555556ccf670;  1 drivers
S_0x5555568af790 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x5555568b5500 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555568ab540 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555568af790;
 .timescale -12 -12;
S_0x5555568ac970 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568ab540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ccf600 .functor XOR 1, L_0x555556ccfe00, L_0x555556ccff30, C4<0>, C4<0>;
L_0x555556ccf9e0 .functor XOR 1, L_0x555556ccf600, L_0x555556cd00f0, C4<0>, C4<0>;
L_0x555556ccfa50 .functor AND 1, L_0x555556ccff30, L_0x555556cd00f0, C4<1>, C4<1>;
L_0x555556ccfac0 .functor AND 1, L_0x555556ccfe00, L_0x555556ccff30, C4<1>, C4<1>;
L_0x555556ccfb30 .functor OR 1, L_0x555556ccfa50, L_0x555556ccfac0, C4<0>, C4<0>;
L_0x555556ccfc40 .functor AND 1, L_0x555556ccfe00, L_0x555556cd00f0, C4<1>, C4<1>;
L_0x555556ccfcf0 .functor OR 1, L_0x555556ccfb30, L_0x555556ccfc40, C4<0>, C4<0>;
v0x5555568a8720_0 .net *"_ivl_0", 0 0, L_0x555556ccf600;  1 drivers
v0x5555568a8820_0 .net *"_ivl_10", 0 0, L_0x555556ccfc40;  1 drivers
v0x5555568a9b50_0 .net *"_ivl_4", 0 0, L_0x555556ccfa50;  1 drivers
v0x5555568a9c10_0 .net *"_ivl_6", 0 0, L_0x555556ccfac0;  1 drivers
v0x5555569899c0_0 .net *"_ivl_8", 0 0, L_0x555556ccfb30;  1 drivers
v0x555556970aa0_0 .net "c_in", 0 0, L_0x555556cd00f0;  1 drivers
v0x555556970b60_0 .net "c_out", 0 0, L_0x555556ccfcf0;  1 drivers
v0x5555569853b0_0 .net "s", 0 0, L_0x555556ccf9e0;  1 drivers
v0x555556985450_0 .net "x", 0 0, L_0x555556ccfe00;  1 drivers
v0x555556986890_0 .net "y", 0 0, L_0x555556ccff30;  1 drivers
S_0x555556982590 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x5555563aaba0 .param/l "i" 0 19 14, +C4<0110>;
S_0x5555569839c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556982590;
 .timescale -12 -12;
S_0x55555697f770 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569839c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd0220 .functor XOR 1, L_0x555556cd0700, L_0x555556cd08d0, C4<0>, C4<0>;
L_0x555556cd0290 .functor XOR 1, L_0x555556cd0220, L_0x555556cd0970, C4<0>, C4<0>;
L_0x555556cd0300 .functor AND 1, L_0x555556cd08d0, L_0x555556cd0970, C4<1>, C4<1>;
L_0x555556cd0370 .functor AND 1, L_0x555556cd0700, L_0x555556cd08d0, C4<1>, C4<1>;
L_0x555556cd0430 .functor OR 1, L_0x555556cd0300, L_0x555556cd0370, C4<0>, C4<0>;
L_0x555556cd0540 .functor AND 1, L_0x555556cd0700, L_0x555556cd0970, C4<1>, C4<1>;
L_0x555556cd05f0 .functor OR 1, L_0x555556cd0430, L_0x555556cd0540, C4<0>, C4<0>;
v0x555556980ba0_0 .net *"_ivl_0", 0 0, L_0x555556cd0220;  1 drivers
v0x555556980ca0_0 .net *"_ivl_10", 0 0, L_0x555556cd0540;  1 drivers
v0x55555697c950_0 .net *"_ivl_4", 0 0, L_0x555556cd0300;  1 drivers
v0x55555697ca30_0 .net *"_ivl_6", 0 0, L_0x555556cd0370;  1 drivers
v0x55555697dd80_0 .net *"_ivl_8", 0 0, L_0x555556cd0430;  1 drivers
v0x555556979b30_0 .net "c_in", 0 0, L_0x555556cd0970;  1 drivers
v0x555556979bf0_0 .net "c_out", 0 0, L_0x555556cd05f0;  1 drivers
v0x55555697af60_0 .net "s", 0 0, L_0x555556cd0290;  1 drivers
v0x55555697b000_0 .net "x", 0 0, L_0x555556cd0700;  1 drivers
v0x555556976dc0_0 .net "y", 0 0, L_0x555556cd08d0;  1 drivers
S_0x555556978140 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x55555697deb0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556973ef0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556978140;
 .timescale -12 -12;
S_0x555556975320 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556973ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd0b50 .functor XOR 1, L_0x555556cd0830, L_0x555556cd11d0, C4<0>, C4<0>;
L_0x555556cd0bc0 .functor XOR 1, L_0x555556cd0b50, L_0x555556cd0aa0, C4<0>, C4<0>;
L_0x555556cd0c30 .functor AND 1, L_0x555556cd11d0, L_0x555556cd0aa0, C4<1>, C4<1>;
L_0x555556cd0ca0 .functor AND 1, L_0x555556cd0830, L_0x555556cd11d0, C4<1>, C4<1>;
L_0x555556cd0d60 .functor OR 1, L_0x555556cd0c30, L_0x555556cd0ca0, C4<0>, C4<0>;
L_0x555556cd0e70 .functor AND 1, L_0x555556cd0830, L_0x555556cd0aa0, C4<1>, C4<1>;
L_0x555556cd0f20 .functor OR 1, L_0x555556cd0d60, L_0x555556cd0e70, C4<0>, C4<0>;
v0x555556971120_0 .net *"_ivl_0", 0 0, L_0x555556cd0b50;  1 drivers
v0x555556971220_0 .net *"_ivl_10", 0 0, L_0x555556cd0e70;  1 drivers
v0x555556972500_0 .net *"_ivl_4", 0 0, L_0x555556cd0c30;  1 drivers
v0x5555569725e0_0 .net *"_ivl_6", 0 0, L_0x555556cd0ca0;  1 drivers
v0x555556957a60_0 .net *"_ivl_8", 0 0, L_0x555556cd0d60;  1 drivers
v0x55555696c370_0 .net "c_in", 0 0, L_0x555556cd0aa0;  1 drivers
v0x55555696c430_0 .net "c_out", 0 0, L_0x555556cd0f20;  1 drivers
v0x55555696d7a0_0 .net "s", 0 0, L_0x555556cd0bc0;  1 drivers
v0x55555696d840_0 .net "x", 0 0, L_0x555556cd0830;  1 drivers
v0x555556969600_0 .net "y", 0 0, L_0x555556cd11d0;  1 drivers
S_0x55555696a980 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x5555568eecb0;
 .timescale -12 -12;
P_0x55555640aa50 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556967b60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555696a980;
 .timescale -12 -12;
S_0x555556963910 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556967b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd1440 .functor XOR 1, L_0x555556cd1920, L_0x555556cd1380, C4<0>, C4<0>;
L_0x555556cd14b0 .functor XOR 1, L_0x555556cd1440, L_0x555556cd1bb0, C4<0>, C4<0>;
L_0x555556cd1520 .functor AND 1, L_0x555556cd1380, L_0x555556cd1bb0, C4<1>, C4<1>;
L_0x555556cd1590 .functor AND 1, L_0x555556cd1920, L_0x555556cd1380, C4<1>, C4<1>;
L_0x555556cd1650 .functor OR 1, L_0x555556cd1520, L_0x555556cd1590, C4<0>, C4<0>;
L_0x555556cd1760 .functor AND 1, L_0x555556cd1920, L_0x555556cd1bb0, C4<1>, C4<1>;
L_0x555556cd1810 .functor OR 1, L_0x555556cd1650, L_0x555556cd1760, C4<0>, C4<0>;
v0x555556964d40_0 .net *"_ivl_0", 0 0, L_0x555556cd1440;  1 drivers
v0x555556964e40_0 .net *"_ivl_10", 0 0, L_0x555556cd1760;  1 drivers
v0x555556960af0_0 .net *"_ivl_4", 0 0, L_0x555556cd1520;  1 drivers
v0x555556960bd0_0 .net *"_ivl_6", 0 0, L_0x555556cd1590;  1 drivers
v0x555556961f20_0 .net *"_ivl_8", 0 0, L_0x555556cd1650;  1 drivers
v0x55555695dcd0_0 .net "c_in", 0 0, L_0x555556cd1bb0;  1 drivers
v0x55555695dd90_0 .net "c_out", 0 0, L_0x555556cd1810;  1 drivers
v0x55555695f100_0 .net "s", 0 0, L_0x555556cd14b0;  1 drivers
v0x55555695f1a0_0 .net "x", 0 0, L_0x555556cd1920;  1 drivers
v0x55555695af60_0 .net "y", 0 0, L_0x555556cd1380;  1 drivers
S_0x5555569257e0 .scope module, "neg_b_im" "pos_2_neg" 18 84, 19 39 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555563f6570 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556cd2a70 .functor NOT 8, L_0x555556cd3140, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55555693a2e0_0 .net *"_ivl_0", 7 0, L_0x555556cd2a70;  1 drivers
L_0x7f312abd2eb8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55555693b660_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2eb8;  1 drivers
v0x55555693b740_0 .net "neg", 7 0, L_0x555556cd2c00;  alias, 1 drivers
v0x555556937410_0 .net "pos", 7 0, L_0x555556cd3140;  alias, 1 drivers
L_0x555556cd2c00 .arith/sum 8, L_0x555556cd2a70, L_0x7f312abd2eb8;
S_0x555556938840 .scope module, "neg_b_re" "pos_2_neg" 18 77, 19 39 0, S_0x555556b51820;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555563f83a0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556cd2960 .functor NOT 8, L_0x555556cd3040, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555569345f0_0 .net *"_ivl_0", 7 0, L_0x555556cd2960;  1 drivers
L_0x7f312abd2e70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555569346f0_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2e70;  1 drivers
v0x555556935a20_0 .net "neg", 7 0, L_0x555556cd29d0;  alias, 1 drivers
v0x555556935b00_0 .net "pos", 7 0, L_0x555556cd3040;  alias, 1 drivers
L_0x555556cd29d0 .arith/sum 8, L_0x555556cd2960, L_0x7f312abd2e70;
S_0x5555569317d0 .scope module, "twid_mult" "twiddle_mult" 18 28, 20 1 0, S_0x555556b51820;
 .timescale -7 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556932c00 .param/l "CALC_I" 1 20 136, C4<11>;
P_0x555556932c40 .param/l "CALC_R" 1 20 135, C4<10>;
P_0x555556932c80 .param/l "CALC_Z" 1 20 134, C4<01>;
P_0x555556932cc0 .param/l "IDLE" 1 20 133, C4<00>;
v0x5555563925d0_0 .net *"_ivl_1", 0 0, L_0x555556ca7c20;  1 drivers
v0x5555563bba00_0 .net *"_ivl_17", 0 0, L_0x555556cbcb70;  1 drivers
v0x5555563bbae0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x5555563bbbb0_0 .var "data_valid", 0 0;
v0x5555563bbc50_0 .net "i_c", 7 0, L_0x555556cd31e0;  alias, 1 drivers
v0x5555563bbd30_0 .net "i_c_minus_s", 8 0, L_0x555556cd3420;  alias, 1 drivers
v0x5555563bbe10_0 .net "i_c_plus_s", 8 0, L_0x555556cd32f0;  alias, 1 drivers
v0x5555563c6400_0 .net "i_x", 7 0, L_0x555556cbcff0;  1 drivers
v0x5555563c64e0_0 .net "i_y", 7 0, L_0x555556cbd120;  1 drivers
v0x5555563c65c0_0 .var "o_Im_out", 7 0;
v0x5555563c66a0_0 .var "o_Re_out", 7 0;
v0x5555563c6780_0 .var "reg_z", 16 0;
v0x5555563cff40_0 .var "sel", 1 0;
v0x5555563d0000_0 .net "start", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x5555563d00f0_0 .var "start_mult", 0 0;
v0x5555563d0190_0 .var "state", 1 0;
v0x5555563d0250_0 .net "w_8Bit_mux", 7 0, v0x5555563137f0_0;  1 drivers
v0x5555563d51f0_0 .net "w_9Bit_mux", 8 0, v0x555556305da0_0;  1 drivers
v0x5555563d52e0_0 .net "w_add_answer", 8 0, L_0x555556ca7110;  1 drivers
v0x5555563d53a0_0 .net "w_i_out", 7 0, L_0x555556cb0ba0;  1 drivers
v0x5555563d5440_0 .net "w_mult", 16 0, v0x5555562d3d00_0;  1 drivers
v0x5555563d54e0_0 .net "w_mult_dv", 0 0, v0x5555562ddc10_0;  1 drivers
v0x5555563d5580_0 .net "w_neg_y", 8 0, L_0x555556cbc9c0;  1 drivers
v0x5555563dd050_0 .net "w_neg_z", 16 0, L_0x555556cbce00;  1 drivers
v0x5555563dd0f0_0 .net "w_r_out", 7 0, L_0x555556cabf50;  1 drivers
v0x5555563dd1c0_0 .net "w_z", 16 0, v0x5555563c6780_0;  1 drivers
L_0x555556ca7c20 .part L_0x555556cbcff0, 7, 1;
L_0x555556ca7cc0 .concat [ 8 1 0 0], L_0x555556cbcff0, L_0x555556ca7c20;
L_0x555556cac220 .part v0x5555562d3d00_0, 7, 8;
L_0x555556cac8a0 .part v0x5555563c6780_0, 7, 8;
L_0x555556cb0e70 .part v0x5555562d3d00_0, 7, 8;
L_0x555556cb14a0 .part L_0x555556cbce00, 7, 8;
L_0x555556cb15d0 .concat [ 8 8 8 0], L_0x555556cd31e0, L_0x555556cbd120, L_0x555556cbcff0;
L_0x555556cb16c0 .concat [ 9 9 9 0], L_0x555556ca7110, L_0x555556cd3420, L_0x555556cd32f0;
L_0x555556cbcb70 .part L_0x555556cbd120, 7, 1;
L_0x555556cbcc60 .concat [ 8 1 0 0], L_0x555556cbd120, L_0x555556cbcb70;
S_0x55555692fde0 .scope module, "adder_E" "N_bit_adder" 20 32, 19 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563f7150 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x5555567f4ce0_0 .net "answer", 8 0, L_0x555556ca7110;  alias, 1 drivers
v0x5555567f4dc0_0 .net "carry", 8 0, L_0x555556ca77c0;  1 drivers
v0x5555567f6110_0 .net "carry_out", 0 0, L_0x555556ca74b0;  1 drivers
v0x5555567f61b0_0 .net "input1", 8 0, L_0x555556ca7cc0;  1 drivers
v0x5555567f1ec0_0 .net "input2", 8 0, L_0x555556cbc9c0;  alias, 1 drivers
L_0x555556ca2c30 .part L_0x555556ca7cc0, 0, 1;
L_0x555556ca2cd0 .part L_0x555556cbc9c0, 0, 1;
L_0x555556ca3300 .part L_0x555556ca7cc0, 1, 1;
L_0x555556ca3430 .part L_0x555556cbc9c0, 1, 1;
L_0x555556ca35f0 .part L_0x555556ca77c0, 0, 1;
L_0x555556ca3bc0 .part L_0x555556ca7cc0, 2, 1;
L_0x555556ca3cf0 .part L_0x555556cbc9c0, 2, 1;
L_0x555556ca3e20 .part L_0x555556ca77c0, 1, 1;
L_0x555556ca4490 .part L_0x555556ca7cc0, 3, 1;
L_0x555556ca4650 .part L_0x555556cbc9c0, 3, 1;
L_0x555556ca47e0 .part L_0x555556ca77c0, 2, 1;
L_0x555556ca4d10 .part L_0x555556ca7cc0, 4, 1;
L_0x555556ca4eb0 .part L_0x555556cbc9c0, 4, 1;
L_0x555556ca4fe0 .part L_0x555556ca77c0, 3, 1;
L_0x555556ca5580 .part L_0x555556ca7cc0, 5, 1;
L_0x555556ca56b0 .part L_0x555556cbc9c0, 5, 1;
L_0x555556ca5980 .part L_0x555556ca77c0, 4, 1;
L_0x555556ca5ec0 .part L_0x555556ca7cc0, 6, 1;
L_0x555556ca6090 .part L_0x555556cbc9c0, 6, 1;
L_0x555556ca6130 .part L_0x555556ca77c0, 5, 1;
L_0x555556ca5ff0 .part L_0x555556ca7cc0, 7, 1;
L_0x555556ca6950 .part L_0x555556cbc9c0, 7, 1;
L_0x555556ca6260 .part L_0x555556ca77c0, 6, 1;
L_0x555556ca6fe0 .part L_0x555556ca7cc0, 8, 1;
L_0x555556ca69f0 .part L_0x555556cbc9c0, 8, 1;
L_0x555556ca7270 .part L_0x555556ca77c0, 7, 1;
LS_0x555556ca7110_0_0 .concat8 [ 1 1 1 1], L_0x555556ca2580, L_0x555556ca2de0, L_0x555556ca3790, L_0x555556ca4010;
LS_0x555556ca7110_0_4 .concat8 [ 1 1 1 1], L_0x555556ca4980, L_0x555556ca51a0, L_0x555556ca5a90, L_0x555556ca6380;
LS_0x555556ca7110_0_8 .concat8 [ 1 0 0 0], L_0x555556ca6bb0;
L_0x555556ca7110 .concat8 [ 4 4 1 0], LS_0x555556ca7110_0_0, LS_0x555556ca7110_0_4, LS_0x555556ca7110_0_8;
LS_0x555556ca77c0_0_0 .concat8 [ 1 1 1 1], L_0x555556ca2b70, L_0x555556ca31f0, L_0x555556ca3ab0, L_0x555556ca4380;
LS_0x555556ca77c0_0_4 .concat8 [ 1 1 1 1], L_0x555556ca4c00, L_0x555556ca5470, L_0x555556ca5db0, L_0x555556ca66a0;
LS_0x555556ca77c0_0_8 .concat8 [ 1 0 0 0], L_0x555556ca6ed0;
L_0x555556ca77c0 .concat8 [ 4 4 1 0], LS_0x555556ca77c0_0_0, LS_0x555556ca77c0_0_4, LS_0x555556ca77c0_0_8;
L_0x555556ca74b0 .part L_0x555556ca77c0, 8, 1;
S_0x55555692bb90 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563ecc20 .param/l "i" 0 19 14, +C4<00>;
S_0x55555692cfc0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x55555692bb90;
 .timescale -12 -12;
S_0x555556928d70 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x55555692cfc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556ca2580 .functor XOR 1, L_0x555556ca2c30, L_0x555556ca2cd0, C4<0>, C4<0>;
L_0x555556ca2b70 .functor AND 1, L_0x555556ca2c30, L_0x555556ca2cd0, C4<1>, C4<1>;
v0x55555692eab0_0 .net "c", 0 0, L_0x555556ca2b70;  1 drivers
v0x55555692a1a0_0 .net "s", 0 0, L_0x555556ca2580;  1 drivers
v0x55555692a280_0 .net "x", 0 0, L_0x555556ca2c30;  1 drivers
v0x555556925f50_0 .net "y", 0 0, L_0x555556ca2cd0;  1 drivers
S_0x555556927380 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563ed310 .param/l "i" 0 19 14, +C4<01>;
S_0x55555693e9c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556927380;
 .timescale -12 -12;
S_0x5555569532d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555693e9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca2d70 .functor XOR 1, L_0x555556ca3300, L_0x555556ca3430, C4<0>, C4<0>;
L_0x555556ca2de0 .functor XOR 1, L_0x555556ca2d70, L_0x555556ca35f0, C4<0>, C4<0>;
L_0x555556ca2ea0 .functor AND 1, L_0x555556ca3430, L_0x555556ca35f0, C4<1>, C4<1>;
L_0x555556ca2fb0 .functor AND 1, L_0x555556ca3300, L_0x555556ca3430, C4<1>, C4<1>;
L_0x555556ca3070 .functor OR 1, L_0x555556ca2ea0, L_0x555556ca2fb0, C4<0>, C4<0>;
L_0x555556ca3180 .functor AND 1, L_0x555556ca3300, L_0x555556ca35f0, C4<1>, C4<1>;
L_0x555556ca31f0 .functor OR 1, L_0x555556ca3070, L_0x555556ca3180, C4<0>, C4<0>;
v0x555556954700_0 .net *"_ivl_0", 0 0, L_0x555556ca2d70;  1 drivers
v0x555556954800_0 .net *"_ivl_10", 0 0, L_0x555556ca3180;  1 drivers
v0x5555569504b0_0 .net *"_ivl_4", 0 0, L_0x555556ca2ea0;  1 drivers
v0x555556950590_0 .net *"_ivl_6", 0 0, L_0x555556ca2fb0;  1 drivers
v0x5555569518e0_0 .net *"_ivl_8", 0 0, L_0x555556ca3070;  1 drivers
v0x55555694d690_0 .net "c_in", 0 0, L_0x555556ca35f0;  1 drivers
v0x55555694d750_0 .net "c_out", 0 0, L_0x555556ca31f0;  1 drivers
v0x55555694eac0_0 .net "s", 0 0, L_0x555556ca2de0;  1 drivers
v0x55555694eb60_0 .net "x", 0 0, L_0x555556ca3300;  1 drivers
v0x55555694a870_0 .net "y", 0 0, L_0x555556ca3430;  1 drivers
S_0x55555694bca0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563ef7a0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556947a50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555694bca0;
 .timescale -12 -12;
S_0x555556948e80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556947a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca3720 .functor XOR 1, L_0x555556ca3bc0, L_0x555556ca3cf0, C4<0>, C4<0>;
L_0x555556ca3790 .functor XOR 1, L_0x555556ca3720, L_0x555556ca3e20, C4<0>, C4<0>;
L_0x555556ca3800 .functor AND 1, L_0x555556ca3cf0, L_0x555556ca3e20, C4<1>, C4<1>;
L_0x555556ca3870 .functor AND 1, L_0x555556ca3bc0, L_0x555556ca3cf0, C4<1>, C4<1>;
L_0x555556ca3930 .functor OR 1, L_0x555556ca3800, L_0x555556ca3870, C4<0>, C4<0>;
L_0x555556ca3a40 .functor AND 1, L_0x555556ca3bc0, L_0x555556ca3e20, C4<1>, C4<1>;
L_0x555556ca3ab0 .functor OR 1, L_0x555556ca3930, L_0x555556ca3a40, C4<0>, C4<0>;
v0x555556944c30_0 .net *"_ivl_0", 0 0, L_0x555556ca3720;  1 drivers
v0x555556944d30_0 .net *"_ivl_10", 0 0, L_0x555556ca3a40;  1 drivers
v0x555556946060_0 .net *"_ivl_4", 0 0, L_0x555556ca3800;  1 drivers
v0x555556941e10_0 .net *"_ivl_6", 0 0, L_0x555556ca3870;  1 drivers
v0x555556941ef0_0 .net *"_ivl_8", 0 0, L_0x555556ca3930;  1 drivers
v0x555556943240_0 .net "c_in", 0 0, L_0x555556ca3e20;  1 drivers
v0x555556943300_0 .net "c_out", 0 0, L_0x555556ca3ab0;  1 drivers
v0x55555693f040_0 .net "s", 0 0, L_0x555556ca3790;  1 drivers
v0x55555693f0e0_0 .net "x", 0 0, L_0x555556ca3bc0;  1 drivers
v0x555556940420_0 .net "y", 0 0, L_0x555556ca3cf0;  1 drivers
S_0x555556803ba0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563efd30 .param/l "i" 0 19 14, +C4<011>;
S_0x55555682f6f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556803ba0;
 .timescale -12 -12;
S_0x555556830b20 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555682f6f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca3fa0 .functor XOR 1, L_0x555556ca4490, L_0x555556ca4650, C4<0>, C4<0>;
L_0x555556ca4010 .functor XOR 1, L_0x555556ca3fa0, L_0x555556ca47e0, C4<0>, C4<0>;
L_0x555556ca4080 .functor AND 1, L_0x555556ca4650, L_0x555556ca47e0, C4<1>, C4<1>;
L_0x555556ca4140 .functor AND 1, L_0x555556ca4490, L_0x555556ca4650, C4<1>, C4<1>;
L_0x555556ca4200 .functor OR 1, L_0x555556ca4080, L_0x555556ca4140, C4<0>, C4<0>;
L_0x555556ca4310 .functor AND 1, L_0x555556ca4490, L_0x555556ca47e0, C4<1>, C4<1>;
L_0x555556ca4380 .functor OR 1, L_0x555556ca4200, L_0x555556ca4310, C4<0>, C4<0>;
v0x55555682c8d0_0 .net *"_ivl_0", 0 0, L_0x555556ca3fa0;  1 drivers
v0x55555682c9d0_0 .net *"_ivl_10", 0 0, L_0x555556ca4310;  1 drivers
v0x55555682dd00_0 .net *"_ivl_4", 0 0, L_0x555556ca4080;  1 drivers
v0x55555682dde0_0 .net *"_ivl_6", 0 0, L_0x555556ca4140;  1 drivers
v0x555556829ab0_0 .net *"_ivl_8", 0 0, L_0x555556ca4200;  1 drivers
v0x55555682aee0_0 .net "c_in", 0 0, L_0x555556ca47e0;  1 drivers
v0x55555682afa0_0 .net "c_out", 0 0, L_0x555556ca4380;  1 drivers
v0x555556826c90_0 .net "s", 0 0, L_0x555556ca4010;  1 drivers
v0x555556826d30_0 .net "x", 0 0, L_0x555556ca4490;  1 drivers
v0x5555568280c0_0 .net "y", 0 0, L_0x555556ca4650;  1 drivers
S_0x555556823e70 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563e4840 .param/l "i" 0 19 14, +C4<0100>;
S_0x5555568252a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556823e70;
 .timescale -12 -12;
S_0x555556821050 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568252a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca4910 .functor XOR 1, L_0x555556ca4d10, L_0x555556ca4eb0, C4<0>, C4<0>;
L_0x555556ca4980 .functor XOR 1, L_0x555556ca4910, L_0x555556ca4fe0, C4<0>, C4<0>;
L_0x555556ca49f0 .functor AND 1, L_0x555556ca4eb0, L_0x555556ca4fe0, C4<1>, C4<1>;
L_0x555556ca4a60 .functor AND 1, L_0x555556ca4d10, L_0x555556ca4eb0, C4<1>, C4<1>;
L_0x555556ca4ad0 .functor OR 1, L_0x555556ca49f0, L_0x555556ca4a60, C4<0>, C4<0>;
L_0x555556ca4b90 .functor AND 1, L_0x555556ca4d10, L_0x555556ca4fe0, C4<1>, C4<1>;
L_0x555556ca4c00 .functor OR 1, L_0x555556ca4ad0, L_0x555556ca4b90, C4<0>, C4<0>;
v0x555556822480_0 .net *"_ivl_0", 0 0, L_0x555556ca4910;  1 drivers
v0x555556822580_0 .net *"_ivl_10", 0 0, L_0x555556ca4b90;  1 drivers
v0x55555681e230_0 .net *"_ivl_4", 0 0, L_0x555556ca49f0;  1 drivers
v0x55555681e310_0 .net *"_ivl_6", 0 0, L_0x555556ca4a60;  1 drivers
v0x55555681f660_0 .net *"_ivl_8", 0 0, L_0x555556ca4ad0;  1 drivers
v0x55555681b410_0 .net "c_in", 0 0, L_0x555556ca4fe0;  1 drivers
v0x55555681b4d0_0 .net "c_out", 0 0, L_0x555556ca4c00;  1 drivers
v0x55555681c840_0 .net "s", 0 0, L_0x555556ca4980;  1 drivers
v0x55555681c8e0_0 .net "x", 0 0, L_0x555556ca4d10;  1 drivers
v0x5555568186a0_0 .net "y", 0 0, L_0x555556ca4eb0;  1 drivers
S_0x555556819a20 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x55555681f790 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555568157d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556819a20;
 .timescale -12 -12;
S_0x555556816c00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568157d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca4e40 .functor XOR 1, L_0x555556ca5580, L_0x555556ca56b0, C4<0>, C4<0>;
L_0x555556ca51a0 .functor XOR 1, L_0x555556ca4e40, L_0x555556ca5980, C4<0>, C4<0>;
L_0x555556ca5210 .functor AND 1, L_0x555556ca56b0, L_0x555556ca5980, C4<1>, C4<1>;
L_0x555556ca5280 .functor AND 1, L_0x555556ca5580, L_0x555556ca56b0, C4<1>, C4<1>;
L_0x555556ca52f0 .functor OR 1, L_0x555556ca5210, L_0x555556ca5280, C4<0>, C4<0>;
L_0x555556ca5400 .functor AND 1, L_0x555556ca5580, L_0x555556ca5980, C4<1>, C4<1>;
L_0x555556ca5470 .functor OR 1, L_0x555556ca52f0, L_0x555556ca5400, C4<0>, C4<0>;
v0x5555568129b0_0 .net *"_ivl_0", 0 0, L_0x555556ca4e40;  1 drivers
v0x555556812ab0_0 .net *"_ivl_10", 0 0, L_0x555556ca5400;  1 drivers
v0x555556813de0_0 .net *"_ivl_4", 0 0, L_0x555556ca5210;  1 drivers
v0x555556813ea0_0 .net *"_ivl_6", 0 0, L_0x555556ca5280;  1 drivers
v0x55555680fb90_0 .net *"_ivl_8", 0 0, L_0x555556ca52f0;  1 drivers
v0x555556810fc0_0 .net "c_in", 0 0, L_0x555556ca5980;  1 drivers
v0x555556811080_0 .net "c_out", 0 0, L_0x555556ca5470;  1 drivers
v0x55555680cd70_0 .net "s", 0 0, L_0x555556ca51a0;  1 drivers
v0x55555680ce10_0 .net "x", 0 0, L_0x555556ca5580;  1 drivers
v0x55555680e250_0 .net "y", 0 0, L_0x555556ca56b0;  1 drivers
S_0x555556809f50 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563dedb0 .param/l "i" 0 19 14, +C4<0110>;
S_0x55555680b380 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556809f50;
 .timescale -12 -12;
S_0x555556807130 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555680b380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca5a20 .functor XOR 1, L_0x555556ca5ec0, L_0x555556ca6090, C4<0>, C4<0>;
L_0x555556ca5a90 .functor XOR 1, L_0x555556ca5a20, L_0x555556ca6130, C4<0>, C4<0>;
L_0x555556ca5b00 .functor AND 1, L_0x555556ca6090, L_0x555556ca6130, C4<1>, C4<1>;
L_0x555556ca5b70 .functor AND 1, L_0x555556ca5ec0, L_0x555556ca6090, C4<1>, C4<1>;
L_0x555556ca5c30 .functor OR 1, L_0x555556ca5b00, L_0x555556ca5b70, C4<0>, C4<0>;
L_0x555556ca5d40 .functor AND 1, L_0x555556ca5ec0, L_0x555556ca6130, C4<1>, C4<1>;
L_0x555556ca5db0 .functor OR 1, L_0x555556ca5c30, L_0x555556ca5d40, C4<0>, C4<0>;
v0x555556808560_0 .net *"_ivl_0", 0 0, L_0x555556ca5a20;  1 drivers
v0x555556808660_0 .net *"_ivl_10", 0 0, L_0x555556ca5d40;  1 drivers
v0x555556804310_0 .net *"_ivl_4", 0 0, L_0x555556ca5b00;  1 drivers
v0x5555568043f0_0 .net *"_ivl_6", 0 0, L_0x555556ca5b70;  1 drivers
v0x555556805740_0 .net *"_ivl_8", 0 0, L_0x555556ca5c30;  1 drivers
v0x5555567d6180_0 .net "c_in", 0 0, L_0x555556ca6130;  1 drivers
v0x5555567d6240_0 .net "c_out", 0 0, L_0x555556ca5db0;  1 drivers
v0x5555567e7b80_0 .net "s", 0 0, L_0x555556ca5a90;  1 drivers
v0x5555567e7c20_0 .net "x", 0 0, L_0x555556ca5ec0;  1 drivers
v0x5555567e9060_0 .net "y", 0 0, L_0x555556ca6090;  1 drivers
S_0x5555567e4d60 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x555556805870 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555567e6190 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567e4d60;
 .timescale -12 -12;
S_0x5555567e1f40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567e6190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca6310 .functor XOR 1, L_0x555556ca5ff0, L_0x555556ca6950, C4<0>, C4<0>;
L_0x555556ca6380 .functor XOR 1, L_0x555556ca6310, L_0x555556ca6260, C4<0>, C4<0>;
L_0x555556ca63f0 .functor AND 1, L_0x555556ca6950, L_0x555556ca6260, C4<1>, C4<1>;
L_0x555556ca6460 .functor AND 1, L_0x555556ca5ff0, L_0x555556ca6950, C4<1>, C4<1>;
L_0x555556ca6520 .functor OR 1, L_0x555556ca63f0, L_0x555556ca6460, C4<0>, C4<0>;
L_0x555556ca6630 .functor AND 1, L_0x555556ca5ff0, L_0x555556ca6260, C4<1>, C4<1>;
L_0x555556ca66a0 .functor OR 1, L_0x555556ca6520, L_0x555556ca6630, C4<0>, C4<0>;
v0x5555567e3370_0 .net *"_ivl_0", 0 0, L_0x555556ca6310;  1 drivers
v0x5555567e3470_0 .net *"_ivl_10", 0 0, L_0x555556ca6630;  1 drivers
v0x5555567df120_0 .net *"_ivl_4", 0 0, L_0x555556ca63f0;  1 drivers
v0x5555567df200_0 .net *"_ivl_6", 0 0, L_0x555556ca6460;  1 drivers
v0x5555567e0550_0 .net *"_ivl_8", 0 0, L_0x555556ca6520;  1 drivers
v0x5555567dc300_0 .net "c_in", 0 0, L_0x555556ca6260;  1 drivers
v0x5555567dc3c0_0 .net "c_out", 0 0, L_0x555556ca66a0;  1 drivers
v0x5555567dd730_0 .net "s", 0 0, L_0x555556ca6380;  1 drivers
v0x5555567dd7d0_0 .net "x", 0 0, L_0x555556ca5ff0;  1 drivers
v0x5555567d9590_0 .net "y", 0 0, L_0x555556ca6950;  1 drivers
S_0x5555567da910 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x55555692fde0;
 .timescale -12 -12;
P_0x5555563e4980 .param/l "i" 0 19 14, +C4<01000>;
S_0x5555567d7af0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567da910;
 .timescale -12 -12;
S_0x5555567ebbb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567d7af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca6b40 .functor XOR 1, L_0x555556ca6fe0, L_0x555556ca69f0, C4<0>, C4<0>;
L_0x555556ca6bb0 .functor XOR 1, L_0x555556ca6b40, L_0x555556ca7270, C4<0>, C4<0>;
L_0x555556ca6c20 .functor AND 1, L_0x555556ca69f0, L_0x555556ca7270, C4<1>, C4<1>;
L_0x555556ca6c90 .functor AND 1, L_0x555556ca6fe0, L_0x555556ca69f0, C4<1>, C4<1>;
L_0x555556ca6d50 .functor OR 1, L_0x555556ca6c20, L_0x555556ca6c90, C4<0>, C4<0>;
L_0x555556ca6e60 .functor AND 1, L_0x555556ca6fe0, L_0x555556ca7270, C4<1>, C4<1>;
L_0x555556ca6ed0 .functor OR 1, L_0x555556ca6d50, L_0x555556ca6e60, C4<0>, C4<0>;
v0x5555567fd740_0 .net *"_ivl_0", 0 0, L_0x555556ca6b40;  1 drivers
v0x5555567fd840_0 .net *"_ivl_10", 0 0, L_0x555556ca6e60;  1 drivers
v0x5555567feb70_0 .net *"_ivl_4", 0 0, L_0x555556ca6c20;  1 drivers
v0x5555567fec50_0 .net *"_ivl_6", 0 0, L_0x555556ca6c90;  1 drivers
v0x5555567fa920_0 .net *"_ivl_8", 0 0, L_0x555556ca6d50;  1 drivers
v0x5555567fbd50_0 .net "c_in", 0 0, L_0x555556ca7270;  1 drivers
v0x5555567fbe10_0 .net "c_out", 0 0, L_0x555556ca6ed0;  1 drivers
v0x5555567f7b00_0 .net "s", 0 0, L_0x555556ca6bb0;  1 drivers
v0x5555567f7ba0_0 .net "x", 0 0, L_0x555556ca6fe0;  1 drivers
v0x5555567f8fe0_0 .net "y", 0 0, L_0x555556ca69f0;  1 drivers
S_0x5555567f32f0 .scope module, "adder_I" "N_bit_adder" 20 49, 19 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563d9ae0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x55555683e3d0_0 .net "answer", 7 0, L_0x555556cb0ba0;  alias, 1 drivers
v0x55555683e4b0_0 .net "carry", 7 0, L_0x555556cb0ae0;  1 drivers
v0x55555683f800_0 .net "carry_out", 0 0, L_0x555556cb1320;  1 drivers
v0x55555683f8a0_0 .net "input1", 7 0, L_0x555556cb0e70;  1 drivers
v0x55555683b5b0_0 .net "input2", 7 0, L_0x555556cb14a0;  1 drivers
L_0x555556cacb10 .part L_0x555556cb0e70, 0, 1;
L_0x555556cacbb0 .part L_0x555556cb14a0, 0, 1;
L_0x555556cad220 .part L_0x555556cb0e70, 1, 1;
L_0x555556cad2c0 .part L_0x555556cb14a0, 1, 1;
L_0x555556cad3f0 .part L_0x555556cb0ae0, 0, 1;
L_0x555556cadaa0 .part L_0x555556cb0e70, 2, 1;
L_0x555556cadc10 .part L_0x555556cb14a0, 2, 1;
L_0x555556cadd40 .part L_0x555556cb0ae0, 1, 1;
L_0x555556cae3b0 .part L_0x555556cb0e70, 3, 1;
L_0x555556cae570 .part L_0x555556cb14a0, 3, 1;
L_0x555556cae790 .part L_0x555556cb0ae0, 2, 1;
L_0x555556caecb0 .part L_0x555556cb0e70, 4, 1;
L_0x555556caee50 .part L_0x555556cb14a0, 4, 1;
L_0x555556caef80 .part L_0x555556cb0ae0, 3, 1;
L_0x555556caf560 .part L_0x555556cb0e70, 5, 1;
L_0x555556caf690 .part L_0x555556cb14a0, 5, 1;
L_0x555556caf850 .part L_0x555556cb0ae0, 4, 1;
L_0x555556cafe60 .part L_0x555556cb0e70, 6, 1;
L_0x555556cb0030 .part L_0x555556cb14a0, 6, 1;
L_0x555556cb00d0 .part L_0x555556cb0ae0, 5, 1;
L_0x555556caff90 .part L_0x555556cb0e70, 7, 1;
L_0x555556cb0930 .part L_0x555556cb14a0, 7, 1;
L_0x555556cb0200 .part L_0x555556cb0ae0, 6, 1;
LS_0x555556cb0ba0_0_0 .concat8 [ 1 1 1 1], L_0x555556cac990, L_0x555556caccc0, L_0x555556cad590, L_0x555556cadf30;
LS_0x555556cb0ba0_0_4 .concat8 [ 1 1 1 1], L_0x555556cae930, L_0x555556caf140, L_0x555556caf9f0, L_0x555556cb0320;
L_0x555556cb0ba0 .concat8 [ 4 4 0 0], LS_0x555556cb0ba0_0_0, LS_0x555556cb0ba0_0_4;
LS_0x555556cb0ae0_0_0 .concat8 [ 1 1 1 1], L_0x555556caca00, L_0x555556cad110, L_0x555556cad990, L_0x555556cae2a0;
LS_0x555556cb0ae0_0_4 .concat8 [ 1 1 1 1], L_0x555556caeba0, L_0x555556caf450, L_0x555556cafd50, L_0x555556cb0680;
L_0x555556cb0ae0 .concat8 [ 4 4 0 0], LS_0x555556cb0ae0_0_0, LS_0x555556cb0ae0_0_4;
L_0x555556cb1320 .part L_0x555556cb0ae0, 7, 1;
S_0x5555567f04d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x5555563d6760 .param/l "i" 0 19 14, +C4<00>;
S_0x5555567ec280 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x5555567f04d0;
 .timescale -12 -12;
S_0x5555567ed6b0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x5555567ec280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cac990 .functor XOR 1, L_0x555556cacb10, L_0x555556cacbb0, C4<0>, C4<0>;
L_0x555556caca00 .functor AND 1, L_0x555556cacb10, L_0x555556cacbb0, C4<1>, C4<1>;
v0x5555567ef1a0_0 .net "c", 0 0, L_0x555556caca00;  1 drivers
v0x5555567bd7c0_0 .net "s", 0 0, L_0x555556cac990;  1 drivers
v0x5555567bd8a0_0 .net "x", 0 0, L_0x555556cacb10;  1 drivers
v0x5555567d2210_0 .net "y", 0 0, L_0x555556cacbb0;  1 drivers
S_0x5555567d3640 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x5555563d33b0 .param/l "i" 0 19 14, +C4<01>;
S_0x5555567cf3f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567d3640;
 .timescale -12 -12;
S_0x5555567d0820 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567cf3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cacc50 .functor XOR 1, L_0x555556cad220, L_0x555556cad2c0, C4<0>, C4<0>;
L_0x555556caccc0 .functor XOR 1, L_0x555556cacc50, L_0x555556cad3f0, C4<0>, C4<0>;
L_0x555556cacd80 .functor AND 1, L_0x555556cad2c0, L_0x555556cad3f0, C4<1>, C4<1>;
L_0x555556cace90 .functor AND 1, L_0x555556cad220, L_0x555556cad2c0, C4<1>, C4<1>;
L_0x555556cacf50 .functor OR 1, L_0x555556cacd80, L_0x555556cace90, C4<0>, C4<0>;
L_0x555556cad060 .functor AND 1, L_0x555556cad220, L_0x555556cad3f0, C4<1>, C4<1>;
L_0x555556cad110 .functor OR 1, L_0x555556cacf50, L_0x555556cad060, C4<0>, C4<0>;
v0x5555567cc5d0_0 .net *"_ivl_0", 0 0, L_0x555556cacc50;  1 drivers
v0x5555567cc6d0_0 .net *"_ivl_10", 0 0, L_0x555556cad060;  1 drivers
v0x5555567cda00_0 .net *"_ivl_4", 0 0, L_0x555556cacd80;  1 drivers
v0x5555567cdae0_0 .net *"_ivl_6", 0 0, L_0x555556cace90;  1 drivers
v0x5555567c97b0_0 .net *"_ivl_8", 0 0, L_0x555556cacf50;  1 drivers
v0x5555567cabe0_0 .net "c_in", 0 0, L_0x555556cad3f0;  1 drivers
v0x5555567caca0_0 .net "c_out", 0 0, L_0x555556cad110;  1 drivers
v0x5555567c6990_0 .net "s", 0 0, L_0x555556caccc0;  1 drivers
v0x5555567c6a30_0 .net "x", 0 0, L_0x555556cad220;  1 drivers
v0x5555567c7dc0_0 .net "y", 0 0, L_0x555556cad2c0;  1 drivers
S_0x5555567c3b70 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x5555563d1460 .param/l "i" 0 19 14, +C4<010>;
S_0x5555567c4fa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555567c3b70;
 .timescale -12 -12;
S_0x5555567c0d50 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555567c4fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cad520 .functor XOR 1, L_0x555556cadaa0, L_0x555556cadc10, C4<0>, C4<0>;
L_0x555556cad590 .functor XOR 1, L_0x555556cad520, L_0x555556cadd40, C4<0>, C4<0>;
L_0x555556cad600 .functor AND 1, L_0x555556cadc10, L_0x555556cadd40, C4<1>, C4<1>;
L_0x555556cad710 .functor AND 1, L_0x555556cadaa0, L_0x555556cadc10, C4<1>, C4<1>;
L_0x555556cad7d0 .functor OR 1, L_0x555556cad600, L_0x555556cad710, C4<0>, C4<0>;
L_0x555556cad8e0 .functor AND 1, L_0x555556cadaa0, L_0x555556cadd40, C4<1>, C4<1>;
L_0x555556cad990 .functor OR 1, L_0x555556cad7d0, L_0x555556cad8e0, C4<0>, C4<0>;
v0x5555567c2180_0 .net *"_ivl_0", 0 0, L_0x555556cad520;  1 drivers
v0x5555567c2280_0 .net *"_ivl_10", 0 0, L_0x555556cad8e0;  1 drivers
v0x5555567bdf30_0 .net *"_ivl_4", 0 0, L_0x555556cad600;  1 drivers
v0x5555567be010_0 .net *"_ivl_6", 0 0, L_0x555556cad710;  1 drivers
v0x5555567bf360_0 .net *"_ivl_8", 0 0, L_0x555556cad7d0;  1 drivers
v0x55555689f020_0 .net "c_in", 0 0, L_0x555556cadd40;  1 drivers
v0x55555689f0e0_0 .net "c_out", 0 0, L_0x555556cad990;  1 drivers
v0x555556886100_0 .net "s", 0 0, L_0x555556cad590;  1 drivers
v0x5555568861a0_0 .net "x", 0 0, L_0x555556cadaa0;  1 drivers
v0x55555689aa10_0 .net "y", 0 0, L_0x555556cadc10;  1 drivers
S_0x55555689be40 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x5555563d23c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556897bf0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555689be40;
 .timescale -12 -12;
S_0x555556899020 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556897bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cadec0 .functor XOR 1, L_0x555556cae3b0, L_0x555556cae570, C4<0>, C4<0>;
L_0x555556cadf30 .functor XOR 1, L_0x555556cadec0, L_0x555556cae790, C4<0>, C4<0>;
L_0x555556cadfa0 .functor AND 1, L_0x555556cae570, L_0x555556cae790, C4<1>, C4<1>;
L_0x555556cae060 .functor AND 1, L_0x555556cae3b0, L_0x555556cae570, C4<1>, C4<1>;
L_0x555556cae120 .functor OR 1, L_0x555556cadfa0, L_0x555556cae060, C4<0>, C4<0>;
L_0x555556cae230 .functor AND 1, L_0x555556cae3b0, L_0x555556cae790, C4<1>, C4<1>;
L_0x555556cae2a0 .functor OR 1, L_0x555556cae120, L_0x555556cae230, C4<0>, C4<0>;
v0x555556894dd0_0 .net *"_ivl_0", 0 0, L_0x555556cadec0;  1 drivers
v0x555556894ed0_0 .net *"_ivl_10", 0 0, L_0x555556cae230;  1 drivers
v0x555556896200_0 .net *"_ivl_4", 0 0, L_0x555556cadfa0;  1 drivers
v0x5555568962e0_0 .net *"_ivl_6", 0 0, L_0x555556cae060;  1 drivers
v0x555556891fb0_0 .net *"_ivl_8", 0 0, L_0x555556cae120;  1 drivers
v0x5555568933e0_0 .net "c_in", 0 0, L_0x555556cae790;  1 drivers
v0x5555568934a0_0 .net "c_out", 0 0, L_0x555556cae2a0;  1 drivers
v0x55555688f190_0 .net "s", 0 0, L_0x555556cadf30;  1 drivers
v0x55555688f230_0 .net "x", 0 0, L_0x555556cae3b0;  1 drivers
v0x5555568905c0_0 .net "y", 0 0, L_0x555556cae570;  1 drivers
S_0x55555688c370 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x5555563c8090 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555688d7a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555688c370;
 .timescale -12 -12;
S_0x555556889550 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555688d7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cae8c0 .functor XOR 1, L_0x555556caecb0, L_0x555556caee50, C4<0>, C4<0>;
L_0x555556cae930 .functor XOR 1, L_0x555556cae8c0, L_0x555556caef80, C4<0>, C4<0>;
L_0x555556cae9a0 .functor AND 1, L_0x555556caee50, L_0x555556caef80, C4<1>, C4<1>;
L_0x555556caea10 .functor AND 1, L_0x555556caecb0, L_0x555556caee50, C4<1>, C4<1>;
L_0x555556caea80 .functor OR 1, L_0x555556cae9a0, L_0x555556caea10, C4<0>, C4<0>;
L_0x555556caeaf0 .functor AND 1, L_0x555556caecb0, L_0x555556caef80, C4<1>, C4<1>;
L_0x555556caeba0 .functor OR 1, L_0x555556caea80, L_0x555556caeaf0, C4<0>, C4<0>;
v0x55555688a980_0 .net *"_ivl_0", 0 0, L_0x555556cae8c0;  1 drivers
v0x55555688aa80_0 .net *"_ivl_10", 0 0, L_0x555556caeaf0;  1 drivers
v0x555556886780_0 .net *"_ivl_4", 0 0, L_0x555556cae9a0;  1 drivers
v0x555556886860_0 .net *"_ivl_6", 0 0, L_0x555556caea10;  1 drivers
v0x555556887b60_0 .net *"_ivl_8", 0 0, L_0x555556caea80;  1 drivers
v0x55555686d0c0_0 .net "c_in", 0 0, L_0x555556caef80;  1 drivers
v0x55555686d180_0 .net "c_out", 0 0, L_0x555556caeba0;  1 drivers
v0x5555568819d0_0 .net "s", 0 0, L_0x555556cae930;  1 drivers
v0x555556881a70_0 .net "x", 0 0, L_0x555556caecb0;  1 drivers
v0x555556882eb0_0 .net "y", 0 0, L_0x555556caee50;  1 drivers
S_0x55555687ebb0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x555556887c90 .param/l "i" 0 19 14, +C4<0101>;
S_0x55555687ffe0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555687ebb0;
 .timescale -12 -12;
S_0x55555687bd90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555687ffe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556caede0 .functor XOR 1, L_0x555556caf560, L_0x555556caf690, C4<0>, C4<0>;
L_0x555556caf140 .functor XOR 1, L_0x555556caede0, L_0x555556caf850, C4<0>, C4<0>;
L_0x555556caf1b0 .functor AND 1, L_0x555556caf690, L_0x555556caf850, C4<1>, C4<1>;
L_0x555556caf220 .functor AND 1, L_0x555556caf560, L_0x555556caf690, C4<1>, C4<1>;
L_0x555556caf290 .functor OR 1, L_0x555556caf1b0, L_0x555556caf220, C4<0>, C4<0>;
L_0x555556caf3a0 .functor AND 1, L_0x555556caf560, L_0x555556caf850, C4<1>, C4<1>;
L_0x555556caf450 .functor OR 1, L_0x555556caf290, L_0x555556caf3a0, C4<0>, C4<0>;
v0x55555687d1c0_0 .net *"_ivl_0", 0 0, L_0x555556caede0;  1 drivers
v0x55555687d2c0_0 .net *"_ivl_10", 0 0, L_0x555556caf3a0;  1 drivers
v0x555556878f70_0 .net *"_ivl_4", 0 0, L_0x555556caf1b0;  1 drivers
v0x555556879050_0 .net *"_ivl_6", 0 0, L_0x555556caf220;  1 drivers
v0x55555687a3a0_0 .net *"_ivl_8", 0 0, L_0x555556caf290;  1 drivers
v0x555556876150_0 .net "c_in", 0 0, L_0x555556caf850;  1 drivers
v0x555556876210_0 .net "c_out", 0 0, L_0x555556caf450;  1 drivers
v0x555556877580_0 .net "s", 0 0, L_0x555556caf140;  1 drivers
v0x555556877620_0 .net "x", 0 0, L_0x555556caf560;  1 drivers
v0x5555568733e0_0 .net "y", 0 0, L_0x555556caf690;  1 drivers
S_0x555556874760 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x55555687a4d0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556870510 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556874760;
 .timescale -12 -12;
S_0x555556871940 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556870510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556caf980 .functor XOR 1, L_0x555556cafe60, L_0x555556cb0030, C4<0>, C4<0>;
L_0x555556caf9f0 .functor XOR 1, L_0x555556caf980, L_0x555556cb00d0, C4<0>, C4<0>;
L_0x555556cafa60 .functor AND 1, L_0x555556cb0030, L_0x555556cb00d0, C4<1>, C4<1>;
L_0x555556cafad0 .functor AND 1, L_0x555556cafe60, L_0x555556cb0030, C4<1>, C4<1>;
L_0x555556cafb90 .functor OR 1, L_0x555556cafa60, L_0x555556cafad0, C4<0>, C4<0>;
L_0x555556cafca0 .functor AND 1, L_0x555556cafe60, L_0x555556cb00d0, C4<1>, C4<1>;
L_0x555556cafd50 .functor OR 1, L_0x555556cafb90, L_0x555556cafca0, C4<0>, C4<0>;
v0x55555686d740_0 .net *"_ivl_0", 0 0, L_0x555556caf980;  1 drivers
v0x55555686d840_0 .net *"_ivl_10", 0 0, L_0x555556cafca0;  1 drivers
v0x55555686eb20_0 .net *"_ivl_4", 0 0, L_0x555556cafa60;  1 drivers
v0x55555686ec00_0 .net *"_ivl_6", 0 0, L_0x555556cafad0;  1 drivers
v0x55555683ae40_0 .net *"_ivl_8", 0 0, L_0x555556cafb90;  1 drivers
v0x55555684f890_0 .net "c_in", 0 0, L_0x555556cb00d0;  1 drivers
v0x55555684f950_0 .net "c_out", 0 0, L_0x555556cafd50;  1 drivers
v0x555556850cc0_0 .net "s", 0 0, L_0x555556caf9f0;  1 drivers
v0x555556850d60_0 .net "x", 0 0, L_0x555556cafe60;  1 drivers
v0x55555684cb20_0 .net "y", 0 0, L_0x555556cb0030;  1 drivers
S_0x55555684dea0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x5555567f32f0;
 .timescale -12 -12;
P_0x55555683af70 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556849c50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555684dea0;
 .timescale -12 -12;
S_0x55555684b080 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556849c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb02b0 .functor XOR 1, L_0x555556caff90, L_0x555556cb0930, C4<0>, C4<0>;
L_0x555556cb0320 .functor XOR 1, L_0x555556cb02b0, L_0x555556cb0200, C4<0>, C4<0>;
L_0x555556cb0390 .functor AND 1, L_0x555556cb0930, L_0x555556cb0200, C4<1>, C4<1>;
L_0x555556cb0400 .functor AND 1, L_0x555556caff90, L_0x555556cb0930, C4<1>, C4<1>;
L_0x555556cb04c0 .functor OR 1, L_0x555556cb0390, L_0x555556cb0400, C4<0>, C4<0>;
L_0x555556cb05d0 .functor AND 1, L_0x555556caff90, L_0x555556cb0200, C4<1>, C4<1>;
L_0x555556cb0680 .functor OR 1, L_0x555556cb04c0, L_0x555556cb05d0, C4<0>, C4<0>;
v0x555556846e30_0 .net *"_ivl_0", 0 0, L_0x555556cb02b0;  1 drivers
v0x555556846f30_0 .net *"_ivl_10", 0 0, L_0x555556cb05d0;  1 drivers
v0x555556848260_0 .net *"_ivl_4", 0 0, L_0x555556cb0390;  1 drivers
v0x555556848340_0 .net *"_ivl_6", 0 0, L_0x555556cb0400;  1 drivers
v0x555556844010_0 .net *"_ivl_8", 0 0, L_0x555556cb04c0;  1 drivers
v0x555556845440_0 .net "c_in", 0 0, L_0x555556cb0200;  1 drivers
v0x555556845500_0 .net "c_out", 0 0, L_0x555556cb0680;  1 drivers
v0x5555568411f0_0 .net "s", 0 0, L_0x555556cb0320;  1 drivers
v0x555556841290_0 .net "x", 0 0, L_0x555556caff90;  1 drivers
v0x5555568426d0_0 .net "y", 0 0, L_0x555556cb0930;  1 drivers
S_0x55555683c9e0 .scope module, "adder_R" "N_bit_adder" 20 40, 19 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555683b6f0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556aecf40_0 .net "answer", 7 0, L_0x555556cabf50;  alias, 1 drivers
v0x555556aed040_0 .net "carry", 7 0, L_0x555556cabe90;  1 drivers
v0x555556aebe00_0 .net "carry_out", 0 0, L_0x555556cac6d0;  1 drivers
v0x555556aebea0_0 .net "input1", 7 0, L_0x555556cac220;  1 drivers
v0x555556b554b0_0 .net "input2", 7 0, L_0x555556cac8a0;  1 drivers
L_0x555556ca7f80 .part L_0x555556cac220, 0, 1;
L_0x555556ca8020 .part L_0x555556cac8a0, 0, 1;
L_0x555556ca8650 .part L_0x555556cac220, 1, 1;
L_0x555556ca86f0 .part L_0x555556cac8a0, 1, 1;
L_0x555556ca8820 .part L_0x555556cabe90, 0, 1;
L_0x555556ca8e90 .part L_0x555556cac220, 2, 1;
L_0x555556ca8fc0 .part L_0x555556cac8a0, 2, 1;
L_0x555556ca90f0 .part L_0x555556cabe90, 1, 1;
L_0x555556ca9760 .part L_0x555556cac220, 3, 1;
L_0x555556ca9920 .part L_0x555556cac8a0, 3, 1;
L_0x555556ca9b40 .part L_0x555556cabe90, 2, 1;
L_0x555556caa060 .part L_0x555556cac220, 4, 1;
L_0x555556caa200 .part L_0x555556cac8a0, 4, 1;
L_0x555556caa330 .part L_0x555556cabe90, 3, 1;
L_0x555556caa910 .part L_0x555556cac220, 5, 1;
L_0x555556caaa40 .part L_0x555556cac8a0, 5, 1;
L_0x555556caac00 .part L_0x555556cabe90, 4, 1;
L_0x555556cab210 .part L_0x555556cac220, 6, 1;
L_0x555556cab3e0 .part L_0x555556cac8a0, 6, 1;
L_0x555556cab480 .part L_0x555556cabe90, 5, 1;
L_0x555556cab340 .part L_0x555556cac220, 7, 1;
L_0x555556cabce0 .part L_0x555556cac8a0, 7, 1;
L_0x555556cab5b0 .part L_0x555556cabe90, 6, 1;
LS_0x555556cabf50_0_0 .concat8 [ 1 1 1 1], L_0x555556ca7e00, L_0x555556ca8130, L_0x555556ca89c0, L_0x555556ca92e0;
LS_0x555556cabf50_0_4 .concat8 [ 1 1 1 1], L_0x555556ca9ce0, L_0x555556caa4f0, L_0x555556caada0, L_0x555556cab6d0;
L_0x555556cabf50 .concat8 [ 4 4 0 0], LS_0x555556cabf50_0_0, LS_0x555556cabf50_0_4;
LS_0x555556cabe90_0_0 .concat8 [ 1 1 1 1], L_0x555556ca7e70, L_0x555556ca8540, L_0x555556ca8d80, L_0x555556ca9650;
LS_0x555556cabe90_0_4 .concat8 [ 1 1 1 1], L_0x555556ca9f50, L_0x555556caa800, L_0x555556cab100, L_0x555556caba30;
L_0x555556cabe90 .concat8 [ 4 4 0 0], LS_0x555556cabe90_0_0, LS_0x555556cabe90_0_4;
L_0x555556cac6d0 .part L_0x555556cabe90, 7, 1;
S_0x555556868930 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x5555563bdbd0 .param/l "i" 0 19 14, +C4<00>;
S_0x555556869d60 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556868930;
 .timescale -12 -12;
S_0x555556865b10 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556869d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556ca7e00 .functor XOR 1, L_0x555556ca7f80, L_0x555556ca8020, C4<0>, C4<0>;
L_0x555556ca7e70 .functor AND 1, L_0x555556ca7f80, L_0x555556ca8020, C4<1>, C4<1>;
v0x555556853fe0_0 .net "c", 0 0, L_0x555556ca7e70;  1 drivers
v0x555556866f40_0 .net "s", 0 0, L_0x555556ca7e00;  1 drivers
v0x555556867020_0 .net "x", 0 0, L_0x555556ca7f80;  1 drivers
v0x555556862cf0_0 .net "y", 0 0, L_0x555556ca8020;  1 drivers
S_0x555556864120 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x5555563bf800 .param/l "i" 0 19 14, +C4<01>;
S_0x55555685fed0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556864120;
 .timescale -12 -12;
S_0x555556861300 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555685fed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca80c0 .functor XOR 1, L_0x555556ca8650, L_0x555556ca86f0, C4<0>, C4<0>;
L_0x555556ca8130 .functor XOR 1, L_0x555556ca80c0, L_0x555556ca8820, C4<0>, C4<0>;
L_0x555556ca81f0 .functor AND 1, L_0x555556ca86f0, L_0x555556ca8820, C4<1>, C4<1>;
L_0x555556ca8300 .functor AND 1, L_0x555556ca8650, L_0x555556ca86f0, C4<1>, C4<1>;
L_0x555556ca83c0 .functor OR 1, L_0x555556ca81f0, L_0x555556ca8300, C4<0>, C4<0>;
L_0x555556ca84d0 .functor AND 1, L_0x555556ca8650, L_0x555556ca8820, C4<1>, C4<1>;
L_0x555556ca8540 .functor OR 1, L_0x555556ca83c0, L_0x555556ca84d0, C4<0>, C4<0>;
v0x55555685d0b0_0 .net *"_ivl_0", 0 0, L_0x555556ca80c0;  1 drivers
v0x55555685d1b0_0 .net *"_ivl_10", 0 0, L_0x555556ca84d0;  1 drivers
v0x55555685e4e0_0 .net *"_ivl_4", 0 0, L_0x555556ca81f0;  1 drivers
v0x55555685e5c0_0 .net *"_ivl_6", 0 0, L_0x555556ca8300;  1 drivers
v0x55555685a290_0 .net *"_ivl_8", 0 0, L_0x555556ca83c0;  1 drivers
v0x55555685b6c0_0 .net "c_in", 0 0, L_0x555556ca8820;  1 drivers
v0x55555685b780_0 .net "c_out", 0 0, L_0x555556ca8540;  1 drivers
v0x555556857470_0 .net "s", 0 0, L_0x555556ca8130;  1 drivers
v0x555556857510_0 .net "x", 0 0, L_0x555556ca8650;  1 drivers
v0x5555568588a0_0 .net "y", 0 0, L_0x555556ca86f0;  1 drivers
S_0x555556854650 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x5555563955c0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556855a80 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556854650;
 .timescale -12 -12;
S_0x555556b63670 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556855a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca8950 .functor XOR 1, L_0x555556ca8e90, L_0x555556ca8fc0, C4<0>, C4<0>;
L_0x555556ca89c0 .functor XOR 1, L_0x555556ca8950, L_0x555556ca90f0, C4<0>, C4<0>;
L_0x555556ca8a30 .functor AND 1, L_0x555556ca8fc0, L_0x555556ca90f0, C4<1>, C4<1>;
L_0x555556ca8b40 .functor AND 1, L_0x555556ca8e90, L_0x555556ca8fc0, C4<1>, C4<1>;
L_0x555556ca8c00 .functor OR 1, L_0x555556ca8a30, L_0x555556ca8b40, C4<0>, C4<0>;
L_0x555556ca8d10 .functor AND 1, L_0x555556ca8e90, L_0x555556ca90f0, C4<1>, C4<1>;
L_0x555556ca8d80 .functor OR 1, L_0x555556ca8c00, L_0x555556ca8d10, C4<0>, C4<0>;
v0x555556b61610_0 .net *"_ivl_0", 0 0, L_0x555556ca8950;  1 drivers
v0x555556b61710_0 .net *"_ivl_10", 0 0, L_0x555556ca8d10;  1 drivers
v0x555556b659c0_0 .net *"_ivl_4", 0 0, L_0x555556ca8a30;  1 drivers
v0x555556b657b0_0 .net *"_ivl_6", 0 0, L_0x555556ca8b40;  1 drivers
v0x555556b65890_0 .net *"_ivl_8", 0 0, L_0x555556ca8c00;  1 drivers
v0x5555567b7930_0 .net "c_in", 0 0, L_0x555556ca90f0;  1 drivers
v0x5555567b79f0_0 .net "c_out", 0 0, L_0x555556ca8d80;  1 drivers
v0x55555679fa60_0 .net "s", 0 0, L_0x555556ca89c0;  1 drivers
v0x55555679fb00_0 .net "x", 0 0, L_0x555556ca8e90;  1 drivers
v0x55555678d7a0_0 .net "y", 0 0, L_0x555556ca8fc0;  1 drivers
S_0x55555677b790 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x5555563973b0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556761ec0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555677b790;
 .timescale -12 -12;
S_0x555556761160 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556761ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca9270 .functor XOR 1, L_0x555556ca9760, L_0x555556ca9920, C4<0>, C4<0>;
L_0x555556ca92e0 .functor XOR 1, L_0x555556ca9270, L_0x555556ca9b40, C4<0>, C4<0>;
L_0x555556ca9350 .functor AND 1, L_0x555556ca9920, L_0x555556ca9b40, C4<1>, C4<1>;
L_0x555556ca9410 .functor AND 1, L_0x555556ca9760, L_0x555556ca9920, C4<1>, C4<1>;
L_0x555556ca94d0 .functor OR 1, L_0x555556ca9350, L_0x555556ca9410, C4<0>, C4<0>;
L_0x555556ca95e0 .functor AND 1, L_0x555556ca9760, L_0x555556ca9b40, C4<1>, C4<1>;
L_0x555556ca9650 .functor OR 1, L_0x555556ca94d0, L_0x555556ca95e0, C4<0>, C4<0>;
v0x555556760400_0 .net *"_ivl_0", 0 0, L_0x555556ca9270;  1 drivers
v0x555556760500_0 .net *"_ivl_10", 0 0, L_0x555556ca95e0;  1 drivers
v0x55555675d870_0 .net *"_ivl_4", 0 0, L_0x555556ca9350;  1 drivers
v0x55555675d950_0 .net *"_ivl_6", 0 0, L_0x555556ca9410;  1 drivers
v0x555556775bf0_0 .net *"_ivl_8", 0 0, L_0x555556ca94d0;  1 drivers
v0x555556771590_0 .net "c_in", 0 0, L_0x555556ca9b40;  1 drivers
v0x555556771650_0 .net "c_out", 0 0, L_0x555556ca9650;  1 drivers
v0x55555675f6a0_0 .net "s", 0 0, L_0x555556ca92e0;  1 drivers
v0x55555675f740_0 .net "x", 0 0, L_0x555556ca9760;  1 drivers
v0x5555567702a0_0 .net "y", 0 0, L_0x555556ca9920;  1 drivers
S_0x55555676b0f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x555556393750 .param/l "i" 0 19 14, +C4<0100>;
S_0x55555675aa20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555676b0f0;
 .timescale -12 -12;
S_0x55555675d110 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555675aa20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ca9c70 .functor XOR 1, L_0x555556caa060, L_0x555556caa200, C4<0>, C4<0>;
L_0x555556ca9ce0 .functor XOR 1, L_0x555556ca9c70, L_0x555556caa330, C4<0>, C4<0>;
L_0x555556ca9d50 .functor AND 1, L_0x555556caa200, L_0x555556caa330, C4<1>, C4<1>;
L_0x555556ca9dc0 .functor AND 1, L_0x555556caa060, L_0x555556caa200, C4<1>, C4<1>;
L_0x555556ca9e30 .functor OR 1, L_0x555556ca9d50, L_0x555556ca9dc0, C4<0>, C4<0>;
L_0x555556ca9ea0 .functor AND 1, L_0x555556caa060, L_0x555556caa330, C4<1>, C4<1>;
L_0x555556ca9f50 .functor OR 1, L_0x555556ca9e30, L_0x555556ca9ea0, C4<0>, C4<0>;
v0x55555675c3c0_0 .net *"_ivl_0", 0 0, L_0x555556ca9c70;  1 drivers
v0x55555675c4c0_0 .net *"_ivl_10", 0 0, L_0x555556ca9ea0;  1 drivers
v0x55555675b6f0_0 .net *"_ivl_4", 0 0, L_0x555556ca9d50;  1 drivers
v0x55555675b7d0_0 .net *"_ivl_6", 0 0, L_0x555556ca9dc0;  1 drivers
v0x555556736c10_0 .net *"_ivl_8", 0 0, L_0x555556ca9e30;  1 drivers
v0x55555672f1b0_0 .net "c_in", 0 0, L_0x555556caa330;  1 drivers
v0x55555672f270_0 .net "c_out", 0 0, L_0x555556ca9f50;  1 drivers
v0x55555673f220_0 .net "s", 0 0, L_0x555556ca9ce0;  1 drivers
v0x55555673f2c0_0 .net "x", 0 0, L_0x555556caa060;  1 drivers
v0x55555673b1f0_0 .net "y", 0 0, L_0x555556caa200;  1 drivers
S_0x55555671bcf0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x555556736d40 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556719ce0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555671bcf0;
 .timescale -12 -12;
S_0x555556719230 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556719ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556caa190 .functor XOR 1, L_0x555556caa910, L_0x555556caaa40, C4<0>, C4<0>;
L_0x555556caa4f0 .functor XOR 1, L_0x555556caa190, L_0x555556caac00, C4<0>, C4<0>;
L_0x555556caa560 .functor AND 1, L_0x555556caaa40, L_0x555556caac00, C4<1>, C4<1>;
L_0x555556caa5d0 .functor AND 1, L_0x555556caa910, L_0x555556caaa40, C4<1>, C4<1>;
L_0x555556caa640 .functor OR 1, L_0x555556caa560, L_0x555556caa5d0, C4<0>, C4<0>;
L_0x555556caa750 .functor AND 1, L_0x555556caa910, L_0x555556caac00, C4<1>, C4<1>;
L_0x555556caa800 .functor OR 1, L_0x555556caa640, L_0x555556caa750, C4<0>, C4<0>;
v0x555556718510_0 .net *"_ivl_0", 0 0, L_0x555556caa190;  1 drivers
v0x555556718610_0 .net *"_ivl_10", 0 0, L_0x555556caa750;  1 drivers
v0x555556717870_0 .net *"_ivl_4", 0 0, L_0x555556caa560;  1 drivers
v0x555556717930_0 .net *"_ivl_6", 0 0, L_0x555556caa5d0;  1 drivers
v0x555556710ea0_0 .net *"_ivl_8", 0 0, L_0x555556caa640;  1 drivers
v0x555556716d10_0 .net "c_in", 0 0, L_0x555556caac00;  1 drivers
v0x555556716dd0_0 .net "c_out", 0 0, L_0x555556caa800;  1 drivers
v0x55555698b780_0 .net "s", 0 0, L_0x555556caa4f0;  1 drivers
v0x55555698b820_0 .net "x", 0 0, L_0x555556caa910;  1 drivers
v0x5555567511b0_0 .net "y", 0 0, L_0x555556caaa40;  1 drivers
S_0x555556b7b840 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x55555698b8c0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556acea60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b7b840;
 .timescale -12 -12;
S_0x555556aa0e10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556acea60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556caad30 .functor XOR 1, L_0x555556cab210, L_0x555556cab3e0, C4<0>, C4<0>;
L_0x555556caada0 .functor XOR 1, L_0x555556caad30, L_0x555556cab480, C4<0>, C4<0>;
L_0x555556caae10 .functor AND 1, L_0x555556cab3e0, L_0x555556cab480, C4<1>, C4<1>;
L_0x555556caae80 .functor AND 1, L_0x555556cab210, L_0x555556cab3e0, C4<1>, C4<1>;
L_0x555556caaf40 .functor OR 1, L_0x555556caae10, L_0x555556caae80, C4<0>, C4<0>;
L_0x555556cab050 .functor AND 1, L_0x555556cab210, L_0x555556cab480, C4<1>, C4<1>;
L_0x555556cab100 .functor OR 1, L_0x555556caaf40, L_0x555556cab050, C4<0>, C4<0>;
v0x555556a7cf80_0 .net *"_ivl_0", 0 0, L_0x555556caad30;  1 drivers
v0x555556a7d080_0 .net *"_ivl_10", 0 0, L_0x555556cab050;  1 drivers
v0x555556ab69d0_0 .net *"_ivl_4", 0 0, L_0x555556caae10;  1 drivers
v0x555556ab6a90_0 .net *"_ivl_6", 0 0, L_0x555556caae80;  1 drivers
v0x5555569e87c0_0 .net *"_ivl_8", 0 0, L_0x555556caaf40;  1 drivers
v0x5555569bab70_0 .net "c_in", 0 0, L_0x555556cab480;  1 drivers
v0x5555569bac30_0 .net "c_out", 0 0, L_0x555556cab100;  1 drivers
v0x555556993fe0_0 .net "s", 0 0, L_0x555556caada0;  1 drivers
v0x5555569940a0_0 .net "x", 0 0, L_0x555556cab210;  1 drivers
v0x5555569d0730_0 .net "y", 0 0, L_0x555556cab3e0;  1 drivers
S_0x5555569025f0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x55555683c9e0;
 .timescale -12 -12;
P_0x5555569d0890 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555568d49a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555569025f0;
 .timescale -12 -12;
S_0x5555568b0b10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555568d49a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cab660 .functor XOR 1, L_0x555556cab340, L_0x555556cabce0, C4<0>, C4<0>;
L_0x555556cab6d0 .functor XOR 1, L_0x555556cab660, L_0x555556cab5b0, C4<0>, C4<0>;
L_0x555556cab740 .functor AND 1, L_0x555556cabce0, L_0x555556cab5b0, C4<1>, C4<1>;
L_0x555556cab7b0 .functor AND 1, L_0x555556cab340, L_0x555556cabce0, C4<1>, C4<1>;
L_0x555556cab870 .functor OR 1, L_0x555556cab740, L_0x555556cab7b0, C4<0>, C4<0>;
L_0x555556cab980 .functor AND 1, L_0x555556cab340, L_0x555556cab5b0, C4<1>, C4<1>;
L_0x555556caba30 .functor OR 1, L_0x555556cab870, L_0x555556cab980, C4<0>, C4<0>;
v0x5555568ea560_0 .net *"_ivl_0", 0 0, L_0x555556cab660;  1 drivers
v0x5555568ea660_0 .net *"_ivl_10", 0 0, L_0x555556cab980;  1 drivers
v0x555556817c50_0 .net *"_ivl_4", 0 0, L_0x555556cab740;  1 drivers
v0x555556817d10_0 .net *"_ivl_6", 0 0, L_0x555556cab7b0;  1 drivers
v0x5555567ea000_0 .net *"_ivl_8", 0 0, L_0x555556cab870;  1 drivers
v0x5555567c9140_0 .net "c_in", 0 0, L_0x555556cab5b0;  1 drivers
v0x5555567c9200_0 .net "c_out", 0 0, L_0x555556caba30;  1 drivers
v0x5555567ffbc0_0 .net "s", 0 0, L_0x555556cab6d0;  1 drivers
v0x5555567ffc80_0 .net "x", 0 0, L_0x555556cab340;  1 drivers
v0x5555566c5140_0 .net "y", 0 0, L_0x555556cabce0;  1 drivers
S_0x555556688ae0 .scope module, "multplier" "multiplier_8_9Bit" 20 76, 21 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556a06ca0 .param/l "END" 1 21 33, C4<10>;
P_0x555556a06ce0 .param/l "INIT" 1 21 31, C4<00>;
P_0x555556a06d20 .param/l "M" 0 21 3, +C4<00000000000000000000000000001001>;
P_0x555556a06d60 .param/l "MULT" 1 21 32, C4<01>;
P_0x555556a06da0 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
v0x5555562ca230_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x5555562ddb50_0 .var "count", 4 0;
v0x5555562ddc10_0 .var "data_valid", 0 0;
v0x5555562ddcb0_0 .net "input_0", 7 0, v0x5555563137f0_0;  alias, 1 drivers
v0x5555562ddd90_0 .var "input_0_exp", 16 0;
v0x5555562ddec0_0 .net "input_1", 8 0, v0x555556305da0_0;  alias, 1 drivers
v0x5555562d3d00_0 .var "out", 16 0;
v0x5555562d3de0_0 .var "p", 16 0;
v0x5555562d3ec0_0 .net "start", 0 0, v0x5555563d00f0_0;  1 drivers
v0x5555562d4010_0 .var "state", 1 0;
v0x5555562d40f0_0 .var "t", 16 0;
v0x555556310cc0_0 .net "w_o", 16 0, L_0x555556cbb9a0;  1 drivers
v0x555556310d80_0 .net "w_p", 16 0, v0x5555562d3de0_0;  1 drivers
v0x555556310e20_0 .net "w_t", 16 0, v0x5555562d40f0_0;  1 drivers
S_0x555556a6f210 .scope module, "Bit_adder" "N_bit_adder" 21 25, 19 1 0, S_0x555556688ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556380530 .param/l "N" 0 19 2, +C4<00000000000000000000000000010001>;
v0x55555629b780_0 .net "answer", 16 0, L_0x555556cbb9a0;  alias, 1 drivers
v0x5555562c9e70_0 .net "carry", 16 0, L_0x555556cbbf90;  1 drivers
v0x5555562c9f50_0 .net "carry_out", 0 0, L_0x555556cbc7d0;  1 drivers
v0x5555562c9ff0_0 .net "input1", 16 0, v0x5555562d3de0_0;  alias, 1 drivers
v0x5555562ca0d0_0 .net "input2", 16 0, v0x5555562d40f0_0;  alias, 1 drivers
L_0x555556cb19d0 .part v0x5555562d3de0_0, 0, 1;
L_0x555556cb1ac0 .part v0x5555562d40f0_0, 0, 1;
L_0x555556cb2140 .part v0x5555562d3de0_0, 1, 1;
L_0x555556cb21e0 .part v0x5555562d40f0_0, 1, 1;
L_0x555556cb2310 .part L_0x555556cbbf90, 0, 1;
L_0x555556cb2920 .part v0x5555562d3de0_0, 2, 1;
L_0x555556cb2b20 .part v0x5555562d40f0_0, 2, 1;
L_0x555556cb2ce0 .part L_0x555556cbbf90, 1, 1;
L_0x555556cb32b0 .part v0x5555562d3de0_0, 3, 1;
L_0x555556cb33e0 .part v0x5555562d40f0_0, 3, 1;
L_0x555556cb3570 .part L_0x555556cbbf90, 2, 1;
L_0x555556cb3b30 .part v0x5555562d3de0_0, 4, 1;
L_0x555556cb3cd0 .part v0x5555562d40f0_0, 4, 1;
L_0x555556cb3e00 .part L_0x555556cbbf90, 3, 1;
L_0x555556cb43e0 .part v0x5555562d3de0_0, 5, 1;
L_0x555556cb4510 .part v0x5555562d40f0_0, 5, 1;
L_0x555556cb46d0 .part L_0x555556cbbf90, 4, 1;
L_0x555556cb4ce0 .part v0x5555562d3de0_0, 6, 1;
L_0x555556cb4fc0 .part v0x5555562d40f0_0, 6, 1;
L_0x555556cb5170 .part L_0x555556cbbf90, 5, 1;
L_0x555556cb4f20 .part v0x5555562d3de0_0, 7, 1;
L_0x555556cb57a0 .part v0x5555562d40f0_0, 7, 1;
L_0x555556cb5210 .part L_0x555556cbbf90, 6, 1;
L_0x555556cb5f00 .part v0x5555562d3de0_0, 8, 1;
L_0x555556cb58d0 .part v0x5555562d40f0_0, 8, 1;
L_0x555556cb6190 .part L_0x555556cbbf90, 7, 1;
L_0x555556cb68d0 .part v0x5555562d3de0_0, 9, 1;
L_0x555556cb6970 .part v0x5555562d40f0_0, 9, 1;
L_0x555556cb63d0 .part L_0x555556cbbf90, 8, 1;
L_0x555556cb7110 .part v0x5555562d3de0_0, 10, 1;
L_0x555556cb7340 .part v0x5555562d40f0_0, 10, 1;
L_0x555556cb7470 .part L_0x555556cbbf90, 9, 1;
L_0x555556cb7b90 .part v0x5555562d3de0_0, 11, 1;
L_0x555556cb7cc0 .part v0x5555562d40f0_0, 11, 1;
L_0x555556cb7f10 .part L_0x555556cbbf90, 10, 1;
L_0x555556cb8520 .part v0x5555562d3de0_0, 12, 1;
L_0x555556cb7df0 .part v0x5555562d40f0_0, 12, 1;
L_0x555556cb8810 .part L_0x555556cbbf90, 11, 1;
L_0x555556cb8ef0 .part v0x5555562d3de0_0, 13, 1;
L_0x555556cb9020 .part v0x5555562d40f0_0, 13, 1;
L_0x555556cb8940 .part L_0x555556cbbf90, 12, 1;
L_0x555556cb9780 .part v0x5555562d3de0_0, 14, 1;
L_0x555556cb9c20 .part v0x5555562d40f0_0, 14, 1;
L_0x555556cb9f60 .part L_0x555556cbbf90, 13, 1;
L_0x555556cba6e0 .part v0x5555562d3de0_0, 15, 1;
L_0x555556cba810 .part v0x5555562d40f0_0, 15, 1;
L_0x555556cbaac0 .part L_0x555556cbbf90, 14, 1;
L_0x555556cbb0d0 .part v0x5555562d3de0_0, 16, 1;
L_0x555556cbb390 .part v0x5555562d40f0_0, 16, 1;
L_0x555556cbb4c0 .part L_0x555556cbbf90, 15, 1;
LS_0x555556cbb9a0_0_0 .concat8 [ 1 1 1 1], L_0x555556cb1850, L_0x555556cb1c20, L_0x555556cb24b0, L_0x555556cb2ed0;
LS_0x555556cbb9a0_0_4 .concat8 [ 1 1 1 1], L_0x555556cb3710, L_0x555556cb3fc0, L_0x555556cb4870, L_0x555556cb5330;
LS_0x555556cbb9a0_0_8 .concat8 [ 1 1 1 1], L_0x555556cb5a90, L_0x555556cb64b0, L_0x555556cb6c90, L_0x555556cb7720;
LS_0x555556cbb9a0_0_12 .concat8 [ 1 1 1 1], L_0x555556cb80b0, L_0x555556cb8a80, L_0x555556cb9310, L_0x555556cba270;
LS_0x555556cbb9a0_0_16 .concat8 [ 1 0 0 0], L_0x555556cbac60;
LS_0x555556cbb9a0_1_0 .concat8 [ 4 4 4 4], LS_0x555556cbb9a0_0_0, LS_0x555556cbb9a0_0_4, LS_0x555556cbb9a0_0_8, LS_0x555556cbb9a0_0_12;
LS_0x555556cbb9a0_1_4 .concat8 [ 1 0 0 0], LS_0x555556cbb9a0_0_16;
L_0x555556cbb9a0 .concat8 [ 16 1 0 0], LS_0x555556cbb9a0_1_0, LS_0x555556cbb9a0_1_4;
LS_0x555556cbbf90_0_0 .concat8 [ 1 1 1 1], L_0x555556cb18c0, L_0x555556cb2030, L_0x555556cb2810, L_0x555556cb31a0;
LS_0x555556cbbf90_0_4 .concat8 [ 1 1 1 1], L_0x555556cb3a20, L_0x555556cb42d0, L_0x555556cb4bd0, L_0x555556cb5690;
LS_0x555556cbbf90_0_8 .concat8 [ 1 1 1 1], L_0x555556cb5df0, L_0x555556cb67c0, L_0x555556cb7000, L_0x555556cb7a80;
LS_0x555556cbbf90_0_12 .concat8 [ 1 1 1 1], L_0x555556cb8410, L_0x555556cb8de0, L_0x555556cb9670, L_0x555556cba5d0;
LS_0x555556cbbf90_0_16 .concat8 [ 1 0 0 0], L_0x555556cbafc0;
LS_0x555556cbbf90_1_0 .concat8 [ 4 4 4 4], LS_0x555556cbbf90_0_0, LS_0x555556cbbf90_0_4, LS_0x555556cbbf90_0_8, LS_0x555556cbbf90_0_12;
LS_0x555556cbbf90_1_4 .concat8 [ 1 0 0 0], LS_0x555556cbbf90_0_16;
L_0x555556cbbf90 .concat8 [ 16 1 0 0], LS_0x555556cbbf90_1_0, LS_0x555556cbbf90_1_4;
L_0x555556cbc7d0 .part L_0x555556cbbf90, 16, 1;
S_0x55555664c480 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556381d90 .param/l "i" 0 19 14, +C4<00>;
S_0x555556920ad0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x55555664c480;
 .timescale -12 -12;
S_0x55555691f990 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556920ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cb1850 .functor XOR 1, L_0x555556cb19d0, L_0x555556cb1ac0, C4<0>, C4<0>;
L_0x555556cb18c0 .functor AND 1, L_0x555556cb19d0, L_0x555556cb1ac0, C4<1>, C4<1>;
v0x5555568a3c80_0 .net "c", 0 0, L_0x555556cb18c0;  1 drivers
v0x5555568a3d60_0 .net "s", 0 0, L_0x555556cb1850;  1 drivers
v0x555556989040_0 .net "x", 0 0, L_0x555556cb19d0;  1 drivers
v0x5555569890e0_0 .net "y", 0 0, L_0x555556cb1ac0;  1 drivers
S_0x55555660fe20 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556381150 .param/l "i" 0 19 14, +C4<01>;
S_0x555556836130 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555660fe20;
 .timescale -12 -12;
S_0x555556834ff0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556836130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb1bb0 .functor XOR 1, L_0x555556cb2140, L_0x555556cb21e0, C4<0>, C4<0>;
L_0x555556cb1c20 .functor XOR 1, L_0x555556cb1bb0, L_0x555556cb2310, C4<0>, C4<0>;
L_0x555556cb1ce0 .functor AND 1, L_0x555556cb21e0, L_0x555556cb2310, C4<1>, C4<1>;
L_0x555556cb1df0 .functor AND 1, L_0x555556cb2140, L_0x555556cb21e0, C4<1>, C4<1>;
L_0x555556cb1eb0 .functor OR 1, L_0x555556cb1ce0, L_0x555556cb1df0, C4<0>, C4<0>;
L_0x555556cb1fc0 .functor AND 1, L_0x555556cb2140, L_0x555556cb2310, C4<1>, C4<1>;
L_0x555556cb2030 .functor OR 1, L_0x555556cb1eb0, L_0x555556cb1fc0, C4<0>, C4<0>;
v0x55555689e6a0_0 .net *"_ivl_0", 0 0, L_0x555556cb1bb0;  1 drivers
v0x55555689e7a0_0 .net *"_ivl_10", 0 0, L_0x555556cb1fc0;  1 drivers
v0x5555567642b0_0 .net *"_ivl_4", 0 0, L_0x555556cb1ce0;  1 drivers
v0x555556764370_0 .net *"_ivl_6", 0 0, L_0x555556cb1df0;  1 drivers
v0x555556763300_0 .net *"_ivl_8", 0 0, L_0x555556cb1eb0;  1 drivers
v0x555556763430_0 .net "c_in", 0 0, L_0x555556cb2310;  1 drivers
v0x555556732f20_0 .net "c_out", 0 0, L_0x555556cb2030;  1 drivers
v0x555556732fe0_0 .net "s", 0 0, L_0x555556cb1c20;  1 drivers
v0x555556b7bd50_0 .net "x", 0 0, L_0x555556cb2140;  1 drivers
v0x555556b7be10_0 .net "y", 0 0, L_0x555556cb21e0;  1 drivers
S_0x555556aced90 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x5555567330a0 .param/l "i" 0 19 14, +C4<010>;
S_0x5555569e8af0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556aced90;
 .timescale -12 -12;
S_0x555556902920 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555569e8af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb2440 .functor XOR 1, L_0x555556cb2920, L_0x555556cb2b20, C4<0>, C4<0>;
L_0x555556cb24b0 .functor XOR 1, L_0x555556cb2440, L_0x555556cb2ce0, C4<0>, C4<0>;
L_0x555556cb2520 .functor AND 1, L_0x555556cb2b20, L_0x555556cb2ce0, C4<1>, C4<1>;
L_0x555556cb2590 .functor AND 1, L_0x555556cb2920, L_0x555556cb2b20, C4<1>, C4<1>;
L_0x555556cb2650 .functor OR 1, L_0x555556cb2520, L_0x555556cb2590, C4<0>, C4<0>;
L_0x555556cb2760 .functor AND 1, L_0x555556cb2920, L_0x555556cb2ce0, C4<1>, C4<1>;
L_0x555556cb2810 .functor OR 1, L_0x555556cb2650, L_0x555556cb2760, C4<0>, C4<0>;
v0x555556817f80_0 .net *"_ivl_0", 0 0, L_0x555556cb2440;  1 drivers
v0x555556818080_0 .net *"_ivl_10", 0 0, L_0x555556cb2760;  1 drivers
v0x555556a958c0_0 .net *"_ivl_4", 0 0, L_0x555556cb2520;  1 drivers
v0x555556a95980_0 .net *"_ivl_6", 0 0, L_0x555556cb2590;  1 drivers
v0x5555569af620_0 .net *"_ivl_8", 0 0, L_0x555556cb2650;  1 drivers
v0x5555569af750_0 .net "c_in", 0 0, L_0x555556cb2ce0;  1 drivers
v0x5555568c9450_0 .net "c_out", 0 0, L_0x555556cb2810;  1 drivers
v0x5555568c94f0_0 .net "s", 0 0, L_0x555556cb24b0;  1 drivers
v0x5555567deab0_0 .net "x", 0 0, L_0x555556cb2920;  1 drivers
v0x55555676ee40_0 .net "y", 0 0, L_0x555556cb2b20;  1 drivers
S_0x555556b57f70 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556b58120 .param/l "i" 0 19 14, +C4<011>;
S_0x555556a02620 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b57f70;
 .timescale -12 -12;
S_0x55555691c450 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a02620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb2e60 .functor XOR 1, L_0x555556cb32b0, L_0x555556cb33e0, C4<0>, C4<0>;
L_0x555556cb2ed0 .functor XOR 1, L_0x555556cb2e60, L_0x555556cb3570, C4<0>, C4<0>;
L_0x555556cb2f40 .functor AND 1, L_0x555556cb33e0, L_0x555556cb3570, C4<1>, C4<1>;
L_0x555556cb2fb0 .functor AND 1, L_0x555556cb32b0, L_0x555556cb33e0, C4<1>, C4<1>;
L_0x555556cb3020 .functor OR 1, L_0x555556cb2f40, L_0x555556cb2fb0, C4<0>, C4<0>;
L_0x555556cb3130 .functor AND 1, L_0x555556cb32b0, L_0x555556cb3570, C4<1>, C4<1>;
L_0x555556cb31a0 .functor OR 1, L_0x555556cb3020, L_0x555556cb3130, C4<0>, C4<0>;
v0x55555676efa0_0 .net *"_ivl_0", 0 0, L_0x555556cb2e60;  1 drivers
v0x555556a02800_0 .net *"_ivl_10", 0 0, L_0x555556cb3130;  1 drivers
v0x555556831ab0_0 .net *"_ivl_4", 0 0, L_0x555556cb2f40;  1 drivers
v0x555556831b50_0 .net *"_ivl_6", 0 0, L_0x555556cb2fb0;  1 drivers
v0x555556831c30_0 .net *"_ivl_8", 0 0, L_0x555556cb3020;  1 drivers
v0x5555568323f0_0 .net "c_in", 0 0, L_0x555556cb3570;  1 drivers
v0x5555568324b0_0 .net "c_out", 0 0, L_0x555556cb31a0;  1 drivers
v0x555556832570_0 .net "s", 0 0, L_0x555556cb2ed0;  1 drivers
v0x555556832630_0 .net "x", 0 0, L_0x555556cb32b0;  1 drivers
v0x55555691cd90_0 .net "y", 0 0, L_0x555556cb33e0;  1 drivers
S_0x55555691cef0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x5555568326f0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556a02f60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555691cef0;
 .timescale -12 -12;
S_0x555556ae9200 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556a02f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb36a0 .functor XOR 1, L_0x555556cb3b30, L_0x555556cb3cd0, C4<0>, C4<0>;
L_0x555556cb3710 .functor XOR 1, L_0x555556cb36a0, L_0x555556cb3e00, C4<0>, C4<0>;
L_0x555556cb3780 .functor AND 1, L_0x555556cb3cd0, L_0x555556cb3e00, C4<1>, C4<1>;
L_0x555556cb37f0 .functor AND 1, L_0x555556cb3b30, L_0x555556cb3cd0, C4<1>, C4<1>;
L_0x555556cb3860 .functor OR 1, L_0x555556cb3780, L_0x555556cb37f0, C4<0>, C4<0>;
L_0x555556cb3970 .functor AND 1, L_0x555556cb3b30, L_0x555556cb3e00, C4<1>, C4<1>;
L_0x555556cb3a20 .functor OR 1, L_0x555556cb3860, L_0x555556cb3970, C4<0>, C4<0>;
v0x555556ae9400_0 .net *"_ivl_0", 0 0, L_0x555556cb36a0;  1 drivers
v0x555556a03160_0 .net *"_ivl_10", 0 0, L_0x555556cb3970;  1 drivers
v0x555556b58680_0 .net *"_ivl_4", 0 0, L_0x555556cb3780;  1 drivers
v0x555556b58740_0 .net *"_ivl_6", 0 0, L_0x555556cb37f0;  1 drivers
v0x555556b58820_0 .net *"_ivl_8", 0 0, L_0x555556cb3860;  1 drivers
v0x555556b58950_0 .net "c_in", 0 0, L_0x555556cb3e00;  1 drivers
v0x5555564355b0_0 .net "c_out", 0 0, L_0x555556cb3a20;  1 drivers
v0x555556435650_0 .net "s", 0 0, L_0x555556cb3710;  1 drivers
v0x555556435710_0 .net "x", 0 0, L_0x555556cb3b30;  1 drivers
v0x555556435860_0 .net "y", 0 0, L_0x555556cb3cd0;  1 drivers
S_0x555556431140 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x5555564312f0 .param/l "i" 0 19 14, +C4<0101>;
S_0x5555564313d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556431140;
 .timescale -12 -12;
S_0x555556279cf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555564313d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb3c60 .functor XOR 1, L_0x555556cb43e0, L_0x555556cb4510, C4<0>, C4<0>;
L_0x555556cb3fc0 .functor XOR 1, L_0x555556cb3c60, L_0x555556cb46d0, C4<0>, C4<0>;
L_0x555556cb4030 .functor AND 1, L_0x555556cb4510, L_0x555556cb46d0, C4<1>, C4<1>;
L_0x555556cb40a0 .functor AND 1, L_0x555556cb43e0, L_0x555556cb4510, C4<1>, C4<1>;
L_0x555556cb4110 .functor OR 1, L_0x555556cb4030, L_0x555556cb40a0, C4<0>, C4<0>;
L_0x555556cb4220 .functor AND 1, L_0x555556cb43e0, L_0x555556cb46d0, C4<1>, C4<1>;
L_0x555556cb42d0 .functor OR 1, L_0x555556cb4110, L_0x555556cb4220, C4<0>, C4<0>;
v0x555556279ef0_0 .net *"_ivl_0", 0 0, L_0x555556cb3c60;  1 drivers
v0x555556279ff0_0 .net *"_ivl_10", 0 0, L_0x555556cb4220;  1 drivers
v0x55555627a0d0_0 .net *"_ivl_4", 0 0, L_0x555556cb4030;  1 drivers
v0x5555564359c0_0 .net *"_ivl_6", 0 0, L_0x555556cb40a0;  1 drivers
v0x55555627b1e0_0 .net *"_ivl_8", 0 0, L_0x555556cb4110;  1 drivers
v0x55555627b310_0 .net "c_in", 0 0, L_0x555556cb46d0;  1 drivers
v0x55555627b3d0_0 .net "c_out", 0 0, L_0x555556cb42d0;  1 drivers
v0x55555627b490_0 .net "s", 0 0, L_0x555556cb3fc0;  1 drivers
v0x55555627b550_0 .net "x", 0 0, L_0x555556cb43e0;  1 drivers
v0x55555627c420_0 .net "y", 0 0, L_0x555556cb4510;  1 drivers
S_0x55555627c580 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555627c730 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556285b80 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555627c580;
 .timescale -12 -12;
S_0x555556285d60 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556285b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb4800 .functor XOR 1, L_0x555556cb4ce0, L_0x555556cb4fc0, C4<0>, C4<0>;
L_0x555556cb4870 .functor XOR 1, L_0x555556cb4800, L_0x555556cb5170, C4<0>, C4<0>;
L_0x555556cb48e0 .functor AND 1, L_0x555556cb4fc0, L_0x555556cb5170, C4<1>, C4<1>;
L_0x555556cb4950 .functor AND 1, L_0x555556cb4ce0, L_0x555556cb4fc0, C4<1>, C4<1>;
L_0x555556cb4a10 .functor OR 1, L_0x555556cb48e0, L_0x555556cb4950, C4<0>, C4<0>;
L_0x555556cb4b20 .functor AND 1, L_0x555556cb4ce0, L_0x555556cb5170, C4<1>, C4<1>;
L_0x555556cb4bd0 .functor OR 1, L_0x555556cb4a10, L_0x555556cb4b20, C4<0>, C4<0>;
v0x555556285f60_0 .net *"_ivl_0", 0 0, L_0x555556cb4800;  1 drivers
v0x55555627c810_0 .net *"_ivl_10", 0 0, L_0x555556cb4b20;  1 drivers
v0x555556289680_0 .net *"_ivl_4", 0 0, L_0x555556cb48e0;  1 drivers
v0x555556289720_0 .net *"_ivl_6", 0 0, L_0x555556cb4950;  1 drivers
v0x555556289800_0 .net *"_ivl_8", 0 0, L_0x555556cb4a10;  1 drivers
v0x555556289930_0 .net "c_in", 0 0, L_0x555556cb5170;  1 drivers
v0x5555562899f0_0 .net "c_out", 0 0, L_0x555556cb4bd0;  1 drivers
v0x555556289ab0_0 .net "s", 0 0, L_0x555556cb4870;  1 drivers
v0x555556283ca0_0 .net "x", 0 0, L_0x555556cb4ce0;  1 drivers
v0x555556283dd0_0 .net "y", 0 0, L_0x555556cb4fc0;  1 drivers
S_0x555556283f30 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x5555562840e0 .param/l "i" 0 19 14, +C4<0111>;
S_0x5555562877f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556283f30;
 .timescale -12 -12;
S_0x5555562879d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555562877f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb52c0 .functor XOR 1, L_0x555556cb4f20, L_0x555556cb57a0, C4<0>, C4<0>;
L_0x555556cb5330 .functor XOR 1, L_0x555556cb52c0, L_0x555556cb5210, C4<0>, C4<0>;
L_0x555556cb53a0 .functor AND 1, L_0x555556cb57a0, L_0x555556cb5210, C4<1>, C4<1>;
L_0x555556cb5410 .functor AND 1, L_0x555556cb4f20, L_0x555556cb57a0, C4<1>, C4<1>;
L_0x555556cb54d0 .functor OR 1, L_0x555556cb53a0, L_0x555556cb5410, C4<0>, C4<0>;
L_0x555556cb55e0 .functor AND 1, L_0x555556cb4f20, L_0x555556cb5210, C4<1>, C4<1>;
L_0x555556cb5690 .functor OR 1, L_0x555556cb54d0, L_0x555556cb55e0, C4<0>, C4<0>;
v0x555556287bd0_0 .net *"_ivl_0", 0 0, L_0x555556cb52c0;  1 drivers
v0x55555628b2f0_0 .net *"_ivl_10", 0 0, L_0x555556cb55e0;  1 drivers
v0x55555628b3b0_0 .net *"_ivl_4", 0 0, L_0x555556cb53a0;  1 drivers
v0x55555628b470_0 .net *"_ivl_6", 0 0, L_0x555556cb5410;  1 drivers
v0x55555628b550_0 .net *"_ivl_8", 0 0, L_0x555556cb54d0;  1 drivers
v0x55555628b680_0 .net "c_in", 0 0, L_0x555556cb5210;  1 drivers
v0x55555628c5c0_0 .net "c_out", 0 0, L_0x555556cb5690;  1 drivers
v0x55555628c680_0 .net "s", 0 0, L_0x555556cb5330;  1 drivers
v0x55555628c740_0 .net "x", 0 0, L_0x555556cb4f20;  1 drivers
v0x55555628c890_0 .net "y", 0 0, L_0x555556cb57a0;  1 drivers
S_0x555556295cd0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555691d0a0 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556295fa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556295cd0;
 .timescale -12 -12;
S_0x5555562997d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556295fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb5a20 .functor XOR 1, L_0x555556cb5f00, L_0x555556cb58d0, C4<0>, C4<0>;
L_0x555556cb5a90 .functor XOR 1, L_0x555556cb5a20, L_0x555556cb6190, C4<0>, C4<0>;
L_0x555556cb5b00 .functor AND 1, L_0x555556cb58d0, L_0x555556cb6190, C4<1>, C4<1>;
L_0x555556cb5b70 .functor AND 1, L_0x555556cb5f00, L_0x555556cb58d0, C4<1>, C4<1>;
L_0x555556cb5c30 .functor OR 1, L_0x555556cb5b00, L_0x555556cb5b70, C4<0>, C4<0>;
L_0x555556cb5d40 .functor AND 1, L_0x555556cb5f00, L_0x555556cb6190, C4<1>, C4<1>;
L_0x555556cb5df0 .functor OR 1, L_0x555556cb5c30, L_0x555556cb5d40, C4<0>, C4<0>;
v0x55555628c9f0_0 .net *"_ivl_0", 0 0, L_0x555556cb5a20;  1 drivers
v0x555556299a30_0 .net *"_ivl_10", 0 0, L_0x555556cb5d40;  1 drivers
v0x555556299b10_0 .net *"_ivl_4", 0 0, L_0x555556cb5b00;  1 drivers
v0x555556299c00_0 .net *"_ivl_6", 0 0, L_0x555556cb5b70;  1 drivers
v0x555556293e40_0 .net *"_ivl_8", 0 0, L_0x555556cb5c30;  1 drivers
v0x555556293f70_0 .net "c_in", 0 0, L_0x555556cb6190;  1 drivers
v0x555556294030_0 .net "c_out", 0 0, L_0x555556cb5df0;  1 drivers
v0x5555562940f0_0 .net "s", 0 0, L_0x555556cb5a90;  1 drivers
v0x5555562941b0_0 .net "x", 0 0, L_0x555556cb5f00;  1 drivers
v0x555556297940_0 .net "y", 0 0, L_0x555556cb58d0;  1 drivers
S_0x555556297aa0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556297c50 .param/l "i" 0 19 14, +C4<01001>;
S_0x55555628f430 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556297aa0;
 .timescale -12 -12;
S_0x55555628f610 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555628f430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb6030 .functor XOR 1, L_0x555556cb68d0, L_0x555556cb6970, C4<0>, C4<0>;
L_0x555556cb64b0 .functor XOR 1, L_0x555556cb6030, L_0x555556cb63d0, C4<0>, C4<0>;
L_0x555556cb6520 .functor AND 1, L_0x555556cb6970, L_0x555556cb63d0, C4<1>, C4<1>;
L_0x555556cb6590 .functor AND 1, L_0x555556cb68d0, L_0x555556cb6970, C4<1>, C4<1>;
L_0x555556cb6600 .functor OR 1, L_0x555556cb6520, L_0x555556cb6590, C4<0>, C4<0>;
L_0x555556cb6710 .functor AND 1, L_0x555556cb68d0, L_0x555556cb63d0, C4<1>, C4<1>;
L_0x555556cb67c0 .functor OR 1, L_0x555556cb6600, L_0x555556cb6710, C4<0>, C4<0>;
v0x55555628f810_0 .net *"_ivl_0", 0 0, L_0x555556cb6030;  1 drivers
v0x555556297d30_0 .net *"_ivl_10", 0 0, L_0x555556cb6710;  1 drivers
v0x555556292530_0 .net *"_ivl_4", 0 0, L_0x555556cb6520;  1 drivers
v0x555556292600_0 .net *"_ivl_6", 0 0, L_0x555556cb6590;  1 drivers
v0x5555562926e0_0 .net *"_ivl_8", 0 0, L_0x555556cb6600;  1 drivers
v0x555556292810_0 .net "c_in", 0 0, L_0x555556cb63d0;  1 drivers
v0x5555562928d0_0 .net "c_out", 0 0, L_0x555556cb67c0;  1 drivers
v0x55555628dc20_0 .net "s", 0 0, L_0x555556cb64b0;  1 drivers
v0x55555628dce0_0 .net "x", 0 0, L_0x555556cb68d0;  1 drivers
v0x55555628de30_0 .net "y", 0 0, L_0x555556cb6970;  1 drivers
S_0x555556290d40 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556290ef0 .param/l "i" 0 19 14, +C4<01010>;
S_0x555556290fd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556290d40;
 .timescale -12 -12;
S_0x55555627f290 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556290fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb6c20 .functor XOR 1, L_0x555556cb7110, L_0x555556cb7340, C4<0>, C4<0>;
L_0x555556cb6c90 .functor XOR 1, L_0x555556cb6c20, L_0x555556cb7470, C4<0>, C4<0>;
L_0x555556cb6d00 .functor AND 1, L_0x555556cb7340, L_0x555556cb7470, C4<1>, C4<1>;
L_0x555556cb6dc0 .functor AND 1, L_0x555556cb7110, L_0x555556cb7340, C4<1>, C4<1>;
L_0x555556cb6e80 .functor OR 1, L_0x555556cb6d00, L_0x555556cb6dc0, C4<0>, C4<0>;
L_0x555556cb6f90 .functor AND 1, L_0x555556cb7110, L_0x555556cb7470, C4<1>, C4<1>;
L_0x555556cb7000 .functor OR 1, L_0x555556cb6e80, L_0x555556cb6f90, C4<0>, C4<0>;
v0x55555627f490_0 .net *"_ivl_0", 0 0, L_0x555556cb6c20;  1 drivers
v0x55555627f590_0 .net *"_ivl_10", 0 0, L_0x555556cb6f90;  1 drivers
v0x55555627f670_0 .net *"_ivl_4", 0 0, L_0x555556cb6d00;  1 drivers
v0x55555628df90_0 .net *"_ivl_6", 0 0, L_0x555556cb6dc0;  1 drivers
v0x555556282390_0 .net *"_ivl_8", 0 0, L_0x555556cb6e80;  1 drivers
v0x5555562824c0_0 .net "c_in", 0 0, L_0x555556cb7470;  1 drivers
v0x555556282580_0 .net "c_out", 0 0, L_0x555556cb7000;  1 drivers
v0x555556282640_0 .net "s", 0 0, L_0x555556cb6c90;  1 drivers
v0x555556282700_0 .net "x", 0 0, L_0x555556cb7110;  1 drivers
v0x55555627da80_0 .net "y", 0 0, L_0x555556cb7340;  1 drivers
S_0x55555627dbe0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555627dd90 .param/l "i" 0 19 14, +C4<01011>;
S_0x555556280ba0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555627dbe0;
 .timescale -12 -12;
S_0x555556280d80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556280ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb76b0 .functor XOR 1, L_0x555556cb7b90, L_0x555556cb7cc0, C4<0>, C4<0>;
L_0x555556cb7720 .functor XOR 1, L_0x555556cb76b0, L_0x555556cb7f10, C4<0>, C4<0>;
L_0x555556cb7790 .functor AND 1, L_0x555556cb7cc0, L_0x555556cb7f10, C4<1>, C4<1>;
L_0x555556cb7800 .functor AND 1, L_0x555556cb7b90, L_0x555556cb7cc0, C4<1>, C4<1>;
L_0x555556cb78c0 .functor OR 1, L_0x555556cb7790, L_0x555556cb7800, C4<0>, C4<0>;
L_0x555556cb79d0 .functor AND 1, L_0x555556cb7b90, L_0x555556cb7f10, C4<1>, C4<1>;
L_0x555556cb7a80 .functor OR 1, L_0x555556cb78c0, L_0x555556cb79d0, C4<0>, C4<0>;
v0x555556280f80_0 .net *"_ivl_0", 0 0, L_0x555556cb76b0;  1 drivers
v0x55555627de70_0 .net *"_ivl_10", 0 0, L_0x555556cb79d0;  1 drivers
v0x555556325fa0_0 .net *"_ivl_4", 0 0, L_0x555556cb7790;  1 drivers
v0x555556326090_0 .net *"_ivl_6", 0 0, L_0x555556cb7800;  1 drivers
v0x555556326170_0 .net *"_ivl_8", 0 0, L_0x555556cb78c0;  1 drivers
v0x5555563262a0_0 .net "c_in", 0 0, L_0x555556cb7f10;  1 drivers
v0x555556326360_0 .net "c_out", 0 0, L_0x555556cb7a80;  1 drivers
v0x555556275af0_0 .net "s", 0 0, L_0x555556cb7720;  1 drivers
v0x555556275bb0_0 .net "x", 0 0, L_0x555556cb7b90;  1 drivers
v0x555556275d00_0 .net "y", 0 0, L_0x555556cb7cc0;  1 drivers
S_0x555556272030 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x555556326420 .param/l "i" 0 19 14, +C4<01100>;
S_0x555556272270 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556272030;
 .timescale -12 -12;
S_0x55555630d900 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556272270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb8040 .functor XOR 1, L_0x555556cb8520, L_0x555556cb7df0, C4<0>, C4<0>;
L_0x555556cb80b0 .functor XOR 1, L_0x555556cb8040, L_0x555556cb8810, C4<0>, C4<0>;
L_0x555556cb8120 .functor AND 1, L_0x555556cb7df0, L_0x555556cb8810, C4<1>, C4<1>;
L_0x555556cb8190 .functor AND 1, L_0x555556cb8520, L_0x555556cb7df0, C4<1>, C4<1>;
L_0x555556cb8250 .functor OR 1, L_0x555556cb8120, L_0x555556cb8190, C4<0>, C4<0>;
L_0x555556cb8360 .functor AND 1, L_0x555556cb8520, L_0x555556cb8810, C4<1>, C4<1>;
L_0x555556cb8410 .functor OR 1, L_0x555556cb8250, L_0x555556cb8360, C4<0>, C4<0>;
v0x55555630db00_0 .net *"_ivl_0", 0 0, L_0x555556cb8040;  1 drivers
v0x55555630dc00_0 .net *"_ivl_10", 0 0, L_0x555556cb8360;  1 drivers
v0x55555630dce0_0 .net *"_ivl_4", 0 0, L_0x555556cb8120;  1 drivers
v0x555556272450_0 .net *"_ivl_6", 0 0, L_0x555556cb8190;  1 drivers
v0x555556275e60_0 .net *"_ivl_8", 0 0, L_0x555556cb8250;  1 drivers
v0x5555563151b0_0 .net "c_in", 0 0, L_0x555556cb8810;  1 drivers
v0x555556315270_0 .net "c_out", 0 0, L_0x555556cb8410;  1 drivers
v0x555556315330_0 .net "s", 0 0, L_0x555556cb80b0;  1 drivers
v0x5555563153f0_0 .net "x", 0 0, L_0x555556cb8520;  1 drivers
v0x555556315540_0 .net "y", 0 0, L_0x555556cb7df0;  1 drivers
S_0x55555622dd40 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555622def0 .param/l "i" 0 19 14, +C4<01101>;
S_0x55555622dfd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555622dd40;
 .timescale -12 -12;
S_0x5555563269c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555622dfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb7e90 .functor XOR 1, L_0x555556cb8ef0, L_0x555556cb9020, C4<0>, C4<0>;
L_0x555556cb8a80 .functor XOR 1, L_0x555556cb7e90, L_0x555556cb8940, C4<0>, C4<0>;
L_0x555556cb8af0 .functor AND 1, L_0x555556cb9020, L_0x555556cb8940, C4<1>, C4<1>;
L_0x555556cb8b60 .functor AND 1, L_0x555556cb8ef0, L_0x555556cb9020, C4<1>, C4<1>;
L_0x555556cb8c20 .functor OR 1, L_0x555556cb8af0, L_0x555556cb8b60, C4<0>, C4<0>;
L_0x555556cb8d30 .functor AND 1, L_0x555556cb8ef0, L_0x555556cb8940, C4<1>, C4<1>;
L_0x555556cb8de0 .functor OR 1, L_0x555556cb8c20, L_0x555556cb8d30, C4<0>, C4<0>;
v0x555556326bc0_0 .net *"_ivl_0", 0 0, L_0x555556cb7e90;  1 drivers
v0x555556326cc0_0 .net *"_ivl_10", 0 0, L_0x555556cb8d30;  1 drivers
v0x555556326da0_0 .net *"_ivl_4", 0 0, L_0x555556cb8af0;  1 drivers
v0x5555563326c0_0 .net *"_ivl_6", 0 0, L_0x555556cb8b60;  1 drivers
v0x5555563327a0_0 .net *"_ivl_8", 0 0, L_0x555556cb8c20;  1 drivers
v0x5555563328d0_0 .net "c_in", 0 0, L_0x555556cb8940;  1 drivers
v0x555556332990_0 .net "c_out", 0 0, L_0x555556cb8de0;  1 drivers
v0x555556332a50_0 .net "s", 0 0, L_0x555556cb8a80;  1 drivers
v0x5555563228b0_0 .net "x", 0 0, L_0x555556cb8ef0;  1 drivers
v0x555556322a00_0 .net "y", 0 0, L_0x555556cb9020;  1 drivers
S_0x555556322b60 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555622e1b0 .param/l "i" 0 19 14, +C4<01110>;
S_0x555556312a00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556322b60;
 .timescale -12 -12;
S_0x555556312be0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556312a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cb92a0 .functor XOR 1, L_0x555556cb9780, L_0x555556cb9c20, C4<0>, C4<0>;
L_0x555556cb9310 .functor XOR 1, L_0x555556cb92a0, L_0x555556cb9f60, C4<0>, C4<0>;
L_0x555556cb9380 .functor AND 1, L_0x555556cb9c20, L_0x555556cb9f60, C4<1>, C4<1>;
L_0x555556cb93f0 .functor AND 1, L_0x555556cb9780, L_0x555556cb9c20, C4<1>, C4<1>;
L_0x555556cb94b0 .functor OR 1, L_0x555556cb9380, L_0x555556cb93f0, C4<0>, C4<0>;
L_0x555556cb95c0 .functor AND 1, L_0x555556cb9780, L_0x555556cb9f60, C4<1>, C4<1>;
L_0x555556cb9670 .functor OR 1, L_0x555556cb94b0, L_0x555556cb95c0, C4<0>, C4<0>;
v0x555556312de0_0 .net *"_ivl_0", 0 0, L_0x555556cb92a0;  1 drivers
v0x555556310000_0 .net *"_ivl_10", 0 0, L_0x555556cb95c0;  1 drivers
v0x5555563100e0_0 .net *"_ivl_4", 0 0, L_0x555556cb9380;  1 drivers
v0x5555563101d0_0 .net *"_ivl_6", 0 0, L_0x555556cb93f0;  1 drivers
v0x5555563102b0_0 .net *"_ivl_8", 0 0, L_0x555556cb94b0;  1 drivers
v0x5555563103e0_0 .net "c_in", 0 0, L_0x555556cb9f60;  1 drivers
v0x555556276700_0 .net "c_out", 0 0, L_0x555556cb9670;  1 drivers
v0x5555562767c0_0 .net "s", 0 0, L_0x555556cb9310;  1 drivers
v0x555556276880_0 .net "x", 0 0, L_0x555556cb9780;  1 drivers
v0x5555562769d0_0 .net "y", 0 0, L_0x555556cb9c20;  1 drivers
S_0x55555633dc00 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x55555633ddb0 .param/l "i" 0 19 14, +C4<01111>;
S_0x55555633de90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555633dc00;
 .timescale -12 -12;
S_0x5555562fd230 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x55555633de90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cba200 .functor XOR 1, L_0x555556cba6e0, L_0x555556cba810, C4<0>, C4<0>;
L_0x555556cba270 .functor XOR 1, L_0x555556cba200, L_0x555556cbaac0, C4<0>, C4<0>;
L_0x555556cba2e0 .functor AND 1, L_0x555556cba810, L_0x555556cbaac0, C4<1>, C4<1>;
L_0x555556cba350 .functor AND 1, L_0x555556cba6e0, L_0x555556cba810, C4<1>, C4<1>;
L_0x555556cba410 .functor OR 1, L_0x555556cba2e0, L_0x555556cba350, C4<0>, C4<0>;
L_0x555556cba520 .functor AND 1, L_0x555556cba6e0, L_0x555556cbaac0, C4<1>, C4<1>;
L_0x555556cba5d0 .functor OR 1, L_0x555556cba410, L_0x555556cba520, C4<0>, C4<0>;
v0x555556276b30_0 .net *"_ivl_0", 0 0, L_0x555556cba200;  1 drivers
v0x5555562fd490_0 .net *"_ivl_10", 0 0, L_0x555556cba520;  1 drivers
v0x5555562fd570_0 .net *"_ivl_4", 0 0, L_0x555556cba2e0;  1 drivers
v0x5555562fd630_0 .net *"_ivl_6", 0 0, L_0x555556cba350;  1 drivers
v0x555556301000_0 .net *"_ivl_8", 0 0, L_0x555556cba410;  1 drivers
v0x555556301110_0 .net "c_in", 0 0, L_0x555556cbaac0;  1 drivers
v0x5555563011d0_0 .net "c_out", 0 0, L_0x555556cba5d0;  1 drivers
v0x555556301290_0 .net "s", 0 0, L_0x555556cba270;  1 drivers
v0x555556301350_0 .net "x", 0 0, L_0x555556cba6e0;  1 drivers
v0x5555562f95a0_0 .net "y", 0 0, L_0x555556cba810;  1 drivers
S_0x5555562f9700 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 19 14, 19 14 0, S_0x555556a6f210;
 .timescale -12 -12;
P_0x5555562f99c0 .param/l "i" 0 19 14, +C4<010000>;
S_0x5555562f27e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x5555562f9700;
 .timescale -12 -12;
S_0x5555562f29e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x5555562f27e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cbabf0 .functor XOR 1, L_0x555556cbb0d0, L_0x555556cbb390, C4<0>, C4<0>;
L_0x555556cbac60 .functor XOR 1, L_0x555556cbabf0, L_0x555556cbb4c0, C4<0>, C4<0>;
L_0x555556cbacd0 .functor AND 1, L_0x555556cbb390, L_0x555556cbb4c0, C4<1>, C4<1>;
L_0x555556cbad40 .functor AND 1, L_0x555556cbb0d0, L_0x555556cbb390, C4<1>, C4<1>;
L_0x555556cbae00 .functor OR 1, L_0x555556cbacd0, L_0x555556cbad40, C4<0>, C4<0>;
L_0x555556cbaf10 .functor AND 1, L_0x555556cbb0d0, L_0x555556cbb4c0, C4<1>, C4<1>;
L_0x555556cbafc0 .functor OR 1, L_0x555556cbae00, L_0x555556cbaf10, C4<0>, C4<0>;
v0x5555562f2be0_0 .net *"_ivl_0", 0 0, L_0x555556cbabf0;  1 drivers
v0x5555562f5f20_0 .net *"_ivl_10", 0 0, L_0x555556cbaf10;  1 drivers
v0x5555562f6020_0 .net *"_ivl_4", 0 0, L_0x555556cbacd0;  1 drivers
v0x5555562f60e0_0 .net *"_ivl_6", 0 0, L_0x555556cbad40;  1 drivers
v0x5555562f61c0_0 .net *"_ivl_8", 0 0, L_0x555556cbae00;  1 drivers
v0x5555562f62f0_0 .net "c_in", 0 0, L_0x555556cbb4c0;  1 drivers
v0x55555629b3e0_0 .net "c_out", 0 0, L_0x555556cbafc0;  1 drivers
v0x55555629b4a0_0 .net "s", 0 0, L_0x555556cbac60;  1 drivers
v0x55555629b560_0 .net "x", 0 0, L_0x555556cbb0d0;  1 drivers
v0x55555629b620_0 .net "y", 0 0, L_0x555556cbb390;  1 drivers
S_0x555556310f90 .scope module, "mux_8bit" "mux" 20 60, 11 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556313470 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001000>;
P_0x5555563134b0 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x5555563136f0_0 .net "data_bus", 23 0, L_0x555556cb15d0;  1 drivers
v0x5555563137f0_0 .var "data_out", 7 0;
v0x55555631b150_0 .var/i "i", 31 0;
v0x55555631b220_0 .net "sel", 1 0, v0x5555563cff40_0;  1 drivers
E_0x5555569eef00 .event anyedge, v0x55555631b220_0, v0x5555563136f0_0;
S_0x55555631b380 .scope module, "mux_9bit" "mux" 20 67, 11 1 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556313550 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001001>;
P_0x555556313590 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556305ca0_0 .net "data_bus", 26 0, L_0x555556cb16c0;  1 drivers
v0x555556305da0_0 .var "data_out", 8 0;
v0x555556305e90_0 .var/i "i", 31 0;
v0x555556304e00_0 .net "sel", 1 0, v0x5555563cff40_0;  alias, 1 drivers
E_0x555556297dd0 .event anyedge, v0x55555631b220_0, v0x555556305ca0_0;
S_0x555556304f50 .scope module, "y_neg" "pos_2_neg" 20 116, 19 39 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555556305130 .param/l "N" 0 19 40, +C4<00000000000000000000000000001001>;
L_0x555556cbc950 .functor NOT 9, L_0x555556cbcc60, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556305200_0 .net *"_ivl_0", 8 0, L_0x555556cbc950;  1 drivers
L_0x7f312abd2de0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55555637fea0_0 .net/2u *"_ivl_2", 8 0, L_0x7f312abd2de0;  1 drivers
v0x55555637ffa0_0 .net "neg", 8 0, L_0x555556cbc9c0;  alias, 1 drivers
v0x555556380070_0 .net "pos", 8 0, L_0x555556cbcc60;  1 drivers
L_0x555556cbc9c0 .arith/sum 9, L_0x555556cbc950, L_0x7f312abd2de0;
S_0x555556380190 .scope module, "z_neg" "pos_2_neg" 20 123, 19 39 0, S_0x5555569317d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x5555563138e0 .param/l "N" 0 19 40, +C4<00000000000000000000000000010001>;
L_0x555556cbca60 .functor NOT 17, v0x5555563c6780_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x5555563921e0_0 .net *"_ivl_0", 16 0, L_0x555556cbca60;  1 drivers
L_0x7f312abd2e28 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555563922c0_0 .net/2u *"_ivl_2", 16 0, L_0x7f312abd2e28;  1 drivers
v0x5555563923a0_0 .net "neg", 16 0, L_0x555556cbce00;  alias, 1 drivers
v0x555556392490_0 .net "pos", 16 0, v0x5555563c6780_0;  alias, 1 drivers
L_0x555556cbce00 .arith/sum 17, L_0x555556cbca60, L_0x7f312abd2e28;
S_0x5555564094e0 .scope generate, "bfs[2]" "bfs[2]" 17 20, 17 20 0, S_0x5555569c4600;
 .timescale -12 -12;
P_0x5555568f1210 .param/l "i" 0 17 20, +C4<010>;
S_0x55555640f9c0 .scope module, "butterfly" "bfprocessor" 17 22, 18 1 0, S_0x5555564094e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555556be5700_0 .net "A_im", 7 0, L_0x555556d03700;  1 drivers
v0x555556be5800_0 .net "A_re", 7 0, L_0x555556d03660;  1 drivers
v0x555556be58e0_0 .net "B_im", 7 0, L_0x555556d038d0;  1 drivers
v0x555556be59e0_0 .net "B_re", 7 0, L_0x555556d03830;  1 drivers
v0x555556be5ab0_0 .net "C_minus_S", 8 0, L_0x555556d03970;  1 drivers
v0x555556be5ba0_0 .net "C_plus_S", 8 0, L_0x555556d03ab0;  1 drivers
v0x555556be5c70_0 .var "D_im", 7 0;
v0x555556be5d30_0 .var "D_re", 7 0;
v0x555556be5e10_0 .net "E_im", 7 0, v0x555556be4710_0;  1 drivers
v0x555556be5f00_0 .net "E_re", 7 0, v0x555556be47f0_0;  1 drivers
v0x555556be5fd0_0 .net *"_ivl_13", 0 0, L_0x555556cf8080;  1 drivers
v0x555556be6090_0 .net *"_ivl_17", 0 0, L_0x555556cf82b0;  1 drivers
v0x555556be6170_0 .net *"_ivl_21", 0 0, L_0x555556cfd700;  1 drivers
v0x555556be6250_0 .net *"_ivl_25", 0 0, L_0x555556cfd8b0;  1 drivers
v0x555556be6330_0 .net *"_ivl_29", 0 0, L_0x555556d02dd0;  1 drivers
v0x555556be6410_0 .net *"_ivl_33", 0 0, L_0x555556d02fa0;  1 drivers
v0x555556be64f0_0 .net *"_ivl_5", 0 0, L_0x555556cf2b00;  1 drivers
v0x555556be66e0_0 .net *"_ivl_9", 0 0, L_0x555556cf2ce0;  1 drivers
v0x555556be67c0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556be6860_0 .net "data_valid", 0 0, v0x555556be41c0_0;  1 drivers
v0x555556be6930_0 .net "i_C", 7 0, L_0x555556d03a10;  1 drivers
v0x555556be6a00_0 .var "r_D_re", 7 0;
v0x555556be6ac0_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556be6b60_0 .net "w_d_im", 8 0, L_0x555556cf7570;  1 drivers
v0x555556be6c50_0 .net "w_d_re", 8 0, L_0x555556cf2100;  1 drivers
v0x555556be6d20_0 .net "w_e_im", 8 0, L_0x555556cfcc40;  1 drivers
v0x555556be6df0_0 .net "w_e_re", 8 0, L_0x555556d02310;  1 drivers
v0x555556be6ec0_0 .net "w_neg_b_im", 7 0, L_0x555556d034c0;  1 drivers
v0x555556be6f90_0 .net "w_neg_b_re", 7 0, L_0x555556d03290;  1 drivers
L_0x555556ced860 .part L_0x555556d02310, 1, 8;
L_0x555556ced990 .part L_0x555556cfcc40, 1, 8;
L_0x555556cf2b00 .part L_0x555556d03660, 7, 1;
L_0x555556cf2ba0 .concat [ 8 1 0 0], L_0x555556d03660, L_0x555556cf2b00;
L_0x555556cf2ce0 .part L_0x555556d03830, 7, 1;
L_0x555556cf2dd0 .concat [ 8 1 0 0], L_0x555556d03830, L_0x555556cf2ce0;
L_0x555556cf8080 .part L_0x555556d03700, 7, 1;
L_0x555556cf8120 .concat [ 8 1 0 0], L_0x555556d03700, L_0x555556cf8080;
L_0x555556cf82b0 .part L_0x555556d038d0, 7, 1;
L_0x555556cf83a0 .concat [ 8 1 0 0], L_0x555556d038d0, L_0x555556cf82b0;
L_0x555556cfd700 .part L_0x555556d03700, 7, 1;
L_0x555556cfd7a0 .concat [ 8 1 0 0], L_0x555556d03700, L_0x555556cfd700;
L_0x555556cfd8b0 .part L_0x555556d034c0, 7, 1;
L_0x555556cfd9a0 .concat [ 8 1 0 0], L_0x555556d034c0, L_0x555556cfd8b0;
L_0x555556d02dd0 .part L_0x555556d03660, 7, 1;
L_0x555556d02e70 .concat [ 8 1 0 0], L_0x555556d03660, L_0x555556d02dd0;
L_0x555556d02fa0 .part L_0x555556d03290, 7, 1;
L_0x555556d03090 .concat [ 8 1 0 0], L_0x555556d03290, L_0x555556d02fa0;
S_0x55555640fba0 .scope module, "adder_D_im" "N_bit_adder" 18 53, 19 1 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555640fda0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556b95990_0 .net "answer", 8 0, L_0x555556cf7570;  alias, 1 drivers
v0x555556b95a90_0 .net "carry", 8 0, L_0x555556cf7c20;  1 drivers
v0x555556b95b70_0 .net "carry_out", 0 0, L_0x555556cf7910;  1 drivers
v0x555556b95c10_0 .net "input1", 8 0, L_0x555556cf8120;  1 drivers
v0x555556b95cf0_0 .net "input2", 8 0, L_0x555556cf83a0;  1 drivers
L_0x555556cf3040 .part L_0x555556cf8120, 0, 1;
L_0x555556cf30e0 .part L_0x555556cf83a0, 0, 1;
L_0x555556cf3750 .part L_0x555556cf8120, 1, 1;
L_0x555556cf37f0 .part L_0x555556cf83a0, 1, 1;
L_0x555556cf3920 .part L_0x555556cf7c20, 0, 1;
L_0x555556cf3fd0 .part L_0x555556cf8120, 2, 1;
L_0x555556cf4140 .part L_0x555556cf83a0, 2, 1;
L_0x555556cf4270 .part L_0x555556cf7c20, 1, 1;
L_0x555556cf48e0 .part L_0x555556cf8120, 3, 1;
L_0x555556cf4aa0 .part L_0x555556cf83a0, 3, 1;
L_0x555556cf4c60 .part L_0x555556cf7c20, 2, 1;
L_0x555556cf5180 .part L_0x555556cf8120, 4, 1;
L_0x555556cf5320 .part L_0x555556cf83a0, 4, 1;
L_0x555556cf5450 .part L_0x555556cf7c20, 3, 1;
L_0x555556cf5a30 .part L_0x555556cf8120, 5, 1;
L_0x555556cf5b60 .part L_0x555556cf83a0, 5, 1;
L_0x555556cf5d20 .part L_0x555556cf7c20, 4, 1;
L_0x555556cf6330 .part L_0x555556cf8120, 6, 1;
L_0x555556cf6500 .part L_0x555556cf83a0, 6, 1;
L_0x555556cf65a0 .part L_0x555556cf7c20, 5, 1;
L_0x555556cf6460 .part L_0x555556cf8120, 7, 1;
L_0x555556cf6cf0 .part L_0x555556cf83a0, 7, 1;
L_0x555556cf66d0 .part L_0x555556cf7c20, 6, 1;
L_0x555556cf7440 .part L_0x555556cf8120, 8, 1;
L_0x555556cf6ea0 .part L_0x555556cf83a0, 8, 1;
L_0x555556cf76d0 .part L_0x555556cf7c20, 7, 1;
LS_0x555556cf7570_0_0 .concat8 [ 1 1 1 1], L_0x555556cf2ec0, L_0x555556cf31f0, L_0x555556cf3ac0, L_0x555556cf4460;
LS_0x555556cf7570_0_4 .concat8 [ 1 1 1 1], L_0x555556cf4e00, L_0x555556cf5610, L_0x555556cf5ec0, L_0x555556cf67f0;
LS_0x555556cf7570_0_8 .concat8 [ 1 0 0 0], L_0x555556cf6fd0;
L_0x555556cf7570 .concat8 [ 4 4 1 0], LS_0x555556cf7570_0_0, LS_0x555556cf7570_0_4, LS_0x555556cf7570_0_8;
LS_0x555556cf7c20_0_0 .concat8 [ 1 1 1 1], L_0x555556cf2f30, L_0x555556cf3640, L_0x555556cf3ec0, L_0x555556cf47d0;
LS_0x555556cf7c20_0_4 .concat8 [ 1 1 1 1], L_0x555556cf5070, L_0x555556cf5920, L_0x555556cf6220, L_0x555556cf6b50;
LS_0x555556cf7c20_0_8 .concat8 [ 1 0 0 0], L_0x555556cf7330;
L_0x555556cf7c20 .concat8 [ 4 4 1 0], LS_0x555556cf7c20_0_0, LS_0x555556cf7c20_0_4, LS_0x555556cf7c20_0_8;
L_0x555556cf7910 .part L_0x555556cf7c20, 8, 1;
S_0x55555641bd50 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x55555641bf20 .param/l "i" 0 19 14, +C4<00>;
S_0x55555641c000 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x55555641bd50;
 .timescale -12 -12;
S_0x5555563ab9c0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x55555641c000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cf2ec0 .functor XOR 1, L_0x555556cf3040, L_0x555556cf30e0, C4<0>, C4<0>;
L_0x555556cf2f30 .functor AND 1, L_0x555556cf3040, L_0x555556cf30e0, C4<1>, C4<1>;
v0x5555563abc60_0 .net "c", 0 0, L_0x555556cf2f30;  1 drivers
v0x5555563abd40_0 .net "s", 0 0, L_0x555556cf2ec0;  1 drivers
v0x55555639c1f0_0 .net "x", 0 0, L_0x555556cf3040;  1 drivers
v0x55555639c2c0_0 .net "y", 0 0, L_0x555556cf30e0;  1 drivers
S_0x55555639c430 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x55555639c650 .param/l "i" 0 19 14, +C4<01>;
S_0x555556b8f260 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x55555639c430;
 .timescale -12 -12;
S_0x555556b8f3f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b8f260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf3180 .functor XOR 1, L_0x555556cf3750, L_0x555556cf37f0, C4<0>, C4<0>;
L_0x555556cf31f0 .functor XOR 1, L_0x555556cf3180, L_0x555556cf3920, C4<0>, C4<0>;
L_0x555556cf32b0 .functor AND 1, L_0x555556cf37f0, L_0x555556cf3920, C4<1>, C4<1>;
L_0x555556cf33c0 .functor AND 1, L_0x555556cf3750, L_0x555556cf37f0, C4<1>, C4<1>;
L_0x555556cf3480 .functor OR 1, L_0x555556cf32b0, L_0x555556cf33c0, C4<0>, C4<0>;
L_0x555556cf3590 .functor AND 1, L_0x555556cf3750, L_0x555556cf3920, C4<1>, C4<1>;
L_0x555556cf3640 .functor OR 1, L_0x555556cf3480, L_0x555556cf3590, C4<0>, C4<0>;
v0x555556b8f580_0 .net *"_ivl_0", 0 0, L_0x555556cf3180;  1 drivers
v0x555556b8f620_0 .net *"_ivl_10", 0 0, L_0x555556cf3590;  1 drivers
v0x555556b8f6c0_0 .net *"_ivl_4", 0 0, L_0x555556cf32b0;  1 drivers
v0x555556b8f760_0 .net *"_ivl_6", 0 0, L_0x555556cf33c0;  1 drivers
v0x555556b8f800_0 .net *"_ivl_8", 0 0, L_0x555556cf3480;  1 drivers
v0x555556b8f8a0_0 .net "c_in", 0 0, L_0x555556cf3920;  1 drivers
v0x555556b8f940_0 .net "c_out", 0 0, L_0x555556cf3640;  1 drivers
v0x555556b8f9e0_0 .net "s", 0 0, L_0x555556cf31f0;  1 drivers
v0x555556b8fa80_0 .net "x", 0 0, L_0x555556cf3750;  1 drivers
v0x555556b8fb20_0 .net "y", 0 0, L_0x555556cf37f0;  1 drivers
S_0x555556b8fbc0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x55555693e890 .param/l "i" 0 19 14, +C4<010>;
S_0x555556b8fd50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b8fbc0;
 .timescale -12 -12;
S_0x555556b8fee0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b8fd50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf3a50 .functor XOR 1, L_0x555556cf3fd0, L_0x555556cf4140, C4<0>, C4<0>;
L_0x555556cf3ac0 .functor XOR 1, L_0x555556cf3a50, L_0x555556cf4270, C4<0>, C4<0>;
L_0x555556cf3b30 .functor AND 1, L_0x555556cf4140, L_0x555556cf4270, C4<1>, C4<1>;
L_0x555556cf3c40 .functor AND 1, L_0x555556cf3fd0, L_0x555556cf4140, C4<1>, C4<1>;
L_0x555556cf3d00 .functor OR 1, L_0x555556cf3b30, L_0x555556cf3c40, C4<0>, C4<0>;
L_0x555556cf3e10 .functor AND 1, L_0x555556cf3fd0, L_0x555556cf4270, C4<1>, C4<1>;
L_0x555556cf3ec0 .functor OR 1, L_0x555556cf3d00, L_0x555556cf3e10, C4<0>, C4<0>;
v0x555556b90070_0 .net *"_ivl_0", 0 0, L_0x555556cf3a50;  1 drivers
v0x555556b90110_0 .net *"_ivl_10", 0 0, L_0x555556cf3e10;  1 drivers
v0x555556b901b0_0 .net *"_ivl_4", 0 0, L_0x555556cf3b30;  1 drivers
v0x555556b90250_0 .net *"_ivl_6", 0 0, L_0x555556cf3c40;  1 drivers
v0x555556b902f0_0 .net *"_ivl_8", 0 0, L_0x555556cf3d00;  1 drivers
v0x555556b90390_0 .net "c_in", 0 0, L_0x555556cf4270;  1 drivers
v0x555556b90430_0 .net "c_out", 0 0, L_0x555556cf3ec0;  1 drivers
v0x555556b904d0_0 .net "s", 0 0, L_0x555556cf3ac0;  1 drivers
v0x555556b90570_0 .net "x", 0 0, L_0x555556cf3fd0;  1 drivers
v0x555556b90610_0 .net "y", 0 0, L_0x555556cf4140;  1 drivers
S_0x555556b906b0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x5555567ceb30 .param/l "i" 0 19 14, +C4<011>;
S_0x555556b90840 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b906b0;
 .timescale -12 -12;
S_0x555556b909d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b90840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf43f0 .functor XOR 1, L_0x555556cf48e0, L_0x555556cf4aa0, C4<0>, C4<0>;
L_0x555556cf4460 .functor XOR 1, L_0x555556cf43f0, L_0x555556cf4c60, C4<0>, C4<0>;
L_0x555556cf44d0 .functor AND 1, L_0x555556cf4aa0, L_0x555556cf4c60, C4<1>, C4<1>;
L_0x555556cf4590 .functor AND 1, L_0x555556cf48e0, L_0x555556cf4aa0, C4<1>, C4<1>;
L_0x555556cf4650 .functor OR 1, L_0x555556cf44d0, L_0x555556cf4590, C4<0>, C4<0>;
L_0x555556cf4760 .functor AND 1, L_0x555556cf48e0, L_0x555556cf4c60, C4<1>, C4<1>;
L_0x555556cf47d0 .functor OR 1, L_0x555556cf4650, L_0x555556cf4760, C4<0>, C4<0>;
v0x555556b90b60_0 .net *"_ivl_0", 0 0, L_0x555556cf43f0;  1 drivers
v0x555556b90c00_0 .net *"_ivl_10", 0 0, L_0x555556cf4760;  1 drivers
v0x555556b90ca0_0 .net *"_ivl_4", 0 0, L_0x555556cf44d0;  1 drivers
v0x555556b90d40_0 .net *"_ivl_6", 0 0, L_0x555556cf4590;  1 drivers
v0x555556b90de0_0 .net *"_ivl_8", 0 0, L_0x555556cf4650;  1 drivers
v0x555556b90e80_0 .net "c_in", 0 0, L_0x555556cf4c60;  1 drivers
v0x555556b90f20_0 .net "c_out", 0 0, L_0x555556cf47d0;  1 drivers
v0x555556b90fc0_0 .net "s", 0 0, L_0x555556cf4460;  1 drivers
v0x555556b91060_0 .net "x", 0 0, L_0x555556cf48e0;  1 drivers
v0x555556b91100_0 .net "y", 0 0, L_0x555556cf4aa0;  1 drivers
S_0x555556b911a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x555556a71050 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556b91330 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b911a0;
 .timescale -12 -12;
S_0x555556b914c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b91330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf4d90 .functor XOR 1, L_0x555556cf5180, L_0x555556cf5320, C4<0>, C4<0>;
L_0x555556cf4e00 .functor XOR 1, L_0x555556cf4d90, L_0x555556cf5450, C4<0>, C4<0>;
L_0x555556cf4e70 .functor AND 1, L_0x555556cf5320, L_0x555556cf5450, C4<1>, C4<1>;
L_0x555556cf4ee0 .functor AND 1, L_0x555556cf5180, L_0x555556cf5320, C4<1>, C4<1>;
L_0x555556cf4f50 .functor OR 1, L_0x555556cf4e70, L_0x555556cf4ee0, C4<0>, C4<0>;
L_0x555556cf4fc0 .functor AND 1, L_0x555556cf5180, L_0x555556cf5450, C4<1>, C4<1>;
L_0x555556cf5070 .functor OR 1, L_0x555556cf4f50, L_0x555556cf4fc0, C4<0>, C4<0>;
v0x555556b91650_0 .net *"_ivl_0", 0 0, L_0x555556cf4d90;  1 drivers
v0x555556b916f0_0 .net *"_ivl_10", 0 0, L_0x555556cf4fc0;  1 drivers
v0x555556b91790_0 .net *"_ivl_4", 0 0, L_0x555556cf4e70;  1 drivers
v0x555556b91830_0 .net *"_ivl_6", 0 0, L_0x555556cf4ee0;  1 drivers
v0x555556b918d0_0 .net *"_ivl_8", 0 0, L_0x555556cf4f50;  1 drivers
v0x555556b91970_0 .net "c_in", 0 0, L_0x555556cf5450;  1 drivers
v0x555556b91a10_0 .net "c_out", 0 0, L_0x555556cf5070;  1 drivers
v0x555556b91ab0_0 .net "s", 0 0, L_0x555556cf4e00;  1 drivers
v0x555556b91b50_0 .net "x", 0 0, L_0x555556cf5180;  1 drivers
v0x555556b91bf0_0 .net "y", 0 0, L_0x555556cf5320;  1 drivers
S_0x555556b91c90 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x5555567d2330 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556b91e20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b91c90;
 .timescale -12 -12;
S_0x555556b91fb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b91e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf52b0 .functor XOR 1, L_0x555556cf5a30, L_0x555556cf5b60, C4<0>, C4<0>;
L_0x555556cf5610 .functor XOR 1, L_0x555556cf52b0, L_0x555556cf5d20, C4<0>, C4<0>;
L_0x555556cf5680 .functor AND 1, L_0x555556cf5b60, L_0x555556cf5d20, C4<1>, C4<1>;
L_0x555556cf56f0 .functor AND 1, L_0x555556cf5a30, L_0x555556cf5b60, C4<1>, C4<1>;
L_0x555556cf5760 .functor OR 1, L_0x555556cf5680, L_0x555556cf56f0, C4<0>, C4<0>;
L_0x555556cf5870 .functor AND 1, L_0x555556cf5a30, L_0x555556cf5d20, C4<1>, C4<1>;
L_0x555556cf5920 .functor OR 1, L_0x555556cf5760, L_0x555556cf5870, C4<0>, C4<0>;
v0x555556b92140_0 .net *"_ivl_0", 0 0, L_0x555556cf52b0;  1 drivers
v0x555556b921e0_0 .net *"_ivl_10", 0 0, L_0x555556cf5870;  1 drivers
v0x555556b92280_0 .net *"_ivl_4", 0 0, L_0x555556cf5680;  1 drivers
v0x555556b92320_0 .net *"_ivl_6", 0 0, L_0x555556cf56f0;  1 drivers
v0x555556b923c0_0 .net *"_ivl_8", 0 0, L_0x555556cf5760;  1 drivers
v0x555556b92460_0 .net "c_in", 0 0, L_0x555556cf5d20;  1 drivers
v0x555556b92500_0 .net "c_out", 0 0, L_0x555556cf5920;  1 drivers
v0x555556b925a0_0 .net "s", 0 0, L_0x555556cf5610;  1 drivers
v0x555556b92640_0 .net "x", 0 0, L_0x555556cf5a30;  1 drivers
v0x555556b92770_0 .net "y", 0 0, L_0x555556cf5b60;  1 drivers
S_0x555556b92870 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x555556b92a20 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556b92b00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b92870;
 .timescale -12 -12;
S_0x555556b92ce0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b92b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf5e50 .functor XOR 1, L_0x555556cf6330, L_0x555556cf6500, C4<0>, C4<0>;
L_0x555556cf5ec0 .functor XOR 1, L_0x555556cf5e50, L_0x555556cf65a0, C4<0>, C4<0>;
L_0x555556cf5f30 .functor AND 1, L_0x555556cf6500, L_0x555556cf65a0, C4<1>, C4<1>;
L_0x555556cf5fa0 .functor AND 1, L_0x555556cf6330, L_0x555556cf6500, C4<1>, C4<1>;
L_0x555556cf6060 .functor OR 1, L_0x555556cf5f30, L_0x555556cf5fa0, C4<0>, C4<0>;
L_0x555556cf6170 .functor AND 1, L_0x555556cf6330, L_0x555556cf65a0, C4<1>, C4<1>;
L_0x555556cf6220 .functor OR 1, L_0x555556cf6060, L_0x555556cf6170, C4<0>, C4<0>;
v0x555556b92ee0_0 .net *"_ivl_0", 0 0, L_0x555556cf5e50;  1 drivers
v0x555556b92fe0_0 .net *"_ivl_10", 0 0, L_0x555556cf6170;  1 drivers
v0x555556b930c0_0 .net *"_ivl_4", 0 0, L_0x555556cf5f30;  1 drivers
v0x555556b93180_0 .net *"_ivl_6", 0 0, L_0x555556cf5fa0;  1 drivers
v0x555556b93260_0 .net *"_ivl_8", 0 0, L_0x555556cf6060;  1 drivers
v0x555556b93390_0 .net "c_in", 0 0, L_0x555556cf65a0;  1 drivers
v0x555556b93450_0 .net "c_out", 0 0, L_0x555556cf6220;  1 drivers
v0x555556b93510_0 .net "s", 0 0, L_0x555556cf5ec0;  1 drivers
v0x555556b935d0_0 .net "x", 0 0, L_0x555556cf6330;  1 drivers
v0x555556b93720_0 .net "y", 0 0, L_0x555556cf6500;  1 drivers
S_0x555556b93880 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x555556b93a30 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556b93b10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b93880;
 .timescale -12 -12;
S_0x555556b93cf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b93b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf6780 .functor XOR 1, L_0x555556cf6460, L_0x555556cf6cf0, C4<0>, C4<0>;
L_0x555556cf67f0 .functor XOR 1, L_0x555556cf6780, L_0x555556cf66d0, C4<0>, C4<0>;
L_0x555556cf6860 .functor AND 1, L_0x555556cf6cf0, L_0x555556cf66d0, C4<1>, C4<1>;
L_0x555556cf68d0 .functor AND 1, L_0x555556cf6460, L_0x555556cf6cf0, C4<1>, C4<1>;
L_0x555556cf6990 .functor OR 1, L_0x555556cf6860, L_0x555556cf68d0, C4<0>, C4<0>;
L_0x555556cf6aa0 .functor AND 1, L_0x555556cf6460, L_0x555556cf66d0, C4<1>, C4<1>;
L_0x555556cf6b50 .functor OR 1, L_0x555556cf6990, L_0x555556cf6aa0, C4<0>, C4<0>;
v0x555556b93ef0_0 .net *"_ivl_0", 0 0, L_0x555556cf6780;  1 drivers
v0x555556b93ff0_0 .net *"_ivl_10", 0 0, L_0x555556cf6aa0;  1 drivers
v0x555556b940d0_0 .net *"_ivl_4", 0 0, L_0x555556cf6860;  1 drivers
v0x555556b94190_0 .net *"_ivl_6", 0 0, L_0x555556cf68d0;  1 drivers
v0x555556b94270_0 .net *"_ivl_8", 0 0, L_0x555556cf6990;  1 drivers
v0x555556b943a0_0 .net "c_in", 0 0, L_0x555556cf66d0;  1 drivers
v0x555556b94460_0 .net "c_out", 0 0, L_0x555556cf6b50;  1 drivers
v0x555556b94520_0 .net "s", 0 0, L_0x555556cf67f0;  1 drivers
v0x555556b945e0_0 .net "x", 0 0, L_0x555556cf6460;  1 drivers
v0x555556b94730_0 .net "y", 0 0, L_0x555556cf6cf0;  1 drivers
S_0x555556b94890 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x55555640fba0;
 .timescale -12 -12;
P_0x55555675ea00 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556b94b60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b94890;
 .timescale -12 -12;
S_0x555556b94d40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b94b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf6f60 .functor XOR 1, L_0x555556cf7440, L_0x555556cf6ea0, C4<0>, C4<0>;
L_0x555556cf6fd0 .functor XOR 1, L_0x555556cf6f60, L_0x555556cf76d0, C4<0>, C4<0>;
L_0x555556cf7040 .functor AND 1, L_0x555556cf6ea0, L_0x555556cf76d0, C4<1>, C4<1>;
L_0x555556cf70b0 .functor AND 1, L_0x555556cf7440, L_0x555556cf6ea0, C4<1>, C4<1>;
L_0x555556cf7170 .functor OR 1, L_0x555556cf7040, L_0x555556cf70b0, C4<0>, C4<0>;
L_0x555556cf7280 .functor AND 1, L_0x555556cf7440, L_0x555556cf76d0, C4<1>, C4<1>;
L_0x555556cf7330 .functor OR 1, L_0x555556cf7170, L_0x555556cf7280, C4<0>, C4<0>;
v0x555556b94fc0_0 .net *"_ivl_0", 0 0, L_0x555556cf6f60;  1 drivers
v0x555556b950c0_0 .net *"_ivl_10", 0 0, L_0x555556cf7280;  1 drivers
v0x555556b951a0_0 .net *"_ivl_4", 0 0, L_0x555556cf7040;  1 drivers
v0x555556b95290_0 .net *"_ivl_6", 0 0, L_0x555556cf70b0;  1 drivers
v0x555556b95370_0 .net *"_ivl_8", 0 0, L_0x555556cf7170;  1 drivers
v0x555556b954a0_0 .net "c_in", 0 0, L_0x555556cf76d0;  1 drivers
v0x555556b95560_0 .net "c_out", 0 0, L_0x555556cf7330;  1 drivers
v0x555556b95620_0 .net "s", 0 0, L_0x555556cf6fd0;  1 drivers
v0x555556b956e0_0 .net "x", 0 0, L_0x555556cf7440;  1 drivers
v0x555556b95830_0 .net "y", 0 0, L_0x555556cf6ea0;  1 drivers
S_0x555556b95e50 .scope module, "adder_D_re" "N_bit_adder" 18 44, 19 1 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556b96050 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556b9f3c0_0 .net "answer", 8 0, L_0x555556cf2100;  alias, 1 drivers
v0x555556b9f4c0_0 .net "carry", 8 0, L_0x555556cf26a0;  1 drivers
v0x555556b9f5a0_0 .net "carry_out", 0 0, L_0x555556cf2390;  1 drivers
v0x555556b9f640_0 .net "input1", 8 0, L_0x555556cf2ba0;  1 drivers
v0x555556b9f720_0 .net "input2", 8 0, L_0x555556cf2dd0;  1 drivers
L_0x555556cedbf0 .part L_0x555556cf2ba0, 0, 1;
L_0x555556cedc90 .part L_0x555556cf2dd0, 0, 1;
L_0x555556cee300 .part L_0x555556cf2ba0, 1, 1;
L_0x555556cee430 .part L_0x555556cf2dd0, 1, 1;
L_0x555556cee560 .part L_0x555556cf26a0, 0, 1;
L_0x555556ceec10 .part L_0x555556cf2ba0, 2, 1;
L_0x555556ceed80 .part L_0x555556cf2dd0, 2, 1;
L_0x555556ceeeb0 .part L_0x555556cf26a0, 1, 1;
L_0x555556cef520 .part L_0x555556cf2ba0, 3, 1;
L_0x555556cef6e0 .part L_0x555556cf2dd0, 3, 1;
L_0x555556cef900 .part L_0x555556cf26a0, 2, 1;
L_0x555556cefe20 .part L_0x555556cf2ba0, 4, 1;
L_0x555556ceffc0 .part L_0x555556cf2dd0, 4, 1;
L_0x555556cf00f0 .part L_0x555556cf26a0, 3, 1;
L_0x555556cf06d0 .part L_0x555556cf2ba0, 5, 1;
L_0x555556cf0800 .part L_0x555556cf2dd0, 5, 1;
L_0x555556cf09c0 .part L_0x555556cf26a0, 4, 1;
L_0x555556cf0fd0 .part L_0x555556cf2ba0, 6, 1;
L_0x555556cf11a0 .part L_0x555556cf2dd0, 6, 1;
L_0x555556cf1240 .part L_0x555556cf26a0, 5, 1;
L_0x555556cf1100 .part L_0x555556cf2ba0, 7, 1;
L_0x555556cf1990 .part L_0x555556cf2dd0, 7, 1;
L_0x555556cf1370 .part L_0x555556cf26a0, 6, 1;
L_0x555556cf1fd0 .part L_0x555556cf2ba0, 8, 1;
L_0x555556cf1a30 .part L_0x555556cf2dd0, 8, 1;
L_0x555556cf2260 .part L_0x555556cf26a0, 7, 1;
LS_0x555556cf2100_0_0 .concat8 [ 1 1 1 1], L_0x555556cedac0, L_0x555556cedda0, L_0x555556cee700, L_0x555556cef0a0;
LS_0x555556cf2100_0_4 .concat8 [ 1 1 1 1], L_0x555556cefaa0, L_0x555556cf02b0, L_0x555556cf0b60, L_0x555556cf1490;
LS_0x555556cf2100_0_8 .concat8 [ 1 0 0 0], L_0x555556cf1b60;
L_0x555556cf2100 .concat8 [ 4 4 1 0], LS_0x555556cf2100_0_0, LS_0x555556cf2100_0_4, LS_0x555556cf2100_0_8;
LS_0x555556cf26a0_0_0 .concat8 [ 1 1 1 1], L_0x555556cedb30, L_0x555556cee1f0, L_0x555556ceeb00, L_0x555556cef410;
LS_0x555556cf26a0_0_4 .concat8 [ 1 1 1 1], L_0x555556cefd10, L_0x555556cf05c0, L_0x555556cf0ec0, L_0x555556cf17f0;
LS_0x555556cf26a0_0_8 .concat8 [ 1 0 0 0], L_0x555556cf1ec0;
L_0x555556cf26a0 .concat8 [ 4 4 1 0], LS_0x555556cf26a0_0_0, LS_0x555556cf26a0_0_4, LS_0x555556cf26a0_0_8;
L_0x555556cf2390 .part L_0x555556cf26a0, 8, 1;
S_0x555556b96250 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b96450 .param/l "i" 0 19 14, +C4<00>;
S_0x555556b96530 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556b96250;
 .timescale -12 -12;
S_0x555556b96710 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556b96530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cedac0 .functor XOR 1, L_0x555556cedbf0, L_0x555556cedc90, C4<0>, C4<0>;
L_0x555556cedb30 .functor AND 1, L_0x555556cedbf0, L_0x555556cedc90, C4<1>, C4<1>;
v0x555556b969b0_0 .net "c", 0 0, L_0x555556cedb30;  1 drivers
v0x555556b96a90_0 .net "s", 0 0, L_0x555556cedac0;  1 drivers
v0x555556b96b50_0 .net "x", 0 0, L_0x555556cedbf0;  1 drivers
v0x555556b96c20_0 .net "y", 0 0, L_0x555556cedc90;  1 drivers
S_0x555556b96d90 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b96fb0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556b97070 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b96d90;
 .timescale -12 -12;
S_0x555556b97250 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b97070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cedd30 .functor XOR 1, L_0x555556cee300, L_0x555556cee430, C4<0>, C4<0>;
L_0x555556cedda0 .functor XOR 1, L_0x555556cedd30, L_0x555556cee560, C4<0>, C4<0>;
L_0x555556cede60 .functor AND 1, L_0x555556cee430, L_0x555556cee560, C4<1>, C4<1>;
L_0x555556cedf70 .functor AND 1, L_0x555556cee300, L_0x555556cee430, C4<1>, C4<1>;
L_0x555556cee030 .functor OR 1, L_0x555556cede60, L_0x555556cedf70, C4<0>, C4<0>;
L_0x555556cee140 .functor AND 1, L_0x555556cee300, L_0x555556cee560, C4<1>, C4<1>;
L_0x555556cee1f0 .functor OR 1, L_0x555556cee030, L_0x555556cee140, C4<0>, C4<0>;
v0x555556b974d0_0 .net *"_ivl_0", 0 0, L_0x555556cedd30;  1 drivers
v0x555556b975d0_0 .net *"_ivl_10", 0 0, L_0x555556cee140;  1 drivers
v0x555556b976b0_0 .net *"_ivl_4", 0 0, L_0x555556cede60;  1 drivers
v0x555556b977a0_0 .net *"_ivl_6", 0 0, L_0x555556cedf70;  1 drivers
v0x555556b97880_0 .net *"_ivl_8", 0 0, L_0x555556cee030;  1 drivers
v0x555556b979b0_0 .net "c_in", 0 0, L_0x555556cee560;  1 drivers
v0x555556b97a70_0 .net "c_out", 0 0, L_0x555556cee1f0;  1 drivers
v0x555556b97b30_0 .net "s", 0 0, L_0x555556cedda0;  1 drivers
v0x555556b97bf0_0 .net "x", 0 0, L_0x555556cee300;  1 drivers
v0x555556b97cb0_0 .net "y", 0 0, L_0x555556cee430;  1 drivers
S_0x555556b97e10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b97fc0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556b98080 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b97e10;
 .timescale -12 -12;
S_0x555556b98260 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b98080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cee690 .functor XOR 1, L_0x555556ceec10, L_0x555556ceed80, C4<0>, C4<0>;
L_0x555556cee700 .functor XOR 1, L_0x555556cee690, L_0x555556ceeeb0, C4<0>, C4<0>;
L_0x555556cee770 .functor AND 1, L_0x555556ceed80, L_0x555556ceeeb0, C4<1>, C4<1>;
L_0x555556cee880 .functor AND 1, L_0x555556ceec10, L_0x555556ceed80, C4<1>, C4<1>;
L_0x555556cee940 .functor OR 1, L_0x555556cee770, L_0x555556cee880, C4<0>, C4<0>;
L_0x555556ceea50 .functor AND 1, L_0x555556ceec10, L_0x555556ceeeb0, C4<1>, C4<1>;
L_0x555556ceeb00 .functor OR 1, L_0x555556cee940, L_0x555556ceea50, C4<0>, C4<0>;
v0x555556b98510_0 .net *"_ivl_0", 0 0, L_0x555556cee690;  1 drivers
v0x555556b98610_0 .net *"_ivl_10", 0 0, L_0x555556ceea50;  1 drivers
v0x555556b986f0_0 .net *"_ivl_4", 0 0, L_0x555556cee770;  1 drivers
v0x555556b987e0_0 .net *"_ivl_6", 0 0, L_0x555556cee880;  1 drivers
v0x555556b988c0_0 .net *"_ivl_8", 0 0, L_0x555556cee940;  1 drivers
v0x555556b989f0_0 .net "c_in", 0 0, L_0x555556ceeeb0;  1 drivers
v0x555556b98ab0_0 .net "c_out", 0 0, L_0x555556ceeb00;  1 drivers
v0x555556b98b70_0 .net "s", 0 0, L_0x555556cee700;  1 drivers
v0x555556b98c30_0 .net "x", 0 0, L_0x555556ceec10;  1 drivers
v0x555556b98d80_0 .net "y", 0 0, L_0x555556ceed80;  1 drivers
S_0x555556b98ee0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b99090 .param/l "i" 0 19 14, +C4<011>;
S_0x555556b99170 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b98ee0;
 .timescale -12 -12;
S_0x555556b99350 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b99170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cef030 .functor XOR 1, L_0x555556cef520, L_0x555556cef6e0, C4<0>, C4<0>;
L_0x555556cef0a0 .functor XOR 1, L_0x555556cef030, L_0x555556cef900, C4<0>, C4<0>;
L_0x555556cef110 .functor AND 1, L_0x555556cef6e0, L_0x555556cef900, C4<1>, C4<1>;
L_0x555556cef1d0 .functor AND 1, L_0x555556cef520, L_0x555556cef6e0, C4<1>, C4<1>;
L_0x555556cef290 .functor OR 1, L_0x555556cef110, L_0x555556cef1d0, C4<0>, C4<0>;
L_0x555556cef3a0 .functor AND 1, L_0x555556cef520, L_0x555556cef900, C4<1>, C4<1>;
L_0x555556cef410 .functor OR 1, L_0x555556cef290, L_0x555556cef3a0, C4<0>, C4<0>;
v0x555556b995d0_0 .net *"_ivl_0", 0 0, L_0x555556cef030;  1 drivers
v0x555556b996d0_0 .net *"_ivl_10", 0 0, L_0x555556cef3a0;  1 drivers
v0x555556b997b0_0 .net *"_ivl_4", 0 0, L_0x555556cef110;  1 drivers
v0x555556b998a0_0 .net *"_ivl_6", 0 0, L_0x555556cef1d0;  1 drivers
v0x555556b99980_0 .net *"_ivl_8", 0 0, L_0x555556cef290;  1 drivers
v0x555556b99ab0_0 .net "c_in", 0 0, L_0x555556cef900;  1 drivers
v0x555556b99b70_0 .net "c_out", 0 0, L_0x555556cef410;  1 drivers
v0x555556b99c30_0 .net "s", 0 0, L_0x555556cef0a0;  1 drivers
v0x555556b99cf0_0 .net "x", 0 0, L_0x555556cef520;  1 drivers
v0x555556b99e40_0 .net "y", 0 0, L_0x555556cef6e0;  1 drivers
S_0x555556b99fa0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b9a1a0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556b9a280 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b99fa0;
 .timescale -12 -12;
S_0x555556b9a460 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b9a280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cefa30 .functor XOR 1, L_0x555556cefe20, L_0x555556ceffc0, C4<0>, C4<0>;
L_0x555556cefaa0 .functor XOR 1, L_0x555556cefa30, L_0x555556cf00f0, C4<0>, C4<0>;
L_0x555556cefb10 .functor AND 1, L_0x555556ceffc0, L_0x555556cf00f0, C4<1>, C4<1>;
L_0x555556cefb80 .functor AND 1, L_0x555556cefe20, L_0x555556ceffc0, C4<1>, C4<1>;
L_0x555556cefbf0 .functor OR 1, L_0x555556cefb10, L_0x555556cefb80, C4<0>, C4<0>;
L_0x555556cefc60 .functor AND 1, L_0x555556cefe20, L_0x555556cf00f0, C4<1>, C4<1>;
L_0x555556cefd10 .functor OR 1, L_0x555556cefbf0, L_0x555556cefc60, C4<0>, C4<0>;
v0x555556b9a6e0_0 .net *"_ivl_0", 0 0, L_0x555556cefa30;  1 drivers
v0x555556b9a7e0_0 .net *"_ivl_10", 0 0, L_0x555556cefc60;  1 drivers
v0x555556b9a8c0_0 .net *"_ivl_4", 0 0, L_0x555556cefb10;  1 drivers
v0x555556b9a980_0 .net *"_ivl_6", 0 0, L_0x555556cefb80;  1 drivers
v0x555556b9aa60_0 .net *"_ivl_8", 0 0, L_0x555556cefbf0;  1 drivers
v0x555556b9ab90_0 .net "c_in", 0 0, L_0x555556cf00f0;  1 drivers
v0x555556b9ac50_0 .net "c_out", 0 0, L_0x555556cefd10;  1 drivers
v0x555556b9ad10_0 .net "s", 0 0, L_0x555556cefaa0;  1 drivers
v0x555556b9add0_0 .net "x", 0 0, L_0x555556cefe20;  1 drivers
v0x555556b9af20_0 .net "y", 0 0, L_0x555556ceffc0;  1 drivers
S_0x555556b9b080 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b9b230 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556b9b310 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b9b080;
 .timescale -12 -12;
S_0x555556b9b4f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b9b310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ceff50 .functor XOR 1, L_0x555556cf06d0, L_0x555556cf0800, C4<0>, C4<0>;
L_0x555556cf02b0 .functor XOR 1, L_0x555556ceff50, L_0x555556cf09c0, C4<0>, C4<0>;
L_0x555556cf0320 .functor AND 1, L_0x555556cf0800, L_0x555556cf09c0, C4<1>, C4<1>;
L_0x555556cf0390 .functor AND 1, L_0x555556cf06d0, L_0x555556cf0800, C4<1>, C4<1>;
L_0x555556cf0400 .functor OR 1, L_0x555556cf0320, L_0x555556cf0390, C4<0>, C4<0>;
L_0x555556cf0510 .functor AND 1, L_0x555556cf06d0, L_0x555556cf09c0, C4<1>, C4<1>;
L_0x555556cf05c0 .functor OR 1, L_0x555556cf0400, L_0x555556cf0510, C4<0>, C4<0>;
v0x555556b9b770_0 .net *"_ivl_0", 0 0, L_0x555556ceff50;  1 drivers
v0x555556b9b870_0 .net *"_ivl_10", 0 0, L_0x555556cf0510;  1 drivers
v0x555556b9b950_0 .net *"_ivl_4", 0 0, L_0x555556cf0320;  1 drivers
v0x555556b9ba40_0 .net *"_ivl_6", 0 0, L_0x555556cf0390;  1 drivers
v0x555556b9bb20_0 .net *"_ivl_8", 0 0, L_0x555556cf0400;  1 drivers
v0x555556b9bc50_0 .net "c_in", 0 0, L_0x555556cf09c0;  1 drivers
v0x555556b9bd10_0 .net "c_out", 0 0, L_0x555556cf05c0;  1 drivers
v0x555556b9bdd0_0 .net "s", 0 0, L_0x555556cf02b0;  1 drivers
v0x555556b9be90_0 .net "x", 0 0, L_0x555556cf06d0;  1 drivers
v0x555556b9bfe0_0 .net "y", 0 0, L_0x555556cf0800;  1 drivers
S_0x555556b9c140 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b9c2f0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556b9c3d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b9c140;
 .timescale -12 -12;
S_0x555556b9c5b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b9c3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf0af0 .functor XOR 1, L_0x555556cf0fd0, L_0x555556cf11a0, C4<0>, C4<0>;
L_0x555556cf0b60 .functor XOR 1, L_0x555556cf0af0, L_0x555556cf1240, C4<0>, C4<0>;
L_0x555556cf0bd0 .functor AND 1, L_0x555556cf11a0, L_0x555556cf1240, C4<1>, C4<1>;
L_0x555556cf0c40 .functor AND 1, L_0x555556cf0fd0, L_0x555556cf11a0, C4<1>, C4<1>;
L_0x555556cf0d00 .functor OR 1, L_0x555556cf0bd0, L_0x555556cf0c40, C4<0>, C4<0>;
L_0x555556cf0e10 .functor AND 1, L_0x555556cf0fd0, L_0x555556cf1240, C4<1>, C4<1>;
L_0x555556cf0ec0 .functor OR 1, L_0x555556cf0d00, L_0x555556cf0e10, C4<0>, C4<0>;
v0x555556b9c830_0 .net *"_ivl_0", 0 0, L_0x555556cf0af0;  1 drivers
v0x555556b9c930_0 .net *"_ivl_10", 0 0, L_0x555556cf0e10;  1 drivers
v0x555556b9ca10_0 .net *"_ivl_4", 0 0, L_0x555556cf0bd0;  1 drivers
v0x555556b9cb00_0 .net *"_ivl_6", 0 0, L_0x555556cf0c40;  1 drivers
v0x555556b9cbe0_0 .net *"_ivl_8", 0 0, L_0x555556cf0d00;  1 drivers
v0x555556b9cd10_0 .net "c_in", 0 0, L_0x555556cf1240;  1 drivers
v0x555556b9cdd0_0 .net "c_out", 0 0, L_0x555556cf0ec0;  1 drivers
v0x555556b9ce90_0 .net "s", 0 0, L_0x555556cf0b60;  1 drivers
v0x555556b9cf50_0 .net "x", 0 0, L_0x555556cf0fd0;  1 drivers
v0x555556b9d0a0_0 .net "y", 0 0, L_0x555556cf11a0;  1 drivers
S_0x555556b9d200 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b9d3b0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556b9d490 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b9d200;
 .timescale -12 -12;
S_0x555556b9d670 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b9d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf1420 .functor XOR 1, L_0x555556cf1100, L_0x555556cf1990, C4<0>, C4<0>;
L_0x555556cf1490 .functor XOR 1, L_0x555556cf1420, L_0x555556cf1370, C4<0>, C4<0>;
L_0x555556cf1500 .functor AND 1, L_0x555556cf1990, L_0x555556cf1370, C4<1>, C4<1>;
L_0x555556cf1570 .functor AND 1, L_0x555556cf1100, L_0x555556cf1990, C4<1>, C4<1>;
L_0x555556cf1630 .functor OR 1, L_0x555556cf1500, L_0x555556cf1570, C4<0>, C4<0>;
L_0x555556cf1740 .functor AND 1, L_0x555556cf1100, L_0x555556cf1370, C4<1>, C4<1>;
L_0x555556cf17f0 .functor OR 1, L_0x555556cf1630, L_0x555556cf1740, C4<0>, C4<0>;
v0x555556b9d8f0_0 .net *"_ivl_0", 0 0, L_0x555556cf1420;  1 drivers
v0x555556b9d9f0_0 .net *"_ivl_10", 0 0, L_0x555556cf1740;  1 drivers
v0x555556b9dad0_0 .net *"_ivl_4", 0 0, L_0x555556cf1500;  1 drivers
v0x555556b9dbc0_0 .net *"_ivl_6", 0 0, L_0x555556cf1570;  1 drivers
v0x555556b9dca0_0 .net *"_ivl_8", 0 0, L_0x555556cf1630;  1 drivers
v0x555556b9ddd0_0 .net "c_in", 0 0, L_0x555556cf1370;  1 drivers
v0x555556b9de90_0 .net "c_out", 0 0, L_0x555556cf17f0;  1 drivers
v0x555556b9df50_0 .net "s", 0 0, L_0x555556cf1490;  1 drivers
v0x555556b9e010_0 .net "x", 0 0, L_0x555556cf1100;  1 drivers
v0x555556b9e160_0 .net "y", 0 0, L_0x555556cf1990;  1 drivers
S_0x555556b9e2c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556b95e50;
 .timescale -12 -12;
P_0x555556b9a150 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556b9e590 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556b9e2c0;
 .timescale -12 -12;
S_0x555556b9e770 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556b9e590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf1af0 .functor XOR 1, L_0x555556cf1fd0, L_0x555556cf1a30, C4<0>, C4<0>;
L_0x555556cf1b60 .functor XOR 1, L_0x555556cf1af0, L_0x555556cf2260, C4<0>, C4<0>;
L_0x555556cf1bd0 .functor AND 1, L_0x555556cf1a30, L_0x555556cf2260, C4<1>, C4<1>;
L_0x555556cf1c40 .functor AND 1, L_0x555556cf1fd0, L_0x555556cf1a30, C4<1>, C4<1>;
L_0x555556cf1d00 .functor OR 1, L_0x555556cf1bd0, L_0x555556cf1c40, C4<0>, C4<0>;
L_0x555556cf1e10 .functor AND 1, L_0x555556cf1fd0, L_0x555556cf2260, C4<1>, C4<1>;
L_0x555556cf1ec0 .functor OR 1, L_0x555556cf1d00, L_0x555556cf1e10, C4<0>, C4<0>;
v0x555556b9e9f0_0 .net *"_ivl_0", 0 0, L_0x555556cf1af0;  1 drivers
v0x555556b9eaf0_0 .net *"_ivl_10", 0 0, L_0x555556cf1e10;  1 drivers
v0x555556b9ebd0_0 .net *"_ivl_4", 0 0, L_0x555556cf1bd0;  1 drivers
v0x555556b9ecc0_0 .net *"_ivl_6", 0 0, L_0x555556cf1c40;  1 drivers
v0x555556b9eda0_0 .net *"_ivl_8", 0 0, L_0x555556cf1d00;  1 drivers
v0x555556b9eed0_0 .net "c_in", 0 0, L_0x555556cf2260;  1 drivers
v0x555556b9ef90_0 .net "c_out", 0 0, L_0x555556cf1ec0;  1 drivers
v0x555556b9f050_0 .net "s", 0 0, L_0x555556cf1b60;  1 drivers
v0x555556b9f110_0 .net "x", 0 0, L_0x555556cf1fd0;  1 drivers
v0x555556b9f260_0 .net "y", 0 0, L_0x555556cf1a30;  1 drivers
S_0x555556b9f880 .scope module, "adder_E_im" "N_bit_adder" 18 61, 19 1 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556b9fa60 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556ba8dd0_0 .net "answer", 8 0, L_0x555556cfcc40;  alias, 1 drivers
v0x555556ba8ed0_0 .net "carry", 8 0, L_0x555556cfd2a0;  1 drivers
v0x555556ba8fb0_0 .net "carry_out", 0 0, L_0x555556cfcfe0;  1 drivers
v0x555556ba9050_0 .net "input1", 8 0, L_0x555556cfd7a0;  1 drivers
v0x555556ba9130_0 .net "input2", 8 0, L_0x555556cfd9a0;  1 drivers
L_0x555556cf8620 .part L_0x555556cfd7a0, 0, 1;
L_0x555556cf86c0 .part L_0x555556cfd9a0, 0, 1;
L_0x555556cf8cf0 .part L_0x555556cfd7a0, 1, 1;
L_0x555556cf8d90 .part L_0x555556cfd9a0, 1, 1;
L_0x555556cf8ec0 .part L_0x555556cfd2a0, 0, 1;
L_0x555556cf9530 .part L_0x555556cfd7a0, 2, 1;
L_0x555556cf96a0 .part L_0x555556cfd9a0, 2, 1;
L_0x555556cf97d0 .part L_0x555556cfd2a0, 1, 1;
L_0x555556cf9e40 .part L_0x555556cfd7a0, 3, 1;
L_0x555556cfa000 .part L_0x555556cfd9a0, 3, 1;
L_0x555556cfa220 .part L_0x555556cfd2a0, 2, 1;
L_0x555556cfa740 .part L_0x555556cfd7a0, 4, 1;
L_0x555556cfa8e0 .part L_0x555556cfd9a0, 4, 1;
L_0x555556cfaa10 .part L_0x555556cfd2a0, 3, 1;
L_0x555556cfaff0 .part L_0x555556cfd7a0, 5, 1;
L_0x555556cfb120 .part L_0x555556cfd9a0, 5, 1;
L_0x555556cfb2e0 .part L_0x555556cfd2a0, 4, 1;
L_0x555556cfb8f0 .part L_0x555556cfd7a0, 6, 1;
L_0x555556cfbac0 .part L_0x555556cfd9a0, 6, 1;
L_0x555556cfbb60 .part L_0x555556cfd2a0, 5, 1;
L_0x555556cfba20 .part L_0x555556cfd7a0, 7, 1;
L_0x555556cfc3c0 .part L_0x555556cfd9a0, 7, 1;
L_0x555556cfbc90 .part L_0x555556cfd2a0, 6, 1;
L_0x555556cfcb10 .part L_0x555556cfd7a0, 8, 1;
L_0x555556cfc570 .part L_0x555556cfd9a0, 8, 1;
L_0x555556cfcda0 .part L_0x555556cfd2a0, 7, 1;
LS_0x555556cfcc40_0_0 .concat8 [ 1 1 1 1], L_0x555556cf84f0, L_0x555556cf87d0, L_0x555556cf9060, L_0x555556cf99c0;
LS_0x555556cfcc40_0_4 .concat8 [ 1 1 1 1], L_0x555556cfa3c0, L_0x555556cfabd0, L_0x555556cfb480, L_0x555556cfbdb0;
LS_0x555556cfcc40_0_8 .concat8 [ 1 0 0 0], L_0x555556cfc6a0;
L_0x555556cfcc40 .concat8 [ 4 4 1 0], LS_0x555556cfcc40_0_0, LS_0x555556cfcc40_0_4, LS_0x555556cfcc40_0_8;
LS_0x555556cfd2a0_0_0 .concat8 [ 1 1 1 1], L_0x555556cf8560, L_0x555556cf8be0, L_0x555556cf9420, L_0x555556cf9d30;
LS_0x555556cfd2a0_0_4 .concat8 [ 1 1 1 1], L_0x555556cfa630, L_0x555556cfaee0, L_0x555556cfb7e0, L_0x555556cfc110;
LS_0x555556cfd2a0_0_8 .concat8 [ 1 0 0 0], L_0x555556cfca00;
L_0x555556cfd2a0 .concat8 [ 4 4 1 0], LS_0x555556cfd2a0_0_0, LS_0x555556cfd2a0_0_4, LS_0x555556cfd2a0_0_8;
L_0x555556cfcfe0 .part L_0x555556cfd2a0, 8, 1;
S_0x555556b9fc60 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556b9fe60 .param/l "i" 0 19 14, +C4<00>;
S_0x555556b9ff40 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556b9fc60;
 .timescale -12 -12;
S_0x555556ba0120 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556b9ff40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cf84f0 .functor XOR 1, L_0x555556cf8620, L_0x555556cf86c0, C4<0>, C4<0>;
L_0x555556cf8560 .functor AND 1, L_0x555556cf8620, L_0x555556cf86c0, C4<1>, C4<1>;
v0x555556ba03c0_0 .net "c", 0 0, L_0x555556cf8560;  1 drivers
v0x555556ba04a0_0 .net "s", 0 0, L_0x555556cf84f0;  1 drivers
v0x555556ba0560_0 .net "x", 0 0, L_0x555556cf8620;  1 drivers
v0x555556ba0630_0 .net "y", 0 0, L_0x555556cf86c0;  1 drivers
S_0x555556ba07a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba09c0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556ba0a80 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba07a0;
 .timescale -12 -12;
S_0x555556ba0c60 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba0a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf8760 .functor XOR 1, L_0x555556cf8cf0, L_0x555556cf8d90, C4<0>, C4<0>;
L_0x555556cf87d0 .functor XOR 1, L_0x555556cf8760, L_0x555556cf8ec0, C4<0>, C4<0>;
L_0x555556cf8890 .functor AND 1, L_0x555556cf8d90, L_0x555556cf8ec0, C4<1>, C4<1>;
L_0x555556cf89a0 .functor AND 1, L_0x555556cf8cf0, L_0x555556cf8d90, C4<1>, C4<1>;
L_0x555556cf8a60 .functor OR 1, L_0x555556cf8890, L_0x555556cf89a0, C4<0>, C4<0>;
L_0x555556cf8b70 .functor AND 1, L_0x555556cf8cf0, L_0x555556cf8ec0, C4<1>, C4<1>;
L_0x555556cf8be0 .functor OR 1, L_0x555556cf8a60, L_0x555556cf8b70, C4<0>, C4<0>;
v0x555556ba0ee0_0 .net *"_ivl_0", 0 0, L_0x555556cf8760;  1 drivers
v0x555556ba0fe0_0 .net *"_ivl_10", 0 0, L_0x555556cf8b70;  1 drivers
v0x555556ba10c0_0 .net *"_ivl_4", 0 0, L_0x555556cf8890;  1 drivers
v0x555556ba11b0_0 .net *"_ivl_6", 0 0, L_0x555556cf89a0;  1 drivers
v0x555556ba1290_0 .net *"_ivl_8", 0 0, L_0x555556cf8a60;  1 drivers
v0x555556ba13c0_0 .net "c_in", 0 0, L_0x555556cf8ec0;  1 drivers
v0x555556ba1480_0 .net "c_out", 0 0, L_0x555556cf8be0;  1 drivers
v0x555556ba1540_0 .net "s", 0 0, L_0x555556cf87d0;  1 drivers
v0x555556ba1600_0 .net "x", 0 0, L_0x555556cf8cf0;  1 drivers
v0x555556ba16c0_0 .net "y", 0 0, L_0x555556cf8d90;  1 drivers
S_0x555556ba1820 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba19d0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556ba1a90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba1820;
 .timescale -12 -12;
S_0x555556ba1c70 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba1a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf8ff0 .functor XOR 1, L_0x555556cf9530, L_0x555556cf96a0, C4<0>, C4<0>;
L_0x555556cf9060 .functor XOR 1, L_0x555556cf8ff0, L_0x555556cf97d0, C4<0>, C4<0>;
L_0x555556cf90d0 .functor AND 1, L_0x555556cf96a0, L_0x555556cf97d0, C4<1>, C4<1>;
L_0x555556cf91e0 .functor AND 1, L_0x555556cf9530, L_0x555556cf96a0, C4<1>, C4<1>;
L_0x555556cf92a0 .functor OR 1, L_0x555556cf90d0, L_0x555556cf91e0, C4<0>, C4<0>;
L_0x555556cf93b0 .functor AND 1, L_0x555556cf9530, L_0x555556cf97d0, C4<1>, C4<1>;
L_0x555556cf9420 .functor OR 1, L_0x555556cf92a0, L_0x555556cf93b0, C4<0>, C4<0>;
v0x555556ba1f20_0 .net *"_ivl_0", 0 0, L_0x555556cf8ff0;  1 drivers
v0x555556ba2020_0 .net *"_ivl_10", 0 0, L_0x555556cf93b0;  1 drivers
v0x555556ba2100_0 .net *"_ivl_4", 0 0, L_0x555556cf90d0;  1 drivers
v0x555556ba21f0_0 .net *"_ivl_6", 0 0, L_0x555556cf91e0;  1 drivers
v0x555556ba22d0_0 .net *"_ivl_8", 0 0, L_0x555556cf92a0;  1 drivers
v0x555556ba2400_0 .net "c_in", 0 0, L_0x555556cf97d0;  1 drivers
v0x555556ba24c0_0 .net "c_out", 0 0, L_0x555556cf9420;  1 drivers
v0x555556ba2580_0 .net "s", 0 0, L_0x555556cf9060;  1 drivers
v0x555556ba2640_0 .net "x", 0 0, L_0x555556cf9530;  1 drivers
v0x555556ba2790_0 .net "y", 0 0, L_0x555556cf96a0;  1 drivers
S_0x555556ba28f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba2aa0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556ba2b80 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba28f0;
 .timescale -12 -12;
S_0x555556ba2d60 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba2b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cf9950 .functor XOR 1, L_0x555556cf9e40, L_0x555556cfa000, C4<0>, C4<0>;
L_0x555556cf99c0 .functor XOR 1, L_0x555556cf9950, L_0x555556cfa220, C4<0>, C4<0>;
L_0x555556cf9a30 .functor AND 1, L_0x555556cfa000, L_0x555556cfa220, C4<1>, C4<1>;
L_0x555556cf9af0 .functor AND 1, L_0x555556cf9e40, L_0x555556cfa000, C4<1>, C4<1>;
L_0x555556cf9bb0 .functor OR 1, L_0x555556cf9a30, L_0x555556cf9af0, C4<0>, C4<0>;
L_0x555556cf9cc0 .functor AND 1, L_0x555556cf9e40, L_0x555556cfa220, C4<1>, C4<1>;
L_0x555556cf9d30 .functor OR 1, L_0x555556cf9bb0, L_0x555556cf9cc0, C4<0>, C4<0>;
v0x555556ba2fe0_0 .net *"_ivl_0", 0 0, L_0x555556cf9950;  1 drivers
v0x555556ba30e0_0 .net *"_ivl_10", 0 0, L_0x555556cf9cc0;  1 drivers
v0x555556ba31c0_0 .net *"_ivl_4", 0 0, L_0x555556cf9a30;  1 drivers
v0x555556ba32b0_0 .net *"_ivl_6", 0 0, L_0x555556cf9af0;  1 drivers
v0x555556ba3390_0 .net *"_ivl_8", 0 0, L_0x555556cf9bb0;  1 drivers
v0x555556ba34c0_0 .net "c_in", 0 0, L_0x555556cfa220;  1 drivers
v0x555556ba3580_0 .net "c_out", 0 0, L_0x555556cf9d30;  1 drivers
v0x555556ba3640_0 .net "s", 0 0, L_0x555556cf99c0;  1 drivers
v0x555556ba3700_0 .net "x", 0 0, L_0x555556cf9e40;  1 drivers
v0x555556ba3850_0 .net "y", 0 0, L_0x555556cfa000;  1 drivers
S_0x555556ba39b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba3bb0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556ba3c90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba39b0;
 .timescale -12 -12;
S_0x555556ba3e70 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba3c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfa350 .functor XOR 1, L_0x555556cfa740, L_0x555556cfa8e0, C4<0>, C4<0>;
L_0x555556cfa3c0 .functor XOR 1, L_0x555556cfa350, L_0x555556cfaa10, C4<0>, C4<0>;
L_0x555556cfa430 .functor AND 1, L_0x555556cfa8e0, L_0x555556cfaa10, C4<1>, C4<1>;
L_0x555556cfa4a0 .functor AND 1, L_0x555556cfa740, L_0x555556cfa8e0, C4<1>, C4<1>;
L_0x555556cfa510 .functor OR 1, L_0x555556cfa430, L_0x555556cfa4a0, C4<0>, C4<0>;
L_0x555556cfa580 .functor AND 1, L_0x555556cfa740, L_0x555556cfaa10, C4<1>, C4<1>;
L_0x555556cfa630 .functor OR 1, L_0x555556cfa510, L_0x555556cfa580, C4<0>, C4<0>;
v0x555556ba40f0_0 .net *"_ivl_0", 0 0, L_0x555556cfa350;  1 drivers
v0x555556ba41f0_0 .net *"_ivl_10", 0 0, L_0x555556cfa580;  1 drivers
v0x555556ba42d0_0 .net *"_ivl_4", 0 0, L_0x555556cfa430;  1 drivers
v0x555556ba4390_0 .net *"_ivl_6", 0 0, L_0x555556cfa4a0;  1 drivers
v0x555556ba4470_0 .net *"_ivl_8", 0 0, L_0x555556cfa510;  1 drivers
v0x555556ba45a0_0 .net "c_in", 0 0, L_0x555556cfaa10;  1 drivers
v0x555556ba4660_0 .net "c_out", 0 0, L_0x555556cfa630;  1 drivers
v0x555556ba4720_0 .net "s", 0 0, L_0x555556cfa3c0;  1 drivers
v0x555556ba47e0_0 .net "x", 0 0, L_0x555556cfa740;  1 drivers
v0x555556ba4930_0 .net "y", 0 0, L_0x555556cfa8e0;  1 drivers
S_0x555556ba4a90 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba4c40 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556ba4d20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba4a90;
 .timescale -12 -12;
S_0x555556ba4f00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba4d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfa870 .functor XOR 1, L_0x555556cfaff0, L_0x555556cfb120, C4<0>, C4<0>;
L_0x555556cfabd0 .functor XOR 1, L_0x555556cfa870, L_0x555556cfb2e0, C4<0>, C4<0>;
L_0x555556cfac40 .functor AND 1, L_0x555556cfb120, L_0x555556cfb2e0, C4<1>, C4<1>;
L_0x555556cfacb0 .functor AND 1, L_0x555556cfaff0, L_0x555556cfb120, C4<1>, C4<1>;
L_0x555556cfad20 .functor OR 1, L_0x555556cfac40, L_0x555556cfacb0, C4<0>, C4<0>;
L_0x555556cfae30 .functor AND 1, L_0x555556cfaff0, L_0x555556cfb2e0, C4<1>, C4<1>;
L_0x555556cfaee0 .functor OR 1, L_0x555556cfad20, L_0x555556cfae30, C4<0>, C4<0>;
v0x555556ba5180_0 .net *"_ivl_0", 0 0, L_0x555556cfa870;  1 drivers
v0x555556ba5280_0 .net *"_ivl_10", 0 0, L_0x555556cfae30;  1 drivers
v0x555556ba5360_0 .net *"_ivl_4", 0 0, L_0x555556cfac40;  1 drivers
v0x555556ba5450_0 .net *"_ivl_6", 0 0, L_0x555556cfacb0;  1 drivers
v0x555556ba5530_0 .net *"_ivl_8", 0 0, L_0x555556cfad20;  1 drivers
v0x555556ba5660_0 .net "c_in", 0 0, L_0x555556cfb2e0;  1 drivers
v0x555556ba5720_0 .net "c_out", 0 0, L_0x555556cfaee0;  1 drivers
v0x555556ba57e0_0 .net "s", 0 0, L_0x555556cfabd0;  1 drivers
v0x555556ba58a0_0 .net "x", 0 0, L_0x555556cfaff0;  1 drivers
v0x555556ba59f0_0 .net "y", 0 0, L_0x555556cfb120;  1 drivers
S_0x555556ba5b50 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba5d00 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556ba5de0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba5b50;
 .timescale -12 -12;
S_0x555556ba5fc0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba5de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfb410 .functor XOR 1, L_0x555556cfb8f0, L_0x555556cfbac0, C4<0>, C4<0>;
L_0x555556cfb480 .functor XOR 1, L_0x555556cfb410, L_0x555556cfbb60, C4<0>, C4<0>;
L_0x555556cfb4f0 .functor AND 1, L_0x555556cfbac0, L_0x555556cfbb60, C4<1>, C4<1>;
L_0x555556cfb560 .functor AND 1, L_0x555556cfb8f0, L_0x555556cfbac0, C4<1>, C4<1>;
L_0x555556cfb620 .functor OR 1, L_0x555556cfb4f0, L_0x555556cfb560, C4<0>, C4<0>;
L_0x555556cfb730 .functor AND 1, L_0x555556cfb8f0, L_0x555556cfbb60, C4<1>, C4<1>;
L_0x555556cfb7e0 .functor OR 1, L_0x555556cfb620, L_0x555556cfb730, C4<0>, C4<0>;
v0x555556ba6240_0 .net *"_ivl_0", 0 0, L_0x555556cfb410;  1 drivers
v0x555556ba6340_0 .net *"_ivl_10", 0 0, L_0x555556cfb730;  1 drivers
v0x555556ba6420_0 .net *"_ivl_4", 0 0, L_0x555556cfb4f0;  1 drivers
v0x555556ba6510_0 .net *"_ivl_6", 0 0, L_0x555556cfb560;  1 drivers
v0x555556ba65f0_0 .net *"_ivl_8", 0 0, L_0x555556cfb620;  1 drivers
v0x555556ba6720_0 .net "c_in", 0 0, L_0x555556cfbb60;  1 drivers
v0x555556ba67e0_0 .net "c_out", 0 0, L_0x555556cfb7e0;  1 drivers
v0x555556ba68a0_0 .net "s", 0 0, L_0x555556cfb480;  1 drivers
v0x555556ba6960_0 .net "x", 0 0, L_0x555556cfb8f0;  1 drivers
v0x555556ba6ab0_0 .net "y", 0 0, L_0x555556cfbac0;  1 drivers
S_0x555556ba6c10 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba6dc0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556ba6ea0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba6c10;
 .timescale -12 -12;
S_0x555556ba7080 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba6ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfbd40 .functor XOR 1, L_0x555556cfba20, L_0x555556cfc3c0, C4<0>, C4<0>;
L_0x555556cfbdb0 .functor XOR 1, L_0x555556cfbd40, L_0x555556cfbc90, C4<0>, C4<0>;
L_0x555556cfbe20 .functor AND 1, L_0x555556cfc3c0, L_0x555556cfbc90, C4<1>, C4<1>;
L_0x555556cfbe90 .functor AND 1, L_0x555556cfba20, L_0x555556cfc3c0, C4<1>, C4<1>;
L_0x555556cfbf50 .functor OR 1, L_0x555556cfbe20, L_0x555556cfbe90, C4<0>, C4<0>;
L_0x555556cfc060 .functor AND 1, L_0x555556cfba20, L_0x555556cfbc90, C4<1>, C4<1>;
L_0x555556cfc110 .functor OR 1, L_0x555556cfbf50, L_0x555556cfc060, C4<0>, C4<0>;
v0x555556ba7300_0 .net *"_ivl_0", 0 0, L_0x555556cfbd40;  1 drivers
v0x555556ba7400_0 .net *"_ivl_10", 0 0, L_0x555556cfc060;  1 drivers
v0x555556ba74e0_0 .net *"_ivl_4", 0 0, L_0x555556cfbe20;  1 drivers
v0x555556ba75d0_0 .net *"_ivl_6", 0 0, L_0x555556cfbe90;  1 drivers
v0x555556ba76b0_0 .net *"_ivl_8", 0 0, L_0x555556cfbf50;  1 drivers
v0x555556ba77e0_0 .net "c_in", 0 0, L_0x555556cfbc90;  1 drivers
v0x555556ba78a0_0 .net "c_out", 0 0, L_0x555556cfc110;  1 drivers
v0x555556ba7960_0 .net "s", 0 0, L_0x555556cfbdb0;  1 drivers
v0x555556ba7a20_0 .net "x", 0 0, L_0x555556cfba20;  1 drivers
v0x555556ba7b70_0 .net "y", 0 0, L_0x555556cfc3c0;  1 drivers
S_0x555556ba7cd0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556b9f880;
 .timescale -12 -12;
P_0x555556ba3b60 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556ba7fa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556ba7cd0;
 .timescale -12 -12;
S_0x555556ba8180 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556ba7fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfc630 .functor XOR 1, L_0x555556cfcb10, L_0x555556cfc570, C4<0>, C4<0>;
L_0x555556cfc6a0 .functor XOR 1, L_0x555556cfc630, L_0x555556cfcda0, C4<0>, C4<0>;
L_0x555556cfc710 .functor AND 1, L_0x555556cfc570, L_0x555556cfcda0, C4<1>, C4<1>;
L_0x555556cfc780 .functor AND 1, L_0x555556cfcb10, L_0x555556cfc570, C4<1>, C4<1>;
L_0x555556cfc840 .functor OR 1, L_0x555556cfc710, L_0x555556cfc780, C4<0>, C4<0>;
L_0x555556cfc950 .functor AND 1, L_0x555556cfcb10, L_0x555556cfcda0, C4<1>, C4<1>;
L_0x555556cfca00 .functor OR 1, L_0x555556cfc840, L_0x555556cfc950, C4<0>, C4<0>;
v0x555556ba8400_0 .net *"_ivl_0", 0 0, L_0x555556cfc630;  1 drivers
v0x555556ba8500_0 .net *"_ivl_10", 0 0, L_0x555556cfc950;  1 drivers
v0x555556ba85e0_0 .net *"_ivl_4", 0 0, L_0x555556cfc710;  1 drivers
v0x555556ba86d0_0 .net *"_ivl_6", 0 0, L_0x555556cfc780;  1 drivers
v0x555556ba87b0_0 .net *"_ivl_8", 0 0, L_0x555556cfc840;  1 drivers
v0x555556ba88e0_0 .net "c_in", 0 0, L_0x555556cfcda0;  1 drivers
v0x555556ba89a0_0 .net "c_out", 0 0, L_0x555556cfca00;  1 drivers
v0x555556ba8a60_0 .net "s", 0 0, L_0x555556cfc6a0;  1 drivers
v0x555556ba8b20_0 .net "x", 0 0, L_0x555556cfcb10;  1 drivers
v0x555556ba8c70_0 .net "y", 0 0, L_0x555556cfc570;  1 drivers
S_0x555556ba9290 .scope module, "adder_E_re" "N_bit_adder" 18 69, 19 1 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556ba9470 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556bb27d0_0 .net "answer", 8 0, L_0x555556d02310;  alias, 1 drivers
v0x555556bb28d0_0 .net "carry", 8 0, L_0x555556d02970;  1 drivers
v0x555556bb29b0_0 .net "carry_out", 0 0, L_0x555556d026b0;  1 drivers
v0x555556bb2a50_0 .net "input1", 8 0, L_0x555556d02e70;  1 drivers
v0x555556bb2b30_0 .net "input2", 8 0, L_0x555556d03090;  1 drivers
L_0x555556cfdba0 .part L_0x555556d02e70, 0, 1;
L_0x555556cfdc40 .part L_0x555556d03090, 0, 1;
L_0x555556cfe270 .part L_0x555556d02e70, 1, 1;
L_0x555556cfe3a0 .part L_0x555556d03090, 1, 1;
L_0x555556cfe4d0 .part L_0x555556d02970, 0, 1;
L_0x555556cfeb80 .part L_0x555556d02e70, 2, 1;
L_0x555556cfecf0 .part L_0x555556d03090, 2, 1;
L_0x555556cfee20 .part L_0x555556d02970, 1, 1;
L_0x555556cff490 .part L_0x555556d02e70, 3, 1;
L_0x555556cff650 .part L_0x555556d03090, 3, 1;
L_0x555556cff870 .part L_0x555556d02970, 2, 1;
L_0x555556cffd90 .part L_0x555556d02e70, 4, 1;
L_0x555556cfff30 .part L_0x555556d03090, 4, 1;
L_0x555556d00060 .part L_0x555556d02970, 3, 1;
L_0x555556d006c0 .part L_0x555556d02e70, 5, 1;
L_0x555556d007f0 .part L_0x555556d03090, 5, 1;
L_0x555556d009b0 .part L_0x555556d02970, 4, 1;
L_0x555556d00fc0 .part L_0x555556d02e70, 6, 1;
L_0x555556d01190 .part L_0x555556d03090, 6, 1;
L_0x555556d01230 .part L_0x555556d02970, 5, 1;
L_0x555556d010f0 .part L_0x555556d02e70, 7, 1;
L_0x555556d01a90 .part L_0x555556d03090, 7, 1;
L_0x555556d01360 .part L_0x555556d02970, 6, 1;
L_0x555556d021e0 .part L_0x555556d02e70, 8, 1;
L_0x555556d01c40 .part L_0x555556d03090, 8, 1;
L_0x555556d02470 .part L_0x555556d02970, 7, 1;
LS_0x555556d02310_0_0 .concat8 [ 1 1 1 1], L_0x555556cfd840, L_0x555556cfdd50, L_0x555556cfe670, L_0x555556cff010;
LS_0x555556d02310_0_4 .concat8 [ 1 1 1 1], L_0x555556cffa10, L_0x555556d002a0, L_0x555556d00b50, L_0x555556d01480;
LS_0x555556d02310_0_8 .concat8 [ 1 0 0 0], L_0x555556d01d70;
L_0x555556d02310 .concat8 [ 4 4 1 0], LS_0x555556d02310_0_0, LS_0x555556d02310_0_4, LS_0x555556d02310_0_8;
LS_0x555556d02970_0_0 .concat8 [ 1 1 1 1], L_0x555556cfda90, L_0x555556cfe160, L_0x555556cfea70, L_0x555556cff380;
LS_0x555556d02970_0_4 .concat8 [ 1 1 1 1], L_0x555556cffc80, L_0x555556d005b0, L_0x555556d00eb0, L_0x555556d017e0;
LS_0x555556d02970_0_8 .concat8 [ 1 0 0 0], L_0x555556d020d0;
L_0x555556d02970 .concat8 [ 4 4 1 0], LS_0x555556d02970_0_0, LS_0x555556d02970_0_4, LS_0x555556d02970_0_8;
L_0x555556d026b0 .part L_0x555556d02970, 8, 1;
S_0x555556ba9640 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556ba9860 .param/l "i" 0 19 14, +C4<00>;
S_0x555556ba9940 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556ba9640;
 .timescale -12 -12;
S_0x555556ba9b20 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556ba9940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cfd840 .functor XOR 1, L_0x555556cfdba0, L_0x555556cfdc40, C4<0>, C4<0>;
L_0x555556cfda90 .functor AND 1, L_0x555556cfdba0, L_0x555556cfdc40, C4<1>, C4<1>;
v0x555556ba9dc0_0 .net "c", 0 0, L_0x555556cfda90;  1 drivers
v0x555556ba9ea0_0 .net "s", 0 0, L_0x555556cfd840;  1 drivers
v0x555556ba9f60_0 .net "x", 0 0, L_0x555556cfdba0;  1 drivers
v0x555556baa030_0 .net "y", 0 0, L_0x555556cfdc40;  1 drivers
S_0x555556baa1a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556baa3c0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556baa480 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556baa1a0;
 .timescale -12 -12;
S_0x555556baa660 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556baa480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfdce0 .functor XOR 1, L_0x555556cfe270, L_0x555556cfe3a0, C4<0>, C4<0>;
L_0x555556cfdd50 .functor XOR 1, L_0x555556cfdce0, L_0x555556cfe4d0, C4<0>, C4<0>;
L_0x555556cfde10 .functor AND 1, L_0x555556cfe3a0, L_0x555556cfe4d0, C4<1>, C4<1>;
L_0x555556cfdf20 .functor AND 1, L_0x555556cfe270, L_0x555556cfe3a0, C4<1>, C4<1>;
L_0x555556cfdfe0 .functor OR 1, L_0x555556cfde10, L_0x555556cfdf20, C4<0>, C4<0>;
L_0x555556cfe0f0 .functor AND 1, L_0x555556cfe270, L_0x555556cfe4d0, C4<1>, C4<1>;
L_0x555556cfe160 .functor OR 1, L_0x555556cfdfe0, L_0x555556cfe0f0, C4<0>, C4<0>;
v0x555556baa8e0_0 .net *"_ivl_0", 0 0, L_0x555556cfdce0;  1 drivers
v0x555556baa9e0_0 .net *"_ivl_10", 0 0, L_0x555556cfe0f0;  1 drivers
v0x555556baaac0_0 .net *"_ivl_4", 0 0, L_0x555556cfde10;  1 drivers
v0x555556baabb0_0 .net *"_ivl_6", 0 0, L_0x555556cfdf20;  1 drivers
v0x555556baac90_0 .net *"_ivl_8", 0 0, L_0x555556cfdfe0;  1 drivers
v0x555556baadc0_0 .net "c_in", 0 0, L_0x555556cfe4d0;  1 drivers
v0x555556baae80_0 .net "c_out", 0 0, L_0x555556cfe160;  1 drivers
v0x555556baaf40_0 .net "s", 0 0, L_0x555556cfdd50;  1 drivers
v0x555556bab000_0 .net "x", 0 0, L_0x555556cfe270;  1 drivers
v0x555556bab0c0_0 .net "y", 0 0, L_0x555556cfe3a0;  1 drivers
S_0x555556bab220 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bab3d0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bab490 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bab220;
 .timescale -12 -12;
S_0x555556bab670 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bab490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfe600 .functor XOR 1, L_0x555556cfeb80, L_0x555556cfecf0, C4<0>, C4<0>;
L_0x555556cfe670 .functor XOR 1, L_0x555556cfe600, L_0x555556cfee20, C4<0>, C4<0>;
L_0x555556cfe6e0 .functor AND 1, L_0x555556cfecf0, L_0x555556cfee20, C4<1>, C4<1>;
L_0x555556cfe7f0 .functor AND 1, L_0x555556cfeb80, L_0x555556cfecf0, C4<1>, C4<1>;
L_0x555556cfe8b0 .functor OR 1, L_0x555556cfe6e0, L_0x555556cfe7f0, C4<0>, C4<0>;
L_0x555556cfe9c0 .functor AND 1, L_0x555556cfeb80, L_0x555556cfee20, C4<1>, C4<1>;
L_0x555556cfea70 .functor OR 1, L_0x555556cfe8b0, L_0x555556cfe9c0, C4<0>, C4<0>;
v0x555556bab920_0 .net *"_ivl_0", 0 0, L_0x555556cfe600;  1 drivers
v0x555556baba20_0 .net *"_ivl_10", 0 0, L_0x555556cfe9c0;  1 drivers
v0x555556babb00_0 .net *"_ivl_4", 0 0, L_0x555556cfe6e0;  1 drivers
v0x555556babbf0_0 .net *"_ivl_6", 0 0, L_0x555556cfe7f0;  1 drivers
v0x555556babcd0_0 .net *"_ivl_8", 0 0, L_0x555556cfe8b0;  1 drivers
v0x555556babe00_0 .net "c_in", 0 0, L_0x555556cfee20;  1 drivers
v0x555556babec0_0 .net "c_out", 0 0, L_0x555556cfea70;  1 drivers
v0x555556babf80_0 .net "s", 0 0, L_0x555556cfe670;  1 drivers
v0x555556bac040_0 .net "x", 0 0, L_0x555556cfeb80;  1 drivers
v0x555556bac190_0 .net "y", 0 0, L_0x555556cfecf0;  1 drivers
S_0x555556bac2f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bac4a0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bac580 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bac2f0;
 .timescale -12 -12;
S_0x555556bac760 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bac580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cfefa0 .functor XOR 1, L_0x555556cff490, L_0x555556cff650, C4<0>, C4<0>;
L_0x555556cff010 .functor XOR 1, L_0x555556cfefa0, L_0x555556cff870, C4<0>, C4<0>;
L_0x555556cff080 .functor AND 1, L_0x555556cff650, L_0x555556cff870, C4<1>, C4<1>;
L_0x555556cff140 .functor AND 1, L_0x555556cff490, L_0x555556cff650, C4<1>, C4<1>;
L_0x555556cff200 .functor OR 1, L_0x555556cff080, L_0x555556cff140, C4<0>, C4<0>;
L_0x555556cff310 .functor AND 1, L_0x555556cff490, L_0x555556cff870, C4<1>, C4<1>;
L_0x555556cff380 .functor OR 1, L_0x555556cff200, L_0x555556cff310, C4<0>, C4<0>;
v0x555556bac9e0_0 .net *"_ivl_0", 0 0, L_0x555556cfefa0;  1 drivers
v0x555556bacae0_0 .net *"_ivl_10", 0 0, L_0x555556cff310;  1 drivers
v0x555556bacbc0_0 .net *"_ivl_4", 0 0, L_0x555556cff080;  1 drivers
v0x555556baccb0_0 .net *"_ivl_6", 0 0, L_0x555556cff140;  1 drivers
v0x555556bacd90_0 .net *"_ivl_8", 0 0, L_0x555556cff200;  1 drivers
v0x555556bacec0_0 .net "c_in", 0 0, L_0x555556cff870;  1 drivers
v0x555556bacf80_0 .net "c_out", 0 0, L_0x555556cff380;  1 drivers
v0x555556bad040_0 .net "s", 0 0, L_0x555556cff010;  1 drivers
v0x555556bad100_0 .net "x", 0 0, L_0x555556cff490;  1 drivers
v0x555556bad250_0 .net "y", 0 0, L_0x555556cff650;  1 drivers
S_0x555556bad3b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bad5b0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bad690 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bad3b0;
 .timescale -12 -12;
S_0x555556bad870 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bad690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cff9a0 .functor XOR 1, L_0x555556cffd90, L_0x555556cfff30, C4<0>, C4<0>;
L_0x555556cffa10 .functor XOR 1, L_0x555556cff9a0, L_0x555556d00060, C4<0>, C4<0>;
L_0x555556cffa80 .functor AND 1, L_0x555556cfff30, L_0x555556d00060, C4<1>, C4<1>;
L_0x555556cffaf0 .functor AND 1, L_0x555556cffd90, L_0x555556cfff30, C4<1>, C4<1>;
L_0x555556cffb60 .functor OR 1, L_0x555556cffa80, L_0x555556cffaf0, C4<0>, C4<0>;
L_0x555556cffbd0 .functor AND 1, L_0x555556cffd90, L_0x555556d00060, C4<1>, C4<1>;
L_0x555556cffc80 .functor OR 1, L_0x555556cffb60, L_0x555556cffbd0, C4<0>, C4<0>;
v0x555556badaf0_0 .net *"_ivl_0", 0 0, L_0x555556cff9a0;  1 drivers
v0x555556badbf0_0 .net *"_ivl_10", 0 0, L_0x555556cffbd0;  1 drivers
v0x555556badcd0_0 .net *"_ivl_4", 0 0, L_0x555556cffa80;  1 drivers
v0x555556badd90_0 .net *"_ivl_6", 0 0, L_0x555556cffaf0;  1 drivers
v0x555556bade70_0 .net *"_ivl_8", 0 0, L_0x555556cffb60;  1 drivers
v0x555556badfa0_0 .net "c_in", 0 0, L_0x555556d00060;  1 drivers
v0x555556bae060_0 .net "c_out", 0 0, L_0x555556cffc80;  1 drivers
v0x555556bae120_0 .net "s", 0 0, L_0x555556cffa10;  1 drivers
v0x555556bae1e0_0 .net "x", 0 0, L_0x555556cffd90;  1 drivers
v0x555556bae330_0 .net "y", 0 0, L_0x555556cfff30;  1 drivers
S_0x555556bae490 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bae640 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bae720 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bae490;
 .timescale -12 -12;
S_0x555556bae900 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bae720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cffec0 .functor XOR 1, L_0x555556d006c0, L_0x555556d007f0, C4<0>, C4<0>;
L_0x555556d002a0 .functor XOR 1, L_0x555556cffec0, L_0x555556d009b0, C4<0>, C4<0>;
L_0x555556d00310 .functor AND 1, L_0x555556d007f0, L_0x555556d009b0, C4<1>, C4<1>;
L_0x555556d00380 .functor AND 1, L_0x555556d006c0, L_0x555556d007f0, C4<1>, C4<1>;
L_0x555556d003f0 .functor OR 1, L_0x555556d00310, L_0x555556d00380, C4<0>, C4<0>;
L_0x555556d00500 .functor AND 1, L_0x555556d006c0, L_0x555556d009b0, C4<1>, C4<1>;
L_0x555556d005b0 .functor OR 1, L_0x555556d003f0, L_0x555556d00500, C4<0>, C4<0>;
v0x555556baeb80_0 .net *"_ivl_0", 0 0, L_0x555556cffec0;  1 drivers
v0x555556baec80_0 .net *"_ivl_10", 0 0, L_0x555556d00500;  1 drivers
v0x555556baed60_0 .net *"_ivl_4", 0 0, L_0x555556d00310;  1 drivers
v0x555556baee50_0 .net *"_ivl_6", 0 0, L_0x555556d00380;  1 drivers
v0x555556baef30_0 .net *"_ivl_8", 0 0, L_0x555556d003f0;  1 drivers
v0x555556baf060_0 .net "c_in", 0 0, L_0x555556d009b0;  1 drivers
v0x555556baf120_0 .net "c_out", 0 0, L_0x555556d005b0;  1 drivers
v0x555556baf1e0_0 .net "s", 0 0, L_0x555556d002a0;  1 drivers
v0x555556baf2a0_0 .net "x", 0 0, L_0x555556d006c0;  1 drivers
v0x555556baf3f0_0 .net "y", 0 0, L_0x555556d007f0;  1 drivers
S_0x555556baf550 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556baf700 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556baf7e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556baf550;
 .timescale -12 -12;
S_0x555556baf9c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556baf7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d00ae0 .functor XOR 1, L_0x555556d00fc0, L_0x555556d01190, C4<0>, C4<0>;
L_0x555556d00b50 .functor XOR 1, L_0x555556d00ae0, L_0x555556d01230, C4<0>, C4<0>;
L_0x555556d00bc0 .functor AND 1, L_0x555556d01190, L_0x555556d01230, C4<1>, C4<1>;
L_0x555556d00c30 .functor AND 1, L_0x555556d00fc0, L_0x555556d01190, C4<1>, C4<1>;
L_0x555556d00cf0 .functor OR 1, L_0x555556d00bc0, L_0x555556d00c30, C4<0>, C4<0>;
L_0x555556d00e00 .functor AND 1, L_0x555556d00fc0, L_0x555556d01230, C4<1>, C4<1>;
L_0x555556d00eb0 .functor OR 1, L_0x555556d00cf0, L_0x555556d00e00, C4<0>, C4<0>;
v0x555556bafc40_0 .net *"_ivl_0", 0 0, L_0x555556d00ae0;  1 drivers
v0x555556bafd40_0 .net *"_ivl_10", 0 0, L_0x555556d00e00;  1 drivers
v0x555556bafe20_0 .net *"_ivl_4", 0 0, L_0x555556d00bc0;  1 drivers
v0x555556baff10_0 .net *"_ivl_6", 0 0, L_0x555556d00c30;  1 drivers
v0x555556bafff0_0 .net *"_ivl_8", 0 0, L_0x555556d00cf0;  1 drivers
v0x555556bb0120_0 .net "c_in", 0 0, L_0x555556d01230;  1 drivers
v0x555556bb01e0_0 .net "c_out", 0 0, L_0x555556d00eb0;  1 drivers
v0x555556bb02a0_0 .net "s", 0 0, L_0x555556d00b50;  1 drivers
v0x555556bb0360_0 .net "x", 0 0, L_0x555556d00fc0;  1 drivers
v0x555556bb04b0_0 .net "y", 0 0, L_0x555556d01190;  1 drivers
S_0x555556bb0610 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bb07c0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bb08a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb0610;
 .timescale -12 -12;
S_0x555556bb0a80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb08a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d01410 .functor XOR 1, L_0x555556d010f0, L_0x555556d01a90, C4<0>, C4<0>;
L_0x555556d01480 .functor XOR 1, L_0x555556d01410, L_0x555556d01360, C4<0>, C4<0>;
L_0x555556d014f0 .functor AND 1, L_0x555556d01a90, L_0x555556d01360, C4<1>, C4<1>;
L_0x555556d01560 .functor AND 1, L_0x555556d010f0, L_0x555556d01a90, C4<1>, C4<1>;
L_0x555556d01620 .functor OR 1, L_0x555556d014f0, L_0x555556d01560, C4<0>, C4<0>;
L_0x555556d01730 .functor AND 1, L_0x555556d010f0, L_0x555556d01360, C4<1>, C4<1>;
L_0x555556d017e0 .functor OR 1, L_0x555556d01620, L_0x555556d01730, C4<0>, C4<0>;
v0x555556bb0d00_0 .net *"_ivl_0", 0 0, L_0x555556d01410;  1 drivers
v0x555556bb0e00_0 .net *"_ivl_10", 0 0, L_0x555556d01730;  1 drivers
v0x555556bb0ee0_0 .net *"_ivl_4", 0 0, L_0x555556d014f0;  1 drivers
v0x555556bb0fd0_0 .net *"_ivl_6", 0 0, L_0x555556d01560;  1 drivers
v0x555556bb10b0_0 .net *"_ivl_8", 0 0, L_0x555556d01620;  1 drivers
v0x555556bb11e0_0 .net "c_in", 0 0, L_0x555556d01360;  1 drivers
v0x555556bb12a0_0 .net "c_out", 0 0, L_0x555556d017e0;  1 drivers
v0x555556bb1360_0 .net "s", 0 0, L_0x555556d01480;  1 drivers
v0x555556bb1420_0 .net "x", 0 0, L_0x555556d010f0;  1 drivers
v0x555556bb1570_0 .net "y", 0 0, L_0x555556d01a90;  1 drivers
S_0x555556bb16d0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556ba9290;
 .timescale -12 -12;
P_0x555556bad560 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556bb19a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb16d0;
 .timescale -12 -12;
S_0x555556bb1b80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb19a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d01d00 .functor XOR 1, L_0x555556d021e0, L_0x555556d01c40, C4<0>, C4<0>;
L_0x555556d01d70 .functor XOR 1, L_0x555556d01d00, L_0x555556d02470, C4<0>, C4<0>;
L_0x555556d01de0 .functor AND 1, L_0x555556d01c40, L_0x555556d02470, C4<1>, C4<1>;
L_0x555556d01e50 .functor AND 1, L_0x555556d021e0, L_0x555556d01c40, C4<1>, C4<1>;
L_0x555556d01f10 .functor OR 1, L_0x555556d01de0, L_0x555556d01e50, C4<0>, C4<0>;
L_0x555556d02020 .functor AND 1, L_0x555556d021e0, L_0x555556d02470, C4<1>, C4<1>;
L_0x555556d020d0 .functor OR 1, L_0x555556d01f10, L_0x555556d02020, C4<0>, C4<0>;
v0x555556bb1e00_0 .net *"_ivl_0", 0 0, L_0x555556d01d00;  1 drivers
v0x555556bb1f00_0 .net *"_ivl_10", 0 0, L_0x555556d02020;  1 drivers
v0x555556bb1fe0_0 .net *"_ivl_4", 0 0, L_0x555556d01de0;  1 drivers
v0x555556bb20d0_0 .net *"_ivl_6", 0 0, L_0x555556d01e50;  1 drivers
v0x555556bb21b0_0 .net *"_ivl_8", 0 0, L_0x555556d01f10;  1 drivers
v0x555556bb22e0_0 .net "c_in", 0 0, L_0x555556d02470;  1 drivers
v0x555556bb23a0_0 .net "c_out", 0 0, L_0x555556d020d0;  1 drivers
v0x555556bb2460_0 .net "s", 0 0, L_0x555556d01d70;  1 drivers
v0x555556bb2520_0 .net "x", 0 0, L_0x555556d021e0;  1 drivers
v0x555556bb2670_0 .net "y", 0 0, L_0x555556d01c40;  1 drivers
S_0x555556bb2c90 .scope module, "neg_b_im" "pos_2_neg" 18 84, 19 39 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556bb2ec0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556d03330 .functor NOT 8, L_0x555556d038d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556bb3010_0 .net *"_ivl_0", 7 0, L_0x555556d03330;  1 drivers
L_0x7f312abd2fd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556bb3110_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2fd8;  1 drivers
v0x555556bb31f0_0 .net "neg", 7 0, L_0x555556d034c0;  alias, 1 drivers
v0x555556bb32b0_0 .net "pos", 7 0, L_0x555556d038d0;  alias, 1 drivers
L_0x555556d034c0 .arith/sum 8, L_0x555556d03330, L_0x7f312abd2fd8;
S_0x555556bb33f0 .scope module, "neg_b_re" "pos_2_neg" 18 77, 19 39 0, S_0x55555640f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556bb35d0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556d03220 .functor NOT 8, L_0x555556d03830, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556bb36a0_0 .net *"_ivl_0", 7 0, L_0x555556d03220;  1 drivers
L_0x7f312abd2f90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556bb37a0_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd2f90;  1 drivers
v0x555556bb3880_0 .net "neg", 7 0, L_0x555556d03290;  alias, 1 drivers
v0x555556bb3970_0 .net "pos", 7 0, L_0x555556d03830;  alias, 1 drivers
L_0x555556d03290 .arith/sum 8, L_0x555556d03220, L_0x7f312abd2f90;
S_0x555556bb3ab0 .scope module, "twid_mult" "twiddle_mult" 18 28, 20 1 0, S_0x55555640f9c0;
 .timescale -7 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556bb3c90 .param/l "CALC_I" 1 20 136, C4<11>;
P_0x555556bb3cd0 .param/l "CALC_R" 1 20 135, C4<10>;
P_0x555556bb3d10 .param/l "CALC_Z" 1 20 134, C4<01>;
P_0x555556bb3d50 .param/l "IDLE" 1 20 133, C4<00>;
v0x555556be3f30_0 .net *"_ivl_1", 0 0, L_0x555556cd8620;  1 drivers
v0x555556be4010_0 .net *"_ivl_17", 0 0, L_0x555556ced440;  1 drivers
v0x555556be40f0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556be41c0_0 .var "data_valid", 0 0;
v0x555556be4260_0 .net "i_c", 7 0, L_0x555556d03a10;  alias, 1 drivers
v0x555556be4390_0 .net "i_c_minus_s", 8 0, L_0x555556d03970;  alias, 1 drivers
v0x555556be4470_0 .net "i_c_plus_s", 8 0, L_0x555556d03ab0;  alias, 1 drivers
v0x555556be4550_0 .net "i_x", 7 0, L_0x555556ced860;  1 drivers
v0x555556be4630_0 .net "i_y", 7 0, L_0x555556ced990;  1 drivers
v0x555556be4710_0 .var "o_Im_out", 7 0;
v0x555556be47f0_0 .var "o_Re_out", 7 0;
v0x555556be48d0_0 .var "reg_z", 16 0;
v0x555556be49b0_0 .var "sel", 1 0;
v0x555556be4a70_0 .net "start", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556be4ba0_0 .var "start_mult", 0 0;
v0x555556be4c40_0 .var "state", 1 0;
v0x555556be4d00_0 .net "w_8Bit_mux", 7 0, v0x555556be25d0_0;  1 drivers
v0x555556be4ed0_0 .net "w_9Bit_mux", 8 0, v0x555556be2e30_0;  1 drivers
v0x555556be4fe0_0 .net "w_add_answer", 8 0, L_0x555556cd7b10;  1 drivers
v0x555556be50a0_0 .net "w_i_out", 7 0, L_0x555556ce1620;  1 drivers
v0x555556be5140_0 .net "w_mult", 16 0, v0x555556be1840_0;  1 drivers
v0x555556be51e0_0 .net "w_mult_dv", 0 0, v0x555556be14b0_0;  1 drivers
v0x555556be52b0_0 .net "w_neg_y", 8 0, L_0x555556ced290;  1 drivers
v0x555556be53a0_0 .net "w_neg_z", 16 0, L_0x555556ced670;  1 drivers
v0x555556be5440_0 .net "w_r_out", 7 0, L_0x555556cdc9d0;  1 drivers
v0x555556be5510_0 .net "w_z", 16 0, v0x555556be48d0_0;  1 drivers
L_0x555556cd8620 .part L_0x555556ced860, 7, 1;
L_0x555556cd86c0 .concat [ 8 1 0 0], L_0x555556ced860, L_0x555556cd8620;
L_0x555556cdcca0 .part v0x555556be1840_0, 7, 8;
L_0x555556cdd320 .part v0x555556be48d0_0, 7, 8;
L_0x555556ce18f0 .part v0x555556be1840_0, 7, 8;
L_0x555556ce1f20 .part L_0x555556ced670, 7, 8;
L_0x555556ce2050 .concat [ 8 8 8 0], L_0x555556d03a10, L_0x555556ced990, L_0x555556ced860;
L_0x555556ce2140 .concat [ 9 9 9 0], L_0x555556cd7b10, L_0x555556d03970, L_0x555556d03ab0;
L_0x555556ced440 .part L_0x555556ced990, 7, 1;
L_0x555556ced530 .concat [ 8 1 0 0], L_0x555556ced990, L_0x555556ced440;
S_0x555556bb4060 .scope module, "adder_E" "N_bit_adder" 20 32, 19 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bb4240 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556bbd540_0 .net "answer", 8 0, L_0x555556cd7b10;  alias, 1 drivers
v0x555556bbd640_0 .net "carry", 8 0, L_0x555556cd81c0;  1 drivers
v0x555556bbd720_0 .net "carry_out", 0 0, L_0x555556cd7eb0;  1 drivers
v0x555556bbd7c0_0 .net "input1", 8 0, L_0x555556cd86c0;  1 drivers
v0x555556bbd8a0_0 .net "input2", 8 0, L_0x555556ced290;  alias, 1 drivers
L_0x555556cd3550 .part L_0x555556cd86c0, 0, 1;
L_0x555556cd35f0 .part L_0x555556ced290, 0, 1;
L_0x555556cd3b80 .part L_0x555556cd86c0, 1, 1;
L_0x555556cd3cb0 .part L_0x555556ced290, 1, 1;
L_0x555556cd3e70 .part L_0x555556cd81c0, 0, 1;
L_0x555556cd4440 .part L_0x555556cd86c0, 2, 1;
L_0x555556cd45b0 .part L_0x555556ced290, 2, 1;
L_0x555556cd46e0 .part L_0x555556cd81c0, 1, 1;
L_0x555556cd4d50 .part L_0x555556cd86c0, 3, 1;
L_0x555556cd4f10 .part L_0x555556ced290, 3, 1;
L_0x555556cd50a0 .part L_0x555556cd81c0, 2, 1;
L_0x555556cd5610 .part L_0x555556cd86c0, 4, 1;
L_0x555556cd57b0 .part L_0x555556ced290, 4, 1;
L_0x555556cd58e0 .part L_0x555556cd81c0, 3, 1;
L_0x555556cd5ec0 .part L_0x555556cd86c0, 5, 1;
L_0x555556cd5ff0 .part L_0x555556ced290, 5, 1;
L_0x555556cd62c0 .part L_0x555556cd81c0, 4, 1;
L_0x555556cd6840 .part L_0x555556cd86c0, 6, 1;
L_0x555556cd6a10 .part L_0x555556ced290, 6, 1;
L_0x555556cd6ab0 .part L_0x555556cd81c0, 5, 1;
L_0x555556cd6970 .part L_0x555556cd86c0, 7, 1;
L_0x555556cd7310 .part L_0x555556ced290, 7, 1;
L_0x555556cd6be0 .part L_0x555556cd81c0, 6, 1;
L_0x555556cd79e0 .part L_0x555556cd86c0, 8, 1;
L_0x555556cd73b0 .part L_0x555556ced290, 8, 1;
L_0x555556cd7c70 .part L_0x555556cd81c0, 7, 1;
LS_0x555556cd7b10_0_0 .concat8 [ 1 1 1 1], L_0x555556cd3280, L_0x555556cd3700, L_0x555556cd4010, L_0x555556cd48d0;
LS_0x555556cd7b10_0_4 .concat8 [ 1 1 1 1], L_0x555556cd5240, L_0x555556cd5aa0, L_0x555556cd63d0, L_0x555556cd6d00;
LS_0x555556cd7b10_0_8 .concat8 [ 1 0 0 0], L_0x555556cd7570;
L_0x555556cd7b10 .concat8 [ 4 4 1 0], LS_0x555556cd7b10_0_0, LS_0x555556cd7b10_0_4, LS_0x555556cd7b10_0_8;
LS_0x555556cd81c0_0_0 .concat8 [ 1 1 1 1], L_0x555556cd2ca0, L_0x555556cd3a70, L_0x555556cd4330, L_0x555556cd4c40;
LS_0x555556cd81c0_0_4 .concat8 [ 1 1 1 1], L_0x555556cd5500, L_0x555556cd5db0, L_0x555556cd6730, L_0x555556cd7060;
LS_0x555556cd81c0_0_8 .concat8 [ 1 0 0 0], L_0x555556cd78d0;
L_0x555556cd81c0 .concat8 [ 4 4 1 0], LS_0x555556cd81c0_0_0, LS_0x555556cd81c0_0_4, LS_0x555556cd81c0_0_8;
L_0x555556cd7eb0 .part L_0x555556cd81c0, 8, 1;
S_0x555556bb43b0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb45d0 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bb46b0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bb43b0;
 .timescale -12 -12;
S_0x555556bb4890 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bb46b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cd3280 .functor XOR 1, L_0x555556cd3550, L_0x555556cd35f0, C4<0>, C4<0>;
L_0x555556cd2ca0 .functor AND 1, L_0x555556cd3550, L_0x555556cd35f0, C4<1>, C4<1>;
v0x555556bb4b30_0 .net "c", 0 0, L_0x555556cd2ca0;  1 drivers
v0x555556bb4c10_0 .net "s", 0 0, L_0x555556cd3280;  1 drivers
v0x555556bb4cd0_0 .net "x", 0 0, L_0x555556cd3550;  1 drivers
v0x555556bb4da0_0 .net "y", 0 0, L_0x555556cd35f0;  1 drivers
S_0x555556bb4f10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb5130 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bb51f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb4f10;
 .timescale -12 -12;
S_0x555556bb53d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb51f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd3690 .functor XOR 1, L_0x555556cd3b80, L_0x555556cd3cb0, C4<0>, C4<0>;
L_0x555556cd3700 .functor XOR 1, L_0x555556cd3690, L_0x555556cd3e70, C4<0>, C4<0>;
L_0x555556cd3770 .functor AND 1, L_0x555556cd3cb0, L_0x555556cd3e70, C4<1>, C4<1>;
L_0x555556cd3830 .functor AND 1, L_0x555556cd3b80, L_0x555556cd3cb0, C4<1>, C4<1>;
L_0x555556cd38f0 .functor OR 1, L_0x555556cd3770, L_0x555556cd3830, C4<0>, C4<0>;
L_0x555556cd3a00 .functor AND 1, L_0x555556cd3b80, L_0x555556cd3e70, C4<1>, C4<1>;
L_0x555556cd3a70 .functor OR 1, L_0x555556cd38f0, L_0x555556cd3a00, C4<0>, C4<0>;
v0x555556bb5650_0 .net *"_ivl_0", 0 0, L_0x555556cd3690;  1 drivers
v0x555556bb5750_0 .net *"_ivl_10", 0 0, L_0x555556cd3a00;  1 drivers
v0x555556bb5830_0 .net *"_ivl_4", 0 0, L_0x555556cd3770;  1 drivers
v0x555556bb5920_0 .net *"_ivl_6", 0 0, L_0x555556cd3830;  1 drivers
v0x555556bb5a00_0 .net *"_ivl_8", 0 0, L_0x555556cd38f0;  1 drivers
v0x555556bb5b30_0 .net "c_in", 0 0, L_0x555556cd3e70;  1 drivers
v0x555556bb5bf0_0 .net "c_out", 0 0, L_0x555556cd3a70;  1 drivers
v0x555556bb5cb0_0 .net "s", 0 0, L_0x555556cd3700;  1 drivers
v0x555556bb5d70_0 .net "x", 0 0, L_0x555556cd3b80;  1 drivers
v0x555556bb5e30_0 .net "y", 0 0, L_0x555556cd3cb0;  1 drivers
S_0x555556bb5f90 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb6140 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bb6200 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb5f90;
 .timescale -12 -12;
S_0x555556bb63e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb6200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd3fa0 .functor XOR 1, L_0x555556cd4440, L_0x555556cd45b0, C4<0>, C4<0>;
L_0x555556cd4010 .functor XOR 1, L_0x555556cd3fa0, L_0x555556cd46e0, C4<0>, C4<0>;
L_0x555556cd4080 .functor AND 1, L_0x555556cd45b0, L_0x555556cd46e0, C4<1>, C4<1>;
L_0x555556cd40f0 .functor AND 1, L_0x555556cd4440, L_0x555556cd45b0, C4<1>, C4<1>;
L_0x555556cd41b0 .functor OR 1, L_0x555556cd4080, L_0x555556cd40f0, C4<0>, C4<0>;
L_0x555556cd42c0 .functor AND 1, L_0x555556cd4440, L_0x555556cd46e0, C4<1>, C4<1>;
L_0x555556cd4330 .functor OR 1, L_0x555556cd41b0, L_0x555556cd42c0, C4<0>, C4<0>;
v0x555556bb6690_0 .net *"_ivl_0", 0 0, L_0x555556cd3fa0;  1 drivers
v0x555556bb6790_0 .net *"_ivl_10", 0 0, L_0x555556cd42c0;  1 drivers
v0x555556bb6870_0 .net *"_ivl_4", 0 0, L_0x555556cd4080;  1 drivers
v0x555556bb6960_0 .net *"_ivl_6", 0 0, L_0x555556cd40f0;  1 drivers
v0x555556bb6a40_0 .net *"_ivl_8", 0 0, L_0x555556cd41b0;  1 drivers
v0x555556bb6b70_0 .net "c_in", 0 0, L_0x555556cd46e0;  1 drivers
v0x555556bb6c30_0 .net "c_out", 0 0, L_0x555556cd4330;  1 drivers
v0x555556bb6cf0_0 .net "s", 0 0, L_0x555556cd4010;  1 drivers
v0x555556bb6db0_0 .net "x", 0 0, L_0x555556cd4440;  1 drivers
v0x555556bb6f00_0 .net "y", 0 0, L_0x555556cd45b0;  1 drivers
S_0x555556bb7060 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb7210 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bb72f0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb7060;
 .timescale -12 -12;
S_0x555556bb74d0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb72f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd4860 .functor XOR 1, L_0x555556cd4d50, L_0x555556cd4f10, C4<0>, C4<0>;
L_0x555556cd48d0 .functor XOR 1, L_0x555556cd4860, L_0x555556cd50a0, C4<0>, C4<0>;
L_0x555556cd4940 .functor AND 1, L_0x555556cd4f10, L_0x555556cd50a0, C4<1>, C4<1>;
L_0x555556cd4a00 .functor AND 1, L_0x555556cd4d50, L_0x555556cd4f10, C4<1>, C4<1>;
L_0x555556cd4ac0 .functor OR 1, L_0x555556cd4940, L_0x555556cd4a00, C4<0>, C4<0>;
L_0x555556cd4bd0 .functor AND 1, L_0x555556cd4d50, L_0x555556cd50a0, C4<1>, C4<1>;
L_0x555556cd4c40 .functor OR 1, L_0x555556cd4ac0, L_0x555556cd4bd0, C4<0>, C4<0>;
v0x555556bb7750_0 .net *"_ivl_0", 0 0, L_0x555556cd4860;  1 drivers
v0x555556bb7850_0 .net *"_ivl_10", 0 0, L_0x555556cd4bd0;  1 drivers
v0x555556bb7930_0 .net *"_ivl_4", 0 0, L_0x555556cd4940;  1 drivers
v0x555556bb7a20_0 .net *"_ivl_6", 0 0, L_0x555556cd4a00;  1 drivers
v0x555556bb7b00_0 .net *"_ivl_8", 0 0, L_0x555556cd4ac0;  1 drivers
v0x555556bb7c30_0 .net "c_in", 0 0, L_0x555556cd50a0;  1 drivers
v0x555556bb7cf0_0 .net "c_out", 0 0, L_0x555556cd4c40;  1 drivers
v0x555556bb7db0_0 .net "s", 0 0, L_0x555556cd48d0;  1 drivers
v0x555556bb7e70_0 .net "x", 0 0, L_0x555556cd4d50;  1 drivers
v0x555556bb7fc0_0 .net "y", 0 0, L_0x555556cd4f10;  1 drivers
S_0x555556bb8120 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb8320 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bb8400 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb8120;
 .timescale -12 -12;
S_0x555556bb85e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb8400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd51d0 .functor XOR 1, L_0x555556cd5610, L_0x555556cd57b0, C4<0>, C4<0>;
L_0x555556cd5240 .functor XOR 1, L_0x555556cd51d0, L_0x555556cd58e0, C4<0>, C4<0>;
L_0x555556cd52b0 .functor AND 1, L_0x555556cd57b0, L_0x555556cd58e0, C4<1>, C4<1>;
L_0x555556cd5320 .functor AND 1, L_0x555556cd5610, L_0x555556cd57b0, C4<1>, C4<1>;
L_0x555556cd5390 .functor OR 1, L_0x555556cd52b0, L_0x555556cd5320, C4<0>, C4<0>;
L_0x555556cd5450 .functor AND 1, L_0x555556cd5610, L_0x555556cd58e0, C4<1>, C4<1>;
L_0x555556cd5500 .functor OR 1, L_0x555556cd5390, L_0x555556cd5450, C4<0>, C4<0>;
v0x555556bb8860_0 .net *"_ivl_0", 0 0, L_0x555556cd51d0;  1 drivers
v0x555556bb8960_0 .net *"_ivl_10", 0 0, L_0x555556cd5450;  1 drivers
v0x555556bb8a40_0 .net *"_ivl_4", 0 0, L_0x555556cd52b0;  1 drivers
v0x555556bb8b00_0 .net *"_ivl_6", 0 0, L_0x555556cd5320;  1 drivers
v0x555556bb8be0_0 .net *"_ivl_8", 0 0, L_0x555556cd5390;  1 drivers
v0x555556bb8d10_0 .net "c_in", 0 0, L_0x555556cd58e0;  1 drivers
v0x555556bb8dd0_0 .net "c_out", 0 0, L_0x555556cd5500;  1 drivers
v0x555556bb8e90_0 .net "s", 0 0, L_0x555556cd5240;  1 drivers
v0x555556bb8f50_0 .net "x", 0 0, L_0x555556cd5610;  1 drivers
v0x555556bb90a0_0 .net "y", 0 0, L_0x555556cd57b0;  1 drivers
S_0x555556bb9200 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb93b0 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bb9490 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bb9200;
 .timescale -12 -12;
S_0x555556bb9670 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bb9490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd5740 .functor XOR 1, L_0x555556cd5ec0, L_0x555556cd5ff0, C4<0>, C4<0>;
L_0x555556cd5aa0 .functor XOR 1, L_0x555556cd5740, L_0x555556cd62c0, C4<0>, C4<0>;
L_0x555556cd5b10 .functor AND 1, L_0x555556cd5ff0, L_0x555556cd62c0, C4<1>, C4<1>;
L_0x555556cd5b80 .functor AND 1, L_0x555556cd5ec0, L_0x555556cd5ff0, C4<1>, C4<1>;
L_0x555556cd5bf0 .functor OR 1, L_0x555556cd5b10, L_0x555556cd5b80, C4<0>, C4<0>;
L_0x555556cd5d00 .functor AND 1, L_0x555556cd5ec0, L_0x555556cd62c0, C4<1>, C4<1>;
L_0x555556cd5db0 .functor OR 1, L_0x555556cd5bf0, L_0x555556cd5d00, C4<0>, C4<0>;
v0x555556bb98f0_0 .net *"_ivl_0", 0 0, L_0x555556cd5740;  1 drivers
v0x555556bb99f0_0 .net *"_ivl_10", 0 0, L_0x555556cd5d00;  1 drivers
v0x555556bb9ad0_0 .net *"_ivl_4", 0 0, L_0x555556cd5b10;  1 drivers
v0x555556bb9bc0_0 .net *"_ivl_6", 0 0, L_0x555556cd5b80;  1 drivers
v0x555556bb9ca0_0 .net *"_ivl_8", 0 0, L_0x555556cd5bf0;  1 drivers
v0x555556bb9dd0_0 .net "c_in", 0 0, L_0x555556cd62c0;  1 drivers
v0x555556bb9e90_0 .net "c_out", 0 0, L_0x555556cd5db0;  1 drivers
v0x555556bb9f50_0 .net "s", 0 0, L_0x555556cd5aa0;  1 drivers
v0x555556bba010_0 .net "x", 0 0, L_0x555556cd5ec0;  1 drivers
v0x555556bba160_0 .net "y", 0 0, L_0x555556cd5ff0;  1 drivers
S_0x555556bba2c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bba470 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bba550 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bba2c0;
 .timescale -12 -12;
S_0x555556bba730 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bba550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd6360 .functor XOR 1, L_0x555556cd6840, L_0x555556cd6a10, C4<0>, C4<0>;
L_0x555556cd63d0 .functor XOR 1, L_0x555556cd6360, L_0x555556cd6ab0, C4<0>, C4<0>;
L_0x555556cd6440 .functor AND 1, L_0x555556cd6a10, L_0x555556cd6ab0, C4<1>, C4<1>;
L_0x555556cd64b0 .functor AND 1, L_0x555556cd6840, L_0x555556cd6a10, C4<1>, C4<1>;
L_0x555556cd6570 .functor OR 1, L_0x555556cd6440, L_0x555556cd64b0, C4<0>, C4<0>;
L_0x555556cd6680 .functor AND 1, L_0x555556cd6840, L_0x555556cd6ab0, C4<1>, C4<1>;
L_0x555556cd6730 .functor OR 1, L_0x555556cd6570, L_0x555556cd6680, C4<0>, C4<0>;
v0x555556bba9b0_0 .net *"_ivl_0", 0 0, L_0x555556cd6360;  1 drivers
v0x555556bbaab0_0 .net *"_ivl_10", 0 0, L_0x555556cd6680;  1 drivers
v0x555556bbab90_0 .net *"_ivl_4", 0 0, L_0x555556cd6440;  1 drivers
v0x555556bbac80_0 .net *"_ivl_6", 0 0, L_0x555556cd64b0;  1 drivers
v0x555556bbad60_0 .net *"_ivl_8", 0 0, L_0x555556cd6570;  1 drivers
v0x555556bbae90_0 .net "c_in", 0 0, L_0x555556cd6ab0;  1 drivers
v0x555556bbaf50_0 .net "c_out", 0 0, L_0x555556cd6730;  1 drivers
v0x555556bbb010_0 .net "s", 0 0, L_0x555556cd63d0;  1 drivers
v0x555556bbb0d0_0 .net "x", 0 0, L_0x555556cd6840;  1 drivers
v0x555556bbb220_0 .net "y", 0 0, L_0x555556cd6a10;  1 drivers
S_0x555556bbb380 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bbb530 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bbb610 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bbb380;
 .timescale -12 -12;
S_0x555556bbb7f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bbb610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd6c90 .functor XOR 1, L_0x555556cd6970, L_0x555556cd7310, C4<0>, C4<0>;
L_0x555556cd6d00 .functor XOR 1, L_0x555556cd6c90, L_0x555556cd6be0, C4<0>, C4<0>;
L_0x555556cd6d70 .functor AND 1, L_0x555556cd7310, L_0x555556cd6be0, C4<1>, C4<1>;
L_0x555556cd6de0 .functor AND 1, L_0x555556cd6970, L_0x555556cd7310, C4<1>, C4<1>;
L_0x555556cd6ea0 .functor OR 1, L_0x555556cd6d70, L_0x555556cd6de0, C4<0>, C4<0>;
L_0x555556cd6fb0 .functor AND 1, L_0x555556cd6970, L_0x555556cd6be0, C4<1>, C4<1>;
L_0x555556cd7060 .functor OR 1, L_0x555556cd6ea0, L_0x555556cd6fb0, C4<0>, C4<0>;
v0x555556bbba70_0 .net *"_ivl_0", 0 0, L_0x555556cd6c90;  1 drivers
v0x555556bbbb70_0 .net *"_ivl_10", 0 0, L_0x555556cd6fb0;  1 drivers
v0x555556bbbc50_0 .net *"_ivl_4", 0 0, L_0x555556cd6d70;  1 drivers
v0x555556bbbd40_0 .net *"_ivl_6", 0 0, L_0x555556cd6de0;  1 drivers
v0x555556bbbe20_0 .net *"_ivl_8", 0 0, L_0x555556cd6ea0;  1 drivers
v0x555556bbbf50_0 .net "c_in", 0 0, L_0x555556cd6be0;  1 drivers
v0x555556bbc010_0 .net "c_out", 0 0, L_0x555556cd7060;  1 drivers
v0x555556bbc0d0_0 .net "s", 0 0, L_0x555556cd6d00;  1 drivers
v0x555556bbc190_0 .net "x", 0 0, L_0x555556cd6970;  1 drivers
v0x555556bbc2e0_0 .net "y", 0 0, L_0x555556cd7310;  1 drivers
S_0x555556bbc440 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556bb4060;
 .timescale -12 -12;
P_0x555556bb82d0 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556bbc710 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bbc440;
 .timescale -12 -12;
S_0x555556bbc8f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bbc710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd7500 .functor XOR 1, L_0x555556cd79e0, L_0x555556cd73b0, C4<0>, C4<0>;
L_0x555556cd7570 .functor XOR 1, L_0x555556cd7500, L_0x555556cd7c70, C4<0>, C4<0>;
L_0x555556cd75e0 .functor AND 1, L_0x555556cd73b0, L_0x555556cd7c70, C4<1>, C4<1>;
L_0x555556cd7650 .functor AND 1, L_0x555556cd79e0, L_0x555556cd73b0, C4<1>, C4<1>;
L_0x555556cd7710 .functor OR 1, L_0x555556cd75e0, L_0x555556cd7650, C4<0>, C4<0>;
L_0x555556cd7820 .functor AND 1, L_0x555556cd79e0, L_0x555556cd7c70, C4<1>, C4<1>;
L_0x555556cd78d0 .functor OR 1, L_0x555556cd7710, L_0x555556cd7820, C4<0>, C4<0>;
v0x555556bbcb70_0 .net *"_ivl_0", 0 0, L_0x555556cd7500;  1 drivers
v0x555556bbcc70_0 .net *"_ivl_10", 0 0, L_0x555556cd7820;  1 drivers
v0x555556bbcd50_0 .net *"_ivl_4", 0 0, L_0x555556cd75e0;  1 drivers
v0x555556bbce40_0 .net *"_ivl_6", 0 0, L_0x555556cd7650;  1 drivers
v0x555556bbcf20_0 .net *"_ivl_8", 0 0, L_0x555556cd7710;  1 drivers
v0x555556bbd050_0 .net "c_in", 0 0, L_0x555556cd7c70;  1 drivers
v0x555556bbd110_0 .net "c_out", 0 0, L_0x555556cd78d0;  1 drivers
v0x555556bbd1d0_0 .net "s", 0 0, L_0x555556cd7570;  1 drivers
v0x555556bbd290_0 .net "x", 0 0, L_0x555556cd79e0;  1 drivers
v0x555556bbd3e0_0 .net "y", 0 0, L_0x555556cd73b0;  1 drivers
S_0x555556bbda00 .scope module, "adder_I" "N_bit_adder" 20 49, 19 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bbdc00 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556bc5e40_0 .net "answer", 7 0, L_0x555556ce1620;  alias, 1 drivers
v0x555556bc5f40_0 .net "carry", 7 0, L_0x555556ce1560;  1 drivers
v0x555556bc6020_0 .net "carry_out", 0 0, L_0x555556ce1da0;  1 drivers
v0x555556bc60c0_0 .net "input1", 7 0, L_0x555556ce18f0;  1 drivers
v0x555556bc61a0_0 .net "input2", 7 0, L_0x555556ce1f20;  1 drivers
L_0x555556cdd590 .part L_0x555556ce18f0, 0, 1;
L_0x555556cdd630 .part L_0x555556ce1f20, 0, 1;
L_0x555556cddca0 .part L_0x555556ce18f0, 1, 1;
L_0x555556cddd40 .part L_0x555556ce1f20, 1, 1;
L_0x555556cdde70 .part L_0x555556ce1560, 0, 1;
L_0x555556cde520 .part L_0x555556ce18f0, 2, 1;
L_0x555556cde690 .part L_0x555556ce1f20, 2, 1;
L_0x555556cde7c0 .part L_0x555556ce1560, 1, 1;
L_0x555556cdee30 .part L_0x555556ce18f0, 3, 1;
L_0x555556cdeff0 .part L_0x555556ce1f20, 3, 1;
L_0x555556cdf210 .part L_0x555556ce1560, 2, 1;
L_0x555556cdf730 .part L_0x555556ce18f0, 4, 1;
L_0x555556cdf8d0 .part L_0x555556ce1f20, 4, 1;
L_0x555556cdfa00 .part L_0x555556ce1560, 3, 1;
L_0x555556cdffe0 .part L_0x555556ce18f0, 5, 1;
L_0x555556ce0110 .part L_0x555556ce1f20, 5, 1;
L_0x555556ce02d0 .part L_0x555556ce1560, 4, 1;
L_0x555556ce08e0 .part L_0x555556ce18f0, 6, 1;
L_0x555556ce0ab0 .part L_0x555556ce1f20, 6, 1;
L_0x555556ce0b50 .part L_0x555556ce1560, 5, 1;
L_0x555556ce0a10 .part L_0x555556ce18f0, 7, 1;
L_0x555556ce13b0 .part L_0x555556ce1f20, 7, 1;
L_0x555556ce0c80 .part L_0x555556ce1560, 6, 1;
LS_0x555556ce1620_0_0 .concat8 [ 1 1 1 1], L_0x555556cdd410, L_0x555556cdd740, L_0x555556cde010, L_0x555556cde9b0;
LS_0x555556ce1620_0_4 .concat8 [ 1 1 1 1], L_0x555556cdf3b0, L_0x555556cdfbc0, L_0x555556ce0470, L_0x555556ce0da0;
L_0x555556ce1620 .concat8 [ 4 4 0 0], LS_0x555556ce1620_0_0, LS_0x555556ce1620_0_4;
LS_0x555556ce1560_0_0 .concat8 [ 1 1 1 1], L_0x555556cdd480, L_0x555556cddb90, L_0x555556cde410, L_0x555556cded20;
LS_0x555556ce1560_0_4 .concat8 [ 1 1 1 1], L_0x555556cdf620, L_0x555556cdfed0, L_0x555556ce07d0, L_0x555556ce1100;
L_0x555556ce1560 .concat8 [ 4 4 0 0], LS_0x555556ce1560_0_0, LS_0x555556ce1560_0_4;
L_0x555556ce1da0 .part L_0x555556ce1560, 7, 1;
S_0x555556bbddd0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bbdfd0 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bbe0b0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bbddd0;
 .timescale -12 -12;
S_0x555556bbe290 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bbe0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cdd410 .functor XOR 1, L_0x555556cdd590, L_0x555556cdd630, C4<0>, C4<0>;
L_0x555556cdd480 .functor AND 1, L_0x555556cdd590, L_0x555556cdd630, C4<1>, C4<1>;
v0x555556bbe530_0 .net "c", 0 0, L_0x555556cdd480;  1 drivers
v0x555556bbe610_0 .net "s", 0 0, L_0x555556cdd410;  1 drivers
v0x555556bbe6d0_0 .net "x", 0 0, L_0x555556cdd590;  1 drivers
v0x555556bbe7a0_0 .net "y", 0 0, L_0x555556cdd630;  1 drivers
S_0x555556bbe910 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bbeb30 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bbebf0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bbe910;
 .timescale -12 -12;
S_0x555556bbedd0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bbebf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdd6d0 .functor XOR 1, L_0x555556cddca0, L_0x555556cddd40, C4<0>, C4<0>;
L_0x555556cdd740 .functor XOR 1, L_0x555556cdd6d0, L_0x555556cdde70, C4<0>, C4<0>;
L_0x555556cdd800 .functor AND 1, L_0x555556cddd40, L_0x555556cdde70, C4<1>, C4<1>;
L_0x555556cdd910 .functor AND 1, L_0x555556cddca0, L_0x555556cddd40, C4<1>, C4<1>;
L_0x555556cdd9d0 .functor OR 1, L_0x555556cdd800, L_0x555556cdd910, C4<0>, C4<0>;
L_0x555556cddae0 .functor AND 1, L_0x555556cddca0, L_0x555556cdde70, C4<1>, C4<1>;
L_0x555556cddb90 .functor OR 1, L_0x555556cdd9d0, L_0x555556cddae0, C4<0>, C4<0>;
v0x555556bbf050_0 .net *"_ivl_0", 0 0, L_0x555556cdd6d0;  1 drivers
v0x555556bbf150_0 .net *"_ivl_10", 0 0, L_0x555556cddae0;  1 drivers
v0x555556bbf230_0 .net *"_ivl_4", 0 0, L_0x555556cdd800;  1 drivers
v0x555556bbf320_0 .net *"_ivl_6", 0 0, L_0x555556cdd910;  1 drivers
v0x555556bbf400_0 .net *"_ivl_8", 0 0, L_0x555556cdd9d0;  1 drivers
v0x555556bbf530_0 .net "c_in", 0 0, L_0x555556cdde70;  1 drivers
v0x555556bbf5f0_0 .net "c_out", 0 0, L_0x555556cddb90;  1 drivers
v0x555556bbf6b0_0 .net "s", 0 0, L_0x555556cdd740;  1 drivers
v0x555556bbf770_0 .net "x", 0 0, L_0x555556cddca0;  1 drivers
v0x555556bbf830_0 .net "y", 0 0, L_0x555556cddd40;  1 drivers
S_0x555556bbf990 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bbfb40 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bbfc00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bbf990;
 .timescale -12 -12;
S_0x555556bbfde0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bbfc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cddfa0 .functor XOR 1, L_0x555556cde520, L_0x555556cde690, C4<0>, C4<0>;
L_0x555556cde010 .functor XOR 1, L_0x555556cddfa0, L_0x555556cde7c0, C4<0>, C4<0>;
L_0x555556cde080 .functor AND 1, L_0x555556cde690, L_0x555556cde7c0, C4<1>, C4<1>;
L_0x555556cde190 .functor AND 1, L_0x555556cde520, L_0x555556cde690, C4<1>, C4<1>;
L_0x555556cde250 .functor OR 1, L_0x555556cde080, L_0x555556cde190, C4<0>, C4<0>;
L_0x555556cde360 .functor AND 1, L_0x555556cde520, L_0x555556cde7c0, C4<1>, C4<1>;
L_0x555556cde410 .functor OR 1, L_0x555556cde250, L_0x555556cde360, C4<0>, C4<0>;
v0x555556bc0090_0 .net *"_ivl_0", 0 0, L_0x555556cddfa0;  1 drivers
v0x555556bc0190_0 .net *"_ivl_10", 0 0, L_0x555556cde360;  1 drivers
v0x555556bc0270_0 .net *"_ivl_4", 0 0, L_0x555556cde080;  1 drivers
v0x555556bc0360_0 .net *"_ivl_6", 0 0, L_0x555556cde190;  1 drivers
v0x555556bc0440_0 .net *"_ivl_8", 0 0, L_0x555556cde250;  1 drivers
v0x555556bc0570_0 .net "c_in", 0 0, L_0x555556cde7c0;  1 drivers
v0x555556bc0630_0 .net "c_out", 0 0, L_0x555556cde410;  1 drivers
v0x555556bc06f0_0 .net "s", 0 0, L_0x555556cde010;  1 drivers
v0x555556bc07b0_0 .net "x", 0 0, L_0x555556cde520;  1 drivers
v0x555556bc0900_0 .net "y", 0 0, L_0x555556cde690;  1 drivers
S_0x555556bc0a60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bc0c10 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bc0cf0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc0a60;
 .timescale -12 -12;
S_0x555556bc0ed0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc0cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cde940 .functor XOR 1, L_0x555556cdee30, L_0x555556cdeff0, C4<0>, C4<0>;
L_0x555556cde9b0 .functor XOR 1, L_0x555556cde940, L_0x555556cdf210, C4<0>, C4<0>;
L_0x555556cdea20 .functor AND 1, L_0x555556cdeff0, L_0x555556cdf210, C4<1>, C4<1>;
L_0x555556cdeae0 .functor AND 1, L_0x555556cdee30, L_0x555556cdeff0, C4<1>, C4<1>;
L_0x555556cdeba0 .functor OR 1, L_0x555556cdea20, L_0x555556cdeae0, C4<0>, C4<0>;
L_0x555556cdecb0 .functor AND 1, L_0x555556cdee30, L_0x555556cdf210, C4<1>, C4<1>;
L_0x555556cded20 .functor OR 1, L_0x555556cdeba0, L_0x555556cdecb0, C4<0>, C4<0>;
v0x555556bc1150_0 .net *"_ivl_0", 0 0, L_0x555556cde940;  1 drivers
v0x555556bc1250_0 .net *"_ivl_10", 0 0, L_0x555556cdecb0;  1 drivers
v0x555556bc1330_0 .net *"_ivl_4", 0 0, L_0x555556cdea20;  1 drivers
v0x555556bc1420_0 .net *"_ivl_6", 0 0, L_0x555556cdeae0;  1 drivers
v0x555556bc1500_0 .net *"_ivl_8", 0 0, L_0x555556cdeba0;  1 drivers
v0x555556bc1630_0 .net "c_in", 0 0, L_0x555556cdf210;  1 drivers
v0x555556bc16f0_0 .net "c_out", 0 0, L_0x555556cded20;  1 drivers
v0x555556bc17b0_0 .net "s", 0 0, L_0x555556cde9b0;  1 drivers
v0x555556bc1870_0 .net "x", 0 0, L_0x555556cdee30;  1 drivers
v0x555556bc19c0_0 .net "y", 0 0, L_0x555556cdeff0;  1 drivers
S_0x555556bc1b20 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bc1d20 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bc1e00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc1b20;
 .timescale -12 -12;
S_0x555556bc1fe0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc1e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdf340 .functor XOR 1, L_0x555556cdf730, L_0x555556cdf8d0, C4<0>, C4<0>;
L_0x555556cdf3b0 .functor XOR 1, L_0x555556cdf340, L_0x555556cdfa00, C4<0>, C4<0>;
L_0x555556cdf420 .functor AND 1, L_0x555556cdf8d0, L_0x555556cdfa00, C4<1>, C4<1>;
L_0x555556cdf490 .functor AND 1, L_0x555556cdf730, L_0x555556cdf8d0, C4<1>, C4<1>;
L_0x555556cdf500 .functor OR 1, L_0x555556cdf420, L_0x555556cdf490, C4<0>, C4<0>;
L_0x555556cdf570 .functor AND 1, L_0x555556cdf730, L_0x555556cdfa00, C4<1>, C4<1>;
L_0x555556cdf620 .functor OR 1, L_0x555556cdf500, L_0x555556cdf570, C4<0>, C4<0>;
v0x555556bc2260_0 .net *"_ivl_0", 0 0, L_0x555556cdf340;  1 drivers
v0x555556bc2360_0 .net *"_ivl_10", 0 0, L_0x555556cdf570;  1 drivers
v0x555556bc2440_0 .net *"_ivl_4", 0 0, L_0x555556cdf420;  1 drivers
v0x555556bc2500_0 .net *"_ivl_6", 0 0, L_0x555556cdf490;  1 drivers
v0x555556bc25e0_0 .net *"_ivl_8", 0 0, L_0x555556cdf500;  1 drivers
v0x555556bc2710_0 .net "c_in", 0 0, L_0x555556cdfa00;  1 drivers
v0x555556bc27d0_0 .net "c_out", 0 0, L_0x555556cdf620;  1 drivers
v0x555556bc2890_0 .net "s", 0 0, L_0x555556cdf3b0;  1 drivers
v0x555556bc2950_0 .net "x", 0 0, L_0x555556cdf730;  1 drivers
v0x555556bc2aa0_0 .net "y", 0 0, L_0x555556cdf8d0;  1 drivers
S_0x555556bc2c00 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bc2db0 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bc2e90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc2c00;
 .timescale -12 -12;
S_0x555556bc3070 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc2e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdf860 .functor XOR 1, L_0x555556cdffe0, L_0x555556ce0110, C4<0>, C4<0>;
L_0x555556cdfbc0 .functor XOR 1, L_0x555556cdf860, L_0x555556ce02d0, C4<0>, C4<0>;
L_0x555556cdfc30 .functor AND 1, L_0x555556ce0110, L_0x555556ce02d0, C4<1>, C4<1>;
L_0x555556cdfca0 .functor AND 1, L_0x555556cdffe0, L_0x555556ce0110, C4<1>, C4<1>;
L_0x555556cdfd10 .functor OR 1, L_0x555556cdfc30, L_0x555556cdfca0, C4<0>, C4<0>;
L_0x555556cdfe20 .functor AND 1, L_0x555556cdffe0, L_0x555556ce02d0, C4<1>, C4<1>;
L_0x555556cdfed0 .functor OR 1, L_0x555556cdfd10, L_0x555556cdfe20, C4<0>, C4<0>;
v0x555556bc32f0_0 .net *"_ivl_0", 0 0, L_0x555556cdf860;  1 drivers
v0x555556bc33f0_0 .net *"_ivl_10", 0 0, L_0x555556cdfe20;  1 drivers
v0x555556bc34d0_0 .net *"_ivl_4", 0 0, L_0x555556cdfc30;  1 drivers
v0x555556bc35c0_0 .net *"_ivl_6", 0 0, L_0x555556cdfca0;  1 drivers
v0x555556bc36a0_0 .net *"_ivl_8", 0 0, L_0x555556cdfd10;  1 drivers
v0x555556bc37d0_0 .net "c_in", 0 0, L_0x555556ce02d0;  1 drivers
v0x555556bc3890_0 .net "c_out", 0 0, L_0x555556cdfed0;  1 drivers
v0x555556bc3950_0 .net "s", 0 0, L_0x555556cdfbc0;  1 drivers
v0x555556bc3a10_0 .net "x", 0 0, L_0x555556cdffe0;  1 drivers
v0x555556bc3b60_0 .net "y", 0 0, L_0x555556ce0110;  1 drivers
S_0x555556bc3cc0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bc3e70 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bc3f50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc3cc0;
 .timescale -12 -12;
S_0x555556bc4130 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc3f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce0400 .functor XOR 1, L_0x555556ce08e0, L_0x555556ce0ab0, C4<0>, C4<0>;
L_0x555556ce0470 .functor XOR 1, L_0x555556ce0400, L_0x555556ce0b50, C4<0>, C4<0>;
L_0x555556ce04e0 .functor AND 1, L_0x555556ce0ab0, L_0x555556ce0b50, C4<1>, C4<1>;
L_0x555556ce0550 .functor AND 1, L_0x555556ce08e0, L_0x555556ce0ab0, C4<1>, C4<1>;
L_0x555556ce0610 .functor OR 1, L_0x555556ce04e0, L_0x555556ce0550, C4<0>, C4<0>;
L_0x555556ce0720 .functor AND 1, L_0x555556ce08e0, L_0x555556ce0b50, C4<1>, C4<1>;
L_0x555556ce07d0 .functor OR 1, L_0x555556ce0610, L_0x555556ce0720, C4<0>, C4<0>;
v0x555556bc43b0_0 .net *"_ivl_0", 0 0, L_0x555556ce0400;  1 drivers
v0x555556bc44b0_0 .net *"_ivl_10", 0 0, L_0x555556ce0720;  1 drivers
v0x555556bc4590_0 .net *"_ivl_4", 0 0, L_0x555556ce04e0;  1 drivers
v0x555556bc4680_0 .net *"_ivl_6", 0 0, L_0x555556ce0550;  1 drivers
v0x555556bc4760_0 .net *"_ivl_8", 0 0, L_0x555556ce0610;  1 drivers
v0x555556bc4890_0 .net "c_in", 0 0, L_0x555556ce0b50;  1 drivers
v0x555556bc4950_0 .net "c_out", 0 0, L_0x555556ce07d0;  1 drivers
v0x555556bc4a10_0 .net "s", 0 0, L_0x555556ce0470;  1 drivers
v0x555556bc4ad0_0 .net "x", 0 0, L_0x555556ce08e0;  1 drivers
v0x555556bc4c20_0 .net "y", 0 0, L_0x555556ce0ab0;  1 drivers
S_0x555556bc4d80 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bbda00;
 .timescale -12 -12;
P_0x555556bc4f30 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bc5010 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc4d80;
 .timescale -12 -12;
S_0x555556bc51f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc5010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce0d30 .functor XOR 1, L_0x555556ce0a10, L_0x555556ce13b0, C4<0>, C4<0>;
L_0x555556ce0da0 .functor XOR 1, L_0x555556ce0d30, L_0x555556ce0c80, C4<0>, C4<0>;
L_0x555556ce0e10 .functor AND 1, L_0x555556ce13b0, L_0x555556ce0c80, C4<1>, C4<1>;
L_0x555556ce0e80 .functor AND 1, L_0x555556ce0a10, L_0x555556ce13b0, C4<1>, C4<1>;
L_0x555556ce0f40 .functor OR 1, L_0x555556ce0e10, L_0x555556ce0e80, C4<0>, C4<0>;
L_0x555556ce1050 .functor AND 1, L_0x555556ce0a10, L_0x555556ce0c80, C4<1>, C4<1>;
L_0x555556ce1100 .functor OR 1, L_0x555556ce0f40, L_0x555556ce1050, C4<0>, C4<0>;
v0x555556bc5470_0 .net *"_ivl_0", 0 0, L_0x555556ce0d30;  1 drivers
v0x555556bc5570_0 .net *"_ivl_10", 0 0, L_0x555556ce1050;  1 drivers
v0x555556bc5650_0 .net *"_ivl_4", 0 0, L_0x555556ce0e10;  1 drivers
v0x555556bc5740_0 .net *"_ivl_6", 0 0, L_0x555556ce0e80;  1 drivers
v0x555556bc5820_0 .net *"_ivl_8", 0 0, L_0x555556ce0f40;  1 drivers
v0x555556bc5950_0 .net "c_in", 0 0, L_0x555556ce0c80;  1 drivers
v0x555556bc5a10_0 .net "c_out", 0 0, L_0x555556ce1100;  1 drivers
v0x555556bc5ad0_0 .net "s", 0 0, L_0x555556ce0da0;  1 drivers
v0x555556bc5b90_0 .net "x", 0 0, L_0x555556ce0a10;  1 drivers
v0x555556bc5ce0_0 .net "y", 0 0, L_0x555556ce13b0;  1 drivers
S_0x555556bc6300 .scope module, "adder_R" "N_bit_adder" 20 40, 19 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bc64e0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556bce750_0 .net "answer", 7 0, L_0x555556cdc9d0;  alias, 1 drivers
v0x555556bce850_0 .net "carry", 7 0, L_0x555556cdc910;  1 drivers
v0x555556bce930_0 .net "carry_out", 0 0, L_0x555556cdd150;  1 drivers
v0x555556bce9d0_0 .net "input1", 7 0, L_0x555556cdcca0;  1 drivers
v0x555556bceab0_0 .net "input2", 7 0, L_0x555556cdd320;  1 drivers
L_0x555556cd8980 .part L_0x555556cdcca0, 0, 1;
L_0x555556cd8a20 .part L_0x555556cdd320, 0, 1;
L_0x555556cd9050 .part L_0x555556cdcca0, 1, 1;
L_0x555556cd90f0 .part L_0x555556cdd320, 1, 1;
L_0x555556cd9220 .part L_0x555556cdc910, 0, 1;
L_0x555556cd98d0 .part L_0x555556cdcca0, 2, 1;
L_0x555556cd9a40 .part L_0x555556cdd320, 2, 1;
L_0x555556cd9b70 .part L_0x555556cdc910, 1, 1;
L_0x555556cda1e0 .part L_0x555556cdcca0, 3, 1;
L_0x555556cda3a0 .part L_0x555556cdd320, 3, 1;
L_0x555556cda5c0 .part L_0x555556cdc910, 2, 1;
L_0x555556cdaae0 .part L_0x555556cdcca0, 4, 1;
L_0x555556cdac80 .part L_0x555556cdd320, 4, 1;
L_0x555556cdadb0 .part L_0x555556cdc910, 3, 1;
L_0x555556cdb390 .part L_0x555556cdcca0, 5, 1;
L_0x555556cdb4c0 .part L_0x555556cdd320, 5, 1;
L_0x555556cdb680 .part L_0x555556cdc910, 4, 1;
L_0x555556cdbc90 .part L_0x555556cdcca0, 6, 1;
L_0x555556cdbe60 .part L_0x555556cdd320, 6, 1;
L_0x555556cdbf00 .part L_0x555556cdc910, 5, 1;
L_0x555556cdbdc0 .part L_0x555556cdcca0, 7, 1;
L_0x555556cdc760 .part L_0x555556cdd320, 7, 1;
L_0x555556cdc030 .part L_0x555556cdc910, 6, 1;
LS_0x555556cdc9d0_0_0 .concat8 [ 1 1 1 1], L_0x555556cd8800, L_0x555556cd8b30, L_0x555556cd93c0, L_0x555556cd9d60;
LS_0x555556cdc9d0_0_4 .concat8 [ 1 1 1 1], L_0x555556cda760, L_0x555556cdaf70, L_0x555556cdb820, L_0x555556cdc150;
L_0x555556cdc9d0 .concat8 [ 4 4 0 0], LS_0x555556cdc9d0_0_0, LS_0x555556cdc9d0_0_4;
LS_0x555556cdc910_0_0 .concat8 [ 1 1 1 1], L_0x555556cd8870, L_0x555556cd8f40, L_0x555556cd97c0, L_0x555556cda0d0;
LS_0x555556cdc910_0_4 .concat8 [ 1 1 1 1], L_0x555556cda9d0, L_0x555556cdb280, L_0x555556cdbb80, L_0x555556cdc4b0;
L_0x555556cdc910 .concat8 [ 4 4 0 0], LS_0x555556cdc910_0_0, LS_0x555556cdc910_0_4;
L_0x555556cdd150 .part L_0x555556cdc910, 7, 1;
S_0x555556bc66e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bc68e0 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bc69c0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bc66e0;
 .timescale -12 -12;
S_0x555556bc6ba0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bc69c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556cd8800 .functor XOR 1, L_0x555556cd8980, L_0x555556cd8a20, C4<0>, C4<0>;
L_0x555556cd8870 .functor AND 1, L_0x555556cd8980, L_0x555556cd8a20, C4<1>, C4<1>;
v0x555556bc6e40_0 .net "c", 0 0, L_0x555556cd8870;  1 drivers
v0x555556bc6f20_0 .net "s", 0 0, L_0x555556cd8800;  1 drivers
v0x555556bc6fe0_0 .net "x", 0 0, L_0x555556cd8980;  1 drivers
v0x555556bc70b0_0 .net "y", 0 0, L_0x555556cd8a20;  1 drivers
S_0x555556bc7220 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bc7440 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bc7500 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc7220;
 .timescale -12 -12;
S_0x555556bc76e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc7500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd8ac0 .functor XOR 1, L_0x555556cd9050, L_0x555556cd90f0, C4<0>, C4<0>;
L_0x555556cd8b30 .functor XOR 1, L_0x555556cd8ac0, L_0x555556cd9220, C4<0>, C4<0>;
L_0x555556cd8bf0 .functor AND 1, L_0x555556cd90f0, L_0x555556cd9220, C4<1>, C4<1>;
L_0x555556cd8d00 .functor AND 1, L_0x555556cd9050, L_0x555556cd90f0, C4<1>, C4<1>;
L_0x555556cd8dc0 .functor OR 1, L_0x555556cd8bf0, L_0x555556cd8d00, C4<0>, C4<0>;
L_0x555556cd8ed0 .functor AND 1, L_0x555556cd9050, L_0x555556cd9220, C4<1>, C4<1>;
L_0x555556cd8f40 .functor OR 1, L_0x555556cd8dc0, L_0x555556cd8ed0, C4<0>, C4<0>;
v0x555556bc7960_0 .net *"_ivl_0", 0 0, L_0x555556cd8ac0;  1 drivers
v0x555556bc7a60_0 .net *"_ivl_10", 0 0, L_0x555556cd8ed0;  1 drivers
v0x555556bc7b40_0 .net *"_ivl_4", 0 0, L_0x555556cd8bf0;  1 drivers
v0x555556bc7c30_0 .net *"_ivl_6", 0 0, L_0x555556cd8d00;  1 drivers
v0x555556bc7d10_0 .net *"_ivl_8", 0 0, L_0x555556cd8dc0;  1 drivers
v0x555556bc7e40_0 .net "c_in", 0 0, L_0x555556cd9220;  1 drivers
v0x555556bc7f00_0 .net "c_out", 0 0, L_0x555556cd8f40;  1 drivers
v0x555556bc7fc0_0 .net "s", 0 0, L_0x555556cd8b30;  1 drivers
v0x555556bc8080_0 .net "x", 0 0, L_0x555556cd9050;  1 drivers
v0x555556bc8140_0 .net "y", 0 0, L_0x555556cd90f0;  1 drivers
S_0x555556bc82a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bc8450 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bc8510 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc82a0;
 .timescale -12 -12;
S_0x555556bc86f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc8510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd9350 .functor XOR 1, L_0x555556cd98d0, L_0x555556cd9a40, C4<0>, C4<0>;
L_0x555556cd93c0 .functor XOR 1, L_0x555556cd9350, L_0x555556cd9b70, C4<0>, C4<0>;
L_0x555556cd9430 .functor AND 1, L_0x555556cd9a40, L_0x555556cd9b70, C4<1>, C4<1>;
L_0x555556cd9540 .functor AND 1, L_0x555556cd98d0, L_0x555556cd9a40, C4<1>, C4<1>;
L_0x555556cd9600 .functor OR 1, L_0x555556cd9430, L_0x555556cd9540, C4<0>, C4<0>;
L_0x555556cd9710 .functor AND 1, L_0x555556cd98d0, L_0x555556cd9b70, C4<1>, C4<1>;
L_0x555556cd97c0 .functor OR 1, L_0x555556cd9600, L_0x555556cd9710, C4<0>, C4<0>;
v0x555556bc89a0_0 .net *"_ivl_0", 0 0, L_0x555556cd9350;  1 drivers
v0x555556bc8aa0_0 .net *"_ivl_10", 0 0, L_0x555556cd9710;  1 drivers
v0x555556bc8b80_0 .net *"_ivl_4", 0 0, L_0x555556cd9430;  1 drivers
v0x555556bc8c70_0 .net *"_ivl_6", 0 0, L_0x555556cd9540;  1 drivers
v0x555556bc8d50_0 .net *"_ivl_8", 0 0, L_0x555556cd9600;  1 drivers
v0x555556bc8e80_0 .net "c_in", 0 0, L_0x555556cd9b70;  1 drivers
v0x555556bc8f40_0 .net "c_out", 0 0, L_0x555556cd97c0;  1 drivers
v0x555556bc9000_0 .net "s", 0 0, L_0x555556cd93c0;  1 drivers
v0x555556bc90c0_0 .net "x", 0 0, L_0x555556cd98d0;  1 drivers
v0x555556bc9210_0 .net "y", 0 0, L_0x555556cd9a40;  1 drivers
S_0x555556bc9370 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bc9520 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bc9600 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bc9370;
 .timescale -12 -12;
S_0x555556bc97e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bc9600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cd9cf0 .functor XOR 1, L_0x555556cda1e0, L_0x555556cda3a0, C4<0>, C4<0>;
L_0x555556cd9d60 .functor XOR 1, L_0x555556cd9cf0, L_0x555556cda5c0, C4<0>, C4<0>;
L_0x555556cd9dd0 .functor AND 1, L_0x555556cda3a0, L_0x555556cda5c0, C4<1>, C4<1>;
L_0x555556cd9e90 .functor AND 1, L_0x555556cda1e0, L_0x555556cda3a0, C4<1>, C4<1>;
L_0x555556cd9f50 .functor OR 1, L_0x555556cd9dd0, L_0x555556cd9e90, C4<0>, C4<0>;
L_0x555556cda060 .functor AND 1, L_0x555556cda1e0, L_0x555556cda5c0, C4<1>, C4<1>;
L_0x555556cda0d0 .functor OR 1, L_0x555556cd9f50, L_0x555556cda060, C4<0>, C4<0>;
v0x555556bc9a60_0 .net *"_ivl_0", 0 0, L_0x555556cd9cf0;  1 drivers
v0x555556bc9b60_0 .net *"_ivl_10", 0 0, L_0x555556cda060;  1 drivers
v0x555556bc9c40_0 .net *"_ivl_4", 0 0, L_0x555556cd9dd0;  1 drivers
v0x555556bc9d30_0 .net *"_ivl_6", 0 0, L_0x555556cd9e90;  1 drivers
v0x555556bc9e10_0 .net *"_ivl_8", 0 0, L_0x555556cd9f50;  1 drivers
v0x555556bc9f40_0 .net "c_in", 0 0, L_0x555556cda5c0;  1 drivers
v0x555556bca000_0 .net "c_out", 0 0, L_0x555556cda0d0;  1 drivers
v0x555556bca0c0_0 .net "s", 0 0, L_0x555556cd9d60;  1 drivers
v0x555556bca180_0 .net "x", 0 0, L_0x555556cda1e0;  1 drivers
v0x555556bca2d0_0 .net "y", 0 0, L_0x555556cda3a0;  1 drivers
S_0x555556bca430 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bca630 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bca710 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bca430;
 .timescale -12 -12;
S_0x555556bca8f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bca710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cda6f0 .functor XOR 1, L_0x555556cdaae0, L_0x555556cdac80, C4<0>, C4<0>;
L_0x555556cda760 .functor XOR 1, L_0x555556cda6f0, L_0x555556cdadb0, C4<0>, C4<0>;
L_0x555556cda7d0 .functor AND 1, L_0x555556cdac80, L_0x555556cdadb0, C4<1>, C4<1>;
L_0x555556cda840 .functor AND 1, L_0x555556cdaae0, L_0x555556cdac80, C4<1>, C4<1>;
L_0x555556cda8b0 .functor OR 1, L_0x555556cda7d0, L_0x555556cda840, C4<0>, C4<0>;
L_0x555556cda920 .functor AND 1, L_0x555556cdaae0, L_0x555556cdadb0, C4<1>, C4<1>;
L_0x555556cda9d0 .functor OR 1, L_0x555556cda8b0, L_0x555556cda920, C4<0>, C4<0>;
v0x555556bcab70_0 .net *"_ivl_0", 0 0, L_0x555556cda6f0;  1 drivers
v0x555556bcac70_0 .net *"_ivl_10", 0 0, L_0x555556cda920;  1 drivers
v0x555556bcad50_0 .net *"_ivl_4", 0 0, L_0x555556cda7d0;  1 drivers
v0x555556bcae10_0 .net *"_ivl_6", 0 0, L_0x555556cda840;  1 drivers
v0x555556bcaef0_0 .net *"_ivl_8", 0 0, L_0x555556cda8b0;  1 drivers
v0x555556bcb020_0 .net "c_in", 0 0, L_0x555556cdadb0;  1 drivers
v0x555556bcb0e0_0 .net "c_out", 0 0, L_0x555556cda9d0;  1 drivers
v0x555556bcb1a0_0 .net "s", 0 0, L_0x555556cda760;  1 drivers
v0x555556bcb260_0 .net "x", 0 0, L_0x555556cdaae0;  1 drivers
v0x555556bcb3b0_0 .net "y", 0 0, L_0x555556cdac80;  1 drivers
S_0x555556bcb510 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bcb6c0 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bcb7a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bcb510;
 .timescale -12 -12;
S_0x555556bcb980 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bcb7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdac10 .functor XOR 1, L_0x555556cdb390, L_0x555556cdb4c0, C4<0>, C4<0>;
L_0x555556cdaf70 .functor XOR 1, L_0x555556cdac10, L_0x555556cdb680, C4<0>, C4<0>;
L_0x555556cdafe0 .functor AND 1, L_0x555556cdb4c0, L_0x555556cdb680, C4<1>, C4<1>;
L_0x555556cdb050 .functor AND 1, L_0x555556cdb390, L_0x555556cdb4c0, C4<1>, C4<1>;
L_0x555556cdb0c0 .functor OR 1, L_0x555556cdafe0, L_0x555556cdb050, C4<0>, C4<0>;
L_0x555556cdb1d0 .functor AND 1, L_0x555556cdb390, L_0x555556cdb680, C4<1>, C4<1>;
L_0x555556cdb280 .functor OR 1, L_0x555556cdb0c0, L_0x555556cdb1d0, C4<0>, C4<0>;
v0x555556bcbc00_0 .net *"_ivl_0", 0 0, L_0x555556cdac10;  1 drivers
v0x555556bcbd00_0 .net *"_ivl_10", 0 0, L_0x555556cdb1d0;  1 drivers
v0x555556bcbde0_0 .net *"_ivl_4", 0 0, L_0x555556cdafe0;  1 drivers
v0x555556bcbed0_0 .net *"_ivl_6", 0 0, L_0x555556cdb050;  1 drivers
v0x555556bcbfb0_0 .net *"_ivl_8", 0 0, L_0x555556cdb0c0;  1 drivers
v0x555556bcc0e0_0 .net "c_in", 0 0, L_0x555556cdb680;  1 drivers
v0x555556bcc1a0_0 .net "c_out", 0 0, L_0x555556cdb280;  1 drivers
v0x555556bcc260_0 .net "s", 0 0, L_0x555556cdaf70;  1 drivers
v0x555556bcc320_0 .net "x", 0 0, L_0x555556cdb390;  1 drivers
v0x555556bcc470_0 .net "y", 0 0, L_0x555556cdb4c0;  1 drivers
S_0x555556bcc5d0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bcc780 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bcc860 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bcc5d0;
 .timescale -12 -12;
S_0x555556bcca40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bcc860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdb7b0 .functor XOR 1, L_0x555556cdbc90, L_0x555556cdbe60, C4<0>, C4<0>;
L_0x555556cdb820 .functor XOR 1, L_0x555556cdb7b0, L_0x555556cdbf00, C4<0>, C4<0>;
L_0x555556cdb890 .functor AND 1, L_0x555556cdbe60, L_0x555556cdbf00, C4<1>, C4<1>;
L_0x555556cdb900 .functor AND 1, L_0x555556cdbc90, L_0x555556cdbe60, C4<1>, C4<1>;
L_0x555556cdb9c0 .functor OR 1, L_0x555556cdb890, L_0x555556cdb900, C4<0>, C4<0>;
L_0x555556cdbad0 .functor AND 1, L_0x555556cdbc90, L_0x555556cdbf00, C4<1>, C4<1>;
L_0x555556cdbb80 .functor OR 1, L_0x555556cdb9c0, L_0x555556cdbad0, C4<0>, C4<0>;
v0x555556bcccc0_0 .net *"_ivl_0", 0 0, L_0x555556cdb7b0;  1 drivers
v0x555556bccdc0_0 .net *"_ivl_10", 0 0, L_0x555556cdbad0;  1 drivers
v0x555556bccea0_0 .net *"_ivl_4", 0 0, L_0x555556cdb890;  1 drivers
v0x555556bccf90_0 .net *"_ivl_6", 0 0, L_0x555556cdb900;  1 drivers
v0x555556bcd070_0 .net *"_ivl_8", 0 0, L_0x555556cdb9c0;  1 drivers
v0x555556bcd1a0_0 .net "c_in", 0 0, L_0x555556cdbf00;  1 drivers
v0x555556bcd260_0 .net "c_out", 0 0, L_0x555556cdbb80;  1 drivers
v0x555556bcd320_0 .net "s", 0 0, L_0x555556cdb820;  1 drivers
v0x555556bcd3e0_0 .net "x", 0 0, L_0x555556cdbc90;  1 drivers
v0x555556bcd530_0 .net "y", 0 0, L_0x555556cdbe60;  1 drivers
S_0x555556bcd690 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bc6300;
 .timescale -12 -12;
P_0x555556bcd840 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bcd920 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bcd690;
 .timescale -12 -12;
S_0x555556bcdb00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bcd920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cdc0e0 .functor XOR 1, L_0x555556cdbdc0, L_0x555556cdc760, C4<0>, C4<0>;
L_0x555556cdc150 .functor XOR 1, L_0x555556cdc0e0, L_0x555556cdc030, C4<0>, C4<0>;
L_0x555556cdc1c0 .functor AND 1, L_0x555556cdc760, L_0x555556cdc030, C4<1>, C4<1>;
L_0x555556cdc230 .functor AND 1, L_0x555556cdbdc0, L_0x555556cdc760, C4<1>, C4<1>;
L_0x555556cdc2f0 .functor OR 1, L_0x555556cdc1c0, L_0x555556cdc230, C4<0>, C4<0>;
L_0x555556cdc400 .functor AND 1, L_0x555556cdbdc0, L_0x555556cdc030, C4<1>, C4<1>;
L_0x555556cdc4b0 .functor OR 1, L_0x555556cdc2f0, L_0x555556cdc400, C4<0>, C4<0>;
v0x555556bcdd80_0 .net *"_ivl_0", 0 0, L_0x555556cdc0e0;  1 drivers
v0x555556bcde80_0 .net *"_ivl_10", 0 0, L_0x555556cdc400;  1 drivers
v0x555556bcdf60_0 .net *"_ivl_4", 0 0, L_0x555556cdc1c0;  1 drivers
v0x555556bce050_0 .net *"_ivl_6", 0 0, L_0x555556cdc230;  1 drivers
v0x555556bce130_0 .net *"_ivl_8", 0 0, L_0x555556cdc2f0;  1 drivers
v0x555556bce260_0 .net "c_in", 0 0, L_0x555556cdc030;  1 drivers
v0x555556bce320_0 .net "c_out", 0 0, L_0x555556cdc4b0;  1 drivers
v0x555556bce3e0_0 .net "s", 0 0, L_0x555556cdc150;  1 drivers
v0x555556bce4a0_0 .net "x", 0 0, L_0x555556cdbdc0;  1 drivers
v0x555556bce5f0_0 .net "y", 0 0, L_0x555556cdc760;  1 drivers
S_0x555556bcec10 .scope module, "multplier" "multiplier_8_9Bit" 20 76, 21 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556bcedf0 .param/l "END" 1 21 33, C4<10>;
P_0x555556bcee30 .param/l "INIT" 1 21 31, C4<00>;
P_0x555556bcee70 .param/l "M" 0 21 3, +C4<00000000000000000000000000001001>;
P_0x555556bceeb0 .param/l "MULT" 1 21 32, C4<01>;
P_0x555556bceef0 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
v0x555556be1310_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556be13d0_0 .var "count", 4 0;
v0x555556be14b0_0 .var "data_valid", 0 0;
v0x555556be1550_0 .net "input_0", 7 0, v0x555556be25d0_0;  alias, 1 drivers
v0x555556be1630_0 .var "input_0_exp", 16 0;
v0x555556be1760_0 .net "input_1", 8 0, v0x555556be2e30_0;  alias, 1 drivers
v0x555556be1840_0 .var "out", 16 0;
v0x555556be1920_0 .var "p", 16 0;
v0x555556be1a00_0 .net "start", 0 0, v0x555556be4ba0_0;  1 drivers
v0x555556be1b50_0 .var "state", 1 0;
v0x555556be1c30_0 .var "t", 16 0;
v0x555556be1d10_0 .net "w_o", 16 0, L_0x555556cec270;  1 drivers
v0x555556be1dd0_0 .net "w_p", 16 0, v0x555556be1920_0;  1 drivers
v0x555556be1ea0_0 .net "w_t", 16 0, v0x555556be1c30_0;  1 drivers
S_0x555556bcf2f0 .scope module, "Bit_adder" "N_bit_adder" 21 25, 19 1 0, S_0x555556bcec10;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bcf4d0 .param/l "N" 0 19 2, +C4<00000000000000000000000000010001>;
v0x555556be0e50_0 .net "answer", 16 0, L_0x555556cec270;  alias, 1 drivers
v0x555556be0f50_0 .net "carry", 16 0, L_0x555556cec860;  1 drivers
v0x555556be1030_0 .net "carry_out", 0 0, L_0x555556ced0a0;  1 drivers
v0x555556be10d0_0 .net "input1", 16 0, v0x555556be1920_0;  alias, 1 drivers
v0x555556be11b0_0 .net "input2", 16 0, v0x555556be1c30_0;  alias, 1 drivers
L_0x555556ce2450 .part v0x555556be1920_0, 0, 1;
L_0x555556ce2540 .part v0x555556be1c30_0, 0, 1;
L_0x555556ce2bc0 .part v0x555556be1920_0, 1, 1;
L_0x555556ce2c60 .part v0x555556be1c30_0, 1, 1;
L_0x555556ce2d90 .part L_0x555556cec860, 0, 1;
L_0x555556ce33a0 .part v0x555556be1920_0, 2, 1;
L_0x555556ce35a0 .part v0x555556be1c30_0, 2, 1;
L_0x555556ce3760 .part L_0x555556cec860, 1, 1;
L_0x555556ce3d30 .part v0x555556be1920_0, 3, 1;
L_0x555556ce3e60 .part v0x555556be1c30_0, 3, 1;
L_0x555556ce3ff0 .part L_0x555556cec860, 2, 1;
L_0x555556ce4440 .part v0x555556be1920_0, 4, 1;
L_0x555556ce45e0 .part v0x555556be1c30_0, 4, 1;
L_0x555556ce4710 .part L_0x555556cec860, 3, 1;
L_0x555556ce4d30 .part v0x555556be1920_0, 5, 1;
L_0x555556ce4e60 .part v0x555556be1c30_0, 5, 1;
L_0x555556ce5020 .part L_0x555556cec860, 4, 1;
L_0x555556ce55f0 .part v0x555556be1920_0, 6, 1;
L_0x555556ce58d0 .part v0x555556be1c30_0, 6, 1;
L_0x555556ce5a80 .part L_0x555556cec860, 5, 1;
L_0x555556ce5830 .part v0x555556be1920_0, 7, 1;
L_0x555556ce6070 .part v0x555556be1c30_0, 7, 1;
L_0x555556ce5b20 .part L_0x555556cec860, 6, 1;
L_0x555556ce67d0 .part v0x555556be1920_0, 8, 1;
L_0x555556ce61a0 .part v0x555556be1c30_0, 8, 1;
L_0x555556ce6a60 .part L_0x555556cec860, 7, 1;
L_0x555556ce71a0 .part v0x555556be1920_0, 9, 1;
L_0x555556ce7240 .part v0x555556be1c30_0, 9, 1;
L_0x555556ce6ca0 .part L_0x555556cec860, 8, 1;
L_0x555556ce79e0 .part v0x555556be1920_0, 10, 1;
L_0x555556ce7c10 .part v0x555556be1c30_0, 10, 1;
L_0x555556ce7d40 .part L_0x555556cec860, 9, 1;
L_0x555556ce8460 .part v0x555556be1920_0, 11, 1;
L_0x555556ce8590 .part v0x555556be1c30_0, 11, 1;
L_0x555556ce87e0 .part L_0x555556cec860, 10, 1;
L_0x555556ce8df0 .part v0x555556be1920_0, 12, 1;
L_0x555556ce86c0 .part v0x555556be1c30_0, 12, 1;
L_0x555556ce90e0 .part L_0x555556cec860, 11, 1;
L_0x555556ce97c0 .part v0x555556be1920_0, 13, 1;
L_0x555556ce98f0 .part v0x555556be1c30_0, 13, 1;
L_0x555556ce9210 .part L_0x555556cec860, 12, 1;
L_0x555556cea050 .part v0x555556be1920_0, 14, 1;
L_0x555556cea4f0 .part v0x555556be1c30_0, 14, 1;
L_0x555556cea830 .part L_0x555556cec860, 13, 1;
L_0x555556ceafb0 .part v0x555556be1920_0, 15, 1;
L_0x555556ceb0e0 .part v0x555556be1c30_0, 15, 1;
L_0x555556ceb390 .part L_0x555556cec860, 14, 1;
L_0x555556ceb9a0 .part v0x555556be1920_0, 16, 1;
L_0x555556cebc60 .part v0x555556be1c30_0, 16, 1;
L_0x555556cebd90 .part L_0x555556cec860, 15, 1;
LS_0x555556cec270_0_0 .concat8 [ 1 1 1 1], L_0x555556ce22d0, L_0x555556ce26a0, L_0x555556ce2f30, L_0x555556ce3950;
LS_0x555556cec270_0_4 .concat8 [ 1 1 1 1], L_0x555556ccf960, L_0x555556ce4950, L_0x555556ce51c0, L_0x555556ce5c40;
LS_0x555556cec270_0_8 .concat8 [ 1 1 1 1], L_0x555556ce6360, L_0x555556ce6d80, L_0x555556ce7560, L_0x555556ce7ff0;
LS_0x555556cec270_0_12 .concat8 [ 1 1 1 1], L_0x555556ce8980, L_0x555556ce9350, L_0x555556ce9be0, L_0x555556ceab40;
LS_0x555556cec270_0_16 .concat8 [ 1 0 0 0], L_0x555556ceb530;
LS_0x555556cec270_1_0 .concat8 [ 4 4 4 4], LS_0x555556cec270_0_0, LS_0x555556cec270_0_4, LS_0x555556cec270_0_8, LS_0x555556cec270_0_12;
LS_0x555556cec270_1_4 .concat8 [ 1 0 0 0], LS_0x555556cec270_0_16;
L_0x555556cec270 .concat8 [ 16 1 0 0], LS_0x555556cec270_1_0, LS_0x555556cec270_1_4;
LS_0x555556cec860_0_0 .concat8 [ 1 1 1 1], L_0x555556ce2340, L_0x555556ce2ab0, L_0x555556ce3290, L_0x555556ce3c20;
LS_0x555556cec860_0_4 .concat8 [ 1 1 1 1], L_0x555556ce4330, L_0x555556ce4c20, L_0x555556ce54e0, L_0x555556ce5f60;
LS_0x555556cec860_0_8 .concat8 [ 1 1 1 1], L_0x555556ce66c0, L_0x555556ce7090, L_0x555556ce78d0, L_0x555556ce8350;
LS_0x555556cec860_0_12 .concat8 [ 1 1 1 1], L_0x555556ce8ce0, L_0x555556ce96b0, L_0x555556ce9f40, L_0x555556ceaea0;
LS_0x555556cec860_0_16 .concat8 [ 1 0 0 0], L_0x555556ceb890;
LS_0x555556cec860_1_0 .concat8 [ 4 4 4 4], LS_0x555556cec860_0_0, LS_0x555556cec860_0_4, LS_0x555556cec860_0_8, LS_0x555556cec860_0_12;
LS_0x555556cec860_1_4 .concat8 [ 1 0 0 0], LS_0x555556cec860_0_16;
L_0x555556cec860 .concat8 [ 16 1 0 0], LS_0x555556cec860_1_0, LS_0x555556cec860_1_4;
L_0x555556ced0a0 .part L_0x555556cec860, 16, 1;
S_0x555556bcf640 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bcf860 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bcf940 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bcf640;
 .timescale -12 -12;
S_0x555556bcfb20 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bcf940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556ce22d0 .functor XOR 1, L_0x555556ce2450, L_0x555556ce2540, C4<0>, C4<0>;
L_0x555556ce2340 .functor AND 1, L_0x555556ce2450, L_0x555556ce2540, C4<1>, C4<1>;
v0x555556bcfdc0_0 .net "c", 0 0, L_0x555556ce2340;  1 drivers
v0x555556bcfea0_0 .net "s", 0 0, L_0x555556ce22d0;  1 drivers
v0x555556bcff60_0 .net "x", 0 0, L_0x555556ce2450;  1 drivers
v0x555556bd0030_0 .net "y", 0 0, L_0x555556ce2540;  1 drivers
S_0x555556bd01a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd03c0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bd0480 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd01a0;
 .timescale -12 -12;
S_0x555556bd0660 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd0480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce2630 .functor XOR 1, L_0x555556ce2bc0, L_0x555556ce2c60, C4<0>, C4<0>;
L_0x555556ce26a0 .functor XOR 1, L_0x555556ce2630, L_0x555556ce2d90, C4<0>, C4<0>;
L_0x555556ce2760 .functor AND 1, L_0x555556ce2c60, L_0x555556ce2d90, C4<1>, C4<1>;
L_0x555556ce2870 .functor AND 1, L_0x555556ce2bc0, L_0x555556ce2c60, C4<1>, C4<1>;
L_0x555556ce2930 .functor OR 1, L_0x555556ce2760, L_0x555556ce2870, C4<0>, C4<0>;
L_0x555556ce2a40 .functor AND 1, L_0x555556ce2bc0, L_0x555556ce2d90, C4<1>, C4<1>;
L_0x555556ce2ab0 .functor OR 1, L_0x555556ce2930, L_0x555556ce2a40, C4<0>, C4<0>;
v0x555556bd08e0_0 .net *"_ivl_0", 0 0, L_0x555556ce2630;  1 drivers
v0x555556bd09e0_0 .net *"_ivl_10", 0 0, L_0x555556ce2a40;  1 drivers
v0x555556bd0ac0_0 .net *"_ivl_4", 0 0, L_0x555556ce2760;  1 drivers
v0x555556bd0bb0_0 .net *"_ivl_6", 0 0, L_0x555556ce2870;  1 drivers
v0x555556bd0c90_0 .net *"_ivl_8", 0 0, L_0x555556ce2930;  1 drivers
v0x555556bd0dc0_0 .net "c_in", 0 0, L_0x555556ce2d90;  1 drivers
v0x555556bd0e80_0 .net "c_out", 0 0, L_0x555556ce2ab0;  1 drivers
v0x555556bd0f40_0 .net "s", 0 0, L_0x555556ce26a0;  1 drivers
v0x555556bd1000_0 .net "x", 0 0, L_0x555556ce2bc0;  1 drivers
v0x555556bd10c0_0 .net "y", 0 0, L_0x555556ce2c60;  1 drivers
S_0x555556bd1220 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd13d0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bd1490 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd1220;
 .timescale -12 -12;
S_0x555556bd1670 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd1490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce2ec0 .functor XOR 1, L_0x555556ce33a0, L_0x555556ce35a0, C4<0>, C4<0>;
L_0x555556ce2f30 .functor XOR 1, L_0x555556ce2ec0, L_0x555556ce3760, C4<0>, C4<0>;
L_0x555556ce2fa0 .functor AND 1, L_0x555556ce35a0, L_0x555556ce3760, C4<1>, C4<1>;
L_0x555556ce3010 .functor AND 1, L_0x555556ce33a0, L_0x555556ce35a0, C4<1>, C4<1>;
L_0x555556ce30d0 .functor OR 1, L_0x555556ce2fa0, L_0x555556ce3010, C4<0>, C4<0>;
L_0x555556ce31e0 .functor AND 1, L_0x555556ce33a0, L_0x555556ce3760, C4<1>, C4<1>;
L_0x555556ce3290 .functor OR 1, L_0x555556ce30d0, L_0x555556ce31e0, C4<0>, C4<0>;
v0x555556bd1920_0 .net *"_ivl_0", 0 0, L_0x555556ce2ec0;  1 drivers
v0x555556bd1a20_0 .net *"_ivl_10", 0 0, L_0x555556ce31e0;  1 drivers
v0x555556bd1b00_0 .net *"_ivl_4", 0 0, L_0x555556ce2fa0;  1 drivers
v0x555556bd1bf0_0 .net *"_ivl_6", 0 0, L_0x555556ce3010;  1 drivers
v0x555556bd1cd0_0 .net *"_ivl_8", 0 0, L_0x555556ce30d0;  1 drivers
v0x555556bd1e00_0 .net "c_in", 0 0, L_0x555556ce3760;  1 drivers
v0x555556bd1ec0_0 .net "c_out", 0 0, L_0x555556ce3290;  1 drivers
v0x555556bd1f80_0 .net "s", 0 0, L_0x555556ce2f30;  1 drivers
v0x555556bd2040_0 .net "x", 0 0, L_0x555556ce33a0;  1 drivers
v0x555556bd2190_0 .net "y", 0 0, L_0x555556ce35a0;  1 drivers
S_0x555556bd22f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd24a0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bd2580 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd22f0;
 .timescale -12 -12;
S_0x555556bd2760 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd2580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce38e0 .functor XOR 1, L_0x555556ce3d30, L_0x555556ce3e60, C4<0>, C4<0>;
L_0x555556ce3950 .functor XOR 1, L_0x555556ce38e0, L_0x555556ce3ff0, C4<0>, C4<0>;
L_0x555556ce39c0 .functor AND 1, L_0x555556ce3e60, L_0x555556ce3ff0, C4<1>, C4<1>;
L_0x555556ce3a30 .functor AND 1, L_0x555556ce3d30, L_0x555556ce3e60, C4<1>, C4<1>;
L_0x555556ce3aa0 .functor OR 1, L_0x555556ce39c0, L_0x555556ce3a30, C4<0>, C4<0>;
L_0x555556ce3bb0 .functor AND 1, L_0x555556ce3d30, L_0x555556ce3ff0, C4<1>, C4<1>;
L_0x555556ce3c20 .functor OR 1, L_0x555556ce3aa0, L_0x555556ce3bb0, C4<0>, C4<0>;
v0x555556bd29e0_0 .net *"_ivl_0", 0 0, L_0x555556ce38e0;  1 drivers
v0x555556bd2ae0_0 .net *"_ivl_10", 0 0, L_0x555556ce3bb0;  1 drivers
v0x555556bd2bc0_0 .net *"_ivl_4", 0 0, L_0x555556ce39c0;  1 drivers
v0x555556bd2cb0_0 .net *"_ivl_6", 0 0, L_0x555556ce3a30;  1 drivers
v0x555556bd2d90_0 .net *"_ivl_8", 0 0, L_0x555556ce3aa0;  1 drivers
v0x555556bd2ec0_0 .net "c_in", 0 0, L_0x555556ce3ff0;  1 drivers
v0x555556bd2f80_0 .net "c_out", 0 0, L_0x555556ce3c20;  1 drivers
v0x555556bd3040_0 .net "s", 0 0, L_0x555556ce3950;  1 drivers
v0x555556bd3100_0 .net "x", 0 0, L_0x555556ce3d30;  1 drivers
v0x555556bd3250_0 .net "y", 0 0, L_0x555556ce3e60;  1 drivers
S_0x555556bd33b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd35b0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bd3690 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd33b0;
 .timescale -12 -12;
S_0x555556bd3870 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd3690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555568ee100 .functor XOR 1, L_0x555556ce4440, L_0x555556ce45e0, C4<0>, C4<0>;
L_0x555556ccf960 .functor XOR 1, L_0x5555568ee100, L_0x555556ce4710, C4<0>, C4<0>;
L_0x555556ce4120 .functor AND 1, L_0x555556ce45e0, L_0x555556ce4710, C4<1>, C4<1>;
L_0x555556ce4190 .functor AND 1, L_0x555556ce4440, L_0x555556ce45e0, C4<1>, C4<1>;
L_0x555556ce4200 .functor OR 1, L_0x555556ce4120, L_0x555556ce4190, C4<0>, C4<0>;
L_0x555556ce42c0 .functor AND 1, L_0x555556ce4440, L_0x555556ce4710, C4<1>, C4<1>;
L_0x555556ce4330 .functor OR 1, L_0x555556ce4200, L_0x555556ce42c0, C4<0>, C4<0>;
v0x555556bd3af0_0 .net *"_ivl_0", 0 0, L_0x5555568ee100;  1 drivers
v0x555556bd3bf0_0 .net *"_ivl_10", 0 0, L_0x555556ce42c0;  1 drivers
v0x555556bd3cd0_0 .net *"_ivl_4", 0 0, L_0x555556ce4120;  1 drivers
v0x555556bd3d90_0 .net *"_ivl_6", 0 0, L_0x555556ce4190;  1 drivers
v0x555556bd3e70_0 .net *"_ivl_8", 0 0, L_0x555556ce4200;  1 drivers
v0x555556bd3fa0_0 .net "c_in", 0 0, L_0x555556ce4710;  1 drivers
v0x555556bd4060_0 .net "c_out", 0 0, L_0x555556ce4330;  1 drivers
v0x555556bd4120_0 .net "s", 0 0, L_0x555556ccf960;  1 drivers
v0x555556bd41e0_0 .net "x", 0 0, L_0x555556ce4440;  1 drivers
v0x555556bd4330_0 .net "y", 0 0, L_0x555556ce45e0;  1 drivers
S_0x555556bd4490 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd4640 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bd4720 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd4490;
 .timescale -12 -12;
S_0x555556bd4900 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd4720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce4570 .functor XOR 1, L_0x555556ce4d30, L_0x555556ce4e60, C4<0>, C4<0>;
L_0x555556ce4950 .functor XOR 1, L_0x555556ce4570, L_0x555556ce5020, C4<0>, C4<0>;
L_0x555556ce49c0 .functor AND 1, L_0x555556ce4e60, L_0x555556ce5020, C4<1>, C4<1>;
L_0x555556ce4a30 .functor AND 1, L_0x555556ce4d30, L_0x555556ce4e60, C4<1>, C4<1>;
L_0x555556ce4aa0 .functor OR 1, L_0x555556ce49c0, L_0x555556ce4a30, C4<0>, C4<0>;
L_0x555556ce4bb0 .functor AND 1, L_0x555556ce4d30, L_0x555556ce5020, C4<1>, C4<1>;
L_0x555556ce4c20 .functor OR 1, L_0x555556ce4aa0, L_0x555556ce4bb0, C4<0>, C4<0>;
v0x555556bd4b80_0 .net *"_ivl_0", 0 0, L_0x555556ce4570;  1 drivers
v0x555556bd4c80_0 .net *"_ivl_10", 0 0, L_0x555556ce4bb0;  1 drivers
v0x555556bd4d60_0 .net *"_ivl_4", 0 0, L_0x555556ce49c0;  1 drivers
v0x555556bd4e50_0 .net *"_ivl_6", 0 0, L_0x555556ce4a30;  1 drivers
v0x555556bd4f30_0 .net *"_ivl_8", 0 0, L_0x555556ce4aa0;  1 drivers
v0x555556bd5060_0 .net "c_in", 0 0, L_0x555556ce5020;  1 drivers
v0x555556bd5120_0 .net "c_out", 0 0, L_0x555556ce4c20;  1 drivers
v0x555556bd51e0_0 .net "s", 0 0, L_0x555556ce4950;  1 drivers
v0x555556bd52a0_0 .net "x", 0 0, L_0x555556ce4d30;  1 drivers
v0x555556bd53f0_0 .net "y", 0 0, L_0x555556ce4e60;  1 drivers
S_0x555556bd5550 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd5700 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bd57e0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd5550;
 .timescale -12 -12;
S_0x555556bd59c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd57e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce5150 .functor XOR 1, L_0x555556ce55f0, L_0x555556ce58d0, C4<0>, C4<0>;
L_0x555556ce51c0 .functor XOR 1, L_0x555556ce5150, L_0x555556ce5a80, C4<0>, C4<0>;
L_0x555556ce5230 .functor AND 1, L_0x555556ce58d0, L_0x555556ce5a80, C4<1>, C4<1>;
L_0x555556ce52a0 .functor AND 1, L_0x555556ce55f0, L_0x555556ce58d0, C4<1>, C4<1>;
L_0x555556ce5360 .functor OR 1, L_0x555556ce5230, L_0x555556ce52a0, C4<0>, C4<0>;
L_0x555556ce5470 .functor AND 1, L_0x555556ce55f0, L_0x555556ce5a80, C4<1>, C4<1>;
L_0x555556ce54e0 .functor OR 1, L_0x555556ce5360, L_0x555556ce5470, C4<0>, C4<0>;
v0x555556bd5c40_0 .net *"_ivl_0", 0 0, L_0x555556ce5150;  1 drivers
v0x555556bd5d40_0 .net *"_ivl_10", 0 0, L_0x555556ce5470;  1 drivers
v0x555556bd5e20_0 .net *"_ivl_4", 0 0, L_0x555556ce5230;  1 drivers
v0x555556bd5f10_0 .net *"_ivl_6", 0 0, L_0x555556ce52a0;  1 drivers
v0x555556bd5ff0_0 .net *"_ivl_8", 0 0, L_0x555556ce5360;  1 drivers
v0x555556bd6120_0 .net "c_in", 0 0, L_0x555556ce5a80;  1 drivers
v0x555556bd61e0_0 .net "c_out", 0 0, L_0x555556ce54e0;  1 drivers
v0x555556bd62a0_0 .net "s", 0 0, L_0x555556ce51c0;  1 drivers
v0x555556bd6360_0 .net "x", 0 0, L_0x555556ce55f0;  1 drivers
v0x555556bd64b0_0 .net "y", 0 0, L_0x555556ce58d0;  1 drivers
S_0x555556bd6610 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd67c0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bd68a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd6610;
 .timescale -12 -12;
S_0x555556bd6a80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd68a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce5bd0 .functor XOR 1, L_0x555556ce5830, L_0x555556ce6070, C4<0>, C4<0>;
L_0x555556ce5c40 .functor XOR 1, L_0x555556ce5bd0, L_0x555556ce5b20, C4<0>, C4<0>;
L_0x555556ce5cb0 .functor AND 1, L_0x555556ce6070, L_0x555556ce5b20, C4<1>, C4<1>;
L_0x555556ce5d20 .functor AND 1, L_0x555556ce5830, L_0x555556ce6070, C4<1>, C4<1>;
L_0x555556ce5de0 .functor OR 1, L_0x555556ce5cb0, L_0x555556ce5d20, C4<0>, C4<0>;
L_0x555556ce5ef0 .functor AND 1, L_0x555556ce5830, L_0x555556ce5b20, C4<1>, C4<1>;
L_0x555556ce5f60 .functor OR 1, L_0x555556ce5de0, L_0x555556ce5ef0, C4<0>, C4<0>;
v0x555556bd6d00_0 .net *"_ivl_0", 0 0, L_0x555556ce5bd0;  1 drivers
v0x555556bd6e00_0 .net *"_ivl_10", 0 0, L_0x555556ce5ef0;  1 drivers
v0x555556bd6ee0_0 .net *"_ivl_4", 0 0, L_0x555556ce5cb0;  1 drivers
v0x555556bd6fd0_0 .net *"_ivl_6", 0 0, L_0x555556ce5d20;  1 drivers
v0x555556bd70b0_0 .net *"_ivl_8", 0 0, L_0x555556ce5de0;  1 drivers
v0x555556bd71e0_0 .net "c_in", 0 0, L_0x555556ce5b20;  1 drivers
v0x555556bd72a0_0 .net "c_out", 0 0, L_0x555556ce5f60;  1 drivers
v0x555556bd7360_0 .net "s", 0 0, L_0x555556ce5c40;  1 drivers
v0x555556bd7420_0 .net "x", 0 0, L_0x555556ce5830;  1 drivers
v0x555556bd7570_0 .net "y", 0 0, L_0x555556ce6070;  1 drivers
S_0x555556bd76d0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd3560 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556bd79a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd76d0;
 .timescale -12 -12;
S_0x555556bd7b80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd79a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce62f0 .functor XOR 1, L_0x555556ce67d0, L_0x555556ce61a0, C4<0>, C4<0>;
L_0x555556ce6360 .functor XOR 1, L_0x555556ce62f0, L_0x555556ce6a60, C4<0>, C4<0>;
L_0x555556ce63d0 .functor AND 1, L_0x555556ce61a0, L_0x555556ce6a60, C4<1>, C4<1>;
L_0x555556ce6440 .functor AND 1, L_0x555556ce67d0, L_0x555556ce61a0, C4<1>, C4<1>;
L_0x555556ce6500 .functor OR 1, L_0x555556ce63d0, L_0x555556ce6440, C4<0>, C4<0>;
L_0x555556ce6610 .functor AND 1, L_0x555556ce67d0, L_0x555556ce6a60, C4<1>, C4<1>;
L_0x555556ce66c0 .functor OR 1, L_0x555556ce6500, L_0x555556ce6610, C4<0>, C4<0>;
v0x555556bd7e00_0 .net *"_ivl_0", 0 0, L_0x555556ce62f0;  1 drivers
v0x555556bd7f00_0 .net *"_ivl_10", 0 0, L_0x555556ce6610;  1 drivers
v0x555556bd7fe0_0 .net *"_ivl_4", 0 0, L_0x555556ce63d0;  1 drivers
v0x555556bd80d0_0 .net *"_ivl_6", 0 0, L_0x555556ce6440;  1 drivers
v0x555556bd81b0_0 .net *"_ivl_8", 0 0, L_0x555556ce6500;  1 drivers
v0x555556bd82e0_0 .net "c_in", 0 0, L_0x555556ce6a60;  1 drivers
v0x555556bd83a0_0 .net "c_out", 0 0, L_0x555556ce66c0;  1 drivers
v0x555556bd8460_0 .net "s", 0 0, L_0x555556ce6360;  1 drivers
v0x555556bd8520_0 .net "x", 0 0, L_0x555556ce67d0;  1 drivers
v0x555556bd8670_0 .net "y", 0 0, L_0x555556ce61a0;  1 drivers
S_0x555556bd87d0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd8980 .param/l "i" 0 19 14, +C4<01001>;
S_0x555556bd8a60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd87d0;
 .timescale -12 -12;
S_0x555556bd8c40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd8a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce6900 .functor XOR 1, L_0x555556ce71a0, L_0x555556ce7240, C4<0>, C4<0>;
L_0x555556ce6d80 .functor XOR 1, L_0x555556ce6900, L_0x555556ce6ca0, C4<0>, C4<0>;
L_0x555556ce6df0 .functor AND 1, L_0x555556ce7240, L_0x555556ce6ca0, C4<1>, C4<1>;
L_0x555556ce6e60 .functor AND 1, L_0x555556ce71a0, L_0x555556ce7240, C4<1>, C4<1>;
L_0x555556ce6ed0 .functor OR 1, L_0x555556ce6df0, L_0x555556ce6e60, C4<0>, C4<0>;
L_0x555556ce6fe0 .functor AND 1, L_0x555556ce71a0, L_0x555556ce6ca0, C4<1>, C4<1>;
L_0x555556ce7090 .functor OR 1, L_0x555556ce6ed0, L_0x555556ce6fe0, C4<0>, C4<0>;
v0x555556bd8ec0_0 .net *"_ivl_0", 0 0, L_0x555556ce6900;  1 drivers
v0x555556bd8fc0_0 .net *"_ivl_10", 0 0, L_0x555556ce6fe0;  1 drivers
v0x555556bd90a0_0 .net *"_ivl_4", 0 0, L_0x555556ce6df0;  1 drivers
v0x555556bd9190_0 .net *"_ivl_6", 0 0, L_0x555556ce6e60;  1 drivers
v0x555556bd9270_0 .net *"_ivl_8", 0 0, L_0x555556ce6ed0;  1 drivers
v0x555556bd93a0_0 .net "c_in", 0 0, L_0x555556ce6ca0;  1 drivers
v0x555556bd9460_0 .net "c_out", 0 0, L_0x555556ce7090;  1 drivers
v0x555556bd9520_0 .net "s", 0 0, L_0x555556ce6d80;  1 drivers
v0x555556bd95e0_0 .net "x", 0 0, L_0x555556ce71a0;  1 drivers
v0x555556bd9730_0 .net "y", 0 0, L_0x555556ce7240;  1 drivers
S_0x555556bd9890 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bd9a40 .param/l "i" 0 19 14, +C4<01010>;
S_0x555556bd9b20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bd9890;
 .timescale -12 -12;
S_0x555556bd9d00 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bd9b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce74f0 .functor XOR 1, L_0x555556ce79e0, L_0x555556ce7c10, C4<0>, C4<0>;
L_0x555556ce7560 .functor XOR 1, L_0x555556ce74f0, L_0x555556ce7d40, C4<0>, C4<0>;
L_0x555556ce75d0 .functor AND 1, L_0x555556ce7c10, L_0x555556ce7d40, C4<1>, C4<1>;
L_0x555556ce7690 .functor AND 1, L_0x555556ce79e0, L_0x555556ce7c10, C4<1>, C4<1>;
L_0x555556ce7750 .functor OR 1, L_0x555556ce75d0, L_0x555556ce7690, C4<0>, C4<0>;
L_0x555556ce7860 .functor AND 1, L_0x555556ce79e0, L_0x555556ce7d40, C4<1>, C4<1>;
L_0x555556ce78d0 .functor OR 1, L_0x555556ce7750, L_0x555556ce7860, C4<0>, C4<0>;
v0x555556bd9f80_0 .net *"_ivl_0", 0 0, L_0x555556ce74f0;  1 drivers
v0x555556bda080_0 .net *"_ivl_10", 0 0, L_0x555556ce7860;  1 drivers
v0x555556bda160_0 .net *"_ivl_4", 0 0, L_0x555556ce75d0;  1 drivers
v0x555556bda250_0 .net *"_ivl_6", 0 0, L_0x555556ce7690;  1 drivers
v0x555556bda330_0 .net *"_ivl_8", 0 0, L_0x555556ce7750;  1 drivers
v0x555556bda460_0 .net "c_in", 0 0, L_0x555556ce7d40;  1 drivers
v0x555556bda520_0 .net "c_out", 0 0, L_0x555556ce78d0;  1 drivers
v0x555556bda5e0_0 .net "s", 0 0, L_0x555556ce7560;  1 drivers
v0x555556bda6a0_0 .net "x", 0 0, L_0x555556ce79e0;  1 drivers
v0x555556bda7f0_0 .net "y", 0 0, L_0x555556ce7c10;  1 drivers
S_0x555556bda950 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bdab00 .param/l "i" 0 19 14, +C4<01011>;
S_0x555556bdabe0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bda950;
 .timescale -12 -12;
S_0x555556bdadc0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bdabe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce7f80 .functor XOR 1, L_0x555556ce8460, L_0x555556ce8590, C4<0>, C4<0>;
L_0x555556ce7ff0 .functor XOR 1, L_0x555556ce7f80, L_0x555556ce87e0, C4<0>, C4<0>;
L_0x555556ce8060 .functor AND 1, L_0x555556ce8590, L_0x555556ce87e0, C4<1>, C4<1>;
L_0x555556ce80d0 .functor AND 1, L_0x555556ce8460, L_0x555556ce8590, C4<1>, C4<1>;
L_0x555556ce8190 .functor OR 1, L_0x555556ce8060, L_0x555556ce80d0, C4<0>, C4<0>;
L_0x555556ce82a0 .functor AND 1, L_0x555556ce8460, L_0x555556ce87e0, C4<1>, C4<1>;
L_0x555556ce8350 .functor OR 1, L_0x555556ce8190, L_0x555556ce82a0, C4<0>, C4<0>;
v0x555556bdb040_0 .net *"_ivl_0", 0 0, L_0x555556ce7f80;  1 drivers
v0x555556bdb140_0 .net *"_ivl_10", 0 0, L_0x555556ce82a0;  1 drivers
v0x555556bdb220_0 .net *"_ivl_4", 0 0, L_0x555556ce8060;  1 drivers
v0x555556bdb310_0 .net *"_ivl_6", 0 0, L_0x555556ce80d0;  1 drivers
v0x555556bdb3f0_0 .net *"_ivl_8", 0 0, L_0x555556ce8190;  1 drivers
v0x555556bdb520_0 .net "c_in", 0 0, L_0x555556ce87e0;  1 drivers
v0x555556bdb5e0_0 .net "c_out", 0 0, L_0x555556ce8350;  1 drivers
v0x555556bdb6a0_0 .net "s", 0 0, L_0x555556ce7ff0;  1 drivers
v0x555556bdb760_0 .net "x", 0 0, L_0x555556ce8460;  1 drivers
v0x555556bdb8b0_0 .net "y", 0 0, L_0x555556ce8590;  1 drivers
S_0x555556bdba10 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bdbbc0 .param/l "i" 0 19 14, +C4<01100>;
S_0x555556bdbca0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bdba10;
 .timescale -12 -12;
S_0x555556bdbe80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bdbca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce8910 .functor XOR 1, L_0x555556ce8df0, L_0x555556ce86c0, C4<0>, C4<0>;
L_0x555556ce8980 .functor XOR 1, L_0x555556ce8910, L_0x555556ce90e0, C4<0>, C4<0>;
L_0x555556ce89f0 .functor AND 1, L_0x555556ce86c0, L_0x555556ce90e0, C4<1>, C4<1>;
L_0x555556ce8a60 .functor AND 1, L_0x555556ce8df0, L_0x555556ce86c0, C4<1>, C4<1>;
L_0x555556ce8b20 .functor OR 1, L_0x555556ce89f0, L_0x555556ce8a60, C4<0>, C4<0>;
L_0x555556ce8c30 .functor AND 1, L_0x555556ce8df0, L_0x555556ce90e0, C4<1>, C4<1>;
L_0x555556ce8ce0 .functor OR 1, L_0x555556ce8b20, L_0x555556ce8c30, C4<0>, C4<0>;
v0x555556bdc100_0 .net *"_ivl_0", 0 0, L_0x555556ce8910;  1 drivers
v0x555556bdc200_0 .net *"_ivl_10", 0 0, L_0x555556ce8c30;  1 drivers
v0x555556bdc2e0_0 .net *"_ivl_4", 0 0, L_0x555556ce89f0;  1 drivers
v0x555556bdc3d0_0 .net *"_ivl_6", 0 0, L_0x555556ce8a60;  1 drivers
v0x555556bdc4b0_0 .net *"_ivl_8", 0 0, L_0x555556ce8b20;  1 drivers
v0x555556bdc5e0_0 .net "c_in", 0 0, L_0x555556ce90e0;  1 drivers
v0x555556bdc6a0_0 .net "c_out", 0 0, L_0x555556ce8ce0;  1 drivers
v0x555556bdc760_0 .net "s", 0 0, L_0x555556ce8980;  1 drivers
v0x555556bdc820_0 .net "x", 0 0, L_0x555556ce8df0;  1 drivers
v0x555556bdc970_0 .net "y", 0 0, L_0x555556ce86c0;  1 drivers
S_0x555556bdcad0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bdcc80 .param/l "i" 0 19 14, +C4<01101>;
S_0x555556bdcd60 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bdcad0;
 .timescale -12 -12;
S_0x555556bdcf40 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bdcd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce8760 .functor XOR 1, L_0x555556ce97c0, L_0x555556ce98f0, C4<0>, C4<0>;
L_0x555556ce9350 .functor XOR 1, L_0x555556ce8760, L_0x555556ce9210, C4<0>, C4<0>;
L_0x555556ce93c0 .functor AND 1, L_0x555556ce98f0, L_0x555556ce9210, C4<1>, C4<1>;
L_0x555556ce9430 .functor AND 1, L_0x555556ce97c0, L_0x555556ce98f0, C4<1>, C4<1>;
L_0x555556ce94f0 .functor OR 1, L_0x555556ce93c0, L_0x555556ce9430, C4<0>, C4<0>;
L_0x555556ce9600 .functor AND 1, L_0x555556ce97c0, L_0x555556ce9210, C4<1>, C4<1>;
L_0x555556ce96b0 .functor OR 1, L_0x555556ce94f0, L_0x555556ce9600, C4<0>, C4<0>;
v0x555556bdd1c0_0 .net *"_ivl_0", 0 0, L_0x555556ce8760;  1 drivers
v0x555556bdd2c0_0 .net *"_ivl_10", 0 0, L_0x555556ce9600;  1 drivers
v0x555556bdd3a0_0 .net *"_ivl_4", 0 0, L_0x555556ce93c0;  1 drivers
v0x555556bdd490_0 .net *"_ivl_6", 0 0, L_0x555556ce9430;  1 drivers
v0x555556bdd570_0 .net *"_ivl_8", 0 0, L_0x555556ce94f0;  1 drivers
v0x555556bdd6a0_0 .net "c_in", 0 0, L_0x555556ce9210;  1 drivers
v0x555556bdd760_0 .net "c_out", 0 0, L_0x555556ce96b0;  1 drivers
v0x555556bdd820_0 .net "s", 0 0, L_0x555556ce9350;  1 drivers
v0x555556bdd8e0_0 .net "x", 0 0, L_0x555556ce97c0;  1 drivers
v0x555556bdda30_0 .net "y", 0 0, L_0x555556ce98f0;  1 drivers
S_0x555556bddb90 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bddd40 .param/l "i" 0 19 14, +C4<01110>;
S_0x555556bdde20 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bddb90;
 .timescale -12 -12;
S_0x555556bde000 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bdde20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ce9b70 .functor XOR 1, L_0x555556cea050, L_0x555556cea4f0, C4<0>, C4<0>;
L_0x555556ce9be0 .functor XOR 1, L_0x555556ce9b70, L_0x555556cea830, C4<0>, C4<0>;
L_0x555556ce9c50 .functor AND 1, L_0x555556cea4f0, L_0x555556cea830, C4<1>, C4<1>;
L_0x555556ce9cc0 .functor AND 1, L_0x555556cea050, L_0x555556cea4f0, C4<1>, C4<1>;
L_0x555556ce9d80 .functor OR 1, L_0x555556ce9c50, L_0x555556ce9cc0, C4<0>, C4<0>;
L_0x555556ce9e90 .functor AND 1, L_0x555556cea050, L_0x555556cea830, C4<1>, C4<1>;
L_0x555556ce9f40 .functor OR 1, L_0x555556ce9d80, L_0x555556ce9e90, C4<0>, C4<0>;
v0x555556bde280_0 .net *"_ivl_0", 0 0, L_0x555556ce9b70;  1 drivers
v0x555556bde380_0 .net *"_ivl_10", 0 0, L_0x555556ce9e90;  1 drivers
v0x555556bde460_0 .net *"_ivl_4", 0 0, L_0x555556ce9c50;  1 drivers
v0x555556bde550_0 .net *"_ivl_6", 0 0, L_0x555556ce9cc0;  1 drivers
v0x555556bde630_0 .net *"_ivl_8", 0 0, L_0x555556ce9d80;  1 drivers
v0x555556bde760_0 .net "c_in", 0 0, L_0x555556cea830;  1 drivers
v0x555556bde820_0 .net "c_out", 0 0, L_0x555556ce9f40;  1 drivers
v0x555556bde8e0_0 .net "s", 0 0, L_0x555556ce9be0;  1 drivers
v0x555556bde9a0_0 .net "x", 0 0, L_0x555556cea050;  1 drivers
v0x555556bdeaf0_0 .net "y", 0 0, L_0x555556cea4f0;  1 drivers
S_0x555556bdec50 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bdee00 .param/l "i" 0 19 14, +C4<01111>;
S_0x555556bdeee0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bdec50;
 .timescale -12 -12;
S_0x555556bdf0c0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bdeee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ceaad0 .functor XOR 1, L_0x555556ceafb0, L_0x555556ceb0e0, C4<0>, C4<0>;
L_0x555556ceab40 .functor XOR 1, L_0x555556ceaad0, L_0x555556ceb390, C4<0>, C4<0>;
L_0x555556ceabb0 .functor AND 1, L_0x555556ceb0e0, L_0x555556ceb390, C4<1>, C4<1>;
L_0x555556ceac20 .functor AND 1, L_0x555556ceafb0, L_0x555556ceb0e0, C4<1>, C4<1>;
L_0x555556ceace0 .functor OR 1, L_0x555556ceabb0, L_0x555556ceac20, C4<0>, C4<0>;
L_0x555556ceadf0 .functor AND 1, L_0x555556ceafb0, L_0x555556ceb390, C4<1>, C4<1>;
L_0x555556ceaea0 .functor OR 1, L_0x555556ceace0, L_0x555556ceadf0, C4<0>, C4<0>;
v0x555556bdf340_0 .net *"_ivl_0", 0 0, L_0x555556ceaad0;  1 drivers
v0x555556bdf440_0 .net *"_ivl_10", 0 0, L_0x555556ceadf0;  1 drivers
v0x555556bdf520_0 .net *"_ivl_4", 0 0, L_0x555556ceabb0;  1 drivers
v0x555556bdf610_0 .net *"_ivl_6", 0 0, L_0x555556ceac20;  1 drivers
v0x555556bdf6f0_0 .net *"_ivl_8", 0 0, L_0x555556ceace0;  1 drivers
v0x555556bdf820_0 .net "c_in", 0 0, L_0x555556ceb390;  1 drivers
v0x555556bdf8e0_0 .net "c_out", 0 0, L_0x555556ceaea0;  1 drivers
v0x555556bdf9a0_0 .net "s", 0 0, L_0x555556ceab40;  1 drivers
v0x555556bdfa60_0 .net "x", 0 0, L_0x555556ceafb0;  1 drivers
v0x555556bdfbb0_0 .net "y", 0 0, L_0x555556ceb0e0;  1 drivers
S_0x555556bdfd10 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 19 14, 19 14 0, S_0x555556bcf2f0;
 .timescale -12 -12;
P_0x555556bdffd0 .param/l "i" 0 19 14, +C4<010000>;
S_0x555556be00b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bdfd10;
 .timescale -12 -12;
S_0x555556be0290 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556be00b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556ceb4c0 .functor XOR 1, L_0x555556ceb9a0, L_0x555556cebc60, C4<0>, C4<0>;
L_0x555556ceb530 .functor XOR 1, L_0x555556ceb4c0, L_0x555556cebd90, C4<0>, C4<0>;
L_0x555556ceb5a0 .functor AND 1, L_0x555556cebc60, L_0x555556cebd90, C4<1>, C4<1>;
L_0x555556ceb610 .functor AND 1, L_0x555556ceb9a0, L_0x555556cebc60, C4<1>, C4<1>;
L_0x555556ceb6d0 .functor OR 1, L_0x555556ceb5a0, L_0x555556ceb610, C4<0>, C4<0>;
L_0x555556ceb7e0 .functor AND 1, L_0x555556ceb9a0, L_0x555556cebd90, C4<1>, C4<1>;
L_0x555556ceb890 .functor OR 1, L_0x555556ceb6d0, L_0x555556ceb7e0, C4<0>, C4<0>;
v0x555556be0510_0 .net *"_ivl_0", 0 0, L_0x555556ceb4c0;  1 drivers
v0x555556be0610_0 .net *"_ivl_10", 0 0, L_0x555556ceb7e0;  1 drivers
v0x555556be06f0_0 .net *"_ivl_4", 0 0, L_0x555556ceb5a0;  1 drivers
v0x555556be07e0_0 .net *"_ivl_6", 0 0, L_0x555556ceb610;  1 drivers
v0x555556be08c0_0 .net *"_ivl_8", 0 0, L_0x555556ceb6d0;  1 drivers
v0x555556be09f0_0 .net "c_in", 0 0, L_0x555556cebd90;  1 drivers
v0x555556be0ab0_0 .net "c_out", 0 0, L_0x555556ceb890;  1 drivers
v0x555556be0b70_0 .net "s", 0 0, L_0x555556ceb530;  1 drivers
v0x555556be0c30_0 .net "x", 0 0, L_0x555556ceb9a0;  1 drivers
v0x555556be0cf0_0 .net "y", 0 0, L_0x555556cebc60;  1 drivers
S_0x555556be2050 .scope module, "mux_8bit" "mux" 20 60, 11 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556be2230 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001000>;
P_0x555556be2270 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556be24d0_0 .net "data_bus", 23 0, L_0x555556ce2050;  1 drivers
v0x555556be25d0_0 .var "data_out", 7 0;
v0x555556be26c0_0 .var/i "i", 31 0;
v0x555556be2790_0 .net "sel", 1 0, v0x555556be49b0_0;  1 drivers
E_0x555556bcf210 .event anyedge, v0x555556be2790_0, v0x555556be24d0_0;
S_0x555556be28f0 .scope module, "mux_9bit" "mux" 20 67, 11 1 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556be2310 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001001>;
P_0x555556be2350 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556be2d30_0 .net "data_bus", 26 0, L_0x555556ce2140;  1 drivers
v0x555556be2e30_0 .var "data_out", 8 0;
v0x555556be2f20_0 .var/i "i", 31 0;
v0x555556be2ff0_0 .net "sel", 1 0, v0x555556be49b0_0;  alias, 1 drivers
E_0x555556be2cb0 .event anyedge, v0x555556be2790_0, v0x555556be2d30_0;
S_0x555556be3140 .scope module, "y_neg" "pos_2_neg" 20 116, 19 39 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555556be3320 .param/l "N" 0 19 40, +C4<00000000000000000000000000001001>;
L_0x555556ced220 .functor NOT 9, L_0x555556ced530, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556be3430_0 .net *"_ivl_0", 8 0, L_0x555556ced220;  1 drivers
L_0x7f312abd2f00 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555556be3530_0 .net/2u *"_ivl_2", 8 0, L_0x7f312abd2f00;  1 drivers
v0x555556be3610_0 .net "neg", 8 0, L_0x555556ced290;  alias, 1 drivers
v0x555556be3710_0 .net "pos", 8 0, L_0x555556ced530;  1 drivers
L_0x555556ced290 .arith/sum 9, L_0x555556ced220, L_0x7f312abd2f00;
S_0x555556be3830 .scope module, "z_neg" "pos_2_neg" 20 123, 19 39 0, S_0x555556bb3ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555556be3a10 .param/l "N" 0 19 40, +C4<00000000000000000000000000010001>;
L_0x555556ced330 .functor NOT 17, v0x555556be48d0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555556be3b20_0 .net *"_ivl_0", 16 0, L_0x555556ced330;  1 drivers
L_0x7f312abd2f48 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556be3c20_0 .net/2u *"_ivl_2", 16 0, L_0x7f312abd2f48;  1 drivers
v0x555556be3d00_0 .net "neg", 16 0, L_0x555556ced670;  alias, 1 drivers
v0x555556be3df0_0 .net "pos", 16 0, v0x555556be48d0_0;  alias, 1 drivers
L_0x555556ced670 .arith/sum 17, L_0x555556ced330, L_0x7f312abd2f48;
S_0x555556be7280 .scope generate, "bfs[3]" "bfs[3]" 17 20, 17 20 0, S_0x5555569c4600;
 .timescale -12 -12;
P_0x555556be7430 .param/l "i" 0 17 20, +C4<011>;
S_0x555556be7510 .scope module, "butterfly" "bfprocessor" 17 22, 18 1 0, S_0x555556be7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555556c40970_0 .net "A_im", 7 0, L_0x555556d03b50;  1 drivers
v0x555556c40a70_0 .net "A_re", 7 0, L_0x555556d33b90;  1 drivers
v0x555556c40b50_0 .net "B_im", 7 0, L_0x555556d33c30;  1 drivers
v0x555556c40c50_0 .net "B_re", 7 0, L_0x555556d33f00;  1 drivers
v0x555556c40d20_0 .net "C_minus_S", 8 0, L_0x555556d341f0;  1 drivers
v0x555556c40e10_0 .net "C_plus_S", 8 0, L_0x555556d33fa0;  1 drivers
v0x555556c40ee0_0 .var "D_im", 7 0;
v0x555556c40fa0_0 .var "D_re", 7 0;
v0x555556c41080_0 .net "E_im", 7 0, v0x555556c3f9c0_0;  1 drivers
v0x555556c41170_0 .net "E_re", 7 0, v0x555556c3faa0_0;  1 drivers
v0x555556c41240_0 .net *"_ivl_13", 0 0, L_0x555556d28630;  1 drivers
v0x555556c41300_0 .net *"_ivl_17", 0 0, L_0x555556d28860;  1 drivers
v0x555556c413e0_0 .net *"_ivl_21", 0 0, L_0x555556d2dc30;  1 drivers
v0x555556c414c0_0 .net *"_ivl_25", 0 0, L_0x555556d2dde0;  1 drivers
v0x555556c415a0_0 .net *"_ivl_29", 0 0, L_0x555556d33300;  1 drivers
v0x555556c41680_0 .net *"_ivl_33", 0 0, L_0x555556d334d0;  1 drivers
v0x555556c41760_0 .net *"_ivl_5", 0 0, L_0x555556d23170;  1 drivers
v0x555556c41950_0 .net *"_ivl_9", 0 0, L_0x555556d23350;  1 drivers
v0x555556c41a30_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c41ad0_0 .net "data_valid", 0 0, v0x555556c3f470_0;  1 drivers
v0x555556c41ba0_0 .net "i_C", 7 0, L_0x555556d34070;  1 drivers
v0x555556c41c70_0 .var "r_D_re", 7 0;
v0x555556c41d30_0 .net "start_calc", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556c41dd0_0 .net "w_d_im", 8 0, L_0x555556d27b20;  1 drivers
v0x555556c41ec0_0 .net "w_d_re", 8 0, L_0x555556d22770;  1 drivers
v0x555556c41f90_0 .net "w_e_im", 8 0, L_0x555556d2d170;  1 drivers
v0x555556c42060_0 .net "w_e_re", 8 0, L_0x555556d32840;  1 drivers
v0x555556c42130_0 .net "w_neg_b_im", 7 0, L_0x555556d339f0;  1 drivers
v0x555556c42200_0 .net "w_neg_b_re", 7 0, L_0x555556d337c0;  1 drivers
L_0x555556d1ded0 .part L_0x555556d32840, 1, 8;
L_0x555556d1e000 .part L_0x555556d2d170, 1, 8;
L_0x555556d23170 .part L_0x555556d33b90, 7, 1;
L_0x555556d23210 .concat [ 8 1 0 0], L_0x555556d33b90, L_0x555556d23170;
L_0x555556d23350 .part L_0x555556d33f00, 7, 1;
L_0x555556d23440 .concat [ 8 1 0 0], L_0x555556d33f00, L_0x555556d23350;
L_0x555556d28630 .part L_0x555556d03b50, 7, 1;
L_0x555556d286d0 .concat [ 8 1 0 0], L_0x555556d03b50, L_0x555556d28630;
L_0x555556d28860 .part L_0x555556d33c30, 7, 1;
L_0x555556d28950 .concat [ 8 1 0 0], L_0x555556d33c30, L_0x555556d28860;
L_0x555556d2dc30 .part L_0x555556d03b50, 7, 1;
L_0x555556d2dcd0 .concat [ 8 1 0 0], L_0x555556d03b50, L_0x555556d2dc30;
L_0x555556d2dde0 .part L_0x555556d339f0, 7, 1;
L_0x555556d2ded0 .concat [ 8 1 0 0], L_0x555556d339f0, L_0x555556d2dde0;
L_0x555556d33300 .part L_0x555556d33b90, 7, 1;
L_0x555556d333a0 .concat [ 8 1 0 0], L_0x555556d33b90, L_0x555556d33300;
L_0x555556d334d0 .part L_0x555556d337c0, 7, 1;
L_0x555556d335c0 .concat [ 8 1 0 0], L_0x555556d337c0, L_0x555556d334d0;
S_0x555556be76f0 .scope module, "adder_D_im" "N_bit_adder" 18 53, 19 1 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556be78f0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556bf0bf0_0 .net "answer", 8 0, L_0x555556d27b20;  alias, 1 drivers
v0x555556bf0cf0_0 .net "carry", 8 0, L_0x555556d281d0;  1 drivers
v0x555556bf0dd0_0 .net "carry_out", 0 0, L_0x555556d27ec0;  1 drivers
v0x555556bf0e70_0 .net "input1", 8 0, L_0x555556d286d0;  1 drivers
v0x555556bf0f50_0 .net "input2", 8 0, L_0x555556d28950;  1 drivers
L_0x555556d236b0 .part L_0x555556d286d0, 0, 1;
L_0x555556d23750 .part L_0x555556d28950, 0, 1;
L_0x555556d23dc0 .part L_0x555556d286d0, 1, 1;
L_0x555556d23e60 .part L_0x555556d28950, 1, 1;
L_0x555556d23f90 .part L_0x555556d281d0, 0, 1;
L_0x555556d24640 .part L_0x555556d286d0, 2, 1;
L_0x555556d247b0 .part L_0x555556d28950, 2, 1;
L_0x555556d248e0 .part L_0x555556d281d0, 1, 1;
L_0x555556d24f50 .part L_0x555556d286d0, 3, 1;
L_0x555556d25110 .part L_0x555556d28950, 3, 1;
L_0x555556d252d0 .part L_0x555556d281d0, 2, 1;
L_0x555556d257f0 .part L_0x555556d286d0, 4, 1;
L_0x555556d25990 .part L_0x555556d28950, 4, 1;
L_0x555556d25ac0 .part L_0x555556d281d0, 3, 1;
L_0x555556d260a0 .part L_0x555556d286d0, 5, 1;
L_0x555556d261d0 .part L_0x555556d28950, 5, 1;
L_0x555556d26390 .part L_0x555556d281d0, 4, 1;
L_0x555556d26960 .part L_0x555556d286d0, 6, 1;
L_0x555556d26b30 .part L_0x555556d28950, 6, 1;
L_0x555556d26bd0 .part L_0x555556d281d0, 5, 1;
L_0x555556d26a90 .part L_0x555556d286d0, 7, 1;
L_0x555556d272e0 .part L_0x555556d28950, 7, 1;
L_0x555556d26d00 .part L_0x555556d281d0, 6, 1;
L_0x555556d279f0 .part L_0x555556d286d0, 8, 1;
L_0x555556d27490 .part L_0x555556d28950, 8, 1;
L_0x555556d27c80 .part L_0x555556d281d0, 7, 1;
LS_0x555556d27b20_0_0 .concat8 [ 1 1 1 1], L_0x555556d23530, L_0x555556d23860, L_0x555556d24130, L_0x555556d24ad0;
LS_0x555556d27b20_0_4 .concat8 [ 1 1 1 1], L_0x555556d25470, L_0x555556d25c80, L_0x555556d26530, L_0x555556d26e20;
LS_0x555556d27b20_0_8 .concat8 [ 1 0 0 0], L_0x555556d275c0;
L_0x555556d27b20 .concat8 [ 4 4 1 0], LS_0x555556d27b20_0_0, LS_0x555556d27b20_0_4, LS_0x555556d27b20_0_8;
LS_0x555556d281d0_0_0 .concat8 [ 1 1 1 1], L_0x555556d235a0, L_0x555556d23cb0, L_0x555556d24530, L_0x555556d24e40;
LS_0x555556d281d0_0_4 .concat8 [ 1 1 1 1], L_0x555556d256e0, L_0x555556d25f90, L_0x555556d26850, L_0x555556d27140;
LS_0x555556d281d0_0_8 .concat8 [ 1 0 0 0], L_0x555556d278e0;
L_0x555556d281d0 .concat8 [ 4 4 1 0], LS_0x555556d281d0_0_0, LS_0x555556d281d0_0_4, LS_0x555556d281d0_0_8;
L_0x555556d27ec0 .part L_0x555556d281d0, 8, 1;
S_0x555556be7a60 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556be7c80 .param/l "i" 0 19 14, +C4<00>;
S_0x555556be7d60 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556be7a60;
 .timescale -12 -12;
S_0x555556be7f40 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556be7d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d23530 .functor XOR 1, L_0x555556d236b0, L_0x555556d23750, C4<0>, C4<0>;
L_0x555556d235a0 .functor AND 1, L_0x555556d236b0, L_0x555556d23750, C4<1>, C4<1>;
v0x555556be81e0_0 .net "c", 0 0, L_0x555556d235a0;  1 drivers
v0x555556be82c0_0 .net "s", 0 0, L_0x555556d23530;  1 drivers
v0x555556be8380_0 .net "x", 0 0, L_0x555556d236b0;  1 drivers
v0x555556be8450_0 .net "y", 0 0, L_0x555556d23750;  1 drivers
S_0x555556be85c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556be87e0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556be88a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556be85c0;
 .timescale -12 -12;
S_0x555556be8a80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556be88a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d237f0 .functor XOR 1, L_0x555556d23dc0, L_0x555556d23e60, C4<0>, C4<0>;
L_0x555556d23860 .functor XOR 1, L_0x555556d237f0, L_0x555556d23f90, C4<0>, C4<0>;
L_0x555556d23920 .functor AND 1, L_0x555556d23e60, L_0x555556d23f90, C4<1>, C4<1>;
L_0x555556d23a30 .functor AND 1, L_0x555556d23dc0, L_0x555556d23e60, C4<1>, C4<1>;
L_0x555556d23af0 .functor OR 1, L_0x555556d23920, L_0x555556d23a30, C4<0>, C4<0>;
L_0x555556d23c00 .functor AND 1, L_0x555556d23dc0, L_0x555556d23f90, C4<1>, C4<1>;
L_0x555556d23cb0 .functor OR 1, L_0x555556d23af0, L_0x555556d23c00, C4<0>, C4<0>;
v0x555556be8d00_0 .net *"_ivl_0", 0 0, L_0x555556d237f0;  1 drivers
v0x555556be8e00_0 .net *"_ivl_10", 0 0, L_0x555556d23c00;  1 drivers
v0x555556be8ee0_0 .net *"_ivl_4", 0 0, L_0x555556d23920;  1 drivers
v0x555556be8fd0_0 .net *"_ivl_6", 0 0, L_0x555556d23a30;  1 drivers
v0x555556be90b0_0 .net *"_ivl_8", 0 0, L_0x555556d23af0;  1 drivers
v0x555556be91e0_0 .net "c_in", 0 0, L_0x555556d23f90;  1 drivers
v0x555556be92a0_0 .net "c_out", 0 0, L_0x555556d23cb0;  1 drivers
v0x555556be9360_0 .net "s", 0 0, L_0x555556d23860;  1 drivers
v0x555556be9420_0 .net "x", 0 0, L_0x555556d23dc0;  1 drivers
v0x555556be94e0_0 .net "y", 0 0, L_0x555556d23e60;  1 drivers
S_0x555556be9640 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556be97f0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556be98b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556be9640;
 .timescale -12 -12;
S_0x555556be9a90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556be98b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d240c0 .functor XOR 1, L_0x555556d24640, L_0x555556d247b0, C4<0>, C4<0>;
L_0x555556d24130 .functor XOR 1, L_0x555556d240c0, L_0x555556d248e0, C4<0>, C4<0>;
L_0x555556d241a0 .functor AND 1, L_0x555556d247b0, L_0x555556d248e0, C4<1>, C4<1>;
L_0x555556d242b0 .functor AND 1, L_0x555556d24640, L_0x555556d247b0, C4<1>, C4<1>;
L_0x555556d24370 .functor OR 1, L_0x555556d241a0, L_0x555556d242b0, C4<0>, C4<0>;
L_0x555556d24480 .functor AND 1, L_0x555556d24640, L_0x555556d248e0, C4<1>, C4<1>;
L_0x555556d24530 .functor OR 1, L_0x555556d24370, L_0x555556d24480, C4<0>, C4<0>;
v0x555556be9d40_0 .net *"_ivl_0", 0 0, L_0x555556d240c0;  1 drivers
v0x555556be9e40_0 .net *"_ivl_10", 0 0, L_0x555556d24480;  1 drivers
v0x555556be9f20_0 .net *"_ivl_4", 0 0, L_0x555556d241a0;  1 drivers
v0x555556bea010_0 .net *"_ivl_6", 0 0, L_0x555556d242b0;  1 drivers
v0x555556bea0f0_0 .net *"_ivl_8", 0 0, L_0x555556d24370;  1 drivers
v0x555556bea220_0 .net "c_in", 0 0, L_0x555556d248e0;  1 drivers
v0x555556bea2e0_0 .net "c_out", 0 0, L_0x555556d24530;  1 drivers
v0x555556bea3a0_0 .net "s", 0 0, L_0x555556d24130;  1 drivers
v0x555556bea460_0 .net "x", 0 0, L_0x555556d24640;  1 drivers
v0x555556bea5b0_0 .net "y", 0 0, L_0x555556d247b0;  1 drivers
S_0x555556bea710 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556bea8c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bea9a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bea710;
 .timescale -12 -12;
S_0x555556beab80 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bea9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d24a60 .functor XOR 1, L_0x555556d24f50, L_0x555556d25110, C4<0>, C4<0>;
L_0x555556d24ad0 .functor XOR 1, L_0x555556d24a60, L_0x555556d252d0, C4<0>, C4<0>;
L_0x555556d24b40 .functor AND 1, L_0x555556d25110, L_0x555556d252d0, C4<1>, C4<1>;
L_0x555556d24c00 .functor AND 1, L_0x555556d24f50, L_0x555556d25110, C4<1>, C4<1>;
L_0x555556d24cc0 .functor OR 1, L_0x555556d24b40, L_0x555556d24c00, C4<0>, C4<0>;
L_0x555556d24dd0 .functor AND 1, L_0x555556d24f50, L_0x555556d252d0, C4<1>, C4<1>;
L_0x555556d24e40 .functor OR 1, L_0x555556d24cc0, L_0x555556d24dd0, C4<0>, C4<0>;
v0x555556beae00_0 .net *"_ivl_0", 0 0, L_0x555556d24a60;  1 drivers
v0x555556beaf00_0 .net *"_ivl_10", 0 0, L_0x555556d24dd0;  1 drivers
v0x555556beafe0_0 .net *"_ivl_4", 0 0, L_0x555556d24b40;  1 drivers
v0x555556beb0d0_0 .net *"_ivl_6", 0 0, L_0x555556d24c00;  1 drivers
v0x555556beb1b0_0 .net *"_ivl_8", 0 0, L_0x555556d24cc0;  1 drivers
v0x555556beb2e0_0 .net "c_in", 0 0, L_0x555556d252d0;  1 drivers
v0x555556beb3a0_0 .net "c_out", 0 0, L_0x555556d24e40;  1 drivers
v0x555556beb460_0 .net "s", 0 0, L_0x555556d24ad0;  1 drivers
v0x555556beb520_0 .net "x", 0 0, L_0x555556d24f50;  1 drivers
v0x555556beb670_0 .net "y", 0 0, L_0x555556d25110;  1 drivers
S_0x555556beb7d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556beb9d0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bebab0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556beb7d0;
 .timescale -12 -12;
S_0x555556bebc90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bebab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d25400 .functor XOR 1, L_0x555556d257f0, L_0x555556d25990, C4<0>, C4<0>;
L_0x555556d25470 .functor XOR 1, L_0x555556d25400, L_0x555556d25ac0, C4<0>, C4<0>;
L_0x555556d254e0 .functor AND 1, L_0x555556d25990, L_0x555556d25ac0, C4<1>, C4<1>;
L_0x555556d25550 .functor AND 1, L_0x555556d257f0, L_0x555556d25990, C4<1>, C4<1>;
L_0x555556d255c0 .functor OR 1, L_0x555556d254e0, L_0x555556d25550, C4<0>, C4<0>;
L_0x555556d25630 .functor AND 1, L_0x555556d257f0, L_0x555556d25ac0, C4<1>, C4<1>;
L_0x555556d256e0 .functor OR 1, L_0x555556d255c0, L_0x555556d25630, C4<0>, C4<0>;
v0x555556bebf10_0 .net *"_ivl_0", 0 0, L_0x555556d25400;  1 drivers
v0x555556bec010_0 .net *"_ivl_10", 0 0, L_0x555556d25630;  1 drivers
v0x555556bec0f0_0 .net *"_ivl_4", 0 0, L_0x555556d254e0;  1 drivers
v0x555556bec1b0_0 .net *"_ivl_6", 0 0, L_0x555556d25550;  1 drivers
v0x555556bec290_0 .net *"_ivl_8", 0 0, L_0x555556d255c0;  1 drivers
v0x555556bec3c0_0 .net "c_in", 0 0, L_0x555556d25ac0;  1 drivers
v0x555556bec480_0 .net "c_out", 0 0, L_0x555556d256e0;  1 drivers
v0x555556bec540_0 .net "s", 0 0, L_0x555556d25470;  1 drivers
v0x555556bec600_0 .net "x", 0 0, L_0x555556d257f0;  1 drivers
v0x555556bec750_0 .net "y", 0 0, L_0x555556d25990;  1 drivers
S_0x555556bec8b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556beca60 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556becb40 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bec8b0;
 .timescale -12 -12;
S_0x555556becd20 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556becb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d25920 .functor XOR 1, L_0x555556d260a0, L_0x555556d261d0, C4<0>, C4<0>;
L_0x555556d25c80 .functor XOR 1, L_0x555556d25920, L_0x555556d26390, C4<0>, C4<0>;
L_0x555556d25cf0 .functor AND 1, L_0x555556d261d0, L_0x555556d26390, C4<1>, C4<1>;
L_0x555556d25d60 .functor AND 1, L_0x555556d260a0, L_0x555556d261d0, C4<1>, C4<1>;
L_0x555556d25dd0 .functor OR 1, L_0x555556d25cf0, L_0x555556d25d60, C4<0>, C4<0>;
L_0x555556d25ee0 .functor AND 1, L_0x555556d260a0, L_0x555556d26390, C4<1>, C4<1>;
L_0x555556d25f90 .functor OR 1, L_0x555556d25dd0, L_0x555556d25ee0, C4<0>, C4<0>;
v0x555556becfa0_0 .net *"_ivl_0", 0 0, L_0x555556d25920;  1 drivers
v0x555556bed0a0_0 .net *"_ivl_10", 0 0, L_0x555556d25ee0;  1 drivers
v0x555556bed180_0 .net *"_ivl_4", 0 0, L_0x555556d25cf0;  1 drivers
v0x555556bed270_0 .net *"_ivl_6", 0 0, L_0x555556d25d60;  1 drivers
v0x555556bed350_0 .net *"_ivl_8", 0 0, L_0x555556d25dd0;  1 drivers
v0x555556bed480_0 .net "c_in", 0 0, L_0x555556d26390;  1 drivers
v0x555556bed540_0 .net "c_out", 0 0, L_0x555556d25f90;  1 drivers
v0x555556bed600_0 .net "s", 0 0, L_0x555556d25c80;  1 drivers
v0x555556bed6c0_0 .net "x", 0 0, L_0x555556d260a0;  1 drivers
v0x555556bed810_0 .net "y", 0 0, L_0x555556d261d0;  1 drivers
S_0x555556bed970 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556bedb20 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bedc00 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bed970;
 .timescale -12 -12;
S_0x555556bedde0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bedc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d264c0 .functor XOR 1, L_0x555556d26960, L_0x555556d26b30, C4<0>, C4<0>;
L_0x555556d26530 .functor XOR 1, L_0x555556d264c0, L_0x555556d26bd0, C4<0>, C4<0>;
L_0x555556d265a0 .functor AND 1, L_0x555556d26b30, L_0x555556d26bd0, C4<1>, C4<1>;
L_0x555556d26610 .functor AND 1, L_0x555556d26960, L_0x555556d26b30, C4<1>, C4<1>;
L_0x555556d266d0 .functor OR 1, L_0x555556d265a0, L_0x555556d26610, C4<0>, C4<0>;
L_0x555556d267e0 .functor AND 1, L_0x555556d26960, L_0x555556d26bd0, C4<1>, C4<1>;
L_0x555556d26850 .functor OR 1, L_0x555556d266d0, L_0x555556d267e0, C4<0>, C4<0>;
v0x555556bee060_0 .net *"_ivl_0", 0 0, L_0x555556d264c0;  1 drivers
v0x555556bee160_0 .net *"_ivl_10", 0 0, L_0x555556d267e0;  1 drivers
v0x555556bee240_0 .net *"_ivl_4", 0 0, L_0x555556d265a0;  1 drivers
v0x555556bee330_0 .net *"_ivl_6", 0 0, L_0x555556d26610;  1 drivers
v0x555556bee410_0 .net *"_ivl_8", 0 0, L_0x555556d266d0;  1 drivers
v0x555556bee540_0 .net "c_in", 0 0, L_0x555556d26bd0;  1 drivers
v0x555556bee600_0 .net "c_out", 0 0, L_0x555556d26850;  1 drivers
v0x555556bee6c0_0 .net "s", 0 0, L_0x555556d26530;  1 drivers
v0x555556bee780_0 .net "x", 0 0, L_0x555556d26960;  1 drivers
v0x555556bee8d0_0 .net "y", 0 0, L_0x555556d26b30;  1 drivers
S_0x555556beea30 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556beebe0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556beecc0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556beea30;
 .timescale -12 -12;
S_0x555556beeea0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556beecc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d26db0 .functor XOR 1, L_0x555556d26a90, L_0x555556d272e0, C4<0>, C4<0>;
L_0x555556d26e20 .functor XOR 1, L_0x555556d26db0, L_0x555556d26d00, C4<0>, C4<0>;
L_0x555556d26e90 .functor AND 1, L_0x555556d272e0, L_0x555556d26d00, C4<1>, C4<1>;
L_0x555556d26f00 .functor AND 1, L_0x555556d26a90, L_0x555556d272e0, C4<1>, C4<1>;
L_0x555556d26fc0 .functor OR 1, L_0x555556d26e90, L_0x555556d26f00, C4<0>, C4<0>;
L_0x555556d270d0 .functor AND 1, L_0x555556d26a90, L_0x555556d26d00, C4<1>, C4<1>;
L_0x555556d27140 .functor OR 1, L_0x555556d26fc0, L_0x555556d270d0, C4<0>, C4<0>;
v0x555556bef120_0 .net *"_ivl_0", 0 0, L_0x555556d26db0;  1 drivers
v0x555556bef220_0 .net *"_ivl_10", 0 0, L_0x555556d270d0;  1 drivers
v0x555556bef300_0 .net *"_ivl_4", 0 0, L_0x555556d26e90;  1 drivers
v0x555556bef3f0_0 .net *"_ivl_6", 0 0, L_0x555556d26f00;  1 drivers
v0x555556bef4d0_0 .net *"_ivl_8", 0 0, L_0x555556d26fc0;  1 drivers
v0x555556bef600_0 .net "c_in", 0 0, L_0x555556d26d00;  1 drivers
v0x555556bef6c0_0 .net "c_out", 0 0, L_0x555556d27140;  1 drivers
v0x555556bef780_0 .net "s", 0 0, L_0x555556d26e20;  1 drivers
v0x555556bef840_0 .net "x", 0 0, L_0x555556d26a90;  1 drivers
v0x555556bef990_0 .net "y", 0 0, L_0x555556d272e0;  1 drivers
S_0x555556befaf0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556be76f0;
 .timescale -12 -12;
P_0x555556beb980 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556befdc0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556befaf0;
 .timescale -12 -12;
S_0x555556beffa0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556befdc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d27550 .functor XOR 1, L_0x555556d279f0, L_0x555556d27490, C4<0>, C4<0>;
L_0x555556d275c0 .functor XOR 1, L_0x555556d27550, L_0x555556d27c80, C4<0>, C4<0>;
L_0x555556d27630 .functor AND 1, L_0x555556d27490, L_0x555556d27c80, C4<1>, C4<1>;
L_0x555556d276a0 .functor AND 1, L_0x555556d279f0, L_0x555556d27490, C4<1>, C4<1>;
L_0x555556d27760 .functor OR 1, L_0x555556d27630, L_0x555556d276a0, C4<0>, C4<0>;
L_0x555556d27870 .functor AND 1, L_0x555556d279f0, L_0x555556d27c80, C4<1>, C4<1>;
L_0x555556d278e0 .functor OR 1, L_0x555556d27760, L_0x555556d27870, C4<0>, C4<0>;
v0x555556bf0220_0 .net *"_ivl_0", 0 0, L_0x555556d27550;  1 drivers
v0x555556bf0320_0 .net *"_ivl_10", 0 0, L_0x555556d27870;  1 drivers
v0x555556bf0400_0 .net *"_ivl_4", 0 0, L_0x555556d27630;  1 drivers
v0x555556bf04f0_0 .net *"_ivl_6", 0 0, L_0x555556d276a0;  1 drivers
v0x555556bf05d0_0 .net *"_ivl_8", 0 0, L_0x555556d27760;  1 drivers
v0x555556bf0700_0 .net "c_in", 0 0, L_0x555556d27c80;  1 drivers
v0x555556bf07c0_0 .net "c_out", 0 0, L_0x555556d278e0;  1 drivers
v0x555556bf0880_0 .net "s", 0 0, L_0x555556d275c0;  1 drivers
v0x555556bf0940_0 .net "x", 0 0, L_0x555556d279f0;  1 drivers
v0x555556bf0a90_0 .net "y", 0 0, L_0x555556d27490;  1 drivers
S_0x555556bf10b0 .scope module, "adder_D_re" "N_bit_adder" 18 44, 19 1 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bf12b0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556bfa5f0_0 .net "answer", 8 0, L_0x555556d22770;  alias, 1 drivers
v0x555556bfa6f0_0 .net "carry", 8 0, L_0x555556d22d10;  1 drivers
v0x555556bfa7d0_0 .net "carry_out", 0 0, L_0x555556d22a00;  1 drivers
v0x555556bfa870_0 .net "input1", 8 0, L_0x555556d23210;  1 drivers
v0x555556bfa950_0 .net "input2", 8 0, L_0x555556d23440;  1 drivers
L_0x555556d1e260 .part L_0x555556d23210, 0, 1;
L_0x555556d1e300 .part L_0x555556d23440, 0, 1;
L_0x555556d1e970 .part L_0x555556d23210, 1, 1;
L_0x555556d1eaa0 .part L_0x555556d23440, 1, 1;
L_0x555556d1ebd0 .part L_0x555556d22d10, 0, 1;
L_0x555556d1f280 .part L_0x555556d23210, 2, 1;
L_0x555556d1f3f0 .part L_0x555556d23440, 2, 1;
L_0x555556d1f520 .part L_0x555556d22d10, 1, 1;
L_0x555556d1fb90 .part L_0x555556d23210, 3, 1;
L_0x555556d1fd50 .part L_0x555556d23440, 3, 1;
L_0x555556d1ff70 .part L_0x555556d22d10, 2, 1;
L_0x555556d20490 .part L_0x555556d23210, 4, 1;
L_0x555556d20630 .part L_0x555556d23440, 4, 1;
L_0x555556d20760 .part L_0x555556d22d10, 3, 1;
L_0x555556d20d40 .part L_0x555556d23210, 5, 1;
L_0x555556d20e70 .part L_0x555556d23440, 5, 1;
L_0x555556d21030 .part L_0x555556d22d10, 4, 1;
L_0x555556d21640 .part L_0x555556d23210, 6, 1;
L_0x555556d21810 .part L_0x555556d23440, 6, 1;
L_0x555556d218b0 .part L_0x555556d22d10, 5, 1;
L_0x555556d21770 .part L_0x555556d23210, 7, 1;
L_0x555556d22000 .part L_0x555556d23440, 7, 1;
L_0x555556d219e0 .part L_0x555556d22d10, 6, 1;
L_0x555556d22640 .part L_0x555556d23210, 8, 1;
L_0x555556d220a0 .part L_0x555556d23440, 8, 1;
L_0x555556d228d0 .part L_0x555556d22d10, 7, 1;
LS_0x555556d22770_0_0 .concat8 [ 1 1 1 1], L_0x555556d1e130, L_0x555556d1e410, L_0x555556d1ed70, L_0x555556d1f710;
LS_0x555556d22770_0_4 .concat8 [ 1 1 1 1], L_0x555556d20110, L_0x555556d20920, L_0x555556d211d0, L_0x555556d21b00;
LS_0x555556d22770_0_8 .concat8 [ 1 0 0 0], L_0x555556d221d0;
L_0x555556d22770 .concat8 [ 4 4 1 0], LS_0x555556d22770_0_0, LS_0x555556d22770_0_4, LS_0x555556d22770_0_8;
LS_0x555556d22d10_0_0 .concat8 [ 1 1 1 1], L_0x555556d1e1a0, L_0x555556d1e860, L_0x555556d1f170, L_0x555556d1fa80;
LS_0x555556d22d10_0_4 .concat8 [ 1 1 1 1], L_0x555556d20380, L_0x555556d20c30, L_0x555556d21530, L_0x555556d21e60;
LS_0x555556d22d10_0_8 .concat8 [ 1 0 0 0], L_0x555556d22530;
L_0x555556d22d10 .concat8 [ 4 4 1 0], LS_0x555556d22d10_0_0, LS_0x555556d22d10_0_4, LS_0x555556d22d10_0_8;
L_0x555556d22a00 .part L_0x555556d22d10, 8, 1;
S_0x555556bf1480 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf1680 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bf1760 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bf1480;
 .timescale -12 -12;
S_0x555556bf1940 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bf1760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d1e130 .functor XOR 1, L_0x555556d1e260, L_0x555556d1e300, C4<0>, C4<0>;
L_0x555556d1e1a0 .functor AND 1, L_0x555556d1e260, L_0x555556d1e300, C4<1>, C4<1>;
v0x555556bf1be0_0 .net "c", 0 0, L_0x555556d1e1a0;  1 drivers
v0x555556bf1cc0_0 .net "s", 0 0, L_0x555556d1e130;  1 drivers
v0x555556bf1d80_0 .net "x", 0 0, L_0x555556d1e260;  1 drivers
v0x555556bf1e50_0 .net "y", 0 0, L_0x555556d1e300;  1 drivers
S_0x555556bf1fc0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf21e0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bf22a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf1fc0;
 .timescale -12 -12;
S_0x555556bf2480 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf22a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1e3a0 .functor XOR 1, L_0x555556d1e970, L_0x555556d1eaa0, C4<0>, C4<0>;
L_0x555556d1e410 .functor XOR 1, L_0x555556d1e3a0, L_0x555556d1ebd0, C4<0>, C4<0>;
L_0x555556d1e4d0 .functor AND 1, L_0x555556d1eaa0, L_0x555556d1ebd0, C4<1>, C4<1>;
L_0x555556d1e5e0 .functor AND 1, L_0x555556d1e970, L_0x555556d1eaa0, C4<1>, C4<1>;
L_0x555556d1e6a0 .functor OR 1, L_0x555556d1e4d0, L_0x555556d1e5e0, C4<0>, C4<0>;
L_0x555556d1e7b0 .functor AND 1, L_0x555556d1e970, L_0x555556d1ebd0, C4<1>, C4<1>;
L_0x555556d1e860 .functor OR 1, L_0x555556d1e6a0, L_0x555556d1e7b0, C4<0>, C4<0>;
v0x555556bf2700_0 .net *"_ivl_0", 0 0, L_0x555556d1e3a0;  1 drivers
v0x555556bf2800_0 .net *"_ivl_10", 0 0, L_0x555556d1e7b0;  1 drivers
v0x555556bf28e0_0 .net *"_ivl_4", 0 0, L_0x555556d1e4d0;  1 drivers
v0x555556bf29d0_0 .net *"_ivl_6", 0 0, L_0x555556d1e5e0;  1 drivers
v0x555556bf2ab0_0 .net *"_ivl_8", 0 0, L_0x555556d1e6a0;  1 drivers
v0x555556bf2be0_0 .net "c_in", 0 0, L_0x555556d1ebd0;  1 drivers
v0x555556bf2ca0_0 .net "c_out", 0 0, L_0x555556d1e860;  1 drivers
v0x555556bf2d60_0 .net "s", 0 0, L_0x555556d1e410;  1 drivers
v0x555556bf2e20_0 .net "x", 0 0, L_0x555556d1e970;  1 drivers
v0x555556bf2ee0_0 .net "y", 0 0, L_0x555556d1eaa0;  1 drivers
S_0x555556bf3040 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf31f0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bf32b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf3040;
 .timescale -12 -12;
S_0x555556bf3490 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf32b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1ed00 .functor XOR 1, L_0x555556d1f280, L_0x555556d1f3f0, C4<0>, C4<0>;
L_0x555556d1ed70 .functor XOR 1, L_0x555556d1ed00, L_0x555556d1f520, C4<0>, C4<0>;
L_0x555556d1ede0 .functor AND 1, L_0x555556d1f3f0, L_0x555556d1f520, C4<1>, C4<1>;
L_0x555556d1eef0 .functor AND 1, L_0x555556d1f280, L_0x555556d1f3f0, C4<1>, C4<1>;
L_0x555556d1efb0 .functor OR 1, L_0x555556d1ede0, L_0x555556d1eef0, C4<0>, C4<0>;
L_0x555556d1f0c0 .functor AND 1, L_0x555556d1f280, L_0x555556d1f520, C4<1>, C4<1>;
L_0x555556d1f170 .functor OR 1, L_0x555556d1efb0, L_0x555556d1f0c0, C4<0>, C4<0>;
v0x555556bf3740_0 .net *"_ivl_0", 0 0, L_0x555556d1ed00;  1 drivers
v0x555556bf3840_0 .net *"_ivl_10", 0 0, L_0x555556d1f0c0;  1 drivers
v0x555556bf3920_0 .net *"_ivl_4", 0 0, L_0x555556d1ede0;  1 drivers
v0x555556bf3a10_0 .net *"_ivl_6", 0 0, L_0x555556d1eef0;  1 drivers
v0x555556bf3af0_0 .net *"_ivl_8", 0 0, L_0x555556d1efb0;  1 drivers
v0x555556bf3c20_0 .net "c_in", 0 0, L_0x555556d1f520;  1 drivers
v0x555556bf3ce0_0 .net "c_out", 0 0, L_0x555556d1f170;  1 drivers
v0x555556bf3da0_0 .net "s", 0 0, L_0x555556d1ed70;  1 drivers
v0x555556bf3e60_0 .net "x", 0 0, L_0x555556d1f280;  1 drivers
v0x555556bf3fb0_0 .net "y", 0 0, L_0x555556d1f3f0;  1 drivers
S_0x555556bf4110 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf42c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bf43a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf4110;
 .timescale -12 -12;
S_0x555556bf4580 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf43a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1f6a0 .functor XOR 1, L_0x555556d1fb90, L_0x555556d1fd50, C4<0>, C4<0>;
L_0x555556d1f710 .functor XOR 1, L_0x555556d1f6a0, L_0x555556d1ff70, C4<0>, C4<0>;
L_0x555556d1f780 .functor AND 1, L_0x555556d1fd50, L_0x555556d1ff70, C4<1>, C4<1>;
L_0x555556d1f840 .functor AND 1, L_0x555556d1fb90, L_0x555556d1fd50, C4<1>, C4<1>;
L_0x555556d1f900 .functor OR 1, L_0x555556d1f780, L_0x555556d1f840, C4<0>, C4<0>;
L_0x555556d1fa10 .functor AND 1, L_0x555556d1fb90, L_0x555556d1ff70, C4<1>, C4<1>;
L_0x555556d1fa80 .functor OR 1, L_0x555556d1f900, L_0x555556d1fa10, C4<0>, C4<0>;
v0x555556bf4800_0 .net *"_ivl_0", 0 0, L_0x555556d1f6a0;  1 drivers
v0x555556bf4900_0 .net *"_ivl_10", 0 0, L_0x555556d1fa10;  1 drivers
v0x555556bf49e0_0 .net *"_ivl_4", 0 0, L_0x555556d1f780;  1 drivers
v0x555556bf4ad0_0 .net *"_ivl_6", 0 0, L_0x555556d1f840;  1 drivers
v0x555556bf4bb0_0 .net *"_ivl_8", 0 0, L_0x555556d1f900;  1 drivers
v0x555556bf4ce0_0 .net "c_in", 0 0, L_0x555556d1ff70;  1 drivers
v0x555556bf4da0_0 .net "c_out", 0 0, L_0x555556d1fa80;  1 drivers
v0x555556bf4e60_0 .net "s", 0 0, L_0x555556d1f710;  1 drivers
v0x555556bf4f20_0 .net "x", 0 0, L_0x555556d1fb90;  1 drivers
v0x555556bf5070_0 .net "y", 0 0, L_0x555556d1fd50;  1 drivers
S_0x555556bf51d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf53d0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bf54b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf51d0;
 .timescale -12 -12;
S_0x555556bf5690 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf54b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d200a0 .functor XOR 1, L_0x555556d20490, L_0x555556d20630, C4<0>, C4<0>;
L_0x555556d20110 .functor XOR 1, L_0x555556d200a0, L_0x555556d20760, C4<0>, C4<0>;
L_0x555556d20180 .functor AND 1, L_0x555556d20630, L_0x555556d20760, C4<1>, C4<1>;
L_0x555556d201f0 .functor AND 1, L_0x555556d20490, L_0x555556d20630, C4<1>, C4<1>;
L_0x555556d20260 .functor OR 1, L_0x555556d20180, L_0x555556d201f0, C4<0>, C4<0>;
L_0x555556d202d0 .functor AND 1, L_0x555556d20490, L_0x555556d20760, C4<1>, C4<1>;
L_0x555556d20380 .functor OR 1, L_0x555556d20260, L_0x555556d202d0, C4<0>, C4<0>;
v0x555556bf5910_0 .net *"_ivl_0", 0 0, L_0x555556d200a0;  1 drivers
v0x555556bf5a10_0 .net *"_ivl_10", 0 0, L_0x555556d202d0;  1 drivers
v0x555556bf5af0_0 .net *"_ivl_4", 0 0, L_0x555556d20180;  1 drivers
v0x555556bf5bb0_0 .net *"_ivl_6", 0 0, L_0x555556d201f0;  1 drivers
v0x555556bf5c90_0 .net *"_ivl_8", 0 0, L_0x555556d20260;  1 drivers
v0x555556bf5dc0_0 .net "c_in", 0 0, L_0x555556d20760;  1 drivers
v0x555556bf5e80_0 .net "c_out", 0 0, L_0x555556d20380;  1 drivers
v0x555556bf5f40_0 .net "s", 0 0, L_0x555556d20110;  1 drivers
v0x555556bf6000_0 .net "x", 0 0, L_0x555556d20490;  1 drivers
v0x555556bf6150_0 .net "y", 0 0, L_0x555556d20630;  1 drivers
S_0x555556bf62b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf6460 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bf6540 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf62b0;
 .timescale -12 -12;
S_0x555556bf6720 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf6540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d205c0 .functor XOR 1, L_0x555556d20d40, L_0x555556d20e70, C4<0>, C4<0>;
L_0x555556d20920 .functor XOR 1, L_0x555556d205c0, L_0x555556d21030, C4<0>, C4<0>;
L_0x555556d20990 .functor AND 1, L_0x555556d20e70, L_0x555556d21030, C4<1>, C4<1>;
L_0x555556d20a00 .functor AND 1, L_0x555556d20d40, L_0x555556d20e70, C4<1>, C4<1>;
L_0x555556d20a70 .functor OR 1, L_0x555556d20990, L_0x555556d20a00, C4<0>, C4<0>;
L_0x555556d20b80 .functor AND 1, L_0x555556d20d40, L_0x555556d21030, C4<1>, C4<1>;
L_0x555556d20c30 .functor OR 1, L_0x555556d20a70, L_0x555556d20b80, C4<0>, C4<0>;
v0x555556bf69a0_0 .net *"_ivl_0", 0 0, L_0x555556d205c0;  1 drivers
v0x555556bf6aa0_0 .net *"_ivl_10", 0 0, L_0x555556d20b80;  1 drivers
v0x555556bf6b80_0 .net *"_ivl_4", 0 0, L_0x555556d20990;  1 drivers
v0x555556bf6c70_0 .net *"_ivl_6", 0 0, L_0x555556d20a00;  1 drivers
v0x555556bf6d50_0 .net *"_ivl_8", 0 0, L_0x555556d20a70;  1 drivers
v0x555556bf6e80_0 .net "c_in", 0 0, L_0x555556d21030;  1 drivers
v0x555556bf6f40_0 .net "c_out", 0 0, L_0x555556d20c30;  1 drivers
v0x555556bf7000_0 .net "s", 0 0, L_0x555556d20920;  1 drivers
v0x555556bf70c0_0 .net "x", 0 0, L_0x555556d20d40;  1 drivers
v0x555556bf7210_0 .net "y", 0 0, L_0x555556d20e70;  1 drivers
S_0x555556bf7370 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf7520 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556bf7600 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf7370;
 .timescale -12 -12;
S_0x555556bf77e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf7600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d21160 .functor XOR 1, L_0x555556d21640, L_0x555556d21810, C4<0>, C4<0>;
L_0x555556d211d0 .functor XOR 1, L_0x555556d21160, L_0x555556d218b0, C4<0>, C4<0>;
L_0x555556d21240 .functor AND 1, L_0x555556d21810, L_0x555556d218b0, C4<1>, C4<1>;
L_0x555556d212b0 .functor AND 1, L_0x555556d21640, L_0x555556d21810, C4<1>, C4<1>;
L_0x555556d21370 .functor OR 1, L_0x555556d21240, L_0x555556d212b0, C4<0>, C4<0>;
L_0x555556d21480 .functor AND 1, L_0x555556d21640, L_0x555556d218b0, C4<1>, C4<1>;
L_0x555556d21530 .functor OR 1, L_0x555556d21370, L_0x555556d21480, C4<0>, C4<0>;
v0x555556bf7a60_0 .net *"_ivl_0", 0 0, L_0x555556d21160;  1 drivers
v0x555556bf7b60_0 .net *"_ivl_10", 0 0, L_0x555556d21480;  1 drivers
v0x555556bf7c40_0 .net *"_ivl_4", 0 0, L_0x555556d21240;  1 drivers
v0x555556bf7d30_0 .net *"_ivl_6", 0 0, L_0x555556d212b0;  1 drivers
v0x555556bf7e10_0 .net *"_ivl_8", 0 0, L_0x555556d21370;  1 drivers
v0x555556bf7f40_0 .net "c_in", 0 0, L_0x555556d218b0;  1 drivers
v0x555556bf8000_0 .net "c_out", 0 0, L_0x555556d21530;  1 drivers
v0x555556bf80c0_0 .net "s", 0 0, L_0x555556d211d0;  1 drivers
v0x555556bf8180_0 .net "x", 0 0, L_0x555556d21640;  1 drivers
v0x555556bf82d0_0 .net "y", 0 0, L_0x555556d21810;  1 drivers
S_0x555556bf8430 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf85e0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556bf86c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf8430;
 .timescale -12 -12;
S_0x555556bf88a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf86c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d21a90 .functor XOR 1, L_0x555556d21770, L_0x555556d22000, C4<0>, C4<0>;
L_0x555556d21b00 .functor XOR 1, L_0x555556d21a90, L_0x555556d219e0, C4<0>, C4<0>;
L_0x555556d21b70 .functor AND 1, L_0x555556d22000, L_0x555556d219e0, C4<1>, C4<1>;
L_0x555556d21be0 .functor AND 1, L_0x555556d21770, L_0x555556d22000, C4<1>, C4<1>;
L_0x555556d21ca0 .functor OR 1, L_0x555556d21b70, L_0x555556d21be0, C4<0>, C4<0>;
L_0x555556d21db0 .functor AND 1, L_0x555556d21770, L_0x555556d219e0, C4<1>, C4<1>;
L_0x555556d21e60 .functor OR 1, L_0x555556d21ca0, L_0x555556d21db0, C4<0>, C4<0>;
v0x555556bf8b20_0 .net *"_ivl_0", 0 0, L_0x555556d21a90;  1 drivers
v0x555556bf8c20_0 .net *"_ivl_10", 0 0, L_0x555556d21db0;  1 drivers
v0x555556bf8d00_0 .net *"_ivl_4", 0 0, L_0x555556d21b70;  1 drivers
v0x555556bf8df0_0 .net *"_ivl_6", 0 0, L_0x555556d21be0;  1 drivers
v0x555556bf8ed0_0 .net *"_ivl_8", 0 0, L_0x555556d21ca0;  1 drivers
v0x555556bf9000_0 .net "c_in", 0 0, L_0x555556d219e0;  1 drivers
v0x555556bf90c0_0 .net "c_out", 0 0, L_0x555556d21e60;  1 drivers
v0x555556bf9180_0 .net "s", 0 0, L_0x555556d21b00;  1 drivers
v0x555556bf9240_0 .net "x", 0 0, L_0x555556d21770;  1 drivers
v0x555556bf9390_0 .net "y", 0 0, L_0x555556d22000;  1 drivers
S_0x555556bf94f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556bf10b0;
 .timescale -12 -12;
P_0x555556bf5380 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556bf97c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bf94f0;
 .timescale -12 -12;
S_0x555556bf99a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bf97c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d22160 .functor XOR 1, L_0x555556d22640, L_0x555556d220a0, C4<0>, C4<0>;
L_0x555556d221d0 .functor XOR 1, L_0x555556d22160, L_0x555556d228d0, C4<0>, C4<0>;
L_0x555556d22240 .functor AND 1, L_0x555556d220a0, L_0x555556d228d0, C4<1>, C4<1>;
L_0x555556d222b0 .functor AND 1, L_0x555556d22640, L_0x555556d220a0, C4<1>, C4<1>;
L_0x555556d22370 .functor OR 1, L_0x555556d22240, L_0x555556d222b0, C4<0>, C4<0>;
L_0x555556d22480 .functor AND 1, L_0x555556d22640, L_0x555556d228d0, C4<1>, C4<1>;
L_0x555556d22530 .functor OR 1, L_0x555556d22370, L_0x555556d22480, C4<0>, C4<0>;
v0x555556bf9c20_0 .net *"_ivl_0", 0 0, L_0x555556d22160;  1 drivers
v0x555556bf9d20_0 .net *"_ivl_10", 0 0, L_0x555556d22480;  1 drivers
v0x555556bf9e00_0 .net *"_ivl_4", 0 0, L_0x555556d22240;  1 drivers
v0x555556bf9ef0_0 .net *"_ivl_6", 0 0, L_0x555556d222b0;  1 drivers
v0x555556bf9fd0_0 .net *"_ivl_8", 0 0, L_0x555556d22370;  1 drivers
v0x555556bfa100_0 .net "c_in", 0 0, L_0x555556d228d0;  1 drivers
v0x555556bfa1c0_0 .net "c_out", 0 0, L_0x555556d22530;  1 drivers
v0x555556bfa280_0 .net "s", 0 0, L_0x555556d221d0;  1 drivers
v0x555556bfa340_0 .net "x", 0 0, L_0x555556d22640;  1 drivers
v0x555556bfa490_0 .net "y", 0 0, L_0x555556d220a0;  1 drivers
S_0x555556bfaab0 .scope module, "adder_E_im" "N_bit_adder" 18 61, 19 1 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556bfac90 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556c04000_0 .net "answer", 8 0, L_0x555556d2d170;  alias, 1 drivers
v0x555556c04100_0 .net "carry", 8 0, L_0x555556d2d7d0;  1 drivers
v0x555556c041e0_0 .net "carry_out", 0 0, L_0x555556d2d510;  1 drivers
v0x555556c04280_0 .net "input1", 8 0, L_0x555556d2dcd0;  1 drivers
v0x555556c04360_0 .net "input2", 8 0, L_0x555556d2ded0;  1 drivers
L_0x555556d28bd0 .part L_0x555556d2dcd0, 0, 1;
L_0x555556d28c70 .part L_0x555556d2ded0, 0, 1;
L_0x555556d292a0 .part L_0x555556d2dcd0, 1, 1;
L_0x555556d29340 .part L_0x555556d2ded0, 1, 1;
L_0x555556d29470 .part L_0x555556d2d7d0, 0, 1;
L_0x555556d29ae0 .part L_0x555556d2dcd0, 2, 1;
L_0x555556d29c10 .part L_0x555556d2ded0, 2, 1;
L_0x555556d29d40 .part L_0x555556d2d7d0, 1, 1;
L_0x555556d2a3b0 .part L_0x555556d2dcd0, 3, 1;
L_0x555556d2a570 .part L_0x555556d2ded0, 3, 1;
L_0x555556d2a790 .part L_0x555556d2d7d0, 2, 1;
L_0x555556d2ac70 .part L_0x555556d2dcd0, 4, 1;
L_0x555556d2ae10 .part L_0x555556d2ded0, 4, 1;
L_0x555556d2af40 .part L_0x555556d2d7d0, 3, 1;
L_0x555556d2b520 .part L_0x555556d2dcd0, 5, 1;
L_0x555556d2b650 .part L_0x555556d2ded0, 5, 1;
L_0x555556d2b810 .part L_0x555556d2d7d0, 4, 1;
L_0x555556d2be20 .part L_0x555556d2dcd0, 6, 1;
L_0x555556d2bff0 .part L_0x555556d2ded0, 6, 1;
L_0x555556d2c090 .part L_0x555556d2d7d0, 5, 1;
L_0x555556d2bf50 .part L_0x555556d2dcd0, 7, 1;
L_0x555556d2c8f0 .part L_0x555556d2ded0, 7, 1;
L_0x555556d2c1c0 .part L_0x555556d2d7d0, 6, 1;
L_0x555556d2d040 .part L_0x555556d2dcd0, 8, 1;
L_0x555556d2caa0 .part L_0x555556d2ded0, 8, 1;
L_0x555556d2d2d0 .part L_0x555556d2d7d0, 7, 1;
LS_0x555556d2d170_0_0 .concat8 [ 1 1 1 1], L_0x555556d28aa0, L_0x555556d28d80, L_0x555556d29610, L_0x555556d29f30;
LS_0x555556d2d170_0_4 .concat8 [ 1 1 1 1], L_0x555556d2a930, L_0x555556d2b100, L_0x555556d2b9b0, L_0x555556d2c2e0;
LS_0x555556d2d170_0_8 .concat8 [ 1 0 0 0], L_0x555556d2cbd0;
L_0x555556d2d170 .concat8 [ 4 4 1 0], LS_0x555556d2d170_0_0, LS_0x555556d2d170_0_4, LS_0x555556d2d170_0_8;
LS_0x555556d2d7d0_0_0 .concat8 [ 1 1 1 1], L_0x555556d28b10, L_0x555556d29190, L_0x555556d299d0, L_0x555556d2a2a0;
LS_0x555556d2d7d0_0_4 .concat8 [ 1 1 1 1], L_0x555556d2ab60, L_0x555556d2b410, L_0x555556d2bd10, L_0x555556d2c640;
LS_0x555556d2d7d0_0_8 .concat8 [ 1 0 0 0], L_0x555556d2cf30;
L_0x555556d2d7d0 .concat8 [ 4 4 1 0], LS_0x555556d2d7d0_0_0, LS_0x555556d2d7d0_0_4, LS_0x555556d2d7d0_0_8;
L_0x555556d2d510 .part L_0x555556d2d7d0, 8, 1;
S_0x555556bfae90 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfb090 .param/l "i" 0 19 14, +C4<00>;
S_0x555556bfb170 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556bfae90;
 .timescale -12 -12;
S_0x555556bfb350 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556bfb170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d28aa0 .functor XOR 1, L_0x555556d28bd0, L_0x555556d28c70, C4<0>, C4<0>;
L_0x555556d28b10 .functor AND 1, L_0x555556d28bd0, L_0x555556d28c70, C4<1>, C4<1>;
v0x555556bfb5f0_0 .net "c", 0 0, L_0x555556d28b10;  1 drivers
v0x555556bfb6d0_0 .net "s", 0 0, L_0x555556d28aa0;  1 drivers
v0x555556bfb790_0 .net "x", 0 0, L_0x555556d28bd0;  1 drivers
v0x555556bfb860_0 .net "y", 0 0, L_0x555556d28c70;  1 drivers
S_0x555556bfb9d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfbbf0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556bfbcb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bfb9d0;
 .timescale -12 -12;
S_0x555556bfbe90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bfbcb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d28d10 .functor XOR 1, L_0x555556d292a0, L_0x555556d29340, C4<0>, C4<0>;
L_0x555556d28d80 .functor XOR 1, L_0x555556d28d10, L_0x555556d29470, C4<0>, C4<0>;
L_0x555556d28e40 .functor AND 1, L_0x555556d29340, L_0x555556d29470, C4<1>, C4<1>;
L_0x555556d28f50 .functor AND 1, L_0x555556d292a0, L_0x555556d29340, C4<1>, C4<1>;
L_0x555556d29010 .functor OR 1, L_0x555556d28e40, L_0x555556d28f50, C4<0>, C4<0>;
L_0x555556d29120 .functor AND 1, L_0x555556d292a0, L_0x555556d29470, C4<1>, C4<1>;
L_0x555556d29190 .functor OR 1, L_0x555556d29010, L_0x555556d29120, C4<0>, C4<0>;
v0x555556bfc110_0 .net *"_ivl_0", 0 0, L_0x555556d28d10;  1 drivers
v0x555556bfc210_0 .net *"_ivl_10", 0 0, L_0x555556d29120;  1 drivers
v0x555556bfc2f0_0 .net *"_ivl_4", 0 0, L_0x555556d28e40;  1 drivers
v0x555556bfc3e0_0 .net *"_ivl_6", 0 0, L_0x555556d28f50;  1 drivers
v0x555556bfc4c0_0 .net *"_ivl_8", 0 0, L_0x555556d29010;  1 drivers
v0x555556bfc5f0_0 .net "c_in", 0 0, L_0x555556d29470;  1 drivers
v0x555556bfc6b0_0 .net "c_out", 0 0, L_0x555556d29190;  1 drivers
v0x555556bfc770_0 .net "s", 0 0, L_0x555556d28d80;  1 drivers
v0x555556bfc830_0 .net "x", 0 0, L_0x555556d292a0;  1 drivers
v0x555556bfc8f0_0 .net "y", 0 0, L_0x555556d29340;  1 drivers
S_0x555556bfca50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfcc00 .param/l "i" 0 19 14, +C4<010>;
S_0x555556bfccc0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bfca50;
 .timescale -12 -12;
S_0x555556bfcea0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bfccc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d295a0 .functor XOR 1, L_0x555556d29ae0, L_0x555556d29c10, C4<0>, C4<0>;
L_0x555556d29610 .functor XOR 1, L_0x555556d295a0, L_0x555556d29d40, C4<0>, C4<0>;
L_0x555556d29680 .functor AND 1, L_0x555556d29c10, L_0x555556d29d40, C4<1>, C4<1>;
L_0x555556d29790 .functor AND 1, L_0x555556d29ae0, L_0x555556d29c10, C4<1>, C4<1>;
L_0x555556d29850 .functor OR 1, L_0x555556d29680, L_0x555556d29790, C4<0>, C4<0>;
L_0x555556d29960 .functor AND 1, L_0x555556d29ae0, L_0x555556d29d40, C4<1>, C4<1>;
L_0x555556d299d0 .functor OR 1, L_0x555556d29850, L_0x555556d29960, C4<0>, C4<0>;
v0x555556bfd150_0 .net *"_ivl_0", 0 0, L_0x555556d295a0;  1 drivers
v0x555556bfd250_0 .net *"_ivl_10", 0 0, L_0x555556d29960;  1 drivers
v0x555556bfd330_0 .net *"_ivl_4", 0 0, L_0x555556d29680;  1 drivers
v0x555556bfd420_0 .net *"_ivl_6", 0 0, L_0x555556d29790;  1 drivers
v0x555556bfd500_0 .net *"_ivl_8", 0 0, L_0x555556d29850;  1 drivers
v0x555556bfd630_0 .net "c_in", 0 0, L_0x555556d29d40;  1 drivers
v0x555556bfd6f0_0 .net "c_out", 0 0, L_0x555556d299d0;  1 drivers
v0x555556bfd7b0_0 .net "s", 0 0, L_0x555556d29610;  1 drivers
v0x555556bfd870_0 .net "x", 0 0, L_0x555556d29ae0;  1 drivers
v0x555556bfd9c0_0 .net "y", 0 0, L_0x555556d29c10;  1 drivers
S_0x555556bfdb20 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfdcd0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556bfddb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bfdb20;
 .timescale -12 -12;
S_0x555556bfdf90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bfddb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d29ec0 .functor XOR 1, L_0x555556d2a3b0, L_0x555556d2a570, C4<0>, C4<0>;
L_0x555556d29f30 .functor XOR 1, L_0x555556d29ec0, L_0x555556d2a790, C4<0>, C4<0>;
L_0x555556d29fa0 .functor AND 1, L_0x555556d2a570, L_0x555556d2a790, C4<1>, C4<1>;
L_0x555556d2a060 .functor AND 1, L_0x555556d2a3b0, L_0x555556d2a570, C4<1>, C4<1>;
L_0x555556d2a120 .functor OR 1, L_0x555556d29fa0, L_0x555556d2a060, C4<0>, C4<0>;
L_0x555556d2a230 .functor AND 1, L_0x555556d2a3b0, L_0x555556d2a790, C4<1>, C4<1>;
L_0x555556d2a2a0 .functor OR 1, L_0x555556d2a120, L_0x555556d2a230, C4<0>, C4<0>;
v0x555556bfe210_0 .net *"_ivl_0", 0 0, L_0x555556d29ec0;  1 drivers
v0x555556bfe310_0 .net *"_ivl_10", 0 0, L_0x555556d2a230;  1 drivers
v0x555556bfe3f0_0 .net *"_ivl_4", 0 0, L_0x555556d29fa0;  1 drivers
v0x555556bfe4e0_0 .net *"_ivl_6", 0 0, L_0x555556d2a060;  1 drivers
v0x555556bfe5c0_0 .net *"_ivl_8", 0 0, L_0x555556d2a120;  1 drivers
v0x555556bfe6f0_0 .net "c_in", 0 0, L_0x555556d2a790;  1 drivers
v0x555556bfe7b0_0 .net "c_out", 0 0, L_0x555556d2a2a0;  1 drivers
v0x555556bfe870_0 .net "s", 0 0, L_0x555556d29f30;  1 drivers
v0x555556bfe930_0 .net "x", 0 0, L_0x555556d2a3b0;  1 drivers
v0x555556bfea80_0 .net "y", 0 0, L_0x555556d2a570;  1 drivers
S_0x555556bfebe0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfede0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556bfeec0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bfebe0;
 .timescale -12 -12;
S_0x555556bff0a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bfeec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2a8c0 .functor XOR 1, L_0x555556d2ac70, L_0x555556d2ae10, C4<0>, C4<0>;
L_0x555556d2a930 .functor XOR 1, L_0x555556d2a8c0, L_0x555556d2af40, C4<0>, C4<0>;
L_0x555556d2a9a0 .functor AND 1, L_0x555556d2ae10, L_0x555556d2af40, C4<1>, C4<1>;
L_0x555556d2aa10 .functor AND 1, L_0x555556d2ac70, L_0x555556d2ae10, C4<1>, C4<1>;
L_0x555556d2aa80 .functor OR 1, L_0x555556d2a9a0, L_0x555556d2aa10, C4<0>, C4<0>;
L_0x555556d2aaf0 .functor AND 1, L_0x555556d2ac70, L_0x555556d2af40, C4<1>, C4<1>;
L_0x555556d2ab60 .functor OR 1, L_0x555556d2aa80, L_0x555556d2aaf0, C4<0>, C4<0>;
v0x555556bff320_0 .net *"_ivl_0", 0 0, L_0x555556d2a8c0;  1 drivers
v0x555556bff420_0 .net *"_ivl_10", 0 0, L_0x555556d2aaf0;  1 drivers
v0x555556bff500_0 .net *"_ivl_4", 0 0, L_0x555556d2a9a0;  1 drivers
v0x555556bff5c0_0 .net *"_ivl_6", 0 0, L_0x555556d2aa10;  1 drivers
v0x555556bff6a0_0 .net *"_ivl_8", 0 0, L_0x555556d2aa80;  1 drivers
v0x555556bff7d0_0 .net "c_in", 0 0, L_0x555556d2af40;  1 drivers
v0x555556bff890_0 .net "c_out", 0 0, L_0x555556d2ab60;  1 drivers
v0x555556bff950_0 .net "s", 0 0, L_0x555556d2a930;  1 drivers
v0x555556bffa10_0 .net "x", 0 0, L_0x555556d2ac70;  1 drivers
v0x555556bffb60_0 .net "y", 0 0, L_0x555556d2ae10;  1 drivers
S_0x555556bffcc0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bffe70 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556bfff50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556bffcc0;
 .timescale -12 -12;
S_0x555556c00130 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556bfff50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2ada0 .functor XOR 1, L_0x555556d2b520, L_0x555556d2b650, C4<0>, C4<0>;
L_0x555556d2b100 .functor XOR 1, L_0x555556d2ada0, L_0x555556d2b810, C4<0>, C4<0>;
L_0x555556d2b170 .functor AND 1, L_0x555556d2b650, L_0x555556d2b810, C4<1>, C4<1>;
L_0x555556d2b1e0 .functor AND 1, L_0x555556d2b520, L_0x555556d2b650, C4<1>, C4<1>;
L_0x555556d2b250 .functor OR 1, L_0x555556d2b170, L_0x555556d2b1e0, C4<0>, C4<0>;
L_0x555556d2b360 .functor AND 1, L_0x555556d2b520, L_0x555556d2b810, C4<1>, C4<1>;
L_0x555556d2b410 .functor OR 1, L_0x555556d2b250, L_0x555556d2b360, C4<0>, C4<0>;
v0x555556c003b0_0 .net *"_ivl_0", 0 0, L_0x555556d2ada0;  1 drivers
v0x555556c004b0_0 .net *"_ivl_10", 0 0, L_0x555556d2b360;  1 drivers
v0x555556c00590_0 .net *"_ivl_4", 0 0, L_0x555556d2b170;  1 drivers
v0x555556c00680_0 .net *"_ivl_6", 0 0, L_0x555556d2b1e0;  1 drivers
v0x555556c00760_0 .net *"_ivl_8", 0 0, L_0x555556d2b250;  1 drivers
v0x555556c00890_0 .net "c_in", 0 0, L_0x555556d2b810;  1 drivers
v0x555556c00950_0 .net "c_out", 0 0, L_0x555556d2b410;  1 drivers
v0x555556c00a10_0 .net "s", 0 0, L_0x555556d2b100;  1 drivers
v0x555556c00ad0_0 .net "x", 0 0, L_0x555556d2b520;  1 drivers
v0x555556c00c20_0 .net "y", 0 0, L_0x555556d2b650;  1 drivers
S_0x555556c00d80 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556c00f30 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c01010 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c00d80;
 .timescale -12 -12;
S_0x555556c011f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c01010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2b940 .functor XOR 1, L_0x555556d2be20, L_0x555556d2bff0, C4<0>, C4<0>;
L_0x555556d2b9b0 .functor XOR 1, L_0x555556d2b940, L_0x555556d2c090, C4<0>, C4<0>;
L_0x555556d2ba20 .functor AND 1, L_0x555556d2bff0, L_0x555556d2c090, C4<1>, C4<1>;
L_0x555556d2ba90 .functor AND 1, L_0x555556d2be20, L_0x555556d2bff0, C4<1>, C4<1>;
L_0x555556d2bb50 .functor OR 1, L_0x555556d2ba20, L_0x555556d2ba90, C4<0>, C4<0>;
L_0x555556d2bc60 .functor AND 1, L_0x555556d2be20, L_0x555556d2c090, C4<1>, C4<1>;
L_0x555556d2bd10 .functor OR 1, L_0x555556d2bb50, L_0x555556d2bc60, C4<0>, C4<0>;
v0x555556c01470_0 .net *"_ivl_0", 0 0, L_0x555556d2b940;  1 drivers
v0x555556c01570_0 .net *"_ivl_10", 0 0, L_0x555556d2bc60;  1 drivers
v0x555556c01650_0 .net *"_ivl_4", 0 0, L_0x555556d2ba20;  1 drivers
v0x555556c01740_0 .net *"_ivl_6", 0 0, L_0x555556d2ba90;  1 drivers
v0x555556c01820_0 .net *"_ivl_8", 0 0, L_0x555556d2bb50;  1 drivers
v0x555556c01950_0 .net "c_in", 0 0, L_0x555556d2c090;  1 drivers
v0x555556c01a10_0 .net "c_out", 0 0, L_0x555556d2bd10;  1 drivers
v0x555556c01ad0_0 .net "s", 0 0, L_0x555556d2b9b0;  1 drivers
v0x555556c01b90_0 .net "x", 0 0, L_0x555556d2be20;  1 drivers
v0x555556c01ce0_0 .net "y", 0 0, L_0x555556d2bff0;  1 drivers
S_0x555556c01e40 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556c01ff0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c020d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c01e40;
 .timescale -12 -12;
S_0x555556c022b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c020d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2c270 .functor XOR 1, L_0x555556d2bf50, L_0x555556d2c8f0, C4<0>, C4<0>;
L_0x555556d2c2e0 .functor XOR 1, L_0x555556d2c270, L_0x555556d2c1c0, C4<0>, C4<0>;
L_0x555556d2c350 .functor AND 1, L_0x555556d2c8f0, L_0x555556d2c1c0, C4<1>, C4<1>;
L_0x555556d2c3c0 .functor AND 1, L_0x555556d2bf50, L_0x555556d2c8f0, C4<1>, C4<1>;
L_0x555556d2c480 .functor OR 1, L_0x555556d2c350, L_0x555556d2c3c0, C4<0>, C4<0>;
L_0x555556d2c590 .functor AND 1, L_0x555556d2bf50, L_0x555556d2c1c0, C4<1>, C4<1>;
L_0x555556d2c640 .functor OR 1, L_0x555556d2c480, L_0x555556d2c590, C4<0>, C4<0>;
v0x555556c02530_0 .net *"_ivl_0", 0 0, L_0x555556d2c270;  1 drivers
v0x555556c02630_0 .net *"_ivl_10", 0 0, L_0x555556d2c590;  1 drivers
v0x555556c02710_0 .net *"_ivl_4", 0 0, L_0x555556d2c350;  1 drivers
v0x555556c02800_0 .net *"_ivl_6", 0 0, L_0x555556d2c3c0;  1 drivers
v0x555556c028e0_0 .net *"_ivl_8", 0 0, L_0x555556d2c480;  1 drivers
v0x555556c02a10_0 .net "c_in", 0 0, L_0x555556d2c1c0;  1 drivers
v0x555556c02ad0_0 .net "c_out", 0 0, L_0x555556d2c640;  1 drivers
v0x555556c02b90_0 .net "s", 0 0, L_0x555556d2c2e0;  1 drivers
v0x555556c02c50_0 .net "x", 0 0, L_0x555556d2bf50;  1 drivers
v0x555556c02da0_0 .net "y", 0 0, L_0x555556d2c8f0;  1 drivers
S_0x555556c02f00 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556bfaab0;
 .timescale -12 -12;
P_0x555556bfed90 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556c031d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c02f00;
 .timescale -12 -12;
S_0x555556c033b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c031d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2cb60 .functor XOR 1, L_0x555556d2d040, L_0x555556d2caa0, C4<0>, C4<0>;
L_0x555556d2cbd0 .functor XOR 1, L_0x555556d2cb60, L_0x555556d2d2d0, C4<0>, C4<0>;
L_0x555556d2cc40 .functor AND 1, L_0x555556d2caa0, L_0x555556d2d2d0, C4<1>, C4<1>;
L_0x555556d2ccb0 .functor AND 1, L_0x555556d2d040, L_0x555556d2caa0, C4<1>, C4<1>;
L_0x555556d2cd70 .functor OR 1, L_0x555556d2cc40, L_0x555556d2ccb0, C4<0>, C4<0>;
L_0x555556d2ce80 .functor AND 1, L_0x555556d2d040, L_0x555556d2d2d0, C4<1>, C4<1>;
L_0x555556d2cf30 .functor OR 1, L_0x555556d2cd70, L_0x555556d2ce80, C4<0>, C4<0>;
v0x555556c03630_0 .net *"_ivl_0", 0 0, L_0x555556d2cb60;  1 drivers
v0x555556c03730_0 .net *"_ivl_10", 0 0, L_0x555556d2ce80;  1 drivers
v0x555556c03810_0 .net *"_ivl_4", 0 0, L_0x555556d2cc40;  1 drivers
v0x555556c03900_0 .net *"_ivl_6", 0 0, L_0x555556d2ccb0;  1 drivers
v0x555556c039e0_0 .net *"_ivl_8", 0 0, L_0x555556d2cd70;  1 drivers
v0x555556c03b10_0 .net "c_in", 0 0, L_0x555556d2d2d0;  1 drivers
v0x555556c03bd0_0 .net "c_out", 0 0, L_0x555556d2cf30;  1 drivers
v0x555556c03c90_0 .net "s", 0 0, L_0x555556d2cbd0;  1 drivers
v0x555556c03d50_0 .net "x", 0 0, L_0x555556d2d040;  1 drivers
v0x555556c03ea0_0 .net "y", 0 0, L_0x555556d2caa0;  1 drivers
S_0x555556c044c0 .scope module, "adder_E_re" "N_bit_adder" 18 69, 19 1 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c046a0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556c0da00_0 .net "answer", 8 0, L_0x555556d32840;  alias, 1 drivers
v0x555556c0db00_0 .net "carry", 8 0, L_0x555556d32ea0;  1 drivers
v0x555556c0dbe0_0 .net "carry_out", 0 0, L_0x555556d32be0;  1 drivers
v0x555556c0dc80_0 .net "input1", 8 0, L_0x555556d333a0;  1 drivers
v0x555556c0dd60_0 .net "input2", 8 0, L_0x555556d335c0;  1 drivers
L_0x555556d2e0d0 .part L_0x555556d333a0, 0, 1;
L_0x555556d2e170 .part L_0x555556d335c0, 0, 1;
L_0x555556d2e7a0 .part L_0x555556d333a0, 1, 1;
L_0x555556d2e8d0 .part L_0x555556d335c0, 1, 1;
L_0x555556d2ea00 .part L_0x555556d32ea0, 0, 1;
L_0x555556d2f0b0 .part L_0x555556d333a0, 2, 1;
L_0x555556d2f220 .part L_0x555556d335c0, 2, 1;
L_0x555556d2f350 .part L_0x555556d32ea0, 1, 1;
L_0x555556d2f9c0 .part L_0x555556d333a0, 3, 1;
L_0x555556d2fb80 .part L_0x555556d335c0, 3, 1;
L_0x555556d2fda0 .part L_0x555556d32ea0, 2, 1;
L_0x555556d302c0 .part L_0x555556d333a0, 4, 1;
L_0x555556d30460 .part L_0x555556d335c0, 4, 1;
L_0x555556d30590 .part L_0x555556d32ea0, 3, 1;
L_0x555556d30bf0 .part L_0x555556d333a0, 5, 1;
L_0x555556d30d20 .part L_0x555556d335c0, 5, 1;
L_0x555556d30ee0 .part L_0x555556d32ea0, 4, 1;
L_0x555556d314f0 .part L_0x555556d333a0, 6, 1;
L_0x555556d316c0 .part L_0x555556d335c0, 6, 1;
L_0x555556d31760 .part L_0x555556d32ea0, 5, 1;
L_0x555556d31620 .part L_0x555556d333a0, 7, 1;
L_0x555556d31fc0 .part L_0x555556d335c0, 7, 1;
L_0x555556d31890 .part L_0x555556d32ea0, 6, 1;
L_0x555556d32710 .part L_0x555556d333a0, 8, 1;
L_0x555556d32170 .part L_0x555556d335c0, 8, 1;
L_0x555556d329a0 .part L_0x555556d32ea0, 7, 1;
LS_0x555556d32840_0_0 .concat8 [ 1 1 1 1], L_0x555556d2dd70, L_0x555556d2e280, L_0x555556d2eba0, L_0x555556d2f540;
LS_0x555556d32840_0_4 .concat8 [ 1 1 1 1], L_0x555556d2ff40, L_0x555556d307d0, L_0x555556d31080, L_0x555556d319b0;
LS_0x555556d32840_0_8 .concat8 [ 1 0 0 0], L_0x555556d322a0;
L_0x555556d32840 .concat8 [ 4 4 1 0], LS_0x555556d32840_0_0, LS_0x555556d32840_0_4, LS_0x555556d32840_0_8;
LS_0x555556d32ea0_0_0 .concat8 [ 1 1 1 1], L_0x555556d2dfc0, L_0x555556d2e690, L_0x555556d2efa0, L_0x555556d2f8b0;
LS_0x555556d32ea0_0_4 .concat8 [ 1 1 1 1], L_0x555556d301b0, L_0x555556d30ae0, L_0x555556d313e0, L_0x555556d31d10;
LS_0x555556d32ea0_0_8 .concat8 [ 1 0 0 0], L_0x555556d32600;
L_0x555556d32ea0 .concat8 [ 4 4 1 0], LS_0x555556d32ea0_0_0, LS_0x555556d32ea0_0_4, LS_0x555556d32ea0_0_8;
L_0x555556d32be0 .part L_0x555556d32ea0, 8, 1;
S_0x555556c04870 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c04a90 .param/l "i" 0 19 14, +C4<00>;
S_0x555556c04b70 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556c04870;
 .timescale -12 -12;
S_0x555556c04d50 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556c04b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d2dd70 .functor XOR 1, L_0x555556d2e0d0, L_0x555556d2e170, C4<0>, C4<0>;
L_0x555556d2dfc0 .functor AND 1, L_0x555556d2e0d0, L_0x555556d2e170, C4<1>, C4<1>;
v0x555556c04ff0_0 .net "c", 0 0, L_0x555556d2dfc0;  1 drivers
v0x555556c050d0_0 .net "s", 0 0, L_0x555556d2dd70;  1 drivers
v0x555556c05190_0 .net "x", 0 0, L_0x555556d2e0d0;  1 drivers
v0x555556c05260_0 .net "y", 0 0, L_0x555556d2e170;  1 drivers
S_0x555556c053d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c055f0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556c056b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c053d0;
 .timescale -12 -12;
S_0x555556c05890 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c056b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2e210 .functor XOR 1, L_0x555556d2e7a0, L_0x555556d2e8d0, C4<0>, C4<0>;
L_0x555556d2e280 .functor XOR 1, L_0x555556d2e210, L_0x555556d2ea00, C4<0>, C4<0>;
L_0x555556d2e340 .functor AND 1, L_0x555556d2e8d0, L_0x555556d2ea00, C4<1>, C4<1>;
L_0x555556d2e450 .functor AND 1, L_0x555556d2e7a0, L_0x555556d2e8d0, C4<1>, C4<1>;
L_0x555556d2e510 .functor OR 1, L_0x555556d2e340, L_0x555556d2e450, C4<0>, C4<0>;
L_0x555556d2e620 .functor AND 1, L_0x555556d2e7a0, L_0x555556d2ea00, C4<1>, C4<1>;
L_0x555556d2e690 .functor OR 1, L_0x555556d2e510, L_0x555556d2e620, C4<0>, C4<0>;
v0x555556c05b10_0 .net *"_ivl_0", 0 0, L_0x555556d2e210;  1 drivers
v0x555556c05c10_0 .net *"_ivl_10", 0 0, L_0x555556d2e620;  1 drivers
v0x555556c05cf0_0 .net *"_ivl_4", 0 0, L_0x555556d2e340;  1 drivers
v0x555556c05de0_0 .net *"_ivl_6", 0 0, L_0x555556d2e450;  1 drivers
v0x555556c05ec0_0 .net *"_ivl_8", 0 0, L_0x555556d2e510;  1 drivers
v0x555556c05ff0_0 .net "c_in", 0 0, L_0x555556d2ea00;  1 drivers
v0x555556c060b0_0 .net "c_out", 0 0, L_0x555556d2e690;  1 drivers
v0x555556c06170_0 .net "s", 0 0, L_0x555556d2e280;  1 drivers
v0x555556c06230_0 .net "x", 0 0, L_0x555556d2e7a0;  1 drivers
v0x555556c062f0_0 .net "y", 0 0, L_0x555556d2e8d0;  1 drivers
S_0x555556c06450 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c06600 .param/l "i" 0 19 14, +C4<010>;
S_0x555556c066c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c06450;
 .timescale -12 -12;
S_0x555556c068a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c066c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2eb30 .functor XOR 1, L_0x555556d2f0b0, L_0x555556d2f220, C4<0>, C4<0>;
L_0x555556d2eba0 .functor XOR 1, L_0x555556d2eb30, L_0x555556d2f350, C4<0>, C4<0>;
L_0x555556d2ec10 .functor AND 1, L_0x555556d2f220, L_0x555556d2f350, C4<1>, C4<1>;
L_0x555556d2ed20 .functor AND 1, L_0x555556d2f0b0, L_0x555556d2f220, C4<1>, C4<1>;
L_0x555556d2ede0 .functor OR 1, L_0x555556d2ec10, L_0x555556d2ed20, C4<0>, C4<0>;
L_0x555556d2eef0 .functor AND 1, L_0x555556d2f0b0, L_0x555556d2f350, C4<1>, C4<1>;
L_0x555556d2efa0 .functor OR 1, L_0x555556d2ede0, L_0x555556d2eef0, C4<0>, C4<0>;
v0x555556c06b50_0 .net *"_ivl_0", 0 0, L_0x555556d2eb30;  1 drivers
v0x555556c06c50_0 .net *"_ivl_10", 0 0, L_0x555556d2eef0;  1 drivers
v0x555556c06d30_0 .net *"_ivl_4", 0 0, L_0x555556d2ec10;  1 drivers
v0x555556c06e20_0 .net *"_ivl_6", 0 0, L_0x555556d2ed20;  1 drivers
v0x555556c06f00_0 .net *"_ivl_8", 0 0, L_0x555556d2ede0;  1 drivers
v0x555556c07030_0 .net "c_in", 0 0, L_0x555556d2f350;  1 drivers
v0x555556c070f0_0 .net "c_out", 0 0, L_0x555556d2efa0;  1 drivers
v0x555556c071b0_0 .net "s", 0 0, L_0x555556d2eba0;  1 drivers
v0x555556c07270_0 .net "x", 0 0, L_0x555556d2f0b0;  1 drivers
v0x555556c073c0_0 .net "y", 0 0, L_0x555556d2f220;  1 drivers
S_0x555556c07520 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c076d0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556c077b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c07520;
 .timescale -12 -12;
S_0x555556c07990 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c077b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2f4d0 .functor XOR 1, L_0x555556d2f9c0, L_0x555556d2fb80, C4<0>, C4<0>;
L_0x555556d2f540 .functor XOR 1, L_0x555556d2f4d0, L_0x555556d2fda0, C4<0>, C4<0>;
L_0x555556d2f5b0 .functor AND 1, L_0x555556d2fb80, L_0x555556d2fda0, C4<1>, C4<1>;
L_0x555556d2f670 .functor AND 1, L_0x555556d2f9c0, L_0x555556d2fb80, C4<1>, C4<1>;
L_0x555556d2f730 .functor OR 1, L_0x555556d2f5b0, L_0x555556d2f670, C4<0>, C4<0>;
L_0x555556d2f840 .functor AND 1, L_0x555556d2f9c0, L_0x555556d2fda0, C4<1>, C4<1>;
L_0x555556d2f8b0 .functor OR 1, L_0x555556d2f730, L_0x555556d2f840, C4<0>, C4<0>;
v0x555556c07c10_0 .net *"_ivl_0", 0 0, L_0x555556d2f4d0;  1 drivers
v0x555556c07d10_0 .net *"_ivl_10", 0 0, L_0x555556d2f840;  1 drivers
v0x555556c07df0_0 .net *"_ivl_4", 0 0, L_0x555556d2f5b0;  1 drivers
v0x555556c07ee0_0 .net *"_ivl_6", 0 0, L_0x555556d2f670;  1 drivers
v0x555556c07fc0_0 .net *"_ivl_8", 0 0, L_0x555556d2f730;  1 drivers
v0x555556c080f0_0 .net "c_in", 0 0, L_0x555556d2fda0;  1 drivers
v0x555556c081b0_0 .net "c_out", 0 0, L_0x555556d2f8b0;  1 drivers
v0x555556c08270_0 .net "s", 0 0, L_0x555556d2f540;  1 drivers
v0x555556c08330_0 .net "x", 0 0, L_0x555556d2f9c0;  1 drivers
v0x555556c08480_0 .net "y", 0 0, L_0x555556d2fb80;  1 drivers
S_0x555556c085e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c087e0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556c088c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c085e0;
 .timescale -12 -12;
S_0x555556c08aa0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c088c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d2fed0 .functor XOR 1, L_0x555556d302c0, L_0x555556d30460, C4<0>, C4<0>;
L_0x555556d2ff40 .functor XOR 1, L_0x555556d2fed0, L_0x555556d30590, C4<0>, C4<0>;
L_0x555556d2ffb0 .functor AND 1, L_0x555556d30460, L_0x555556d30590, C4<1>, C4<1>;
L_0x555556d30020 .functor AND 1, L_0x555556d302c0, L_0x555556d30460, C4<1>, C4<1>;
L_0x555556d30090 .functor OR 1, L_0x555556d2ffb0, L_0x555556d30020, C4<0>, C4<0>;
L_0x555556d30100 .functor AND 1, L_0x555556d302c0, L_0x555556d30590, C4<1>, C4<1>;
L_0x555556d301b0 .functor OR 1, L_0x555556d30090, L_0x555556d30100, C4<0>, C4<0>;
v0x555556c08d20_0 .net *"_ivl_0", 0 0, L_0x555556d2fed0;  1 drivers
v0x555556c08e20_0 .net *"_ivl_10", 0 0, L_0x555556d30100;  1 drivers
v0x555556c08f00_0 .net *"_ivl_4", 0 0, L_0x555556d2ffb0;  1 drivers
v0x555556c08fc0_0 .net *"_ivl_6", 0 0, L_0x555556d30020;  1 drivers
v0x555556c090a0_0 .net *"_ivl_8", 0 0, L_0x555556d30090;  1 drivers
v0x555556c091d0_0 .net "c_in", 0 0, L_0x555556d30590;  1 drivers
v0x555556c09290_0 .net "c_out", 0 0, L_0x555556d301b0;  1 drivers
v0x555556c09350_0 .net "s", 0 0, L_0x555556d2ff40;  1 drivers
v0x555556c09410_0 .net "x", 0 0, L_0x555556d302c0;  1 drivers
v0x555556c09560_0 .net "y", 0 0, L_0x555556d30460;  1 drivers
S_0x555556c096c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c09870 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556c09950 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c096c0;
 .timescale -12 -12;
S_0x555556c09b30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c09950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d303f0 .functor XOR 1, L_0x555556d30bf0, L_0x555556d30d20, C4<0>, C4<0>;
L_0x555556d307d0 .functor XOR 1, L_0x555556d303f0, L_0x555556d30ee0, C4<0>, C4<0>;
L_0x555556d30840 .functor AND 1, L_0x555556d30d20, L_0x555556d30ee0, C4<1>, C4<1>;
L_0x555556d308b0 .functor AND 1, L_0x555556d30bf0, L_0x555556d30d20, C4<1>, C4<1>;
L_0x555556d30920 .functor OR 1, L_0x555556d30840, L_0x555556d308b0, C4<0>, C4<0>;
L_0x555556d30a30 .functor AND 1, L_0x555556d30bf0, L_0x555556d30ee0, C4<1>, C4<1>;
L_0x555556d30ae0 .functor OR 1, L_0x555556d30920, L_0x555556d30a30, C4<0>, C4<0>;
v0x555556c09db0_0 .net *"_ivl_0", 0 0, L_0x555556d303f0;  1 drivers
v0x555556c09eb0_0 .net *"_ivl_10", 0 0, L_0x555556d30a30;  1 drivers
v0x555556c09f90_0 .net *"_ivl_4", 0 0, L_0x555556d30840;  1 drivers
v0x555556c0a080_0 .net *"_ivl_6", 0 0, L_0x555556d308b0;  1 drivers
v0x555556c0a160_0 .net *"_ivl_8", 0 0, L_0x555556d30920;  1 drivers
v0x555556c0a290_0 .net "c_in", 0 0, L_0x555556d30ee0;  1 drivers
v0x555556c0a350_0 .net "c_out", 0 0, L_0x555556d30ae0;  1 drivers
v0x555556c0a410_0 .net "s", 0 0, L_0x555556d307d0;  1 drivers
v0x555556c0a4d0_0 .net "x", 0 0, L_0x555556d30bf0;  1 drivers
v0x555556c0a620_0 .net "y", 0 0, L_0x555556d30d20;  1 drivers
S_0x555556c0a780 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c0a930 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c0aa10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c0a780;
 .timescale -12 -12;
S_0x555556c0abf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c0aa10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d31010 .functor XOR 1, L_0x555556d314f0, L_0x555556d316c0, C4<0>, C4<0>;
L_0x555556d31080 .functor XOR 1, L_0x555556d31010, L_0x555556d31760, C4<0>, C4<0>;
L_0x555556d310f0 .functor AND 1, L_0x555556d316c0, L_0x555556d31760, C4<1>, C4<1>;
L_0x555556d31160 .functor AND 1, L_0x555556d314f0, L_0x555556d316c0, C4<1>, C4<1>;
L_0x555556d31220 .functor OR 1, L_0x555556d310f0, L_0x555556d31160, C4<0>, C4<0>;
L_0x555556d31330 .functor AND 1, L_0x555556d314f0, L_0x555556d31760, C4<1>, C4<1>;
L_0x555556d313e0 .functor OR 1, L_0x555556d31220, L_0x555556d31330, C4<0>, C4<0>;
v0x555556c0ae70_0 .net *"_ivl_0", 0 0, L_0x555556d31010;  1 drivers
v0x555556c0af70_0 .net *"_ivl_10", 0 0, L_0x555556d31330;  1 drivers
v0x555556c0b050_0 .net *"_ivl_4", 0 0, L_0x555556d310f0;  1 drivers
v0x555556c0b140_0 .net *"_ivl_6", 0 0, L_0x555556d31160;  1 drivers
v0x555556c0b220_0 .net *"_ivl_8", 0 0, L_0x555556d31220;  1 drivers
v0x555556c0b350_0 .net "c_in", 0 0, L_0x555556d31760;  1 drivers
v0x555556c0b410_0 .net "c_out", 0 0, L_0x555556d313e0;  1 drivers
v0x555556c0b4d0_0 .net "s", 0 0, L_0x555556d31080;  1 drivers
v0x555556c0b590_0 .net "x", 0 0, L_0x555556d314f0;  1 drivers
v0x555556c0b6e0_0 .net "y", 0 0, L_0x555556d316c0;  1 drivers
S_0x555556c0b840 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c0b9f0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c0bad0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c0b840;
 .timescale -12 -12;
S_0x555556c0bcb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c0bad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d31940 .functor XOR 1, L_0x555556d31620, L_0x555556d31fc0, C4<0>, C4<0>;
L_0x555556d319b0 .functor XOR 1, L_0x555556d31940, L_0x555556d31890, C4<0>, C4<0>;
L_0x555556d31a20 .functor AND 1, L_0x555556d31fc0, L_0x555556d31890, C4<1>, C4<1>;
L_0x555556d31a90 .functor AND 1, L_0x555556d31620, L_0x555556d31fc0, C4<1>, C4<1>;
L_0x555556d31b50 .functor OR 1, L_0x555556d31a20, L_0x555556d31a90, C4<0>, C4<0>;
L_0x555556d31c60 .functor AND 1, L_0x555556d31620, L_0x555556d31890, C4<1>, C4<1>;
L_0x555556d31d10 .functor OR 1, L_0x555556d31b50, L_0x555556d31c60, C4<0>, C4<0>;
v0x555556c0bf30_0 .net *"_ivl_0", 0 0, L_0x555556d31940;  1 drivers
v0x555556c0c030_0 .net *"_ivl_10", 0 0, L_0x555556d31c60;  1 drivers
v0x555556c0c110_0 .net *"_ivl_4", 0 0, L_0x555556d31a20;  1 drivers
v0x555556c0c200_0 .net *"_ivl_6", 0 0, L_0x555556d31a90;  1 drivers
v0x555556c0c2e0_0 .net *"_ivl_8", 0 0, L_0x555556d31b50;  1 drivers
v0x555556c0c410_0 .net "c_in", 0 0, L_0x555556d31890;  1 drivers
v0x555556c0c4d0_0 .net "c_out", 0 0, L_0x555556d31d10;  1 drivers
v0x555556c0c590_0 .net "s", 0 0, L_0x555556d319b0;  1 drivers
v0x555556c0c650_0 .net "x", 0 0, L_0x555556d31620;  1 drivers
v0x555556c0c7a0_0 .net "y", 0 0, L_0x555556d31fc0;  1 drivers
S_0x555556c0c900 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556c044c0;
 .timescale -12 -12;
P_0x555556c08790 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556c0cbd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c0c900;
 .timescale -12 -12;
S_0x555556c0cdb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c0cbd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d32230 .functor XOR 1, L_0x555556d32710, L_0x555556d32170, C4<0>, C4<0>;
L_0x555556d322a0 .functor XOR 1, L_0x555556d32230, L_0x555556d329a0, C4<0>, C4<0>;
L_0x555556d32310 .functor AND 1, L_0x555556d32170, L_0x555556d329a0, C4<1>, C4<1>;
L_0x555556d32380 .functor AND 1, L_0x555556d32710, L_0x555556d32170, C4<1>, C4<1>;
L_0x555556d32440 .functor OR 1, L_0x555556d32310, L_0x555556d32380, C4<0>, C4<0>;
L_0x555556d32550 .functor AND 1, L_0x555556d32710, L_0x555556d329a0, C4<1>, C4<1>;
L_0x555556d32600 .functor OR 1, L_0x555556d32440, L_0x555556d32550, C4<0>, C4<0>;
v0x555556c0d030_0 .net *"_ivl_0", 0 0, L_0x555556d32230;  1 drivers
v0x555556c0d130_0 .net *"_ivl_10", 0 0, L_0x555556d32550;  1 drivers
v0x555556c0d210_0 .net *"_ivl_4", 0 0, L_0x555556d32310;  1 drivers
v0x555556c0d300_0 .net *"_ivl_6", 0 0, L_0x555556d32380;  1 drivers
v0x555556c0d3e0_0 .net *"_ivl_8", 0 0, L_0x555556d32440;  1 drivers
v0x555556c0d510_0 .net "c_in", 0 0, L_0x555556d329a0;  1 drivers
v0x555556c0d5d0_0 .net "c_out", 0 0, L_0x555556d32600;  1 drivers
v0x555556c0d690_0 .net "s", 0 0, L_0x555556d322a0;  1 drivers
v0x555556c0d750_0 .net "x", 0 0, L_0x555556d32710;  1 drivers
v0x555556c0d8a0_0 .net "y", 0 0, L_0x555556d32170;  1 drivers
S_0x555556c0dec0 .scope module, "neg_b_im" "pos_2_neg" 18 84, 19 39 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556c0e0f0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556d33860 .functor NOT 8, L_0x555556d33c30, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556c0e280_0 .net *"_ivl_0", 7 0, L_0x555556d33860;  1 drivers
L_0x7f312abd30f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556c0e380_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd30f8;  1 drivers
v0x555556c0e460_0 .net "neg", 7 0, L_0x555556d339f0;  alias, 1 drivers
v0x555556c0e520_0 .net "pos", 7 0, L_0x555556d33c30;  alias, 1 drivers
L_0x555556d339f0 .arith/sum 8, L_0x555556d33860, L_0x7f312abd30f8;
S_0x555556c0e660 .scope module, "neg_b_re" "pos_2_neg" 18 77, 19 39 0, S_0x555556be7510;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556c0e840 .param/l "N" 0 19 40, +C4<00000000000000000000000000001000>;
L_0x555556d33750 .functor NOT 8, L_0x555556d33f00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556c0e950_0 .net *"_ivl_0", 7 0, L_0x555556d33750;  1 drivers
L_0x7f312abd30b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556c0ea50_0 .net/2u *"_ivl_2", 7 0, L_0x7f312abd30b0;  1 drivers
v0x555556c0eb30_0 .net "neg", 7 0, L_0x555556d337c0;  alias, 1 drivers
v0x555556c0ec20_0 .net "pos", 7 0, L_0x555556d33f00;  alias, 1 drivers
L_0x555556d337c0 .arith/sum 8, L_0x555556d33750, L_0x7f312abd30b0;
S_0x555556c0ed60 .scope module, "twid_mult" "twiddle_mult" 18 28, 20 1 0, S_0x555556be7510;
 .timescale -7 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556c0ef40 .param/l "CALC_I" 1 20 136, C4<11>;
P_0x555556c0ef80 .param/l "CALC_R" 1 20 135, C4<10>;
P_0x555556c0efc0 .param/l "CALC_Z" 1 20 134, C4<01>;
P_0x555556c0f000 .param/l "IDLE" 1 20 133, C4<00>;
v0x555556c3f1e0_0 .net *"_ivl_1", 0 0, L_0x555556d08bc0;  1 drivers
v0x555556c3f2c0_0 .net *"_ivl_17", 0 0, L_0x555556d1da50;  1 drivers
v0x555556c3f3a0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c3f470_0 .var "data_valid", 0 0;
v0x555556c3f510_0 .net "i_c", 7 0, L_0x555556d34070;  alias, 1 drivers
v0x555556c3f640_0 .net "i_c_minus_s", 8 0, L_0x555556d341f0;  alias, 1 drivers
v0x555556c3f720_0 .net "i_c_plus_s", 8 0, L_0x555556d33fa0;  alias, 1 drivers
v0x555556c3f800_0 .net "i_x", 7 0, L_0x555556d1ded0;  1 drivers
v0x555556c3f8e0_0 .net "i_y", 7 0, L_0x555556d1e000;  1 drivers
v0x555556c3f9c0_0 .var "o_Im_out", 7 0;
v0x555556c3faa0_0 .var "o_Re_out", 7 0;
v0x555556c3fb80_0 .var "reg_z", 16 0;
v0x555556c3fc60_0 .var "sel", 1 0;
v0x555556c3fd20_0 .net "start", 0 0, v0x555556c44ba0_0;  alias, 1 drivers
v0x555556c3fdc0_0 .var "start_mult", 0 0;
v0x555556c3fe60_0 .var "state", 1 0;
v0x555556c3ff20_0 .net "w_8Bit_mux", 7 0, v0x555556c3d880_0;  1 drivers
v0x555556c40140_0 .net "w_9Bit_mux", 8 0, v0x555556c3e0e0_0;  1 drivers
v0x555556c40250_0 .net "w_add_answer", 8 0, L_0x555556d080b0;  1 drivers
v0x555556c40310_0 .net "w_i_out", 7 0, L_0x555556d11a80;  1 drivers
v0x555556c403b0_0 .net "w_mult", 16 0, v0x555556c3caf0_0;  1 drivers
v0x555556c40450_0 .net "w_mult_dv", 0 0, v0x555556c3c760_0;  1 drivers
v0x555556c40520_0 .net "w_neg_y", 8 0, L_0x555556d1d8a0;  1 drivers
v0x555556c40610_0 .net "w_neg_z", 16 0, L_0x555556d1dce0;  1 drivers
v0x555556c406b0_0 .net "w_r_out", 7 0, L_0x555556d0ce30;  1 drivers
v0x555556c40780_0 .net "w_z", 16 0, v0x555556c3fb80_0;  1 drivers
L_0x555556d08bc0 .part L_0x555556d1ded0, 7, 1;
L_0x555556d08c60 .concat [ 8 1 0 0], L_0x555556d1ded0, L_0x555556d08bc0;
L_0x555556d0d100 .part v0x555556c3caf0_0, 7, 8;
L_0x555556d0d780 .part v0x555556c3fb80_0, 7, 8;
L_0x555556d11d50 .part v0x555556c3caf0_0, 7, 8;
L_0x555556d12380 .part L_0x555556d1dce0, 7, 8;
L_0x555556d124b0 .concat [ 8 8 8 0], L_0x555556d34070, L_0x555556d1e000, L_0x555556d1ded0;
L_0x555556d125a0 .concat [ 9 9 9 0], L_0x555556d080b0, L_0x555556d341f0, L_0x555556d33fa0;
L_0x555556d1da50 .part L_0x555556d1e000, 7, 1;
L_0x555556d1db40 .concat [ 8 1 0 0], L_0x555556d1e000, L_0x555556d1da50;
S_0x555556c0f310 .scope module, "adder_E" "N_bit_adder" 20 32, 19 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c0f4f0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001001>;
v0x555556c187f0_0 .net "answer", 8 0, L_0x555556d080b0;  alias, 1 drivers
v0x555556c188f0_0 .net "carry", 8 0, L_0x555556d08760;  1 drivers
v0x555556c189d0_0 .net "carry_out", 0 0, L_0x555556d08450;  1 drivers
v0x555556c18a70_0 .net "input1", 8 0, L_0x555556d08c60;  1 drivers
v0x555556c18b50_0 .net "input2", 8 0, L_0x555556d1d8a0;  alias, 1 drivers
L_0x555556d03d10 .part L_0x555556d08c60, 0, 1;
L_0x555556d03db0 .part L_0x555556d1d8a0, 0, 1;
L_0x555556d043e0 .part L_0x555556d08c60, 1, 1;
L_0x555556d04480 .part L_0x555556d1d8a0, 1, 1;
L_0x555556d04640 .part L_0x555556d08760, 0, 1;
L_0x555556d04c50 .part L_0x555556d08c60, 2, 1;
L_0x555556d04dc0 .part L_0x555556d1d8a0, 2, 1;
L_0x555556d04ef0 .part L_0x555556d08760, 1, 1;
L_0x555556d05370 .part L_0x555556d08c60, 3, 1;
L_0x555556d05530 .part L_0x555556d1d8a0, 3, 1;
L_0x555556d05660 .part L_0x555556d08760, 2, 1;
L_0x555556d05c30 .part L_0x555556d08c60, 4, 1;
L_0x555556d05dd0 .part L_0x555556d1d8a0, 4, 1;
L_0x555556d05f00 .part L_0x555556d08760, 3, 1;
L_0x555556d06520 .part L_0x555556d08c60, 5, 1;
L_0x555556d06650 .part L_0x555556d1d8a0, 5, 1;
L_0x555556d06920 .part L_0x555556d08760, 4, 1;
L_0x555556d06e60 .part L_0x555556d08c60, 6, 1;
L_0x555556d07030 .part L_0x555556d1d8a0, 6, 1;
L_0x555556d070d0 .part L_0x555556d08760, 5, 1;
L_0x555556d06f90 .part L_0x555556d08c60, 7, 1;
L_0x555556d078f0 .part L_0x555556d1d8a0, 7, 1;
L_0x555556d07200 .part L_0x555556d08760, 6, 1;
L_0x555556d07f80 .part L_0x555556d08c60, 8, 1;
L_0x555556d07990 .part L_0x555556d1d8a0, 8, 1;
L_0x555556d08210 .part L_0x555556d08760, 7, 1;
LS_0x555556d080b0_0_0 .concat8 [ 1 1 1 1], L_0x555556d03560, L_0x555556d03ec0, L_0x555556d047e0, L_0x555556ce48d0;
LS_0x555556d080b0_0_4 .concat8 [ 1 1 1 1], L_0x555556d05800, L_0x555556d06140, L_0x555556d06a30, L_0x555556d07320;
LS_0x555556d080b0_0_8 .concat8 [ 1 0 0 0], L_0x555556d07b50;
L_0x555556d080b0 .concat8 [ 4 4 1 0], LS_0x555556d080b0_0_0, LS_0x555556d080b0_0_4, LS_0x555556d080b0_0_8;
LS_0x555556d08760_0_0 .concat8 [ 1 1 1 1], L_0x555556d03c00, L_0x555556d042d0, L_0x555556d04b40, L_0x555556d05260;
LS_0x555556d08760_0_4 .concat8 [ 1 1 1 1], L_0x555556d05b20, L_0x555556d06410, L_0x555556d06d50, L_0x555556d07640;
LS_0x555556d08760_0_8 .concat8 [ 1 0 0 0], L_0x555556d07e70;
L_0x555556d08760 .concat8 [ 4 4 1 0], LS_0x555556d08760_0_0, LS_0x555556d08760_0_4, LS_0x555556d08760_0_8;
L_0x555556d08450 .part L_0x555556d08760, 8, 1;
S_0x555556c0f660 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c0f880 .param/l "i" 0 19 14, +C4<00>;
S_0x555556c0f960 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556c0f660;
 .timescale -12 -12;
S_0x555556c0fb40 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556c0f960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d03560 .functor XOR 1, L_0x555556d03d10, L_0x555556d03db0, C4<0>, C4<0>;
L_0x555556d03c00 .functor AND 1, L_0x555556d03d10, L_0x555556d03db0, C4<1>, C4<1>;
v0x555556c0fde0_0 .net "c", 0 0, L_0x555556d03c00;  1 drivers
v0x555556c0fec0_0 .net "s", 0 0, L_0x555556d03560;  1 drivers
v0x555556c0ff80_0 .net "x", 0 0, L_0x555556d03d10;  1 drivers
v0x555556c10050_0 .net "y", 0 0, L_0x555556d03db0;  1 drivers
S_0x555556c101c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c103e0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556c104a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c101c0;
 .timescale -12 -12;
S_0x555556c10680 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c104a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d03e50 .functor XOR 1, L_0x555556d043e0, L_0x555556d04480, C4<0>, C4<0>;
L_0x555556d03ec0 .functor XOR 1, L_0x555556d03e50, L_0x555556d04640, C4<0>, C4<0>;
L_0x555556d03f80 .functor AND 1, L_0x555556d04480, L_0x555556d04640, C4<1>, C4<1>;
L_0x555556d04090 .functor AND 1, L_0x555556d043e0, L_0x555556d04480, C4<1>, C4<1>;
L_0x555556d04150 .functor OR 1, L_0x555556d03f80, L_0x555556d04090, C4<0>, C4<0>;
L_0x555556d04260 .functor AND 1, L_0x555556d043e0, L_0x555556d04640, C4<1>, C4<1>;
L_0x555556d042d0 .functor OR 1, L_0x555556d04150, L_0x555556d04260, C4<0>, C4<0>;
v0x555556c10900_0 .net *"_ivl_0", 0 0, L_0x555556d03e50;  1 drivers
v0x555556c10a00_0 .net *"_ivl_10", 0 0, L_0x555556d04260;  1 drivers
v0x555556c10ae0_0 .net *"_ivl_4", 0 0, L_0x555556d03f80;  1 drivers
v0x555556c10bd0_0 .net *"_ivl_6", 0 0, L_0x555556d04090;  1 drivers
v0x555556c10cb0_0 .net *"_ivl_8", 0 0, L_0x555556d04150;  1 drivers
v0x555556c10de0_0 .net "c_in", 0 0, L_0x555556d04640;  1 drivers
v0x555556c10ea0_0 .net "c_out", 0 0, L_0x555556d042d0;  1 drivers
v0x555556c10f60_0 .net "s", 0 0, L_0x555556d03ec0;  1 drivers
v0x555556c11020_0 .net "x", 0 0, L_0x555556d043e0;  1 drivers
v0x555556c110e0_0 .net "y", 0 0, L_0x555556d04480;  1 drivers
S_0x555556c11240 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c113f0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556c114b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c11240;
 .timescale -12 -12;
S_0x555556c11690 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c114b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d04770 .functor XOR 1, L_0x555556d04c50, L_0x555556d04dc0, C4<0>, C4<0>;
L_0x555556d047e0 .functor XOR 1, L_0x555556d04770, L_0x555556d04ef0, C4<0>, C4<0>;
L_0x555556d04850 .functor AND 1, L_0x555556d04dc0, L_0x555556d04ef0, C4<1>, C4<1>;
L_0x555556d048c0 .functor AND 1, L_0x555556d04c50, L_0x555556d04dc0, C4<1>, C4<1>;
L_0x555556d04980 .functor OR 1, L_0x555556d04850, L_0x555556d048c0, C4<0>, C4<0>;
L_0x555556d04a90 .functor AND 1, L_0x555556d04c50, L_0x555556d04ef0, C4<1>, C4<1>;
L_0x555556d04b40 .functor OR 1, L_0x555556d04980, L_0x555556d04a90, C4<0>, C4<0>;
v0x555556c11940_0 .net *"_ivl_0", 0 0, L_0x555556d04770;  1 drivers
v0x555556c11a40_0 .net *"_ivl_10", 0 0, L_0x555556d04a90;  1 drivers
v0x555556c11b20_0 .net *"_ivl_4", 0 0, L_0x555556d04850;  1 drivers
v0x555556c11c10_0 .net *"_ivl_6", 0 0, L_0x555556d048c0;  1 drivers
v0x555556c11cf0_0 .net *"_ivl_8", 0 0, L_0x555556d04980;  1 drivers
v0x555556c11e20_0 .net "c_in", 0 0, L_0x555556d04ef0;  1 drivers
v0x555556c11ee0_0 .net "c_out", 0 0, L_0x555556d04b40;  1 drivers
v0x555556c11fa0_0 .net "s", 0 0, L_0x555556d047e0;  1 drivers
v0x555556c12060_0 .net "x", 0 0, L_0x555556d04c50;  1 drivers
v0x555556c121b0_0 .net "y", 0 0, L_0x555556d04dc0;  1 drivers
S_0x555556c12310 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c124c0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556c125a0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c12310;
 .timescale -12 -12;
S_0x555556c12780 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c125a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556cc4cd0 .functor XOR 1, L_0x555556d05370, L_0x555556d05530, C4<0>, C4<0>;
L_0x555556ce48d0 .functor XOR 1, L_0x555556cc4cd0, L_0x555556d05660, C4<0>, C4<0>;
L_0x555556d00220 .functor AND 1, L_0x555556d05530, L_0x555556d05660, C4<1>, C4<1>;
L_0x555556d05020 .functor AND 1, L_0x555556d05370, L_0x555556d05530, C4<1>, C4<1>;
L_0x555556d050e0 .functor OR 1, L_0x555556d00220, L_0x555556d05020, C4<0>, C4<0>;
L_0x555556d051f0 .functor AND 1, L_0x555556d05370, L_0x555556d05660, C4<1>, C4<1>;
L_0x555556d05260 .functor OR 1, L_0x555556d050e0, L_0x555556d051f0, C4<0>, C4<0>;
v0x555556c12a00_0 .net *"_ivl_0", 0 0, L_0x555556cc4cd0;  1 drivers
v0x555556c12b00_0 .net *"_ivl_10", 0 0, L_0x555556d051f0;  1 drivers
v0x555556c12be0_0 .net *"_ivl_4", 0 0, L_0x555556d00220;  1 drivers
v0x555556c12cd0_0 .net *"_ivl_6", 0 0, L_0x555556d05020;  1 drivers
v0x555556c12db0_0 .net *"_ivl_8", 0 0, L_0x555556d050e0;  1 drivers
v0x555556c12ee0_0 .net "c_in", 0 0, L_0x555556d05660;  1 drivers
v0x555556c12fa0_0 .net "c_out", 0 0, L_0x555556d05260;  1 drivers
v0x555556c13060_0 .net "s", 0 0, L_0x555556ce48d0;  1 drivers
v0x555556c13120_0 .net "x", 0 0, L_0x555556d05370;  1 drivers
v0x555556c13270_0 .net "y", 0 0, L_0x555556d05530;  1 drivers
S_0x555556c133d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c135d0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556c136b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c133d0;
 .timescale -12 -12;
S_0x555556c13890 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c136b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d05790 .functor XOR 1, L_0x555556d05c30, L_0x555556d05dd0, C4<0>, C4<0>;
L_0x555556d05800 .functor XOR 1, L_0x555556d05790, L_0x555556d05f00, C4<0>, C4<0>;
L_0x555556d05870 .functor AND 1, L_0x555556d05dd0, L_0x555556d05f00, C4<1>, C4<1>;
L_0x555556d058e0 .functor AND 1, L_0x555556d05c30, L_0x555556d05dd0, C4<1>, C4<1>;
L_0x555556d059a0 .functor OR 1, L_0x555556d05870, L_0x555556d058e0, C4<0>, C4<0>;
L_0x555556d05ab0 .functor AND 1, L_0x555556d05c30, L_0x555556d05f00, C4<1>, C4<1>;
L_0x555556d05b20 .functor OR 1, L_0x555556d059a0, L_0x555556d05ab0, C4<0>, C4<0>;
v0x555556c13b10_0 .net *"_ivl_0", 0 0, L_0x555556d05790;  1 drivers
v0x555556c13c10_0 .net *"_ivl_10", 0 0, L_0x555556d05ab0;  1 drivers
v0x555556c13cf0_0 .net *"_ivl_4", 0 0, L_0x555556d05870;  1 drivers
v0x555556c13db0_0 .net *"_ivl_6", 0 0, L_0x555556d058e0;  1 drivers
v0x555556c13e90_0 .net *"_ivl_8", 0 0, L_0x555556d059a0;  1 drivers
v0x555556c13fc0_0 .net "c_in", 0 0, L_0x555556d05f00;  1 drivers
v0x555556c14080_0 .net "c_out", 0 0, L_0x555556d05b20;  1 drivers
v0x555556c14140_0 .net "s", 0 0, L_0x555556d05800;  1 drivers
v0x555556c14200_0 .net "x", 0 0, L_0x555556d05c30;  1 drivers
v0x555556c14350_0 .net "y", 0 0, L_0x555556d05dd0;  1 drivers
S_0x555556c144b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c14660 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556c14740 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c144b0;
 .timescale -12 -12;
S_0x555556c14920 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c14740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d05d60 .functor XOR 1, L_0x555556d06520, L_0x555556d06650, C4<0>, C4<0>;
L_0x555556d06140 .functor XOR 1, L_0x555556d05d60, L_0x555556d06920, C4<0>, C4<0>;
L_0x555556d061b0 .functor AND 1, L_0x555556d06650, L_0x555556d06920, C4<1>, C4<1>;
L_0x555556d06220 .functor AND 1, L_0x555556d06520, L_0x555556d06650, C4<1>, C4<1>;
L_0x555556d06290 .functor OR 1, L_0x555556d061b0, L_0x555556d06220, C4<0>, C4<0>;
L_0x555556d063a0 .functor AND 1, L_0x555556d06520, L_0x555556d06920, C4<1>, C4<1>;
L_0x555556d06410 .functor OR 1, L_0x555556d06290, L_0x555556d063a0, C4<0>, C4<0>;
v0x555556c14ba0_0 .net *"_ivl_0", 0 0, L_0x555556d05d60;  1 drivers
v0x555556c14ca0_0 .net *"_ivl_10", 0 0, L_0x555556d063a0;  1 drivers
v0x555556c14d80_0 .net *"_ivl_4", 0 0, L_0x555556d061b0;  1 drivers
v0x555556c14e70_0 .net *"_ivl_6", 0 0, L_0x555556d06220;  1 drivers
v0x555556c14f50_0 .net *"_ivl_8", 0 0, L_0x555556d06290;  1 drivers
v0x555556c15080_0 .net "c_in", 0 0, L_0x555556d06920;  1 drivers
v0x555556c15140_0 .net "c_out", 0 0, L_0x555556d06410;  1 drivers
v0x555556c15200_0 .net "s", 0 0, L_0x555556d06140;  1 drivers
v0x555556c152c0_0 .net "x", 0 0, L_0x555556d06520;  1 drivers
v0x555556c15410_0 .net "y", 0 0, L_0x555556d06650;  1 drivers
S_0x555556c15570 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c15720 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c15800 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c15570;
 .timescale -12 -12;
S_0x555556c159e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c15800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d069c0 .functor XOR 1, L_0x555556d06e60, L_0x555556d07030, C4<0>, C4<0>;
L_0x555556d06a30 .functor XOR 1, L_0x555556d069c0, L_0x555556d070d0, C4<0>, C4<0>;
L_0x555556d06aa0 .functor AND 1, L_0x555556d07030, L_0x555556d070d0, C4<1>, C4<1>;
L_0x555556d06b10 .functor AND 1, L_0x555556d06e60, L_0x555556d07030, C4<1>, C4<1>;
L_0x555556d06bd0 .functor OR 1, L_0x555556d06aa0, L_0x555556d06b10, C4<0>, C4<0>;
L_0x555556d06ce0 .functor AND 1, L_0x555556d06e60, L_0x555556d070d0, C4<1>, C4<1>;
L_0x555556d06d50 .functor OR 1, L_0x555556d06bd0, L_0x555556d06ce0, C4<0>, C4<0>;
v0x555556c15c60_0 .net *"_ivl_0", 0 0, L_0x555556d069c0;  1 drivers
v0x555556c15d60_0 .net *"_ivl_10", 0 0, L_0x555556d06ce0;  1 drivers
v0x555556c15e40_0 .net *"_ivl_4", 0 0, L_0x555556d06aa0;  1 drivers
v0x555556c15f30_0 .net *"_ivl_6", 0 0, L_0x555556d06b10;  1 drivers
v0x555556c16010_0 .net *"_ivl_8", 0 0, L_0x555556d06bd0;  1 drivers
v0x555556c16140_0 .net "c_in", 0 0, L_0x555556d070d0;  1 drivers
v0x555556c16200_0 .net "c_out", 0 0, L_0x555556d06d50;  1 drivers
v0x555556c162c0_0 .net "s", 0 0, L_0x555556d06a30;  1 drivers
v0x555556c16380_0 .net "x", 0 0, L_0x555556d06e60;  1 drivers
v0x555556c164d0_0 .net "y", 0 0, L_0x555556d07030;  1 drivers
S_0x555556c16630 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c167e0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c168c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c16630;
 .timescale -12 -12;
S_0x555556c16aa0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c168c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d072b0 .functor XOR 1, L_0x555556d06f90, L_0x555556d078f0, C4<0>, C4<0>;
L_0x555556d07320 .functor XOR 1, L_0x555556d072b0, L_0x555556d07200, C4<0>, C4<0>;
L_0x555556d07390 .functor AND 1, L_0x555556d078f0, L_0x555556d07200, C4<1>, C4<1>;
L_0x555556d07400 .functor AND 1, L_0x555556d06f90, L_0x555556d078f0, C4<1>, C4<1>;
L_0x555556d074c0 .functor OR 1, L_0x555556d07390, L_0x555556d07400, C4<0>, C4<0>;
L_0x555556d075d0 .functor AND 1, L_0x555556d06f90, L_0x555556d07200, C4<1>, C4<1>;
L_0x555556d07640 .functor OR 1, L_0x555556d074c0, L_0x555556d075d0, C4<0>, C4<0>;
v0x555556c16d20_0 .net *"_ivl_0", 0 0, L_0x555556d072b0;  1 drivers
v0x555556c16e20_0 .net *"_ivl_10", 0 0, L_0x555556d075d0;  1 drivers
v0x555556c16f00_0 .net *"_ivl_4", 0 0, L_0x555556d07390;  1 drivers
v0x555556c16ff0_0 .net *"_ivl_6", 0 0, L_0x555556d07400;  1 drivers
v0x555556c170d0_0 .net *"_ivl_8", 0 0, L_0x555556d074c0;  1 drivers
v0x555556c17200_0 .net "c_in", 0 0, L_0x555556d07200;  1 drivers
v0x555556c172c0_0 .net "c_out", 0 0, L_0x555556d07640;  1 drivers
v0x555556c17380_0 .net "s", 0 0, L_0x555556d07320;  1 drivers
v0x555556c17440_0 .net "x", 0 0, L_0x555556d06f90;  1 drivers
v0x555556c17590_0 .net "y", 0 0, L_0x555556d078f0;  1 drivers
S_0x555556c176f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556c0f310;
 .timescale -12 -12;
P_0x555556c13580 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556c179c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c176f0;
 .timescale -12 -12;
S_0x555556c17ba0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c179c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d07ae0 .functor XOR 1, L_0x555556d07f80, L_0x555556d07990, C4<0>, C4<0>;
L_0x555556d07b50 .functor XOR 1, L_0x555556d07ae0, L_0x555556d08210, C4<0>, C4<0>;
L_0x555556d07bc0 .functor AND 1, L_0x555556d07990, L_0x555556d08210, C4<1>, C4<1>;
L_0x555556d07c30 .functor AND 1, L_0x555556d07f80, L_0x555556d07990, C4<1>, C4<1>;
L_0x555556d07cf0 .functor OR 1, L_0x555556d07bc0, L_0x555556d07c30, C4<0>, C4<0>;
L_0x555556d07e00 .functor AND 1, L_0x555556d07f80, L_0x555556d08210, C4<1>, C4<1>;
L_0x555556d07e70 .functor OR 1, L_0x555556d07cf0, L_0x555556d07e00, C4<0>, C4<0>;
v0x555556c17e20_0 .net *"_ivl_0", 0 0, L_0x555556d07ae0;  1 drivers
v0x555556c17f20_0 .net *"_ivl_10", 0 0, L_0x555556d07e00;  1 drivers
v0x555556c18000_0 .net *"_ivl_4", 0 0, L_0x555556d07bc0;  1 drivers
v0x555556c180f0_0 .net *"_ivl_6", 0 0, L_0x555556d07c30;  1 drivers
v0x555556c181d0_0 .net *"_ivl_8", 0 0, L_0x555556d07cf0;  1 drivers
v0x555556c18300_0 .net "c_in", 0 0, L_0x555556d08210;  1 drivers
v0x555556c183c0_0 .net "c_out", 0 0, L_0x555556d07e70;  1 drivers
v0x555556c18480_0 .net "s", 0 0, L_0x555556d07b50;  1 drivers
v0x555556c18540_0 .net "x", 0 0, L_0x555556d07f80;  1 drivers
v0x555556c18690_0 .net "y", 0 0, L_0x555556d07990;  1 drivers
S_0x555556c18cb0 .scope module, "adder_I" "N_bit_adder" 20 49, 19 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c18eb0 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556c210f0_0 .net "answer", 7 0, L_0x555556d11a80;  alias, 1 drivers
v0x555556c211f0_0 .net "carry", 7 0, L_0x555556d119c0;  1 drivers
v0x555556c212d0_0 .net "carry_out", 0 0, L_0x555556d12200;  1 drivers
v0x555556c21370_0 .net "input1", 7 0, L_0x555556d11d50;  1 drivers
v0x555556c21450_0 .net "input2", 7 0, L_0x555556d12380;  1 drivers
L_0x555556d0d9f0 .part L_0x555556d11d50, 0, 1;
L_0x555556d0da90 .part L_0x555556d12380, 0, 1;
L_0x555556d0e100 .part L_0x555556d11d50, 1, 1;
L_0x555556d0e1a0 .part L_0x555556d12380, 1, 1;
L_0x555556d0e2d0 .part L_0x555556d119c0, 0, 1;
L_0x555556d0e980 .part L_0x555556d11d50, 2, 1;
L_0x555556d0eaf0 .part L_0x555556d12380, 2, 1;
L_0x555556d0ec20 .part L_0x555556d119c0, 1, 1;
L_0x555556d0f290 .part L_0x555556d11d50, 3, 1;
L_0x555556d0f450 .part L_0x555556d12380, 3, 1;
L_0x555556d0f670 .part L_0x555556d119c0, 2, 1;
L_0x555556d0fb90 .part L_0x555556d11d50, 4, 1;
L_0x555556d0fd30 .part L_0x555556d12380, 4, 1;
L_0x555556d0fe60 .part L_0x555556d119c0, 3, 1;
L_0x555556d10440 .part L_0x555556d11d50, 5, 1;
L_0x555556d10570 .part L_0x555556d12380, 5, 1;
L_0x555556d10730 .part L_0x555556d119c0, 4, 1;
L_0x555556d10d40 .part L_0x555556d11d50, 6, 1;
L_0x555556d10f10 .part L_0x555556d12380, 6, 1;
L_0x555556d10fb0 .part L_0x555556d119c0, 5, 1;
L_0x555556d10e70 .part L_0x555556d11d50, 7, 1;
L_0x555556d11810 .part L_0x555556d12380, 7, 1;
L_0x555556d110e0 .part L_0x555556d119c0, 6, 1;
LS_0x555556d11a80_0_0 .concat8 [ 1 1 1 1], L_0x555556d0d870, L_0x555556d0dba0, L_0x555556d0e470, L_0x555556d0ee10;
LS_0x555556d11a80_0_4 .concat8 [ 1 1 1 1], L_0x555556d0f810, L_0x555556d10020, L_0x555556d108d0, L_0x555556d11200;
L_0x555556d11a80 .concat8 [ 4 4 0 0], LS_0x555556d11a80_0_0, LS_0x555556d11a80_0_4;
LS_0x555556d119c0_0_0 .concat8 [ 1 1 1 1], L_0x555556d0d8e0, L_0x555556d0dff0, L_0x555556d0e870, L_0x555556d0f180;
LS_0x555556d119c0_0_4 .concat8 [ 1 1 1 1], L_0x555556d0fa80, L_0x555556d10330, L_0x555556d10c30, L_0x555556d11560;
L_0x555556d119c0 .concat8 [ 4 4 0 0], LS_0x555556d119c0_0_0, LS_0x555556d119c0_0_4;
L_0x555556d12200 .part L_0x555556d119c0, 7, 1;
S_0x555556c19080 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c19280 .param/l "i" 0 19 14, +C4<00>;
S_0x555556c19360 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556c19080;
 .timescale -12 -12;
S_0x555556c19540 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556c19360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d0d870 .functor XOR 1, L_0x555556d0d9f0, L_0x555556d0da90, C4<0>, C4<0>;
L_0x555556d0d8e0 .functor AND 1, L_0x555556d0d9f0, L_0x555556d0da90, C4<1>, C4<1>;
v0x555556c197e0_0 .net "c", 0 0, L_0x555556d0d8e0;  1 drivers
v0x555556c198c0_0 .net "s", 0 0, L_0x555556d0d870;  1 drivers
v0x555556c19980_0 .net "x", 0 0, L_0x555556d0d9f0;  1 drivers
v0x555556c19a50_0 .net "y", 0 0, L_0x555556d0da90;  1 drivers
S_0x555556c19bc0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c19de0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556c19ea0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c19bc0;
 .timescale -12 -12;
S_0x555556c1a080 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c19ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0db30 .functor XOR 1, L_0x555556d0e100, L_0x555556d0e1a0, C4<0>, C4<0>;
L_0x555556d0dba0 .functor XOR 1, L_0x555556d0db30, L_0x555556d0e2d0, C4<0>, C4<0>;
L_0x555556d0dc60 .functor AND 1, L_0x555556d0e1a0, L_0x555556d0e2d0, C4<1>, C4<1>;
L_0x555556d0dd70 .functor AND 1, L_0x555556d0e100, L_0x555556d0e1a0, C4<1>, C4<1>;
L_0x555556d0de30 .functor OR 1, L_0x555556d0dc60, L_0x555556d0dd70, C4<0>, C4<0>;
L_0x555556d0df40 .functor AND 1, L_0x555556d0e100, L_0x555556d0e2d0, C4<1>, C4<1>;
L_0x555556d0dff0 .functor OR 1, L_0x555556d0de30, L_0x555556d0df40, C4<0>, C4<0>;
v0x555556c1a300_0 .net *"_ivl_0", 0 0, L_0x555556d0db30;  1 drivers
v0x555556c1a400_0 .net *"_ivl_10", 0 0, L_0x555556d0df40;  1 drivers
v0x555556c1a4e0_0 .net *"_ivl_4", 0 0, L_0x555556d0dc60;  1 drivers
v0x555556c1a5d0_0 .net *"_ivl_6", 0 0, L_0x555556d0dd70;  1 drivers
v0x555556c1a6b0_0 .net *"_ivl_8", 0 0, L_0x555556d0de30;  1 drivers
v0x555556c1a7e0_0 .net "c_in", 0 0, L_0x555556d0e2d0;  1 drivers
v0x555556c1a8a0_0 .net "c_out", 0 0, L_0x555556d0dff0;  1 drivers
v0x555556c1a960_0 .net "s", 0 0, L_0x555556d0dba0;  1 drivers
v0x555556c1aa20_0 .net "x", 0 0, L_0x555556d0e100;  1 drivers
v0x555556c1aae0_0 .net "y", 0 0, L_0x555556d0e1a0;  1 drivers
S_0x555556c1ac40 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c1adf0 .param/l "i" 0 19 14, +C4<010>;
S_0x555556c1aeb0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c1ac40;
 .timescale -12 -12;
S_0x555556c1b090 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c1aeb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0e400 .functor XOR 1, L_0x555556d0e980, L_0x555556d0eaf0, C4<0>, C4<0>;
L_0x555556d0e470 .functor XOR 1, L_0x555556d0e400, L_0x555556d0ec20, C4<0>, C4<0>;
L_0x555556d0e4e0 .functor AND 1, L_0x555556d0eaf0, L_0x555556d0ec20, C4<1>, C4<1>;
L_0x555556d0e5f0 .functor AND 1, L_0x555556d0e980, L_0x555556d0eaf0, C4<1>, C4<1>;
L_0x555556d0e6b0 .functor OR 1, L_0x555556d0e4e0, L_0x555556d0e5f0, C4<0>, C4<0>;
L_0x555556d0e7c0 .functor AND 1, L_0x555556d0e980, L_0x555556d0ec20, C4<1>, C4<1>;
L_0x555556d0e870 .functor OR 1, L_0x555556d0e6b0, L_0x555556d0e7c0, C4<0>, C4<0>;
v0x555556c1b340_0 .net *"_ivl_0", 0 0, L_0x555556d0e400;  1 drivers
v0x555556c1b440_0 .net *"_ivl_10", 0 0, L_0x555556d0e7c0;  1 drivers
v0x555556c1b520_0 .net *"_ivl_4", 0 0, L_0x555556d0e4e0;  1 drivers
v0x555556c1b610_0 .net *"_ivl_6", 0 0, L_0x555556d0e5f0;  1 drivers
v0x555556c1b6f0_0 .net *"_ivl_8", 0 0, L_0x555556d0e6b0;  1 drivers
v0x555556c1b820_0 .net "c_in", 0 0, L_0x555556d0ec20;  1 drivers
v0x555556c1b8e0_0 .net "c_out", 0 0, L_0x555556d0e870;  1 drivers
v0x555556c1b9a0_0 .net "s", 0 0, L_0x555556d0e470;  1 drivers
v0x555556c1ba60_0 .net "x", 0 0, L_0x555556d0e980;  1 drivers
v0x555556c1bbb0_0 .net "y", 0 0, L_0x555556d0eaf0;  1 drivers
S_0x555556c1bd10 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c1bec0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556c1bfa0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c1bd10;
 .timescale -12 -12;
S_0x555556c1c180 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c1bfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0eda0 .functor XOR 1, L_0x555556d0f290, L_0x555556d0f450, C4<0>, C4<0>;
L_0x555556d0ee10 .functor XOR 1, L_0x555556d0eda0, L_0x555556d0f670, C4<0>, C4<0>;
L_0x555556d0ee80 .functor AND 1, L_0x555556d0f450, L_0x555556d0f670, C4<1>, C4<1>;
L_0x555556d0ef40 .functor AND 1, L_0x555556d0f290, L_0x555556d0f450, C4<1>, C4<1>;
L_0x555556d0f000 .functor OR 1, L_0x555556d0ee80, L_0x555556d0ef40, C4<0>, C4<0>;
L_0x555556d0f110 .functor AND 1, L_0x555556d0f290, L_0x555556d0f670, C4<1>, C4<1>;
L_0x555556d0f180 .functor OR 1, L_0x555556d0f000, L_0x555556d0f110, C4<0>, C4<0>;
v0x555556c1c400_0 .net *"_ivl_0", 0 0, L_0x555556d0eda0;  1 drivers
v0x555556c1c500_0 .net *"_ivl_10", 0 0, L_0x555556d0f110;  1 drivers
v0x555556c1c5e0_0 .net *"_ivl_4", 0 0, L_0x555556d0ee80;  1 drivers
v0x555556c1c6d0_0 .net *"_ivl_6", 0 0, L_0x555556d0ef40;  1 drivers
v0x555556c1c7b0_0 .net *"_ivl_8", 0 0, L_0x555556d0f000;  1 drivers
v0x555556c1c8e0_0 .net "c_in", 0 0, L_0x555556d0f670;  1 drivers
v0x555556c1c9a0_0 .net "c_out", 0 0, L_0x555556d0f180;  1 drivers
v0x555556c1ca60_0 .net "s", 0 0, L_0x555556d0ee10;  1 drivers
v0x555556c1cb20_0 .net "x", 0 0, L_0x555556d0f290;  1 drivers
v0x555556c1cc70_0 .net "y", 0 0, L_0x555556d0f450;  1 drivers
S_0x555556c1cdd0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c1cfd0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556c1d0b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c1cdd0;
 .timescale -12 -12;
S_0x555556c1d290 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c1d0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0f7a0 .functor XOR 1, L_0x555556d0fb90, L_0x555556d0fd30, C4<0>, C4<0>;
L_0x555556d0f810 .functor XOR 1, L_0x555556d0f7a0, L_0x555556d0fe60, C4<0>, C4<0>;
L_0x555556d0f880 .functor AND 1, L_0x555556d0fd30, L_0x555556d0fe60, C4<1>, C4<1>;
L_0x555556d0f8f0 .functor AND 1, L_0x555556d0fb90, L_0x555556d0fd30, C4<1>, C4<1>;
L_0x555556d0f960 .functor OR 1, L_0x555556d0f880, L_0x555556d0f8f0, C4<0>, C4<0>;
L_0x555556d0f9d0 .functor AND 1, L_0x555556d0fb90, L_0x555556d0fe60, C4<1>, C4<1>;
L_0x555556d0fa80 .functor OR 1, L_0x555556d0f960, L_0x555556d0f9d0, C4<0>, C4<0>;
v0x555556c1d510_0 .net *"_ivl_0", 0 0, L_0x555556d0f7a0;  1 drivers
v0x555556c1d610_0 .net *"_ivl_10", 0 0, L_0x555556d0f9d0;  1 drivers
v0x555556c1d6f0_0 .net *"_ivl_4", 0 0, L_0x555556d0f880;  1 drivers
v0x555556c1d7b0_0 .net *"_ivl_6", 0 0, L_0x555556d0f8f0;  1 drivers
v0x555556c1d890_0 .net *"_ivl_8", 0 0, L_0x555556d0f960;  1 drivers
v0x555556c1d9c0_0 .net "c_in", 0 0, L_0x555556d0fe60;  1 drivers
v0x555556c1da80_0 .net "c_out", 0 0, L_0x555556d0fa80;  1 drivers
v0x555556c1db40_0 .net "s", 0 0, L_0x555556d0f810;  1 drivers
v0x555556c1dc00_0 .net "x", 0 0, L_0x555556d0fb90;  1 drivers
v0x555556c1dd50_0 .net "y", 0 0, L_0x555556d0fd30;  1 drivers
S_0x555556c1deb0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c1e060 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556c1e140 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c1deb0;
 .timescale -12 -12;
S_0x555556c1e320 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c1e140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0fcc0 .functor XOR 1, L_0x555556d10440, L_0x555556d10570, C4<0>, C4<0>;
L_0x555556d10020 .functor XOR 1, L_0x555556d0fcc0, L_0x555556d10730, C4<0>, C4<0>;
L_0x555556d10090 .functor AND 1, L_0x555556d10570, L_0x555556d10730, C4<1>, C4<1>;
L_0x555556d10100 .functor AND 1, L_0x555556d10440, L_0x555556d10570, C4<1>, C4<1>;
L_0x555556d10170 .functor OR 1, L_0x555556d10090, L_0x555556d10100, C4<0>, C4<0>;
L_0x555556d10280 .functor AND 1, L_0x555556d10440, L_0x555556d10730, C4<1>, C4<1>;
L_0x555556d10330 .functor OR 1, L_0x555556d10170, L_0x555556d10280, C4<0>, C4<0>;
v0x555556c1e5a0_0 .net *"_ivl_0", 0 0, L_0x555556d0fcc0;  1 drivers
v0x555556c1e6a0_0 .net *"_ivl_10", 0 0, L_0x555556d10280;  1 drivers
v0x555556c1e780_0 .net *"_ivl_4", 0 0, L_0x555556d10090;  1 drivers
v0x555556c1e870_0 .net *"_ivl_6", 0 0, L_0x555556d10100;  1 drivers
v0x555556c1e950_0 .net *"_ivl_8", 0 0, L_0x555556d10170;  1 drivers
v0x555556c1ea80_0 .net "c_in", 0 0, L_0x555556d10730;  1 drivers
v0x555556c1eb40_0 .net "c_out", 0 0, L_0x555556d10330;  1 drivers
v0x555556c1ec00_0 .net "s", 0 0, L_0x555556d10020;  1 drivers
v0x555556c1ecc0_0 .net "x", 0 0, L_0x555556d10440;  1 drivers
v0x555556c1ee10_0 .net "y", 0 0, L_0x555556d10570;  1 drivers
S_0x555556c1ef70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c1f120 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c1f200 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c1ef70;
 .timescale -12 -12;
S_0x555556c1f3e0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c1f200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d10860 .functor XOR 1, L_0x555556d10d40, L_0x555556d10f10, C4<0>, C4<0>;
L_0x555556d108d0 .functor XOR 1, L_0x555556d10860, L_0x555556d10fb0, C4<0>, C4<0>;
L_0x555556d10940 .functor AND 1, L_0x555556d10f10, L_0x555556d10fb0, C4<1>, C4<1>;
L_0x555556d109b0 .functor AND 1, L_0x555556d10d40, L_0x555556d10f10, C4<1>, C4<1>;
L_0x555556d10a70 .functor OR 1, L_0x555556d10940, L_0x555556d109b0, C4<0>, C4<0>;
L_0x555556d10b80 .functor AND 1, L_0x555556d10d40, L_0x555556d10fb0, C4<1>, C4<1>;
L_0x555556d10c30 .functor OR 1, L_0x555556d10a70, L_0x555556d10b80, C4<0>, C4<0>;
v0x555556c1f660_0 .net *"_ivl_0", 0 0, L_0x555556d10860;  1 drivers
v0x555556c1f760_0 .net *"_ivl_10", 0 0, L_0x555556d10b80;  1 drivers
v0x555556c1f840_0 .net *"_ivl_4", 0 0, L_0x555556d10940;  1 drivers
v0x555556c1f930_0 .net *"_ivl_6", 0 0, L_0x555556d109b0;  1 drivers
v0x555556c1fa10_0 .net *"_ivl_8", 0 0, L_0x555556d10a70;  1 drivers
v0x555556c1fb40_0 .net "c_in", 0 0, L_0x555556d10fb0;  1 drivers
v0x555556c1fc00_0 .net "c_out", 0 0, L_0x555556d10c30;  1 drivers
v0x555556c1fcc0_0 .net "s", 0 0, L_0x555556d108d0;  1 drivers
v0x555556c1fd80_0 .net "x", 0 0, L_0x555556d10d40;  1 drivers
v0x555556c1fed0_0 .net "y", 0 0, L_0x555556d10f10;  1 drivers
S_0x555556c20030 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556c18cb0;
 .timescale -12 -12;
P_0x555556c201e0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c202c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c20030;
 .timescale -12 -12;
S_0x555556c204a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c202c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d11190 .functor XOR 1, L_0x555556d10e70, L_0x555556d11810, C4<0>, C4<0>;
L_0x555556d11200 .functor XOR 1, L_0x555556d11190, L_0x555556d110e0, C4<0>, C4<0>;
L_0x555556d11270 .functor AND 1, L_0x555556d11810, L_0x555556d110e0, C4<1>, C4<1>;
L_0x555556d112e0 .functor AND 1, L_0x555556d10e70, L_0x555556d11810, C4<1>, C4<1>;
L_0x555556d113a0 .functor OR 1, L_0x555556d11270, L_0x555556d112e0, C4<0>, C4<0>;
L_0x555556d114b0 .functor AND 1, L_0x555556d10e70, L_0x555556d110e0, C4<1>, C4<1>;
L_0x555556d11560 .functor OR 1, L_0x555556d113a0, L_0x555556d114b0, C4<0>, C4<0>;
v0x555556c20720_0 .net *"_ivl_0", 0 0, L_0x555556d11190;  1 drivers
v0x555556c20820_0 .net *"_ivl_10", 0 0, L_0x555556d114b0;  1 drivers
v0x555556c20900_0 .net *"_ivl_4", 0 0, L_0x555556d11270;  1 drivers
v0x555556c209f0_0 .net *"_ivl_6", 0 0, L_0x555556d112e0;  1 drivers
v0x555556c20ad0_0 .net *"_ivl_8", 0 0, L_0x555556d113a0;  1 drivers
v0x555556c20c00_0 .net "c_in", 0 0, L_0x555556d110e0;  1 drivers
v0x555556c20cc0_0 .net "c_out", 0 0, L_0x555556d11560;  1 drivers
v0x555556c20d80_0 .net "s", 0 0, L_0x555556d11200;  1 drivers
v0x555556c20e40_0 .net "x", 0 0, L_0x555556d10e70;  1 drivers
v0x555556c20f90_0 .net "y", 0 0, L_0x555556d11810;  1 drivers
S_0x555556c215b0 .scope module, "adder_R" "N_bit_adder" 20 40, 19 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c21790 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
v0x555556c29a00_0 .net "answer", 7 0, L_0x555556d0ce30;  alias, 1 drivers
v0x555556c29b00_0 .net "carry", 7 0, L_0x555556d0cd70;  1 drivers
v0x555556c29be0_0 .net "carry_out", 0 0, L_0x555556d0d5b0;  1 drivers
v0x555556c29c80_0 .net "input1", 7 0, L_0x555556d0d100;  1 drivers
v0x555556c29d60_0 .net "input2", 7 0, L_0x555556d0d780;  1 drivers
L_0x555556d08f20 .part L_0x555556d0d100, 0, 1;
L_0x555556d08fc0 .part L_0x555556d0d780, 0, 1;
L_0x555556d095f0 .part L_0x555556d0d100, 1, 1;
L_0x555556d09690 .part L_0x555556d0d780, 1, 1;
L_0x555556d097c0 .part L_0x555556d0cd70, 0, 1;
L_0x555556d09e30 .part L_0x555556d0d100, 2, 1;
L_0x555556d09f60 .part L_0x555556d0d780, 2, 1;
L_0x555556d0a090 .part L_0x555556d0cd70, 1, 1;
L_0x555556d0a700 .part L_0x555556d0d100, 3, 1;
L_0x555556d0a8c0 .part L_0x555556d0d780, 3, 1;
L_0x555556d0aae0 .part L_0x555556d0cd70, 2, 1;
L_0x555556d0afc0 .part L_0x555556d0d100, 4, 1;
L_0x555556d0b160 .part L_0x555556d0d780, 4, 1;
L_0x555556d0b290 .part L_0x555556d0cd70, 3, 1;
L_0x555556d0b830 .part L_0x555556d0d100, 5, 1;
L_0x555556d0b960 .part L_0x555556d0d780, 5, 1;
L_0x555556d0bb20 .part L_0x555556d0cd70, 4, 1;
L_0x555556d0c0f0 .part L_0x555556d0d100, 6, 1;
L_0x555556d0c2c0 .part L_0x555556d0d780, 6, 1;
L_0x555556d0c360 .part L_0x555556d0cd70, 5, 1;
L_0x555556d0c220 .part L_0x555556d0d100, 7, 1;
L_0x555556d0cbc0 .part L_0x555556d0d780, 7, 1;
L_0x555556d0c490 .part L_0x555556d0cd70, 6, 1;
LS_0x555556d0ce30_0_0 .concat8 [ 1 1 1 1], L_0x555556d08da0, L_0x555556d090d0, L_0x555556d09960, L_0x555556d0a280;
LS_0x555556d0ce30_0_4 .concat8 [ 1 1 1 1], L_0x555556d0ac80, L_0x555556d0b450, L_0x555556d0bcc0, L_0x555556d0c5b0;
L_0x555556d0ce30 .concat8 [ 4 4 0 0], LS_0x555556d0ce30_0_0, LS_0x555556d0ce30_0_4;
LS_0x555556d0cd70_0_0 .concat8 [ 1 1 1 1], L_0x555556d08e10, L_0x555556d094e0, L_0x555556d09d20, L_0x555556d0a5f0;
LS_0x555556d0cd70_0_4 .concat8 [ 1 1 1 1], L_0x555556d0aeb0, L_0x555556d0b720, L_0x555556d0bfe0, L_0x555556d0c910;
L_0x555556d0cd70 .concat8 [ 4 4 0 0], LS_0x555556d0cd70_0_0, LS_0x555556d0cd70_0_4;
L_0x555556d0d5b0 .part L_0x555556d0cd70, 7, 1;
S_0x555556c21990 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c21b90 .param/l "i" 0 19 14, +C4<00>;
S_0x555556c21c70 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556c21990;
 .timescale -12 -12;
S_0x555556c21e50 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556c21c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d08da0 .functor XOR 1, L_0x555556d08f20, L_0x555556d08fc0, C4<0>, C4<0>;
L_0x555556d08e10 .functor AND 1, L_0x555556d08f20, L_0x555556d08fc0, C4<1>, C4<1>;
v0x555556c220f0_0 .net "c", 0 0, L_0x555556d08e10;  1 drivers
v0x555556c221d0_0 .net "s", 0 0, L_0x555556d08da0;  1 drivers
v0x555556c22290_0 .net "x", 0 0, L_0x555556d08f20;  1 drivers
v0x555556c22360_0 .net "y", 0 0, L_0x555556d08fc0;  1 drivers
S_0x555556c224d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c226f0 .param/l "i" 0 19 14, +C4<01>;
S_0x555556c227b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c224d0;
 .timescale -12 -12;
S_0x555556c22990 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c227b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d09060 .functor XOR 1, L_0x555556d095f0, L_0x555556d09690, C4<0>, C4<0>;
L_0x555556d090d0 .functor XOR 1, L_0x555556d09060, L_0x555556d097c0, C4<0>, C4<0>;
L_0x555556d09190 .functor AND 1, L_0x555556d09690, L_0x555556d097c0, C4<1>, C4<1>;
L_0x555556d092a0 .functor AND 1, L_0x555556d095f0, L_0x555556d09690, C4<1>, C4<1>;
L_0x555556d09360 .functor OR 1, L_0x555556d09190, L_0x555556d092a0, C4<0>, C4<0>;
L_0x555556d09470 .functor AND 1, L_0x555556d095f0, L_0x555556d097c0, C4<1>, C4<1>;
L_0x555556d094e0 .functor OR 1, L_0x555556d09360, L_0x555556d09470, C4<0>, C4<0>;
v0x555556c22c10_0 .net *"_ivl_0", 0 0, L_0x555556d09060;  1 drivers
v0x555556c22d10_0 .net *"_ivl_10", 0 0, L_0x555556d09470;  1 drivers
v0x555556c22df0_0 .net *"_ivl_4", 0 0, L_0x555556d09190;  1 drivers
v0x555556c22ee0_0 .net *"_ivl_6", 0 0, L_0x555556d092a0;  1 drivers
v0x555556c22fc0_0 .net *"_ivl_8", 0 0, L_0x555556d09360;  1 drivers
v0x555556c230f0_0 .net "c_in", 0 0, L_0x555556d097c0;  1 drivers
v0x555556c231b0_0 .net "c_out", 0 0, L_0x555556d094e0;  1 drivers
v0x555556c23270_0 .net "s", 0 0, L_0x555556d090d0;  1 drivers
v0x555556c23330_0 .net "x", 0 0, L_0x555556d095f0;  1 drivers
v0x555556c233f0_0 .net "y", 0 0, L_0x555556d09690;  1 drivers
S_0x555556c23550 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c23700 .param/l "i" 0 19 14, +C4<010>;
S_0x555556c237c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c23550;
 .timescale -12 -12;
S_0x555556c239a0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c237c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d098f0 .functor XOR 1, L_0x555556d09e30, L_0x555556d09f60, C4<0>, C4<0>;
L_0x555556d09960 .functor XOR 1, L_0x555556d098f0, L_0x555556d0a090, C4<0>, C4<0>;
L_0x555556d099d0 .functor AND 1, L_0x555556d09f60, L_0x555556d0a090, C4<1>, C4<1>;
L_0x555556d09ae0 .functor AND 1, L_0x555556d09e30, L_0x555556d09f60, C4<1>, C4<1>;
L_0x555556d09ba0 .functor OR 1, L_0x555556d099d0, L_0x555556d09ae0, C4<0>, C4<0>;
L_0x555556d09cb0 .functor AND 1, L_0x555556d09e30, L_0x555556d0a090, C4<1>, C4<1>;
L_0x555556d09d20 .functor OR 1, L_0x555556d09ba0, L_0x555556d09cb0, C4<0>, C4<0>;
v0x555556c23c50_0 .net *"_ivl_0", 0 0, L_0x555556d098f0;  1 drivers
v0x555556c23d50_0 .net *"_ivl_10", 0 0, L_0x555556d09cb0;  1 drivers
v0x555556c23e30_0 .net *"_ivl_4", 0 0, L_0x555556d099d0;  1 drivers
v0x555556c23f20_0 .net *"_ivl_6", 0 0, L_0x555556d09ae0;  1 drivers
v0x555556c24000_0 .net *"_ivl_8", 0 0, L_0x555556d09ba0;  1 drivers
v0x555556c24130_0 .net "c_in", 0 0, L_0x555556d0a090;  1 drivers
v0x555556c241f0_0 .net "c_out", 0 0, L_0x555556d09d20;  1 drivers
v0x555556c242b0_0 .net "s", 0 0, L_0x555556d09960;  1 drivers
v0x555556c24370_0 .net "x", 0 0, L_0x555556d09e30;  1 drivers
v0x555556c244c0_0 .net "y", 0 0, L_0x555556d09f60;  1 drivers
S_0x555556c24620 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c247d0 .param/l "i" 0 19 14, +C4<011>;
S_0x555556c248b0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c24620;
 .timescale -12 -12;
S_0x555556c24a90 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c248b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0a210 .functor XOR 1, L_0x555556d0a700, L_0x555556d0a8c0, C4<0>, C4<0>;
L_0x555556d0a280 .functor XOR 1, L_0x555556d0a210, L_0x555556d0aae0, C4<0>, C4<0>;
L_0x555556d0a2f0 .functor AND 1, L_0x555556d0a8c0, L_0x555556d0aae0, C4<1>, C4<1>;
L_0x555556d0a3b0 .functor AND 1, L_0x555556d0a700, L_0x555556d0a8c0, C4<1>, C4<1>;
L_0x555556d0a470 .functor OR 1, L_0x555556d0a2f0, L_0x555556d0a3b0, C4<0>, C4<0>;
L_0x555556d0a580 .functor AND 1, L_0x555556d0a700, L_0x555556d0aae0, C4<1>, C4<1>;
L_0x555556d0a5f0 .functor OR 1, L_0x555556d0a470, L_0x555556d0a580, C4<0>, C4<0>;
v0x555556c24d10_0 .net *"_ivl_0", 0 0, L_0x555556d0a210;  1 drivers
v0x555556c24e10_0 .net *"_ivl_10", 0 0, L_0x555556d0a580;  1 drivers
v0x555556c24ef0_0 .net *"_ivl_4", 0 0, L_0x555556d0a2f0;  1 drivers
v0x555556c24fe0_0 .net *"_ivl_6", 0 0, L_0x555556d0a3b0;  1 drivers
v0x555556c250c0_0 .net *"_ivl_8", 0 0, L_0x555556d0a470;  1 drivers
v0x555556c251f0_0 .net "c_in", 0 0, L_0x555556d0aae0;  1 drivers
v0x555556c252b0_0 .net "c_out", 0 0, L_0x555556d0a5f0;  1 drivers
v0x555556c25370_0 .net "s", 0 0, L_0x555556d0a280;  1 drivers
v0x555556c25430_0 .net "x", 0 0, L_0x555556d0a700;  1 drivers
v0x555556c25580_0 .net "y", 0 0, L_0x555556d0a8c0;  1 drivers
S_0x555556c256e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c258e0 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556c259c0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c256e0;
 .timescale -12 -12;
S_0x555556c25ba0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c259c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0ac10 .functor XOR 1, L_0x555556d0afc0, L_0x555556d0b160, C4<0>, C4<0>;
L_0x555556d0ac80 .functor XOR 1, L_0x555556d0ac10, L_0x555556d0b290, C4<0>, C4<0>;
L_0x555556d0acf0 .functor AND 1, L_0x555556d0b160, L_0x555556d0b290, C4<1>, C4<1>;
L_0x555556d0ad60 .functor AND 1, L_0x555556d0afc0, L_0x555556d0b160, C4<1>, C4<1>;
L_0x555556d0add0 .functor OR 1, L_0x555556d0acf0, L_0x555556d0ad60, C4<0>, C4<0>;
L_0x555556d0ae40 .functor AND 1, L_0x555556d0afc0, L_0x555556d0b290, C4<1>, C4<1>;
L_0x555556d0aeb0 .functor OR 1, L_0x555556d0add0, L_0x555556d0ae40, C4<0>, C4<0>;
v0x555556c25e20_0 .net *"_ivl_0", 0 0, L_0x555556d0ac10;  1 drivers
v0x555556c25f20_0 .net *"_ivl_10", 0 0, L_0x555556d0ae40;  1 drivers
v0x555556c26000_0 .net *"_ivl_4", 0 0, L_0x555556d0acf0;  1 drivers
v0x555556c260c0_0 .net *"_ivl_6", 0 0, L_0x555556d0ad60;  1 drivers
v0x555556c261a0_0 .net *"_ivl_8", 0 0, L_0x555556d0add0;  1 drivers
v0x555556c262d0_0 .net "c_in", 0 0, L_0x555556d0b290;  1 drivers
v0x555556c26390_0 .net "c_out", 0 0, L_0x555556d0aeb0;  1 drivers
v0x555556c26450_0 .net "s", 0 0, L_0x555556d0ac80;  1 drivers
v0x555556c26510_0 .net "x", 0 0, L_0x555556d0afc0;  1 drivers
v0x555556c26660_0 .net "y", 0 0, L_0x555556d0b160;  1 drivers
S_0x555556c267c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c26970 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556c26a50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c267c0;
 .timescale -12 -12;
S_0x555556c26c30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c26a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0b0f0 .functor XOR 1, L_0x555556d0b830, L_0x555556d0b960, C4<0>, C4<0>;
L_0x555556d0b450 .functor XOR 1, L_0x555556d0b0f0, L_0x555556d0bb20, C4<0>, C4<0>;
L_0x555556d0b4c0 .functor AND 1, L_0x555556d0b960, L_0x555556d0bb20, C4<1>, C4<1>;
L_0x555556d0b530 .functor AND 1, L_0x555556d0b830, L_0x555556d0b960, C4<1>, C4<1>;
L_0x555556d0b5a0 .functor OR 1, L_0x555556d0b4c0, L_0x555556d0b530, C4<0>, C4<0>;
L_0x555556d0b6b0 .functor AND 1, L_0x555556d0b830, L_0x555556d0bb20, C4<1>, C4<1>;
L_0x555556d0b720 .functor OR 1, L_0x555556d0b5a0, L_0x555556d0b6b0, C4<0>, C4<0>;
v0x555556c26eb0_0 .net *"_ivl_0", 0 0, L_0x555556d0b0f0;  1 drivers
v0x555556c26fb0_0 .net *"_ivl_10", 0 0, L_0x555556d0b6b0;  1 drivers
v0x555556c27090_0 .net *"_ivl_4", 0 0, L_0x555556d0b4c0;  1 drivers
v0x555556c27180_0 .net *"_ivl_6", 0 0, L_0x555556d0b530;  1 drivers
v0x555556c27260_0 .net *"_ivl_8", 0 0, L_0x555556d0b5a0;  1 drivers
v0x555556c27390_0 .net "c_in", 0 0, L_0x555556d0bb20;  1 drivers
v0x555556c27450_0 .net "c_out", 0 0, L_0x555556d0b720;  1 drivers
v0x555556c27510_0 .net "s", 0 0, L_0x555556d0b450;  1 drivers
v0x555556c275d0_0 .net "x", 0 0, L_0x555556d0b830;  1 drivers
v0x555556c27720_0 .net "y", 0 0, L_0x555556d0b960;  1 drivers
S_0x555556c27880 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c27a30 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c27b10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c27880;
 .timescale -12 -12;
S_0x555556c27cf0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c27b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0bc50 .functor XOR 1, L_0x555556d0c0f0, L_0x555556d0c2c0, C4<0>, C4<0>;
L_0x555556d0bcc0 .functor XOR 1, L_0x555556d0bc50, L_0x555556d0c360, C4<0>, C4<0>;
L_0x555556d0bd30 .functor AND 1, L_0x555556d0c2c0, L_0x555556d0c360, C4<1>, C4<1>;
L_0x555556d0bda0 .functor AND 1, L_0x555556d0c0f0, L_0x555556d0c2c0, C4<1>, C4<1>;
L_0x555556d0be60 .functor OR 1, L_0x555556d0bd30, L_0x555556d0bda0, C4<0>, C4<0>;
L_0x555556d0bf70 .functor AND 1, L_0x555556d0c0f0, L_0x555556d0c360, C4<1>, C4<1>;
L_0x555556d0bfe0 .functor OR 1, L_0x555556d0be60, L_0x555556d0bf70, C4<0>, C4<0>;
v0x555556c27f70_0 .net *"_ivl_0", 0 0, L_0x555556d0bc50;  1 drivers
v0x555556c28070_0 .net *"_ivl_10", 0 0, L_0x555556d0bf70;  1 drivers
v0x555556c28150_0 .net *"_ivl_4", 0 0, L_0x555556d0bd30;  1 drivers
v0x555556c28240_0 .net *"_ivl_6", 0 0, L_0x555556d0bda0;  1 drivers
v0x555556c28320_0 .net *"_ivl_8", 0 0, L_0x555556d0be60;  1 drivers
v0x555556c28450_0 .net "c_in", 0 0, L_0x555556d0c360;  1 drivers
v0x555556c28510_0 .net "c_out", 0 0, L_0x555556d0bfe0;  1 drivers
v0x555556c285d0_0 .net "s", 0 0, L_0x555556d0bcc0;  1 drivers
v0x555556c28690_0 .net "x", 0 0, L_0x555556d0c0f0;  1 drivers
v0x555556c287e0_0 .net "y", 0 0, L_0x555556d0c2c0;  1 drivers
S_0x555556c28940 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556c215b0;
 .timescale -12 -12;
P_0x555556c28af0 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c28bd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c28940;
 .timescale -12 -12;
S_0x555556c28db0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c28bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d0c540 .functor XOR 1, L_0x555556d0c220, L_0x555556d0cbc0, C4<0>, C4<0>;
L_0x555556d0c5b0 .functor XOR 1, L_0x555556d0c540, L_0x555556d0c490, C4<0>, C4<0>;
L_0x555556d0c620 .functor AND 1, L_0x555556d0cbc0, L_0x555556d0c490, C4<1>, C4<1>;
L_0x555556d0c690 .functor AND 1, L_0x555556d0c220, L_0x555556d0cbc0, C4<1>, C4<1>;
L_0x555556d0c750 .functor OR 1, L_0x555556d0c620, L_0x555556d0c690, C4<0>, C4<0>;
L_0x555556d0c860 .functor AND 1, L_0x555556d0c220, L_0x555556d0c490, C4<1>, C4<1>;
L_0x555556d0c910 .functor OR 1, L_0x555556d0c750, L_0x555556d0c860, C4<0>, C4<0>;
v0x555556c29030_0 .net *"_ivl_0", 0 0, L_0x555556d0c540;  1 drivers
v0x555556c29130_0 .net *"_ivl_10", 0 0, L_0x555556d0c860;  1 drivers
v0x555556c29210_0 .net *"_ivl_4", 0 0, L_0x555556d0c620;  1 drivers
v0x555556c29300_0 .net *"_ivl_6", 0 0, L_0x555556d0c690;  1 drivers
v0x555556c293e0_0 .net *"_ivl_8", 0 0, L_0x555556d0c750;  1 drivers
v0x555556c29510_0 .net "c_in", 0 0, L_0x555556d0c490;  1 drivers
v0x555556c295d0_0 .net "c_out", 0 0, L_0x555556d0c910;  1 drivers
v0x555556c29690_0 .net "s", 0 0, L_0x555556d0c5b0;  1 drivers
v0x555556c29750_0 .net "x", 0 0, L_0x555556d0c220;  1 drivers
v0x555556c298a0_0 .net "y", 0 0, L_0x555556d0cbc0;  1 drivers
S_0x555556c29ec0 .scope module, "multplier" "multiplier_8_9Bit" 20 76, 21 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "input_0";
    .port_info 3 /INPUT 9 "input_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556c2a0a0 .param/l "END" 1 21 33, C4<10>;
P_0x555556c2a0e0 .param/l "INIT" 1 21 31, C4<00>;
P_0x555556c2a120 .param/l "M" 0 21 3, +C4<00000000000000000000000000001001>;
P_0x555556c2a160 .param/l "MULT" 1 21 32, C4<01>;
P_0x555556c2a1a0 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
v0x555556c3c5c0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c3c680_0 .var "count", 4 0;
v0x555556c3c760_0 .var "data_valid", 0 0;
v0x555556c3c800_0 .net "input_0", 7 0, v0x555556c3d880_0;  alias, 1 drivers
v0x555556c3c8e0_0 .var "input_0_exp", 16 0;
v0x555556c3ca10_0 .net "input_1", 8 0, v0x555556c3e0e0_0;  alias, 1 drivers
v0x555556c3caf0_0 .var "out", 16 0;
v0x555556c3cbd0_0 .var "p", 16 0;
v0x555556c3ccb0_0 .net "start", 0 0, v0x555556c3fdc0_0;  1 drivers
v0x555556c3ce00_0 .var "state", 1 0;
v0x555556c3cee0_0 .var "t", 16 0;
v0x555556c3cfc0_0 .net "w_o", 16 0, L_0x555556d1c880;  1 drivers
v0x555556c3d080_0 .net "w_p", 16 0, v0x555556c3cbd0_0;  1 drivers
v0x555556c3d150_0 .net "w_t", 16 0, v0x555556c3cee0_0;  1 drivers
S_0x555556c2a5a0 .scope module, "Bit_adder" "N_bit_adder" 21 25, 19 1 0, S_0x555556c29ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c2a780 .param/l "N" 0 19 2, +C4<00000000000000000000000000010001>;
v0x555556c3c100_0 .net "answer", 16 0, L_0x555556d1c880;  alias, 1 drivers
v0x555556c3c200_0 .net "carry", 16 0, L_0x555556d1ce70;  1 drivers
v0x555556c3c2e0_0 .net "carry_out", 0 0, L_0x555556d1d6b0;  1 drivers
v0x555556c3c380_0 .net "input1", 16 0, v0x555556c3cbd0_0;  alias, 1 drivers
v0x555556c3c460_0 .net "input2", 16 0, v0x555556c3cee0_0;  alias, 1 drivers
L_0x555556d128b0 .part v0x555556c3cbd0_0, 0, 1;
L_0x555556d129a0 .part v0x555556c3cee0_0, 0, 1;
L_0x555556d13020 .part v0x555556c3cbd0_0, 1, 1;
L_0x555556d130c0 .part v0x555556c3cee0_0, 1, 1;
L_0x555556d131f0 .part L_0x555556d1ce70, 0, 1;
L_0x555556d13800 .part v0x555556c3cbd0_0, 2, 1;
L_0x555556d13a00 .part v0x555556c3cee0_0, 2, 1;
L_0x555556d13bc0 .part L_0x555556d1ce70, 1, 1;
L_0x555556d14190 .part v0x555556c3cbd0_0, 3, 1;
L_0x555556d142c0 .part v0x555556c3cee0_0, 3, 1;
L_0x555556d14450 .part L_0x555556d1ce70, 2, 1;
L_0x555556d14a10 .part v0x555556c3cbd0_0, 4, 1;
L_0x555556d14bb0 .part v0x555556c3cee0_0, 4, 1;
L_0x555556d14ce0 .part L_0x555556d1ce70, 3, 1;
L_0x555556d152c0 .part v0x555556c3cbd0_0, 5, 1;
L_0x555556d153f0 .part v0x555556c3cee0_0, 5, 1;
L_0x555556d155b0 .part L_0x555556d1ce70, 4, 1;
L_0x555556d15bc0 .part v0x555556c3cbd0_0, 6, 1;
L_0x555556d15ea0 .part v0x555556c3cee0_0, 6, 1;
L_0x555556d16050 .part L_0x555556d1ce70, 5, 1;
L_0x555556d15e00 .part v0x555556c3cbd0_0, 7, 1;
L_0x555556d16680 .part v0x555556c3cee0_0, 7, 1;
L_0x555556d160f0 .part L_0x555556d1ce70, 6, 1;
L_0x555556d16de0 .part v0x555556c3cbd0_0, 8, 1;
L_0x555556d167b0 .part v0x555556c3cee0_0, 8, 1;
L_0x555556d17070 .part L_0x555556d1ce70, 7, 1;
L_0x555556d177b0 .part v0x555556c3cbd0_0, 9, 1;
L_0x555556d17850 .part v0x555556c3cee0_0, 9, 1;
L_0x555556d172b0 .part L_0x555556d1ce70, 8, 1;
L_0x555556d17ff0 .part v0x555556c3cbd0_0, 10, 1;
L_0x555556d18220 .part v0x555556c3cee0_0, 10, 1;
L_0x555556d18350 .part L_0x555556d1ce70, 9, 1;
L_0x555556d18a70 .part v0x555556c3cbd0_0, 11, 1;
L_0x555556d18ba0 .part v0x555556c3cee0_0, 11, 1;
L_0x555556d18df0 .part L_0x555556d1ce70, 10, 1;
L_0x555556d19400 .part v0x555556c3cbd0_0, 12, 1;
L_0x555556d18cd0 .part v0x555556c3cee0_0, 12, 1;
L_0x555556d196f0 .part L_0x555556d1ce70, 11, 1;
L_0x555556d19dd0 .part v0x555556c3cbd0_0, 13, 1;
L_0x555556d19f00 .part v0x555556c3cee0_0, 13, 1;
L_0x555556d19820 .part L_0x555556d1ce70, 12, 1;
L_0x555556d1a660 .part v0x555556c3cbd0_0, 14, 1;
L_0x555556d1ab00 .part v0x555556c3cee0_0, 14, 1;
L_0x555556d1ae40 .part L_0x555556d1ce70, 13, 1;
L_0x555556d1b5c0 .part v0x555556c3cbd0_0, 15, 1;
L_0x555556d1b6f0 .part v0x555556c3cee0_0, 15, 1;
L_0x555556d1b9a0 .part L_0x555556d1ce70, 14, 1;
L_0x555556d1bfb0 .part v0x555556c3cbd0_0, 16, 1;
L_0x555556d1c270 .part v0x555556c3cee0_0, 16, 1;
L_0x555556d1c3a0 .part L_0x555556d1ce70, 15, 1;
LS_0x555556d1c880_0_0 .concat8 [ 1 1 1 1], L_0x555556d12730, L_0x555556d12b00, L_0x555556d13390, L_0x555556d13db0;
LS_0x555556d1c880_0_4 .concat8 [ 1 1 1 1], L_0x555556d145f0, L_0x555556d14ea0, L_0x555556d15750, L_0x555556d16210;
LS_0x555556d1c880_0_8 .concat8 [ 1 1 1 1], L_0x555556d16970, L_0x555556d17390, L_0x555556d17b70, L_0x555556d18600;
LS_0x555556d1c880_0_12 .concat8 [ 1 1 1 1], L_0x555556d18f90, L_0x555556d19960, L_0x555556d1a1f0, L_0x555556d1b150;
LS_0x555556d1c880_0_16 .concat8 [ 1 0 0 0], L_0x555556d1bb40;
LS_0x555556d1c880_1_0 .concat8 [ 4 4 4 4], LS_0x555556d1c880_0_0, LS_0x555556d1c880_0_4, LS_0x555556d1c880_0_8, LS_0x555556d1c880_0_12;
LS_0x555556d1c880_1_4 .concat8 [ 1 0 0 0], LS_0x555556d1c880_0_16;
L_0x555556d1c880 .concat8 [ 16 1 0 0], LS_0x555556d1c880_1_0, LS_0x555556d1c880_1_4;
LS_0x555556d1ce70_0_0 .concat8 [ 1 1 1 1], L_0x555556d127a0, L_0x555556d12f10, L_0x555556d136f0, L_0x555556d14080;
LS_0x555556d1ce70_0_4 .concat8 [ 1 1 1 1], L_0x555556d14900, L_0x555556d151b0, L_0x555556d15ab0, L_0x555556d16570;
LS_0x555556d1ce70_0_8 .concat8 [ 1 1 1 1], L_0x555556d16cd0, L_0x555556d176a0, L_0x555556d17ee0, L_0x555556d18960;
LS_0x555556d1ce70_0_12 .concat8 [ 1 1 1 1], L_0x555556d192f0, L_0x555556d19cc0, L_0x555556d1a550, L_0x555556d1b4b0;
LS_0x555556d1ce70_0_16 .concat8 [ 1 0 0 0], L_0x555556d1bea0;
LS_0x555556d1ce70_1_0 .concat8 [ 4 4 4 4], LS_0x555556d1ce70_0_0, LS_0x555556d1ce70_0_4, LS_0x555556d1ce70_0_8, LS_0x555556d1ce70_0_12;
LS_0x555556d1ce70_1_4 .concat8 [ 1 0 0 0], LS_0x555556d1ce70_0_16;
L_0x555556d1ce70 .concat8 [ 16 1 0 0], LS_0x555556d1ce70_1_0, LS_0x555556d1ce70_1_4;
L_0x555556d1d6b0 .part L_0x555556d1ce70, 16, 1;
S_0x555556c2a8f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2ab10 .param/l "i" 0 19 14, +C4<00>;
S_0x555556c2abf0 .scope generate, "genblk2" "genblk2" 19 16, 19 16 0, S_0x555556c2a8f0;
 .timescale -12 -12;
S_0x555556c2add0 .scope module, "f" "half_adder" 19 17, 19 25 0, S_0x555556c2abf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556d12730 .functor XOR 1, L_0x555556d128b0, L_0x555556d129a0, C4<0>, C4<0>;
L_0x555556d127a0 .functor AND 1, L_0x555556d128b0, L_0x555556d129a0, C4<1>, C4<1>;
v0x555556c2b070_0 .net "c", 0 0, L_0x555556d127a0;  1 drivers
v0x555556c2b150_0 .net "s", 0 0, L_0x555556d12730;  1 drivers
v0x555556c2b210_0 .net "x", 0 0, L_0x555556d128b0;  1 drivers
v0x555556c2b2e0_0 .net "y", 0 0, L_0x555556d129a0;  1 drivers
S_0x555556c2b450 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2b670 .param/l "i" 0 19 14, +C4<01>;
S_0x555556c2b730 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c2b450;
 .timescale -12 -12;
S_0x555556c2b910 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c2b730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d12a90 .functor XOR 1, L_0x555556d13020, L_0x555556d130c0, C4<0>, C4<0>;
L_0x555556d12b00 .functor XOR 1, L_0x555556d12a90, L_0x555556d131f0, C4<0>, C4<0>;
L_0x555556d12bc0 .functor AND 1, L_0x555556d130c0, L_0x555556d131f0, C4<1>, C4<1>;
L_0x555556d12cd0 .functor AND 1, L_0x555556d13020, L_0x555556d130c0, C4<1>, C4<1>;
L_0x555556d12d90 .functor OR 1, L_0x555556d12bc0, L_0x555556d12cd0, C4<0>, C4<0>;
L_0x555556d12ea0 .functor AND 1, L_0x555556d13020, L_0x555556d131f0, C4<1>, C4<1>;
L_0x555556d12f10 .functor OR 1, L_0x555556d12d90, L_0x555556d12ea0, C4<0>, C4<0>;
v0x555556c2bb90_0 .net *"_ivl_0", 0 0, L_0x555556d12a90;  1 drivers
v0x555556c2bc90_0 .net *"_ivl_10", 0 0, L_0x555556d12ea0;  1 drivers
v0x555556c2bd70_0 .net *"_ivl_4", 0 0, L_0x555556d12bc0;  1 drivers
v0x555556c2be60_0 .net *"_ivl_6", 0 0, L_0x555556d12cd0;  1 drivers
v0x555556c2bf40_0 .net *"_ivl_8", 0 0, L_0x555556d12d90;  1 drivers
v0x555556c2c070_0 .net "c_in", 0 0, L_0x555556d131f0;  1 drivers
v0x555556c2c130_0 .net "c_out", 0 0, L_0x555556d12f10;  1 drivers
v0x555556c2c1f0_0 .net "s", 0 0, L_0x555556d12b00;  1 drivers
v0x555556c2c2b0_0 .net "x", 0 0, L_0x555556d13020;  1 drivers
v0x555556c2c370_0 .net "y", 0 0, L_0x555556d130c0;  1 drivers
S_0x555556c2c4d0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2c680 .param/l "i" 0 19 14, +C4<010>;
S_0x555556c2c740 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c2c4d0;
 .timescale -12 -12;
S_0x555556c2c920 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c2c740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d13320 .functor XOR 1, L_0x555556d13800, L_0x555556d13a00, C4<0>, C4<0>;
L_0x555556d13390 .functor XOR 1, L_0x555556d13320, L_0x555556d13bc0, C4<0>, C4<0>;
L_0x555556d13400 .functor AND 1, L_0x555556d13a00, L_0x555556d13bc0, C4<1>, C4<1>;
L_0x555556d13470 .functor AND 1, L_0x555556d13800, L_0x555556d13a00, C4<1>, C4<1>;
L_0x555556d13530 .functor OR 1, L_0x555556d13400, L_0x555556d13470, C4<0>, C4<0>;
L_0x555556d13640 .functor AND 1, L_0x555556d13800, L_0x555556d13bc0, C4<1>, C4<1>;
L_0x555556d136f0 .functor OR 1, L_0x555556d13530, L_0x555556d13640, C4<0>, C4<0>;
v0x555556c2cbd0_0 .net *"_ivl_0", 0 0, L_0x555556d13320;  1 drivers
v0x555556c2ccd0_0 .net *"_ivl_10", 0 0, L_0x555556d13640;  1 drivers
v0x555556c2cdb0_0 .net *"_ivl_4", 0 0, L_0x555556d13400;  1 drivers
v0x555556c2cea0_0 .net *"_ivl_6", 0 0, L_0x555556d13470;  1 drivers
v0x555556c2cf80_0 .net *"_ivl_8", 0 0, L_0x555556d13530;  1 drivers
v0x555556c2d0b0_0 .net "c_in", 0 0, L_0x555556d13bc0;  1 drivers
v0x555556c2d170_0 .net "c_out", 0 0, L_0x555556d136f0;  1 drivers
v0x555556c2d230_0 .net "s", 0 0, L_0x555556d13390;  1 drivers
v0x555556c2d2f0_0 .net "x", 0 0, L_0x555556d13800;  1 drivers
v0x555556c2d440_0 .net "y", 0 0, L_0x555556d13a00;  1 drivers
S_0x555556c2d5a0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2d750 .param/l "i" 0 19 14, +C4<011>;
S_0x555556c2d830 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c2d5a0;
 .timescale -12 -12;
S_0x555556c2da10 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c2d830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d13d40 .functor XOR 1, L_0x555556d14190, L_0x555556d142c0, C4<0>, C4<0>;
L_0x555556d13db0 .functor XOR 1, L_0x555556d13d40, L_0x555556d14450, C4<0>, C4<0>;
L_0x555556d13e20 .functor AND 1, L_0x555556d142c0, L_0x555556d14450, C4<1>, C4<1>;
L_0x555556d13e90 .functor AND 1, L_0x555556d14190, L_0x555556d142c0, C4<1>, C4<1>;
L_0x555556d13f00 .functor OR 1, L_0x555556d13e20, L_0x555556d13e90, C4<0>, C4<0>;
L_0x555556d14010 .functor AND 1, L_0x555556d14190, L_0x555556d14450, C4<1>, C4<1>;
L_0x555556d14080 .functor OR 1, L_0x555556d13f00, L_0x555556d14010, C4<0>, C4<0>;
v0x555556c2dc90_0 .net *"_ivl_0", 0 0, L_0x555556d13d40;  1 drivers
v0x555556c2dd90_0 .net *"_ivl_10", 0 0, L_0x555556d14010;  1 drivers
v0x555556c2de70_0 .net *"_ivl_4", 0 0, L_0x555556d13e20;  1 drivers
v0x555556c2df60_0 .net *"_ivl_6", 0 0, L_0x555556d13e90;  1 drivers
v0x555556c2e040_0 .net *"_ivl_8", 0 0, L_0x555556d13f00;  1 drivers
v0x555556c2e170_0 .net "c_in", 0 0, L_0x555556d14450;  1 drivers
v0x555556c2e230_0 .net "c_out", 0 0, L_0x555556d14080;  1 drivers
v0x555556c2e2f0_0 .net "s", 0 0, L_0x555556d13db0;  1 drivers
v0x555556c2e3b0_0 .net "x", 0 0, L_0x555556d14190;  1 drivers
v0x555556c2e500_0 .net "y", 0 0, L_0x555556d142c0;  1 drivers
S_0x555556c2e660 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2e860 .param/l "i" 0 19 14, +C4<0100>;
S_0x555556c2e940 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c2e660;
 .timescale -12 -12;
S_0x555556c2eb20 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c2e940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d14580 .functor XOR 1, L_0x555556d14a10, L_0x555556d14bb0, C4<0>, C4<0>;
L_0x555556d145f0 .functor XOR 1, L_0x555556d14580, L_0x555556d14ce0, C4<0>, C4<0>;
L_0x555556d14660 .functor AND 1, L_0x555556d14bb0, L_0x555556d14ce0, C4<1>, C4<1>;
L_0x555556d146d0 .functor AND 1, L_0x555556d14a10, L_0x555556d14bb0, C4<1>, C4<1>;
L_0x555556d14740 .functor OR 1, L_0x555556d14660, L_0x555556d146d0, C4<0>, C4<0>;
L_0x555556d14850 .functor AND 1, L_0x555556d14a10, L_0x555556d14ce0, C4<1>, C4<1>;
L_0x555556d14900 .functor OR 1, L_0x555556d14740, L_0x555556d14850, C4<0>, C4<0>;
v0x555556c2eda0_0 .net *"_ivl_0", 0 0, L_0x555556d14580;  1 drivers
v0x555556c2eea0_0 .net *"_ivl_10", 0 0, L_0x555556d14850;  1 drivers
v0x555556c2ef80_0 .net *"_ivl_4", 0 0, L_0x555556d14660;  1 drivers
v0x555556c2f040_0 .net *"_ivl_6", 0 0, L_0x555556d146d0;  1 drivers
v0x555556c2f120_0 .net *"_ivl_8", 0 0, L_0x555556d14740;  1 drivers
v0x555556c2f250_0 .net "c_in", 0 0, L_0x555556d14ce0;  1 drivers
v0x555556c2f310_0 .net "c_out", 0 0, L_0x555556d14900;  1 drivers
v0x555556c2f3d0_0 .net "s", 0 0, L_0x555556d145f0;  1 drivers
v0x555556c2f490_0 .net "x", 0 0, L_0x555556d14a10;  1 drivers
v0x555556c2f5e0_0 .net "y", 0 0, L_0x555556d14bb0;  1 drivers
S_0x555556c2f740 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2f8f0 .param/l "i" 0 19 14, +C4<0101>;
S_0x555556c2f9d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c2f740;
 .timescale -12 -12;
S_0x555556c2fbb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c2f9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d14b40 .functor XOR 1, L_0x555556d152c0, L_0x555556d153f0, C4<0>, C4<0>;
L_0x555556d14ea0 .functor XOR 1, L_0x555556d14b40, L_0x555556d155b0, C4<0>, C4<0>;
L_0x555556d14f10 .functor AND 1, L_0x555556d153f0, L_0x555556d155b0, C4<1>, C4<1>;
L_0x555556d14f80 .functor AND 1, L_0x555556d152c0, L_0x555556d153f0, C4<1>, C4<1>;
L_0x555556d14ff0 .functor OR 1, L_0x555556d14f10, L_0x555556d14f80, C4<0>, C4<0>;
L_0x555556d15100 .functor AND 1, L_0x555556d152c0, L_0x555556d155b0, C4<1>, C4<1>;
L_0x555556d151b0 .functor OR 1, L_0x555556d14ff0, L_0x555556d15100, C4<0>, C4<0>;
v0x555556c2fe30_0 .net *"_ivl_0", 0 0, L_0x555556d14b40;  1 drivers
v0x555556c2ff30_0 .net *"_ivl_10", 0 0, L_0x555556d15100;  1 drivers
v0x555556c30010_0 .net *"_ivl_4", 0 0, L_0x555556d14f10;  1 drivers
v0x555556c30100_0 .net *"_ivl_6", 0 0, L_0x555556d14f80;  1 drivers
v0x555556c301e0_0 .net *"_ivl_8", 0 0, L_0x555556d14ff0;  1 drivers
v0x555556c30310_0 .net "c_in", 0 0, L_0x555556d155b0;  1 drivers
v0x555556c303d0_0 .net "c_out", 0 0, L_0x555556d151b0;  1 drivers
v0x555556c30490_0 .net "s", 0 0, L_0x555556d14ea0;  1 drivers
v0x555556c30550_0 .net "x", 0 0, L_0x555556d152c0;  1 drivers
v0x555556c306a0_0 .net "y", 0 0, L_0x555556d153f0;  1 drivers
S_0x555556c30800 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c309b0 .param/l "i" 0 19 14, +C4<0110>;
S_0x555556c30a90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c30800;
 .timescale -12 -12;
S_0x555556c30c70 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c30a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d156e0 .functor XOR 1, L_0x555556d15bc0, L_0x555556d15ea0, C4<0>, C4<0>;
L_0x555556d15750 .functor XOR 1, L_0x555556d156e0, L_0x555556d16050, C4<0>, C4<0>;
L_0x555556d157c0 .functor AND 1, L_0x555556d15ea0, L_0x555556d16050, C4<1>, C4<1>;
L_0x555556d15830 .functor AND 1, L_0x555556d15bc0, L_0x555556d15ea0, C4<1>, C4<1>;
L_0x555556d158f0 .functor OR 1, L_0x555556d157c0, L_0x555556d15830, C4<0>, C4<0>;
L_0x555556d15a00 .functor AND 1, L_0x555556d15bc0, L_0x555556d16050, C4<1>, C4<1>;
L_0x555556d15ab0 .functor OR 1, L_0x555556d158f0, L_0x555556d15a00, C4<0>, C4<0>;
v0x555556c30ef0_0 .net *"_ivl_0", 0 0, L_0x555556d156e0;  1 drivers
v0x555556c30ff0_0 .net *"_ivl_10", 0 0, L_0x555556d15a00;  1 drivers
v0x555556c310d0_0 .net *"_ivl_4", 0 0, L_0x555556d157c0;  1 drivers
v0x555556c311c0_0 .net *"_ivl_6", 0 0, L_0x555556d15830;  1 drivers
v0x555556c312a0_0 .net *"_ivl_8", 0 0, L_0x555556d158f0;  1 drivers
v0x555556c313d0_0 .net "c_in", 0 0, L_0x555556d16050;  1 drivers
v0x555556c31490_0 .net "c_out", 0 0, L_0x555556d15ab0;  1 drivers
v0x555556c31550_0 .net "s", 0 0, L_0x555556d15750;  1 drivers
v0x555556c31610_0 .net "x", 0 0, L_0x555556d15bc0;  1 drivers
v0x555556c31760_0 .net "y", 0 0, L_0x555556d15ea0;  1 drivers
S_0x555556c318c0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c31a70 .param/l "i" 0 19 14, +C4<0111>;
S_0x555556c31b50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c318c0;
 .timescale -12 -12;
S_0x555556c31d30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c31b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d161a0 .functor XOR 1, L_0x555556d15e00, L_0x555556d16680, C4<0>, C4<0>;
L_0x555556d16210 .functor XOR 1, L_0x555556d161a0, L_0x555556d160f0, C4<0>, C4<0>;
L_0x555556d16280 .functor AND 1, L_0x555556d16680, L_0x555556d160f0, C4<1>, C4<1>;
L_0x555556d162f0 .functor AND 1, L_0x555556d15e00, L_0x555556d16680, C4<1>, C4<1>;
L_0x555556d163b0 .functor OR 1, L_0x555556d16280, L_0x555556d162f0, C4<0>, C4<0>;
L_0x555556d164c0 .functor AND 1, L_0x555556d15e00, L_0x555556d160f0, C4<1>, C4<1>;
L_0x555556d16570 .functor OR 1, L_0x555556d163b0, L_0x555556d164c0, C4<0>, C4<0>;
v0x555556c31fb0_0 .net *"_ivl_0", 0 0, L_0x555556d161a0;  1 drivers
v0x555556c320b0_0 .net *"_ivl_10", 0 0, L_0x555556d164c0;  1 drivers
v0x555556c32190_0 .net *"_ivl_4", 0 0, L_0x555556d16280;  1 drivers
v0x555556c32280_0 .net *"_ivl_6", 0 0, L_0x555556d162f0;  1 drivers
v0x555556c32360_0 .net *"_ivl_8", 0 0, L_0x555556d163b0;  1 drivers
v0x555556c32490_0 .net "c_in", 0 0, L_0x555556d160f0;  1 drivers
v0x555556c32550_0 .net "c_out", 0 0, L_0x555556d16570;  1 drivers
v0x555556c32610_0 .net "s", 0 0, L_0x555556d16210;  1 drivers
v0x555556c326d0_0 .net "x", 0 0, L_0x555556d15e00;  1 drivers
v0x555556c32820_0 .net "y", 0 0, L_0x555556d16680;  1 drivers
S_0x555556c32980 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c2e810 .param/l "i" 0 19 14, +C4<01000>;
S_0x555556c32c50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c32980;
 .timescale -12 -12;
S_0x555556c32e30 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c32c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d16900 .functor XOR 1, L_0x555556d16de0, L_0x555556d167b0, C4<0>, C4<0>;
L_0x555556d16970 .functor XOR 1, L_0x555556d16900, L_0x555556d17070, C4<0>, C4<0>;
L_0x555556d169e0 .functor AND 1, L_0x555556d167b0, L_0x555556d17070, C4<1>, C4<1>;
L_0x555556d16a50 .functor AND 1, L_0x555556d16de0, L_0x555556d167b0, C4<1>, C4<1>;
L_0x555556d16b10 .functor OR 1, L_0x555556d169e0, L_0x555556d16a50, C4<0>, C4<0>;
L_0x555556d16c20 .functor AND 1, L_0x555556d16de0, L_0x555556d17070, C4<1>, C4<1>;
L_0x555556d16cd0 .functor OR 1, L_0x555556d16b10, L_0x555556d16c20, C4<0>, C4<0>;
v0x555556c330b0_0 .net *"_ivl_0", 0 0, L_0x555556d16900;  1 drivers
v0x555556c331b0_0 .net *"_ivl_10", 0 0, L_0x555556d16c20;  1 drivers
v0x555556c33290_0 .net *"_ivl_4", 0 0, L_0x555556d169e0;  1 drivers
v0x555556c33380_0 .net *"_ivl_6", 0 0, L_0x555556d16a50;  1 drivers
v0x555556c33460_0 .net *"_ivl_8", 0 0, L_0x555556d16b10;  1 drivers
v0x555556c33590_0 .net "c_in", 0 0, L_0x555556d17070;  1 drivers
v0x555556c33650_0 .net "c_out", 0 0, L_0x555556d16cd0;  1 drivers
v0x555556c33710_0 .net "s", 0 0, L_0x555556d16970;  1 drivers
v0x555556c337d0_0 .net "x", 0 0, L_0x555556d16de0;  1 drivers
v0x555556c33920_0 .net "y", 0 0, L_0x555556d167b0;  1 drivers
S_0x555556c33a80 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c33c30 .param/l "i" 0 19 14, +C4<01001>;
S_0x555556c33d10 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c33a80;
 .timescale -12 -12;
S_0x555556c33ef0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c33d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d16f10 .functor XOR 1, L_0x555556d177b0, L_0x555556d17850, C4<0>, C4<0>;
L_0x555556d17390 .functor XOR 1, L_0x555556d16f10, L_0x555556d172b0, C4<0>, C4<0>;
L_0x555556d17400 .functor AND 1, L_0x555556d17850, L_0x555556d172b0, C4<1>, C4<1>;
L_0x555556d17470 .functor AND 1, L_0x555556d177b0, L_0x555556d17850, C4<1>, C4<1>;
L_0x555556d174e0 .functor OR 1, L_0x555556d17400, L_0x555556d17470, C4<0>, C4<0>;
L_0x555556d175f0 .functor AND 1, L_0x555556d177b0, L_0x555556d172b0, C4<1>, C4<1>;
L_0x555556d176a0 .functor OR 1, L_0x555556d174e0, L_0x555556d175f0, C4<0>, C4<0>;
v0x555556c34170_0 .net *"_ivl_0", 0 0, L_0x555556d16f10;  1 drivers
v0x555556c34270_0 .net *"_ivl_10", 0 0, L_0x555556d175f0;  1 drivers
v0x555556c34350_0 .net *"_ivl_4", 0 0, L_0x555556d17400;  1 drivers
v0x555556c34440_0 .net *"_ivl_6", 0 0, L_0x555556d17470;  1 drivers
v0x555556c34520_0 .net *"_ivl_8", 0 0, L_0x555556d174e0;  1 drivers
v0x555556c34650_0 .net "c_in", 0 0, L_0x555556d172b0;  1 drivers
v0x555556c34710_0 .net "c_out", 0 0, L_0x555556d176a0;  1 drivers
v0x555556c347d0_0 .net "s", 0 0, L_0x555556d17390;  1 drivers
v0x555556c34890_0 .net "x", 0 0, L_0x555556d177b0;  1 drivers
v0x555556c349e0_0 .net "y", 0 0, L_0x555556d17850;  1 drivers
S_0x555556c34b40 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c34cf0 .param/l "i" 0 19 14, +C4<01010>;
S_0x555556c34dd0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c34b40;
 .timescale -12 -12;
S_0x555556c34fb0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c34dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d17b00 .functor XOR 1, L_0x555556d17ff0, L_0x555556d18220, C4<0>, C4<0>;
L_0x555556d17b70 .functor XOR 1, L_0x555556d17b00, L_0x555556d18350, C4<0>, C4<0>;
L_0x555556d17be0 .functor AND 1, L_0x555556d18220, L_0x555556d18350, C4<1>, C4<1>;
L_0x555556d17ca0 .functor AND 1, L_0x555556d17ff0, L_0x555556d18220, C4<1>, C4<1>;
L_0x555556d17d60 .functor OR 1, L_0x555556d17be0, L_0x555556d17ca0, C4<0>, C4<0>;
L_0x555556d17e70 .functor AND 1, L_0x555556d17ff0, L_0x555556d18350, C4<1>, C4<1>;
L_0x555556d17ee0 .functor OR 1, L_0x555556d17d60, L_0x555556d17e70, C4<0>, C4<0>;
v0x555556c35230_0 .net *"_ivl_0", 0 0, L_0x555556d17b00;  1 drivers
v0x555556c35330_0 .net *"_ivl_10", 0 0, L_0x555556d17e70;  1 drivers
v0x555556c35410_0 .net *"_ivl_4", 0 0, L_0x555556d17be0;  1 drivers
v0x555556c35500_0 .net *"_ivl_6", 0 0, L_0x555556d17ca0;  1 drivers
v0x555556c355e0_0 .net *"_ivl_8", 0 0, L_0x555556d17d60;  1 drivers
v0x555556c35710_0 .net "c_in", 0 0, L_0x555556d18350;  1 drivers
v0x555556c357d0_0 .net "c_out", 0 0, L_0x555556d17ee0;  1 drivers
v0x555556c35890_0 .net "s", 0 0, L_0x555556d17b70;  1 drivers
v0x555556c35950_0 .net "x", 0 0, L_0x555556d17ff0;  1 drivers
v0x555556c35aa0_0 .net "y", 0 0, L_0x555556d18220;  1 drivers
S_0x555556c35c00 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c35db0 .param/l "i" 0 19 14, +C4<01011>;
S_0x555556c35e90 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c35c00;
 .timescale -12 -12;
S_0x555556c36070 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c35e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d18590 .functor XOR 1, L_0x555556d18a70, L_0x555556d18ba0, C4<0>, C4<0>;
L_0x555556d18600 .functor XOR 1, L_0x555556d18590, L_0x555556d18df0, C4<0>, C4<0>;
L_0x555556d18670 .functor AND 1, L_0x555556d18ba0, L_0x555556d18df0, C4<1>, C4<1>;
L_0x555556d186e0 .functor AND 1, L_0x555556d18a70, L_0x555556d18ba0, C4<1>, C4<1>;
L_0x555556d187a0 .functor OR 1, L_0x555556d18670, L_0x555556d186e0, C4<0>, C4<0>;
L_0x555556d188b0 .functor AND 1, L_0x555556d18a70, L_0x555556d18df0, C4<1>, C4<1>;
L_0x555556d18960 .functor OR 1, L_0x555556d187a0, L_0x555556d188b0, C4<0>, C4<0>;
v0x555556c362f0_0 .net *"_ivl_0", 0 0, L_0x555556d18590;  1 drivers
v0x555556c363f0_0 .net *"_ivl_10", 0 0, L_0x555556d188b0;  1 drivers
v0x555556c364d0_0 .net *"_ivl_4", 0 0, L_0x555556d18670;  1 drivers
v0x555556c365c0_0 .net *"_ivl_6", 0 0, L_0x555556d186e0;  1 drivers
v0x555556c366a0_0 .net *"_ivl_8", 0 0, L_0x555556d187a0;  1 drivers
v0x555556c367d0_0 .net "c_in", 0 0, L_0x555556d18df0;  1 drivers
v0x555556c36890_0 .net "c_out", 0 0, L_0x555556d18960;  1 drivers
v0x555556c36950_0 .net "s", 0 0, L_0x555556d18600;  1 drivers
v0x555556c36a10_0 .net "x", 0 0, L_0x555556d18a70;  1 drivers
v0x555556c36b60_0 .net "y", 0 0, L_0x555556d18ba0;  1 drivers
S_0x555556c36cc0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c36e70 .param/l "i" 0 19 14, +C4<01100>;
S_0x555556c36f50 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c36cc0;
 .timescale -12 -12;
S_0x555556c37130 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c36f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d18f20 .functor XOR 1, L_0x555556d19400, L_0x555556d18cd0, C4<0>, C4<0>;
L_0x555556d18f90 .functor XOR 1, L_0x555556d18f20, L_0x555556d196f0, C4<0>, C4<0>;
L_0x555556d19000 .functor AND 1, L_0x555556d18cd0, L_0x555556d196f0, C4<1>, C4<1>;
L_0x555556d19070 .functor AND 1, L_0x555556d19400, L_0x555556d18cd0, C4<1>, C4<1>;
L_0x555556d19130 .functor OR 1, L_0x555556d19000, L_0x555556d19070, C4<0>, C4<0>;
L_0x555556d19240 .functor AND 1, L_0x555556d19400, L_0x555556d196f0, C4<1>, C4<1>;
L_0x555556d192f0 .functor OR 1, L_0x555556d19130, L_0x555556d19240, C4<0>, C4<0>;
v0x555556c373b0_0 .net *"_ivl_0", 0 0, L_0x555556d18f20;  1 drivers
v0x555556c374b0_0 .net *"_ivl_10", 0 0, L_0x555556d19240;  1 drivers
v0x555556c37590_0 .net *"_ivl_4", 0 0, L_0x555556d19000;  1 drivers
v0x555556c37680_0 .net *"_ivl_6", 0 0, L_0x555556d19070;  1 drivers
v0x555556c37760_0 .net *"_ivl_8", 0 0, L_0x555556d19130;  1 drivers
v0x555556c37890_0 .net "c_in", 0 0, L_0x555556d196f0;  1 drivers
v0x555556c37950_0 .net "c_out", 0 0, L_0x555556d192f0;  1 drivers
v0x555556c37a10_0 .net "s", 0 0, L_0x555556d18f90;  1 drivers
v0x555556c37ad0_0 .net "x", 0 0, L_0x555556d19400;  1 drivers
v0x555556c37c20_0 .net "y", 0 0, L_0x555556d18cd0;  1 drivers
S_0x555556c37d80 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c37f30 .param/l "i" 0 19 14, +C4<01101>;
S_0x555556c38010 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c37d80;
 .timescale -12 -12;
S_0x555556c381f0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c38010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d18d70 .functor XOR 1, L_0x555556d19dd0, L_0x555556d19f00, C4<0>, C4<0>;
L_0x555556d19960 .functor XOR 1, L_0x555556d18d70, L_0x555556d19820, C4<0>, C4<0>;
L_0x555556d199d0 .functor AND 1, L_0x555556d19f00, L_0x555556d19820, C4<1>, C4<1>;
L_0x555556d19a40 .functor AND 1, L_0x555556d19dd0, L_0x555556d19f00, C4<1>, C4<1>;
L_0x555556d19b00 .functor OR 1, L_0x555556d199d0, L_0x555556d19a40, C4<0>, C4<0>;
L_0x555556d19c10 .functor AND 1, L_0x555556d19dd0, L_0x555556d19820, C4<1>, C4<1>;
L_0x555556d19cc0 .functor OR 1, L_0x555556d19b00, L_0x555556d19c10, C4<0>, C4<0>;
v0x555556c38470_0 .net *"_ivl_0", 0 0, L_0x555556d18d70;  1 drivers
v0x555556c38570_0 .net *"_ivl_10", 0 0, L_0x555556d19c10;  1 drivers
v0x555556c38650_0 .net *"_ivl_4", 0 0, L_0x555556d199d0;  1 drivers
v0x555556c38740_0 .net *"_ivl_6", 0 0, L_0x555556d19a40;  1 drivers
v0x555556c38820_0 .net *"_ivl_8", 0 0, L_0x555556d19b00;  1 drivers
v0x555556c38950_0 .net "c_in", 0 0, L_0x555556d19820;  1 drivers
v0x555556c38a10_0 .net "c_out", 0 0, L_0x555556d19cc0;  1 drivers
v0x555556c38ad0_0 .net "s", 0 0, L_0x555556d19960;  1 drivers
v0x555556c38b90_0 .net "x", 0 0, L_0x555556d19dd0;  1 drivers
v0x555556c38ce0_0 .net "y", 0 0, L_0x555556d19f00;  1 drivers
S_0x555556c38e40 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c38ff0 .param/l "i" 0 19 14, +C4<01110>;
S_0x555556c390d0 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c38e40;
 .timescale -12 -12;
S_0x555556c392b0 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c390d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1a180 .functor XOR 1, L_0x555556d1a660, L_0x555556d1ab00, C4<0>, C4<0>;
L_0x555556d1a1f0 .functor XOR 1, L_0x555556d1a180, L_0x555556d1ae40, C4<0>, C4<0>;
L_0x555556d1a260 .functor AND 1, L_0x555556d1ab00, L_0x555556d1ae40, C4<1>, C4<1>;
L_0x555556d1a2d0 .functor AND 1, L_0x555556d1a660, L_0x555556d1ab00, C4<1>, C4<1>;
L_0x555556d1a390 .functor OR 1, L_0x555556d1a260, L_0x555556d1a2d0, C4<0>, C4<0>;
L_0x555556d1a4a0 .functor AND 1, L_0x555556d1a660, L_0x555556d1ae40, C4<1>, C4<1>;
L_0x555556d1a550 .functor OR 1, L_0x555556d1a390, L_0x555556d1a4a0, C4<0>, C4<0>;
v0x555556c39530_0 .net *"_ivl_0", 0 0, L_0x555556d1a180;  1 drivers
v0x555556c39630_0 .net *"_ivl_10", 0 0, L_0x555556d1a4a0;  1 drivers
v0x555556c39710_0 .net *"_ivl_4", 0 0, L_0x555556d1a260;  1 drivers
v0x555556c39800_0 .net *"_ivl_6", 0 0, L_0x555556d1a2d0;  1 drivers
v0x555556c398e0_0 .net *"_ivl_8", 0 0, L_0x555556d1a390;  1 drivers
v0x555556c39a10_0 .net "c_in", 0 0, L_0x555556d1ae40;  1 drivers
v0x555556c39ad0_0 .net "c_out", 0 0, L_0x555556d1a550;  1 drivers
v0x555556c39b90_0 .net "s", 0 0, L_0x555556d1a1f0;  1 drivers
v0x555556c39c50_0 .net "x", 0 0, L_0x555556d1a660;  1 drivers
v0x555556c39da0_0 .net "y", 0 0, L_0x555556d1ab00;  1 drivers
S_0x555556c39f00 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c3a0b0 .param/l "i" 0 19 14, +C4<01111>;
S_0x555556c3a190 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c39f00;
 .timescale -12 -12;
S_0x555556c3a370 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c3a190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1b0e0 .functor XOR 1, L_0x555556d1b5c0, L_0x555556d1b6f0, C4<0>, C4<0>;
L_0x555556d1b150 .functor XOR 1, L_0x555556d1b0e0, L_0x555556d1b9a0, C4<0>, C4<0>;
L_0x555556d1b1c0 .functor AND 1, L_0x555556d1b6f0, L_0x555556d1b9a0, C4<1>, C4<1>;
L_0x555556d1b230 .functor AND 1, L_0x555556d1b5c0, L_0x555556d1b6f0, C4<1>, C4<1>;
L_0x555556d1b2f0 .functor OR 1, L_0x555556d1b1c0, L_0x555556d1b230, C4<0>, C4<0>;
L_0x555556d1b400 .functor AND 1, L_0x555556d1b5c0, L_0x555556d1b9a0, C4<1>, C4<1>;
L_0x555556d1b4b0 .functor OR 1, L_0x555556d1b2f0, L_0x555556d1b400, C4<0>, C4<0>;
v0x555556c3a5f0_0 .net *"_ivl_0", 0 0, L_0x555556d1b0e0;  1 drivers
v0x555556c3a6f0_0 .net *"_ivl_10", 0 0, L_0x555556d1b400;  1 drivers
v0x555556c3a7d0_0 .net *"_ivl_4", 0 0, L_0x555556d1b1c0;  1 drivers
v0x555556c3a8c0_0 .net *"_ivl_6", 0 0, L_0x555556d1b230;  1 drivers
v0x555556c3a9a0_0 .net *"_ivl_8", 0 0, L_0x555556d1b2f0;  1 drivers
v0x555556c3aad0_0 .net "c_in", 0 0, L_0x555556d1b9a0;  1 drivers
v0x555556c3ab90_0 .net "c_out", 0 0, L_0x555556d1b4b0;  1 drivers
v0x555556c3ac50_0 .net "s", 0 0, L_0x555556d1b150;  1 drivers
v0x555556c3ad10_0 .net "x", 0 0, L_0x555556d1b5c0;  1 drivers
v0x555556c3ae60_0 .net "y", 0 0, L_0x555556d1b6f0;  1 drivers
S_0x555556c3afc0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 19 14, 19 14 0, S_0x555556c2a5a0;
 .timescale -12 -12;
P_0x555556c3b280 .param/l "i" 0 19 14, +C4<010000>;
S_0x555556c3b360 .scope generate, "genblk3" "genblk3" 19 16, 19 16 0, S_0x555556c3afc0;
 .timescale -12 -12;
S_0x555556c3b540 .scope module, "f" "full_adder" 19 19, 19 32 0, S_0x555556c3b360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556d1bad0 .functor XOR 1, L_0x555556d1bfb0, L_0x555556d1c270, C4<0>, C4<0>;
L_0x555556d1bb40 .functor XOR 1, L_0x555556d1bad0, L_0x555556d1c3a0, C4<0>, C4<0>;
L_0x555556d1bbb0 .functor AND 1, L_0x555556d1c270, L_0x555556d1c3a0, C4<1>, C4<1>;
L_0x555556d1bc20 .functor AND 1, L_0x555556d1bfb0, L_0x555556d1c270, C4<1>, C4<1>;
L_0x555556d1bce0 .functor OR 1, L_0x555556d1bbb0, L_0x555556d1bc20, C4<0>, C4<0>;
L_0x555556d1bdf0 .functor AND 1, L_0x555556d1bfb0, L_0x555556d1c3a0, C4<1>, C4<1>;
L_0x555556d1bea0 .functor OR 1, L_0x555556d1bce0, L_0x555556d1bdf0, C4<0>, C4<0>;
v0x555556c3b7c0_0 .net *"_ivl_0", 0 0, L_0x555556d1bad0;  1 drivers
v0x555556c3b8c0_0 .net *"_ivl_10", 0 0, L_0x555556d1bdf0;  1 drivers
v0x555556c3b9a0_0 .net *"_ivl_4", 0 0, L_0x555556d1bbb0;  1 drivers
v0x555556c3ba90_0 .net *"_ivl_6", 0 0, L_0x555556d1bc20;  1 drivers
v0x555556c3bb70_0 .net *"_ivl_8", 0 0, L_0x555556d1bce0;  1 drivers
v0x555556c3bca0_0 .net "c_in", 0 0, L_0x555556d1c3a0;  1 drivers
v0x555556c3bd60_0 .net "c_out", 0 0, L_0x555556d1bea0;  1 drivers
v0x555556c3be20_0 .net "s", 0 0, L_0x555556d1bb40;  1 drivers
v0x555556c3bee0_0 .net "x", 0 0, L_0x555556d1bfb0;  1 drivers
v0x555556c3bfa0_0 .net "y", 0 0, L_0x555556d1c270;  1 drivers
S_0x555556c3d300 .scope module, "mux_8bit" "mux" 20 60, 11 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 24 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556c3d4e0 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001000>;
P_0x555556c3d520 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556c3d780_0 .net "data_bus", 23 0, L_0x555556d124b0;  1 drivers
v0x555556c3d880_0 .var "data_out", 7 0;
v0x555556c3d970_0 .var/i "i", 31 0;
v0x555556c3da40_0 .net "sel", 1 0, v0x555556c3fc60_0;  1 drivers
E_0x555556c2a4c0 .event anyedge, v0x555556c3da40_0, v0x555556c3d780_0;
S_0x555556c3dba0 .scope module, "mux_9bit" "mux" 20 67, 11 1 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556c3d5c0 .param/l "MSB" 0 11 1, +C4<00000000000000000000000000001001>;
P_0x555556c3d600 .param/l "N" 0 11 2, +C4<00000000000000000000000000000011>;
v0x555556c3dfe0_0 .net "data_bus", 26 0, L_0x555556d125a0;  1 drivers
v0x555556c3e0e0_0 .var "data_out", 8 0;
v0x555556c3e1d0_0 .var/i "i", 31 0;
v0x555556c3e2a0_0 .net "sel", 1 0, v0x555556c3fc60_0;  alias, 1 drivers
E_0x555556c3df60 .event anyedge, v0x555556c3da40_0, v0x555556c3dfe0_0;
S_0x555556c3e3f0 .scope module, "y_neg" "pos_2_neg" 20 116, 19 39 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555556c3e5d0 .param/l "N" 0 19 40, +C4<00000000000000000000000000001001>;
L_0x555556d1d830 .functor NOT 9, L_0x555556d1db40, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556c3e6e0_0 .net *"_ivl_0", 8 0, L_0x555556d1d830;  1 drivers
L_0x7f312abd3020 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555556c3e7e0_0 .net/2u *"_ivl_2", 8 0, L_0x7f312abd3020;  1 drivers
v0x555556c3e8c0_0 .net "neg", 8 0, L_0x555556d1d8a0;  alias, 1 drivers
v0x555556c3e9c0_0 .net "pos", 8 0, L_0x555556d1db40;  1 drivers
L_0x555556d1d8a0 .arith/sum 9, L_0x555556d1d830, L_0x7f312abd3020;
S_0x555556c3eae0 .scope module, "z_neg" "pos_2_neg" 20 123, 19 39 0, S_0x555556c0ed60;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555556c3ecc0 .param/l "N" 0 19 40, +C4<00000000000000000000000000010001>;
L_0x555556d1d940 .functor NOT 17, v0x555556c3fb80_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555556c3edd0_0 .net *"_ivl_0", 16 0, L_0x555556d1d940;  1 drivers
L_0x7f312abd3068 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556c3eed0_0 .net/2u *"_ivl_2", 16 0, L_0x7f312abd3068;  1 drivers
v0x555556c3efb0_0 .net "neg", 16 0, L_0x555556d1dce0;  alias, 1 drivers
v0x555556c3f0a0_0 .net "pos", 16 0, v0x555556c3fb80_0;  alias, 1 drivers
L_0x555556d1dce0 .arith/sum 17, L_0x555556d1d940, L_0x7f312abd3068;
S_0x555556c452d0 .scope module, "sinus" "sinus_8" 9 29, 5 18 0, S_0x555556b47b70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556c45580_0 .net "addr", 2 0, v0x555556c4d9d0_0;  alias, 1 drivers
v0x555556c45660 .array "data", 0 7, 15 0;
v0x555556c45850_0 .var "out", 15 0;
v0x555556c45660_0 .array/port v0x555556c45660, 0;
v0x555556c45660_1 .array/port v0x555556c45660, 1;
v0x555556c45660_2 .array/port v0x555556c45660, 2;
E_0x555556c454d0/0 .event anyedge, v0x555556c443e0_0, v0x555556c45660_0, v0x555556c45660_1, v0x555556c45660_2;
v0x555556c45660_3 .array/port v0x555556c45660, 3;
v0x555556c45660_4 .array/port v0x555556c45660, 4;
v0x555556c45660_5 .array/port v0x555556c45660, 5;
v0x555556c45660_6 .array/port v0x555556c45660, 6;
E_0x555556c454d0/1 .event anyedge, v0x555556c45660_3, v0x555556c45660_4, v0x555556c45660_5, v0x555556c45660_6;
v0x555556c45660_7 .array/port v0x555556c45660, 7;
E_0x555556c454d0/2 .event anyedge, v0x555556c45660_7;
E_0x555556c454d0 .event/or E_0x555556c454d0/0, E_0x555556c454d0/1, E_0x555556c454d0/2;
S_0x555556c45930 .scope module, "spi_out" "fft_spi_out" 9 36, 22 1 0, S_0x555556b47b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /INPUT 1 "start_spi";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "w_tx_ready";
P_0x5555562303b0 .param/l "IDLE" 1 22 13, C4<00>;
P_0x5555562303f0 .param/l "MSB_2" 0 22 2, +C4<00000000000000000000000000001000>;
P_0x555556230430 .param/l "N" 0 22 2, +C4<00000000000000000000000000001000>;
P_0x555556230470 .param/l "SENDING" 1 22 15, C4<10>;
P_0x5555562304b0 .param/l "SET_TX" 1 22 14, C4<01>;
P_0x5555562304f0 .param/l "WAIT" 1 22 16, C4<11>;
P_0x555556230530 .param/l "WAIT_TIL_NEXT" 0 22 2, +C4<00000000000000000000000001000000>;
v0x555556c4c4a0_0 .var "addr", 4 0;
v0x555556c4c5a0_0 .net "clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c4c660_0 .var "count_spi", 5 0;
v0x555556c4c730_0 .net "cs", 0 0, L_0x555556d37120;  alias, 1 drivers
v0x555556c4c800_0 .net "data_bus", 127 0, L_0x555556d367f0;  alias, 1 drivers
v0x555556c4c8a0 .array "data_out", 0 15;
v0x555556c4c8a0_0 .net v0x555556c4c8a0 0, 7 0, L_0x555556d36860; 1 drivers
v0x555556c4c8a0_1 .net v0x555556c4c8a0 1, 7 0, L_0x555556d36990; 1 drivers
v0x555556c4c8a0_2 .net v0x555556c4c8a0 2, 7 0, L_0x555556d36a30; 1 drivers
v0x555556c4c8a0_3 .net v0x555556c4c8a0 3, 7 0, L_0x555556d36ad0; 1 drivers
v0x555556c4c8a0_4 .net v0x555556c4c8a0 4, 7 0, L_0x555556d36b70; 1 drivers
v0x555556c4c8a0_5 .net v0x555556c4c8a0 5, 7 0, L_0x555556d36c10; 1 drivers
v0x555556c4c8a0_6 .net v0x555556c4c8a0 6, 7 0, L_0x555556d36cb0; 1 drivers
v0x555556c4c8a0_7 .net v0x555556c4c8a0 7, 7 0, L_0x555556d36d50; 1 drivers
v0x555556c4c8a0_8 .net v0x555556c4c8a0 8, 7 0, L_0x555556d36e40; 1 drivers
v0x555556c4c8a0_9 .net v0x555556c4c8a0 9, 7 0, L_0x555556d36ee0; 1 drivers
v0x555556c4c8a0_10 .net v0x555556c4c8a0 10, 7 0, L_0x555556d36fe0; 1 drivers
v0x555556c4c8a0_11 .net v0x555556c4c8a0 11, 7 0, L_0x555556d37080; 1 drivers
v0x555556c4c8a0_12 .net v0x555556c4c8a0 12, 7 0, L_0x555556d37190; 1 drivers
v0x555556c4c8a0_13 .net v0x555556c4c8a0 13, 7 0, L_0x555556d37230; 1 drivers
v0x555556c4c8a0_14 .net v0x555556c4c8a0 14, 7 0, L_0x555556d37350; 1 drivers
v0x555556c4c8a0_15 .net v0x555556c4c8a0 15, 7 0, L_0x555556d373f0; 1 drivers
v0x555556c4cb40_0 .net "mosi", 0 0, v0x555556c49e70_0;  alias, 1 drivers
v0x555556c4cc30_0 .net "sclk", 0 0, v0x555556c49db0_0;  alias, 1 drivers
v0x555556c4cd20_0 .var "send_data", 7 0;
v0x555556c4ce70_0 .net "start_spi", 0 0, v0x555556c44810_0;  alias, 1 drivers
v0x555556c4cf10_0 .var "start_tx", 0 0;
v0x555556c4cfb0_0 .var "state", 1 0;
v0x555556c4d050_0 .net "w_tx_ready", 0 0, L_0x555556d37aa0;  1 drivers
L_0x555556d36860 .part L_0x555556d367f0, 0, 8;
L_0x555556d36990 .part L_0x555556d367f0, 8, 8;
L_0x555556d36a30 .part L_0x555556d367f0, 16, 8;
L_0x555556d36ad0 .part L_0x555556d367f0, 24, 8;
L_0x555556d36b70 .part L_0x555556d367f0, 32, 8;
L_0x555556d36c10 .part L_0x555556d367f0, 40, 8;
L_0x555556d36cb0 .part L_0x555556d367f0, 48, 8;
L_0x555556d36d50 .part L_0x555556d367f0, 56, 8;
L_0x555556d36e40 .part L_0x555556d367f0, 64, 8;
L_0x555556d36ee0 .part L_0x555556d367f0, 72, 8;
L_0x555556d36fe0 .part L_0x555556d367f0, 80, 8;
L_0x555556d37080 .part L_0x555556d367f0, 88, 8;
L_0x555556d37190 .part L_0x555556d367f0, 96, 8;
L_0x555556d37230 .part L_0x555556d367f0, 104, 8;
L_0x555556d37350 .part L_0x555556d367f0, 112, 8;
L_0x555556d373f0 .part L_0x555556d367f0, 120, 8;
S_0x555556c45de0 .scope generate, "genblk1[0]" "genblk1[0]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c45fe0 .param/l "i" 0 22 43, +C4<00>;
S_0x555556c460c0 .scope generate, "genblk1[1]" "genblk1[1]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c462c0 .param/l "i" 0 22 43, +C4<01>;
S_0x555556c46380 .scope generate, "genblk1[2]" "genblk1[2]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c46560 .param/l "i" 0 22 43, +C4<010>;
S_0x555556c46620 .scope generate, "genblk1[3]" "genblk1[3]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c46800 .param/l "i" 0 22 43, +C4<011>;
S_0x555556c468e0 .scope generate, "genblk1[4]" "genblk1[4]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c46b10 .param/l "i" 0 22 43, +C4<0100>;
S_0x555556c46bf0 .scope generate, "genblk1[5]" "genblk1[5]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c46dd0 .param/l "i" 0 22 43, +C4<0101>;
S_0x555556c46eb0 .scope generate, "genblk1[6]" "genblk1[6]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c47090 .param/l "i" 0 22 43, +C4<0110>;
S_0x555556c47170 .scope generate, "genblk1[7]" "genblk1[7]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c47350 .param/l "i" 0 22 43, +C4<0111>;
S_0x555556c47430 .scope generate, "genblk1[8]" "genblk1[8]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c46ac0 .param/l "i" 0 22 43, +C4<01000>;
S_0x555556c476a0 .scope generate, "genblk1[9]" "genblk1[9]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c47880 .param/l "i" 0 22 43, +C4<01001>;
S_0x555556c47960 .scope generate, "genblk1[10]" "genblk1[10]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c47b40 .param/l "i" 0 22 43, +C4<01010>;
S_0x555556c47c20 .scope generate, "genblk1[11]" "genblk1[11]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c47e00 .param/l "i" 0 22 43, +C4<01011>;
S_0x555556c47ee0 .scope generate, "genblk1[12]" "genblk1[12]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c480c0 .param/l "i" 0 22 43, +C4<01100>;
S_0x555556c481a0 .scope generate, "genblk1[13]" "genblk1[13]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c48380 .param/l "i" 0 22 43, +C4<01101>;
S_0x555556c48460 .scope generate, "genblk1[14]" "genblk1[14]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c48640 .param/l "i" 0 22 43, +C4<01110>;
S_0x555556c48720 .scope generate, "genblk1[15]" "genblk1[15]" 22 43, 22 43 0, S_0x555556c45930;
 .timescale -12 -12;
P_0x555556c48900 .param/l "i" 0 22 43, +C4<01111>;
S_0x555556c489e0 .scope module, "spi_master" "SPI_Master_With_Single_CS" 22 23, 23 35 0, S_0x555556c45930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 2 "o_RX_Count";
    .port_info 6 /OUTPUT 1 "o_RX_DV";
    .port_info 7 /OUTPUT 8 "o_RX_Byte";
    .port_info 8 /OUTPUT 1 "master_ready";
    .port_info 9 /OUTPUT 1 "o_SPI_Clk";
    .port_info 10 /INPUT 1 "i_SPI_MISO";
    .port_info 11 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 12 /OUTPUT 1 "o_SPI_CS_n";
P_0x555556c48cd0 .param/l "CLKS_PER_HALF_BIT" 0 23 37, +C4<00000000000000000000000000000100>;
P_0x555556c48d10 .param/l "CS_INACTIVE" 1 23 66, C4<11>;
P_0x555556c48d50 .param/l "CS_INACTIVE_CLKS" 0 23 39, +C4<00000000000000000000000000001010>;
P_0x555556c48d90 .param/l "IDLE" 1 23 63, C4<00>;
P_0x555556c48dd0 .param/l "MAX_BYTES_PER_CS" 0 23 38, +C4<00000000000000000000000000000010>;
P_0x555556c48e10 .param/l "SPI_MODE" 0 23 36, +C4<00000000000000000000000000000000>;
P_0x555556c48e50 .param/l "TRANSFER" 1 23 65, C4<10>;
P_0x555556c48e90 .param/l "TRANSFER_2" 1 23 64, C4<01>;
L_0x555556d37120 .functor BUFZ 1, v0x555556c4bf80_0, C4<0>, C4<0>, C4<0>;
L_0x7f312abd3380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555556d376b0 .functor XNOR 1, v0x555556c49f30_0, L_0x7f312abd3380, C4<0>, C4<0>;
L_0x555556d377c0 .functor AND 1, L_0x555556d375c0, L_0x555556d376b0, C4<1>, C4<1>;
L_0x555556d378d0 .functor OR 1, L_0x555556d37520, L_0x555556d377c0, C4<0>, C4<0>;
L_0x555556d379e0 .functor NOT 1, v0x555556c4cf10_0, C4<0>, C4<0>, C4<0>;
L_0x555556d37aa0 .functor AND 1, L_0x555556d378d0, L_0x555556d379e0, C4<1>, C4<1>;
L_0x555556d37bb0 .functor BUFZ 1, v0x555556c49f30_0, C4<0>, C4<0>, C4<0>;
L_0x555556d37c20 .functor BUFZ 1, v0x555556c49cf0_0, C4<0>, C4<0>, C4<0>;
v0x555556c4ab20_0 .net/2u *"_ivl_10", 0 0, L_0x7f312abd3380;  1 drivers
v0x555556c4ac20_0 .net *"_ivl_12", 0 0, L_0x555556d376b0;  1 drivers
v0x555556c4ace0_0 .net *"_ivl_15", 0 0, L_0x555556d377c0;  1 drivers
v0x555556c4ad80_0 .net *"_ivl_16", 0 0, L_0x555556d378d0;  1 drivers
v0x555556c4ae60_0 .net *"_ivl_18", 0 0, L_0x555556d379e0;  1 drivers
L_0x7f312abd32f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556c4af40_0 .net/2u *"_ivl_2", 1 0, L_0x7f312abd32f0;  1 drivers
v0x555556c4b020_0 .net *"_ivl_4", 0 0, L_0x555556d37520;  1 drivers
L_0x7f312abd3338 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555556c4b0e0_0 .net/2u *"_ivl_6", 1 0, L_0x7f312abd3338;  1 drivers
v0x555556c4b1c0_0 .net *"_ivl_8", 0 0, L_0x555556d375c0;  1 drivers
v0x555556c4b280_0 .var "count", 1 0;
v0x555556c4b360_0 .net "data_valid_pulse", 0 0, v0x555556c49cf0_0;  1 drivers
v0x555556c4b400_0 .net "i_Clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
L_0x7f312abd33c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556c4b4a0_0 .net "i_Rst_L", 0 0, L_0x7f312abd33c8;  1 drivers
o0x7f312ac3aa28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4b570_0 .net "i_SPI_MISO", 0 0, o0x7f312ac3aa28;  0 drivers
v0x555556c4b640_0 .net "i_TX_Byte", 7 0, v0x555556c4cd20_0;  1 drivers
v0x555556c4b710_0 .net "i_TX_DV", 0 0, v0x555556c4cf10_0;  1 drivers
v0x555556c4b7b0_0 .net "master_ready", 0 0, L_0x555556d37bb0;  1 drivers
v0x555556c4b960_0 .net "o_RX_Byte", 7 0, v0x555556c49c10_0;  1 drivers
v0x555556c4ba30_0 .var "o_RX_Count", 1 0;
v0x555556c4baf0_0 .net "o_RX_DV", 0 0, L_0x555556d37c20;  1 drivers
v0x555556c4bbb0_0 .net "o_SPI_CS_n", 0 0, L_0x555556d37120;  alias, 1 drivers
v0x555556c4bc70_0 .net "o_SPI_Clk", 0 0, v0x555556c49db0_0;  alias, 1 drivers
v0x555556c4bd40_0 .net "o_SPI_MOSI", 0 0, v0x555556c49e70_0;  alias, 1 drivers
v0x555556c4be10_0 .net "o_TX_Ready", 0 0, L_0x555556d37aa0;  alias, 1 drivers
v0x555556c4bee0_0 .var "r_CS_Inactive_Count", 5 0;
v0x555556c4bf80_0 .var "r_CS_n", 0 0;
v0x555556c4c020_0 .var "r_SM_CS", 1 0;
v0x555556c4c100_0 .net "w_Master_Ready", 0 0, v0x555556c49f30_0;  1 drivers
v0x555556c4c1d0_0 .var "wait_idle", 3 0;
L_0x555556d37520 .cmp/eq 2, v0x555556c4c020_0, L_0x7f312abd32f0;
L_0x555556d375c0 .cmp/eq 2, v0x555556c4c020_0, L_0x7f312abd3338;
S_0x555556c492e0 .scope module, "SPI_Master_Inst" "SPI_Master" 23 84, 24 33 0, S_0x555556c489e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 1 "o_RX_DV";
    .port_info 6 /OUTPUT 8 "o_RX_Byte";
    .port_info 7 /OUTPUT 1 "o_SPI_Clk";
    .port_info 8 /INPUT 1 "i_SPI_MISO";
    .port_info 9 /OUTPUT 1 "o_SPI_MOSI";
P_0x555556c3ddd0 .param/l "CLKS_PER_HALF_BIT" 0 24 35, +C4<00000000000000000000000000000100>;
P_0x555556c3de10 .param/l "SPI_MODE" 0 24 34, +C4<00000000000000000000000000000000>;
v0x555556c497d0_0 .net "i_Clk", 0 0, v0x555556c4e1c0_0;  alias, 1 drivers
v0x555556c49890_0 .net "i_Rst_L", 0 0, L_0x7f312abd33c8;  alias, 1 drivers
v0x555556c49950_0 .net "i_SPI_MISO", 0 0, o0x7f312ac3aa28;  alias, 0 drivers
v0x555556c49a20_0 .net "i_TX_Byte", 7 0, v0x555556c4cd20_0;  alias, 1 drivers
v0x555556c49b00_0 .net "i_TX_DV", 0 0, L_0x555556d37aa0;  alias, 1 drivers
v0x555556c49c10_0 .var "o_RX_Byte", 7 0;
v0x555556c49cf0_0 .var "o_RX_DV", 0 0;
v0x555556c49db0_0 .var "o_SPI_Clk", 0 0;
v0x555556c49e70_0 .var "o_SPI_MOSI", 0 0;
v0x555556c49f30_0 .var "o_TX_Ready", 0 0;
v0x555556c49ff0_0 .var "r_Leading_Edge", 0 0;
v0x555556c4a0b0_0 .var "r_RX_Bit_Count", 2 0;
v0x555556c4a190_0 .var "r_SPI_Clk", 0 0;
v0x555556c4a250_0 .var "r_SPI_Clk_Count", 2 0;
v0x555556c4a330_0 .var "r_SPI_Clk_Edges", 4 0;
v0x555556c4a410_0 .var "r_TX_Bit_Count", 2 0;
v0x555556c4a4f0_0 .var "r_TX_Byte", 7 0;
v0x555556c4a6e0_0 .var "r_TX_DV", 0 0;
v0x555556c4a7a0_0 .var "r_Trailing_Edge", 0 0;
L_0x7f312abd32a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c4a860_0 .net "w_CPHA", 0 0, L_0x7f312abd32a8;  1 drivers
L_0x7f312abd3260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556c4a920_0 .net "w_CPOL", 0 0, L_0x7f312abd3260;  1 drivers
E_0x555556c49750/0 .event negedge, v0x555556c49890_0;
E_0x555556c49750/1 .event posedge, v0x5555569c1b60_0;
E_0x555556c49750 .event/or E_0x555556c49750/0, E_0x555556c49750/1;
    .scope S_0x555556b41f30;
T_2 ;
    %wait E_0x555556ace7a0;
    %load/vec4 v0x555556714020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555556713180_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555556714f50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556713180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555556713180_0;
    %assign/vec4 v0x555556713180_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556322590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555567bb810_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555556838ca0_0, 0, 9;
    %end;
    .thread T_3;
    .scope S_0x555556322590;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a09810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556711560_0, 0;
    %end;
    .thread T_4;
    .scope S_0x555556322590;
T_5 ;
    %wait E_0x555556acb980;
    %load/vec4 v0x5555567bb810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556711560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a09810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555567bb810_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x555556757760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555567bb810_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556774a60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556838ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a09810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556711560_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x555556838ca0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x555556838ca0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x555556a09810_0;
    %inv;
    %assign/vec4 v0x555556a09810_0, 0;
T_5.8 ;
T_5.6 ;
    %load/vec4 v0x555556838ca0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556774a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556711560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a09810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555567bb810_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556711560_0, 0;
    %load/vec4 v0x555556838ca0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555556838ca0_0, 0;
    %load/vec4 v0x555556754160_0;
    %assign/vec4 v0x555556710750_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556b85a30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555562f8300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555562f88f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555556b85a30;
T_7 ;
    %wait E_0x55555643deb0;
    %load/vec4 v0x55555643a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55555641c460_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5555562d6550_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x5555562f8300_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556b85a30;
T_8 ;
    %wait E_0x55555643cd80;
    %load/vec4 v0x55555641c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562f88f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55555643a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555562d6550_0;
    %assign/vec4 v0x5555562f88f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555556b44d50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555562fc420_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5555562fc420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555562fc420_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x5555562fc420_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555562fcdb0, 4, 0;
    %load/vec4 v0x5555562fc420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555562fc420_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x555556b44d50;
T_10 ;
    %wait E_0x55555644d4f0;
    %load/vec4 v0x5555562fcc50_0;
    %load/vec4 v0x5555562f4dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 0, 4;
T_10.2 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.4 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.6 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.8 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.10 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.12 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.14 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.16 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.18 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.20 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.22 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.24 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.26 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.28 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.30 ;
    %load/vec4 v0x5555562fbe30_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x5555562f5110_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555562f5940_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555562fcdb0, 4, 5;
T_10.32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555556b44d50;
T_11 ;
    %wait E_0x55555643cd00;
    %load/vec4 v0x5555562f4c80_0;
    %load/vec4 v0x5555562a3980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5555562f8450_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555562fcdb0, 4;
    %load/vec4 v0x5555562f5270_0;
    %inv;
    %and;
    %assign/vec4 v0x5555562f5aa0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555556ae80d0;
T_12 ;
    %wait E_0x5555562ebf20;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569527e0, 4, 0;
    %load/vec4 v0x55555694f9c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5555569527e0, 4;
    %store/vec4 v0x555556955600_0, 0, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555556aec8f0;
T_13 ;
    %wait E_0x555556278fd0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 129, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556955d70, 4, 0;
    %load/vec4 v0x555556955b00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556955d70, 4;
    %store/vec4 v0x555556928280_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5555566c7bb0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556956b00_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5555566c7bb0;
T_15 ;
    %wait E_0x55555644b460;
    %load/vec4 v0x55555693ccd0_0;
    %assign/vec4 v0x555556956b00_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5555566c81d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556962e20_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5555566c81d0;
T_17 ;
    %wait E_0x55555644ac50;
    %load/vec4 v0x555556960000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55555695d1e0_0;
    %assign/vec4 v0x555556962e20_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5555566c5360;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555696e6a0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5555566c5360;
T_19 ;
    %wait E_0x555556448bf0;
    %load/vec4 v0x55555696eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555696e6a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55555696b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x555556968a60_0;
    %assign/vec4 v0x55555696e6a0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555556ae2490;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556976220_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x555556ae2490;
T_21 ;
    %wait E_0x5555568178b0;
    %load/vec4 v0x555556979040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556976220_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555556973400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55555696fb40_0;
    %assign/vec4 v0x555556976220_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555556ace1b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569848c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x555556ace1b0;
T_23 ;
    %wait E_0x555556811c90;
    %load/vec4 v0x555556981aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5555569876e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569848c0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55555697ec80_0;
    %assign/vec4 v0x5555569848c0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555556ad0fd0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568ad870_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x555556ad0fd0;
T_25 ;
    %wait E_0x5555568063f0;
    %load/vec4 v0x5555568aaa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5555568b0690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ad870_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x555556987e50_0;
    %assign/vec4 v0x5555568ad870_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555556ad3df0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568b90f0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x555556ad3df0;
T_27 ;
    %wait E_0x5555567e4020;
    %load/vec4 v0x5555568b62d0_0;
    %assign/vec4 v0x5555568b90f0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555556ad6c10;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568bf230_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x555556ad6c10;
T_29 ;
    %wait E_0x5555568b3590;
    %load/vec4 v0x5555568a7d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5555568bed30_0;
    %assign/vec4 v0x5555568bf230_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555556ad9a30;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568dbd70_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x555556ad9a30;
T_31 ;
    %wait E_0x5555568b91d0;
    %load/vec4 v0x5555568deb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568dbd70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5555568d8f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5555568d5660_0;
    %assign/vec4 v0x5555568dbd70_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555556adc850;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568ea410_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x555556adc850;
T_33 ;
    %wait E_0x5555567d87a0;
    %load/vec4 v0x5555568eac00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568ea410_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5555568e75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5555568e47d0_0;
    %assign/vec4 v0x5555568ea410_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555556adf670;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568cbdf0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x555556adf670;
T_35 ;
    %wait E_0x5555567f9be0;
    %load/vec4 v0x5555568c8fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5555568cec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568cbdf0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x5555568c61b0_0;
    %assign/vec4 v0x5555568cbdf0_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555556acb390;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568f0fe0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x555556acb390;
T_37 ;
    %wait E_0x5555567f3fc0;
    %load/vec4 v0x5555568d5040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5555568f3e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568f0fe0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5555568d4850_0;
    %assign/vec4 v0x5555568f0fe0_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555556a9d740;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568fc860_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x555556a9d740;
T_39 ;
    %wait E_0x5555567d14d0;
    %load/vec4 v0x5555568ff680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555568fc860_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5555568f9a40_0;
    %assign/vec4 v0x5555568fc860_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555556aa0560;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569080e0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x555556aa0560;
T_41 ;
    %wait E_0x5555567ce6d0;
    %load/vec4 v0x55555690af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555569080e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5555569052c0_0;
    %assign/vec4 v0x5555569080e0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555556abccf0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556913960_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x555556abccf0;
T_43 ;
    %wait E_0x5555567c5c50;
    %load/vec4 v0x555556916780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556913960_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555556910b40_0;
    %assign/vec4 v0x555556913960_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x555556abfb10;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555568d5280_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x555556abfb10;
T_45 ;
    %wait E_0x5555567c0010;
    %load/vec4 v0x5555568eae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555568d5280_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55555691ca20_0;
    %assign/vec4 v0x5555568d5280_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555556ac2930;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555698bf70_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x555556ac2930;
T_47 ;
    %wait E_0x5555567b9920;
    %load/vec4 v0x55555698c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555698bf70_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55555698b2b0_0;
    %assign/vec4 v0x55555698bf70_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555556ac5750;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a2a310_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x555556ac5750;
T_49 ;
    %wait E_0x555556896eb0;
    %load/vec4 v0x555556a2d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a2a310_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x555556a274f0_0;
    %assign/vec4 v0x555556a2a310_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x555556ac8570;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a35b90_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x555556ac8570;
T_51 ;
    %wait E_0x555556891270;
    %load/vec4 v0x555556a389b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a35b90_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x555556a32d70_0;
    %assign/vec4 v0x555556a35b90_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x555556a9a920;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a3bf40_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x555556a9a920;
T_53 ;
    %wait E_0x55555688e470;
    %load/vec4 v0x555556a0e450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a3bf40_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x555556a3bcd0_0;
    %assign/vec4 v0x555556a3bf40_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555556b2bd10;
T_54 ;
    %wait E_0x55555683d690;
    %load/vec4 v0x555556a54d70_0;
    %assign/vec4 v0x555556a54fe0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555556b2bd10;
T_55 ;
    %wait E_0x55555683d690;
    %load/vec4 v0x555556a54d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x555556a4ec30_0;
    %assign/vec4 v0x555556a62030_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x555556b2bd10;
T_56 ;
    %wait E_0x5555568404b0;
    %load/vec4 v0x555556a54fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x555556a4ec30_0;
    %assign/vec4 v0x555556a64e50_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555556b2bd10;
T_57 ;
    %wait E_0x5555568460f0;
    %load/vec4 v0x555556a54d70_0;
    %assign/vec4 v0x555556a55d10_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555556b2bd10;
T_58 ;
    %wait E_0x5555568460f0;
    %load/vec4 v0x555556a54d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x555556a3ccd0_0;
    %assign/vec4 v0x555556a6aa90_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555556b2bd10;
T_59 ;
    %wait E_0x5555568432d0;
    %load/vec4 v0x555556a55d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x555556a40590_0;
    %assign/vec4 v0x555556a6d8b0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555556b2bd10;
T_60 ;
    %wait E_0x5555568460f0;
    %load/vec4 v0x555556a54d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x555556a4be10_0;
    %assign/vec4 v0x555556990d40_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555556b28ef0;
T_61 ;
    %wait E_0x55555684eb50;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556a461d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_61.0, 9;
    %load/vec4 v0x555556a62030_0;
    %store/vec4 v0x555556a595d0_0, 0, 1;
T_61.0 ;
    %load/vec4 v0x555556a64e50_0;
    %store/vec4 v0x555556a5c3f0_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x555556b28ef0;
T_62 ;
    %wait E_0x555556851ee0;
    %load/vec4 v0x555556a48ff0_0;
    %assign/vec4 v0x555556a6ddb0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555556b28ef0;
T_63 ;
    %wait E_0x55555686f7d0;
    %load/vec4 v0x555556a6ddb0_0;
    %assign/vec4 v0x555556a6e020_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x555556b28ef0;
T_64 ;
    %wait E_0x5555568725f0;
    %load/vec4 v0x555556a6e020_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_64.0, 9;
    %load/vec4 v0x555556a6aa90_0;
    %jmp/1 T_64.1, 9;
T_64.0 ; End of true expr.
    %load/vec4 v0x555556a6d8b0_0;
    %jmp/0 T_64.1, 9;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x555556a67c70_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555556afc9f0;
T_65 ;
    %wait E_0x555556ad6840;
    %load/vec4 v0x555556afd150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x555556b29650_0;
    %assign/vec4 v0x555556b37cf0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555556afc9f0;
T_66 ;
    %wait E_0x555556ad9660;
    %load/vec4 v0x555556afd150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x555556b29650_0;
    %assign/vec4 v0x555556b3ab10_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555556afc9f0;
T_67 ;
    %wait E_0x555556adf2a0;
    %load/vec4 v0x555556afd150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555556b05bb0_0;
    %assign/vec4 v0x555556b3bfb0_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555556afc9f0;
T_68 ;
    %wait E_0x555556adc480;
    %load/vec4 v0x555556afd150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x555556b089d0_0;
    %assign/vec4 v0x555556b3f870_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555556afc9f0;
T_69 ;
    %wait E_0x555556adf2a0;
    %load/vec4 v0x555556afd150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x555556b26830_0;
    %assign/vec4 v0x555556b482d0_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555556a94ce0;
T_70 ;
    %wait E_0x555556ae4ee0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556b09140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_70.0, 9;
    %load/vec4 v0x555556b37cf0_0;
    %store/vec4 v0x555556b320b0_0, 0, 1;
T_70.0 ;
    %load/vec4 v0x555556b3ab10_0;
    %store/vec4 v0x555556b34ed0_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555556a94ce0;
T_71 ;
    %wait E_0x555556ae7ce0;
    %load/vec4 v0x555556b22f70_0;
    %assign/vec4 v0x555556b42690_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x555556a94ce0;
T_72 ;
    %wait E_0x555556ae8290;
    %load/vec4 v0x555556b42690_0;
    %assign/vec4 v0x555556b454b0_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555556a94ce0;
T_73 ;
    %wait E_0x555556b229d0;
    %load/vec4 v0x555556b454b0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_73.0, 9;
    %load/vec4 v0x555556b3bfb0_0;
    %jmp/1 T_73.1, 9;
T_73.0 ; End of true expr.
    %load/vec4 v0x555556b3f870_0;
    %jmp/0 T_73.1, 9;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x555556b3b010_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x555556b188b0;
T_74 ;
    %wait E_0x555556a97730;
    %load/vec4 v0x555556b4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x555556a7f920_0;
    %assign/vec4 v0x555556a88380_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x555556b188b0;
T_75 ;
    %wait E_0x555556a9a550;
    %load/vec4 v0x555556b4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x555556a7f920_0;
    %assign/vec4 v0x555556a8b1a0_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555556b188b0;
T_76 ;
    %wait E_0x555556ab9c90;
    %load/vec4 v0x555556b4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x555556b53b50_0;
    %assign/vec4 v0x555556a8b6a0_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x555556b188b0;
T_77 ;
    %wait E_0x555556a9d370;
    %load/vec4 v0x555556b4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x555556b54050_0;
    %assign/vec4 v0x555556a8b910_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x555556b188b0;
T_78 ;
    %wait E_0x555556ab9c90;
    %load/vec4 v0x555556b4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x555556a7cb00_0;
    %assign/vec4 v0x555556aab000_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x555556a97b00;
T_79 ;
    %wait E_0x555556abf740;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556a76ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_79.0, 9;
    %load/vec4 v0x555556a88380_0;
    %store/vec4 v0x555556a82740_0, 0, 1;
T_79.0 ;
    %load/vec4 v0x555556a8b1a0_0;
    %store/vec4 v0x555556a85560_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x555556a97b00;
T_80 ;
    %wait E_0x555556ac2560;
    %load/vec4 v0x555556a79ce0_0;
    %assign/vec4 v0x555556aa53c0_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555556a97b00;
T_81 ;
    %wait E_0x555556ac5380;
    %load/vec4 v0x555556aa53c0_0;
    %assign/vec4 v0x555556aa81e0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x555556a97b00;
T_82 ;
    %wait E_0x555556acafe0;
    %load/vec4 v0x555556aa81e0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_82.0, 9;
    %load/vec4 v0x555556a8b6a0_0;
    %jmp/1 T_82.1, 9;
T_82.0 ; End of true expr.
    %load/vec4 v0x555556a8b910_0;
    %jmp/0 T_82.1, 9;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x555556a741b0_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x555556a8aa40;
T_83 ;
    %wait E_0x555556b5f920;
    %load/vec4 v0x555556ad49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a331f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a38e30_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x555556b8a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x555556b855e0_0;
    %assign/vec4 v0x555556a331f0_0, 0;
T_83.4 ;
    %load/vec4 v0x555556b7a350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0x555556b78ab0_0;
    %assign/vec4 v0x555556a38e30_0, 0;
T_83.6 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x555556a8aa40;
T_84 ;
    %wait E_0x555556b70ee0;
    %load/vec4 v0x555556ada610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a36010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a303d0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x555556b7aed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x555556b7b650_0;
    %assign/vec4 v0x555556a36010_0, 0;
T_84.4 ;
    %load/vec4 v0x555556ae0250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x555556b57b00_0;
    %assign/vec4 v0x555556a303d0_0, 0;
T_84.6 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x555556a8aa40;
T_85 ;
    %wait E_0x555556b5f920;
    %load/vec4 v0x555556ad49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a30470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556913de0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x555556a17330_0;
    %assign/vec4 v0x555556a30470_0, 0;
    %load/vec4 v0x555556a0e8d0_0;
    %assign/vec4 v0x555556913de0_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555556a8aa40;
T_86 ;
    %wait E_0x555556b70ee0;
    %load/vec4 v0x555556ada610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556910fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556a2a790_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x555556a116f0_0;
    %assign/vec4 v0x555556910fc0_0, 0;
    %load/vec4 v0x555556a0a510_0;
    %assign/vec4 v0x555556a2a790_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x555556a8aa40;
T_87 ;
    %wait E_0x555556b70ee0;
    %load/vec4 v0x555556ada610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556a27970_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x555556a51ed0_0;
    %assign/vec4 v0x555556a27970_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x555556a8aa40;
T_88 ;
    %wait E_0x555556b72270;
    %load/vec4 v0x555556ab9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555690e1a0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x555556ac06f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x555556a4f0b0_0;
    %assign/vec4 v0x55555690e1a0_0, 0;
T_88.4 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555556a8aa40;
T_89 ;
    %wait E_0x5555568a6f70;
    %load/vec4 v0x555556ae3070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556908560_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x555556b85d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x555556ac3510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x555556a49470_0;
    %assign/vec4 v0x555556908560_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x555556b1b6d0;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555684c400_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x55555684c400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555684c400_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55555684c400_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555568495e0, 4, 0;
    %load/vec4 v0x55555684c400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555684c400_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x555556b1b6d0;
T_91 ;
    %wait E_0x555556a73730;
    %load/vec4 v0x55555686fea0_0;
    %load/vec4 v0x55555687b720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 0, 4;
T_91.2 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.4 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.6 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.8, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.8 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.10 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.12, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.12 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.14, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.14 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.16 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.18, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.18 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.20, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.20 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.22, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.22 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.24, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.24 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.26, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.26 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.28 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.30, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.30 ;
    %load/vec4 v0x55555684f220_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.32, 8;
    %load/vec4 v0x555556872cc0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556881360_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555568495e0, 4, 5;
T_91.32 ;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555556b1b6d0;
T_92 ;
    %wait E_0x555556b58b90;
    %load/vec4 v0x55555688bd00_0;
    %load/vec4 v0x555556897620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x55555689a3a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555568495e0, 4;
    %load/vec4 v0x555556888ee0_0;
    %inv;
    %and;
    %assign/vec4 v0x555556891940_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x555556af9bd0;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556aa18e0_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x555556aa18e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_93.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556aa18e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556aa18e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556a8bdc0, 4, 0;
    %load/vec4 v0x555556aa18e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556aa18e0_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %end;
    .thread T_93;
    .scope S_0x555556af9bd0;
T_94 ;
    %wait E_0x555556a72970;
    %load/vec4 v0x555556af0190_0;
    %load/vec4 v0x555556b22750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 0, 4;
T_94.2 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.6 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.8 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.10 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.12 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.14 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.16 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.18 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.20 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.22, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.22 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.24, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.24 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.26, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.26 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.28, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.28 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.30, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.30 ;
    %load/vec4 v0x555556af0250_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.32, 8;
    %load/vec4 v0x555556b09d00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556b22ce0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a8bdc0, 4, 5;
T_94.32 ;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x555556af9bd0;
T_95 ;
    %wait E_0x555556a72c80;
    %load/vec4 v0x55555678d530_0;
    %load/vec4 v0x5555567ea430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x5555568a3630_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556a8bdc0, 4;
    %load/vec4 v0x55555671a2d0_0;
    %inv;
    %and;
    %assign/vec4 v0x555556b6c6e0_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5555568a6520;
T_96 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556ab0860_0, 0, 32;
T_96.0 ;
    %load/vec4 v0x555556ab0860_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_96.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556ab0860_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556ab0860_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aada40, 4, 0;
    %load/vec4 v0x555556ab0860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556ab0860_0, 0, 32;
    %jmp T_96.0;
T_96.1 ;
    %end;
    .thread T_96;
    .scope S_0x5555568a6520;
T_97 ;
    %wait E_0x555556990210;
    %load/vec4 v0x555556ab3680_0;
    %load/vec4 v0x555556a8c8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 0, 4;
T_97.2 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.4 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.6 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.8, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.8 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.10, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.10 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.12, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.12 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.14, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.14 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.16, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.16 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.18, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.18 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.20, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.20 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.22 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.24 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.26 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.28 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.30 ;
    %load/vec4 v0x555556ab3740_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %load/vec4 v0x555556ab64a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556a8cb00_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aada40, 4, 5;
T_97.32 ;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5555568a6520;
T_98 ;
    %wait E_0x555556a9dbd0;
    %load/vec4 v0x555556a8f420_0;
    %load/vec4 v0x555556a95060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555556a9ad60_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556aada40, 4;
    %load/vec4 v0x555556a8f4e0_0;
    %inv;
    %and;
    %assign/vec4 v0x555556a92240_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555556b31950;
T_99 ;
    %wait E_0x555556910030;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556b18cf0_0, 0, 32;
T_99.0 ;
    %load/vec4 v0x555556b18cf0_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 65535, 65535, 16;
    %ix/getv/s 4, v0x555556b18cf0_0;
    %store/vec4a v0x555556b15e10, 4, 0;
    %load/vec4 v0x555556b18cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556b18cf0_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555556b31950;
T_100 ;
    %wait E_0x555556912e30;
    %load/vec4 v0x555556b15eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556af0c30_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x555556b1ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x555556af0c30_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x555556af1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x555556b1baf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x555556af4310_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x555556b15e10, 4;
    %assign/vec4 v0x555556af0c30_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x555556b21690_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x555556af1310_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555556af4310_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556b15e10, 0, 4;
T_100.8 ;
    %load/vec4 v0x555556b21690_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x555556af1310_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555556af4310_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556b15e10, 4, 5;
T_100.10 ;
    %load/vec4 v0x555556b21690_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.12, 8;
    %load/vec4 v0x555556af1310_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x555556af4310_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556b15e10, 4, 5;
T_100.12 ;
    %load/vec4 v0x555556b21690_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.14, 8;
    %load/vec4 v0x555556af1310_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x555556af4310_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556b15e10, 4, 5;
T_100.14 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x555556af0c30_0, 0;
T_100.7 ;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x555556b37590;
T_101 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556b0a680_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556b0a9a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556b0d470_0, 0, 16;
    %end;
    .thread T_101;
    .scope S_0x555556b37590;
T_102 ;
    %wait E_0x5555568f8f10;
    %load/vec4 v0x555556a55460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x555556b0a1d0_0;
    %assign/vec4 v0x555556b0a680_0, 0;
    %load/vec4 v0x555556a6eaf0_0;
    %assign/vec4 v0x555556b0a9a0_0, 0;
    %load/vec4 v0x555556a23350_0;
    %assign/vec4 v0x555556b0d470_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555556b3a3b0;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569bb640_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x555556b3a3b0;
T_104 ;
    %wait E_0x5555568f04b0;
    %load/vec4 v0x5555569d1290_0;
    %nor/r;
    %load/vec4 v0x5555569e5cd0_0;
    %and;
    %load/vec4 v0x5555569f6930_0;
    %and;
    %assign/vec4 v0x5555569bb640_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555556b3a3b0;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569bb700_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x555556b3a3b0;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569e5d70_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x555556b3a3b0;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555569e5cd0_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x555556b3a3b0;
T_108 ;
    %wait E_0x5555568f04b0;
    %load/vec4 v0x5555569d1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569bb700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569e5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569e5cd0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x5555569e5cd0_0;
    %nor/r;
    %load/vec4 v0x55555669e1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569e5d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555569e5cd0_0, 0;
    %load/vec4 v0x5555569d1f60_0;
    %assign/vec4 v0x5555569bb700_0, 0;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0x5555569e5cd0_0;
    %load/vec4 v0x5555569bb640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555569e5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569e5cd0_0, 0;
    %jmp T_108.5;
T_108.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555569e5d70_0, 0;
T_108.5 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555556b3a3b0;
T_109 ;
    %wait E_0x5555568f04b0;
    %load/vec4 v0x5555569e5cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5555569a5a90_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5555569f9750_0, 0;
    %load/vec4 v0x5555569d3130_0;
    %assign/vec4 v0x5555569ff390_0, 0;
    %load/vec4 v0x5555569d2020_0;
    %assign/vec4 v0x5555569fc570_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x5555569fc570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5555569fc570_0, 0;
    %load/vec4 v0x5555569f9750_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555569f9750_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5555569f6930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555569f9750_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555569f69f0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555569f69f0_0;
    %parti/s 8, 0, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555569f9750_0, 4, 5;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555569f9750_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555569f69f0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555569f69f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555569f9750_0, 4, 5;
T_109.3 ;
    %load/vec4 v0x5555569a5a90_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5555569a5a90_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555556b3a3b0;
T_110 ;
    %wait E_0x5555568f04b0;
    %load/vec4 v0x5555569bb640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x5555569f9750_0;
    %addi 131584, 0, 18;
    %assign/vec4 v0x555556a021b0_0, 0;
    %load/vec4 v0x5555569bb700_0;
    %assign/vec4 v0x55555669e270_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x555556a9bb70;
T_111 ;
    %wait E_0x55555696baf0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a9a180_0, 0, 32;
T_111.0 ;
    %load/vec4 v0x555556a9a180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_111.1, 5;
    %load/vec4 v0x555556a98d50_0;
    %load/vec4 v0x555556a9a180_0;
    %load/vec4 v0x555556a9a220_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556a9a180_0;
    %store/vec4 v0x555556a98e50_0, 4, 1;
    %load/vec4 v0x555556a9a180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556a9a180_0, 0, 32;
    %jmp T_111.0;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x555556a95f30;
T_112 ;
    %wait E_0x555556b23de0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a94540_0, 0, 32;
T_112.0 ;
    %load/vec4 v0x555556a94540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_112.1, 5;
    %load/vec4 v0x555556a93110_0;
    %load/vec4 v0x555556a94540_0;
    %load/vec4 v0x555556a94610_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556a94540_0;
    %store/vec4 v0x555556a931f0_0, 4, 1;
    %load/vec4 v0x555556a94540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556a94540_0, 0, 32;
    %jmp T_112.0;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555556861aa0;
T_113 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556ac2250_0, 0, 5;
    %end;
    .thread T_113;
    .scope S_0x555556861aa0;
T_114 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556abdf40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556ac2250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556a8cf90_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556abc550_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556a8d050_0, 0;
    %end;
    .thread T_114;
    .scope S_0x555556861aa0;
T_115 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556a8cf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.1, 6;
    %jmp T_115.2;
T_115.0 ;
    %load/vec4 v0x555556abc610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.3, 8;
    %load/vec4 v0x555556abdfe0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x555556abdfe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556abf370_0, 0;
T_115.5 ;
    %load/vec4 v0x555556abdfe0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_115.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555556abdfe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556abf370_0, 0;
T_115.7 ;
    %load/vec4 v0x555556abb120_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555556abb120_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556a8d050_0, 0;
T_115.9 ;
    %load/vec4 v0x555556abb120_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_115.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555556abb120_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556a8d050_0, 0;
T_115.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556ac2250_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556abc550_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556a8cf90_0, 0;
    %jmp T_115.4;
T_115.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556abdf40_0, 0;
T_115.4 ;
    %jmp T_115.2;
T_115.1 ;
    %load/vec4 v0x555556ac2250_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_115.13, 4;
    %load/vec4 v0x555556abc550_0;
    %assign/vec4 v0x555556abb200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556abdf40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556a8cf90_0, 0;
    %jmp T_115.14;
T_115.13 ;
    %load/vec4 v0x555556abf370_0;
    %load/vec4 v0x555556ac2250_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.15, 4;
    %load/vec4 v0x555556a9e990_0;
    %assign/vec4 v0x555556abc550_0, 0;
T_115.15 ;
T_115.14 ;
    %load/vec4 v0x555556a8d050_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556a8d050_0, 0;
    %load/vec4 v0x555556ac2250_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556ac2250_0, 0;
    %jmp T_115.2;
T_115.2 ;
    %pop/vec4 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555556946800;
T_116 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556aad000_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556aacf20_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556aa8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556aaa100_0, 0, 2;
    %end;
    .thread T_116;
    .scope S_0x555556946800;
T_117 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556aaa100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %jmp T_117.4;
T_117.0 ;
    %load/vec4 v0x555556aa8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556aaa100_0, 0, 2;
    %jmp T_117.6;
T_117.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556aad000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ab1800_0, 0;
T_117.6 ;
    %jmp T_117.4;
T_117.1 ;
    %load/vec4 v0x555556aa44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.7, 8;
    %load/vec4 v0x555556aa3130_0;
    %assign/vec4 v0x555556aacf20_0, 0;
    %load/vec4 v0x555556aad000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556aad000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556aaa100_0, 0;
    %jmp T_117.8;
T_117.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
T_117.8 ;
    %jmp T_117.4;
T_117.2 ;
    %load/vec4 v0x555556aa44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.9, 8;
    %load/vec4 v0x555556a744c0_0;
    %assign/vec4 v0x555556aabbd0_0, 0;
    %load/vec4 v0x555556aad000_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556aad000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556aaa100_0, 0;
    %jmp T_117.10;
T_117.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
T_117.10 ;
    %jmp T_117.4;
T_117.3 ;
    %load/vec4 v0x555556aa44c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.11, 8;
    %load/vec4 v0x555556aa3090_0;
    %assign/vec4 v0x555556aabaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ab1800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556aaa100_0, 0;
    %jmp T_117.12;
T_117.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556aa8d90_0, 0;
T_117.12 ;
    %jmp T_117.4;
T_117.4 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x5555569ca240;
T_118 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556a77a80_0, 0, 8;
    %end;
    .thread T_118;
    .scope S_0x5555569ca240;
T_119 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556a78de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x555556a78eb0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556a83230_0, 0;
    %load/vec4 v0x555556a74b90_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556a832f0_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555556310f90;
T_120 ;
    %wait E_0x5555569eef00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555631b150_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x55555631b150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_120.1, 5;
    %load/vec4 v0x5555563136f0_0;
    %load/vec4 v0x55555631b150_0;
    %load/vec4 v0x55555631b220_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555631b150_0;
    %store/vec4 v0x5555563137f0_0, 4, 1;
    %load/vec4 v0x55555631b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555631b150_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x55555631b380;
T_121 ;
    %wait E_0x555556297dd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556305e90_0, 0, 32;
T_121.0 ;
    %load/vec4 v0x555556305e90_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_121.1, 5;
    %load/vec4 v0x555556305ca0_0;
    %load/vec4 v0x555556305e90_0;
    %load/vec4 v0x555556304e00_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556305e90_0;
    %store/vec4 v0x555556305da0_0, 4, 1;
    %load/vec4 v0x555556305e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556305e90_0, 0, 32;
    %jmp T_121.0;
T_121.1 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x555556688ae0;
T_122 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555562ddb50_0, 0, 5;
    %end;
    .thread T_122;
    .scope S_0x555556688ae0;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562ddc10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555562ddb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555562d4010_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555562d3de0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555562d40f0_0, 0;
    %end;
    .thread T_123;
    .scope S_0x555556688ae0;
T_124 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x5555562d4010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_124.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_124.1, 6;
    %jmp T_124.2;
T_124.0 ;
    %load/vec4 v0x5555562d3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.3, 8;
    %load/vec4 v0x5555562ddcb0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x5555562ddcb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562ddd90_0, 0;
T_124.5 ;
    %load/vec4 v0x5555562ddcb0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_124.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x5555562ddcb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562ddd90_0, 0;
T_124.7 ;
    %load/vec4 v0x5555562ddec0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x5555562ddec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562d40f0_0, 0;
T_124.9 ;
    %load/vec4 v0x5555562ddec0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_124.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5555562ddec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555562d40f0_0, 0;
T_124.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555562ddb50_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555562d3de0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555562d4010_0, 0;
    %jmp T_124.4;
T_124.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562ddc10_0, 0;
T_124.4 ;
    %jmp T_124.2;
T_124.1 ;
    %load/vec4 v0x5555562ddb50_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_124.13, 4;
    %load/vec4 v0x5555562d3de0_0;
    %assign/vec4 v0x5555562d3d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562ddc10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555562d4010_0, 0;
    %jmp T_124.14;
T_124.13 ;
    %load/vec4 v0x5555562ddd90_0;
    %load/vec4 v0x5555562ddb50_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.15, 4;
    %load/vec4 v0x555556310cc0_0;
    %assign/vec4 v0x5555562d3de0_0, 0;
T_124.15 ;
T_124.14 ;
    %load/vec4 v0x5555562d40f0_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x5555562d40f0_0, 0;
    %load/vec4 v0x5555562ddb50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555562ddb50_0, 0;
    %jmp T_124.2;
T_124.2 ;
    %pop/vec4 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x5555569317d0;
T_125 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555563cff40_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5555563c6780_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563d00f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555563d0190_0, 0, 2;
    %end;
    .thread T_125;
    .scope S_0x5555569317d0;
T_126 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x5555563d0190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x5555563d0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555563d0190_0, 0, 2;
    %jmp T_126.6;
T_126.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555563cff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563bbbb0_0, 0;
T_126.6 ;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x5555563d54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.7, 8;
    %load/vec4 v0x5555563d5440_0;
    %assign/vec4 v0x5555563c6780_0, 0;
    %load/vec4 v0x5555563cff40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555563cff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555563d0190_0, 0;
    %jmp T_126.8;
T_126.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
T_126.8 ;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x5555563d54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.9, 8;
    %load/vec4 v0x5555563dd0f0_0;
    %assign/vec4 v0x5555563c66a0_0, 0;
    %load/vec4 v0x5555563cff40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555563cff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555563d0190_0, 0;
    %jmp T_126.10;
T_126.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
T_126.10 ;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x5555563d54e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.11, 8;
    %load/vec4 v0x5555563d53a0_0;
    %assign/vec4 v0x5555563c65c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563bbbb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555563d0190_0, 0;
    %jmp T_126.12;
T_126.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563d00f0_0, 0;
T_126.12 ;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555556b51820;
T_127 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555563a88d0_0, 0, 8;
    %end;
    .thread T_127;
    .scope S_0x555556b51820;
T_128 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x5555563a8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v0x5555563a8a10_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555563eb440_0, 0;
    %load/vec4 v0x5555563a8b00_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555563f4590_0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x555556be2050;
T_129 ;
    %wait E_0x555556bcf210;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556be26c0_0, 0, 32;
T_129.0 ;
    %load/vec4 v0x555556be26c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_129.1, 5;
    %load/vec4 v0x555556be24d0_0;
    %load/vec4 v0x555556be26c0_0;
    %load/vec4 v0x555556be2790_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556be26c0_0;
    %store/vec4 v0x555556be25d0_0, 4, 1;
    %load/vec4 v0x555556be26c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556be26c0_0, 0, 32;
    %jmp T_129.0;
T_129.1 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x555556be28f0;
T_130 ;
    %wait E_0x555556be2cb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556be2f20_0, 0, 32;
T_130.0 ;
    %load/vec4 v0x555556be2f20_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_130.1, 5;
    %load/vec4 v0x555556be2d30_0;
    %load/vec4 v0x555556be2f20_0;
    %load/vec4 v0x555556be2ff0_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556be2f20_0;
    %store/vec4 v0x555556be2e30_0, 4, 1;
    %load/vec4 v0x555556be2f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556be2f20_0, 0, 32;
    %jmp T_130.0;
T_130.1 ;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x555556bcec10;
T_131 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556be13d0_0, 0, 5;
    %end;
    .thread T_131;
    .scope S_0x555556bcec10;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be14b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556be13d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556be1b50_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556be1920_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556be1c30_0, 0;
    %end;
    .thread T_132;
    .scope S_0x555556bcec10;
T_133 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556be1b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %jmp T_133.2;
T_133.0 ;
    %load/vec4 v0x555556be1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.3, 8;
    %load/vec4 v0x555556be1550_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x555556be1550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556be1630_0, 0;
T_133.5 ;
    %load/vec4 v0x555556be1550_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_133.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555556be1550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556be1630_0, 0;
T_133.7 ;
    %load/vec4 v0x555556be1760_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555556be1760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556be1c30_0, 0;
T_133.9 ;
    %load/vec4 v0x555556be1760_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_133.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555556be1760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556be1c30_0, 0;
T_133.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556be13d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556be1920_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556be1b50_0, 0;
    %jmp T_133.4;
T_133.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be14b0_0, 0;
T_133.4 ;
    %jmp T_133.2;
T_133.1 ;
    %load/vec4 v0x555556be13d0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_133.13, 4;
    %load/vec4 v0x555556be1920_0;
    %assign/vec4 v0x555556be1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556be14b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556be1b50_0, 0;
    %jmp T_133.14;
T_133.13 ;
    %load/vec4 v0x555556be1630_0;
    %load/vec4 v0x555556be13d0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.15, 4;
    %load/vec4 v0x555556be1d10_0;
    %assign/vec4 v0x555556be1920_0, 0;
T_133.15 ;
T_133.14 ;
    %load/vec4 v0x555556be1c30_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556be1c30_0, 0;
    %load/vec4 v0x555556be13d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556be13d0_0, 0;
    %jmp T_133.2;
T_133.2 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555556bb3ab0;
T_134 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556be49b0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556be48d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556be4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556be4c40_0, 0, 2;
    %end;
    .thread T_134;
    .scope S_0x555556bb3ab0;
T_135 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556be4c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %jmp T_135.4;
T_135.0 ;
    %load/vec4 v0x555556be4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556be4c40_0, 0, 2;
    %jmp T_135.6;
T_135.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556be49b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be41c0_0, 0;
T_135.6 ;
    %jmp T_135.4;
T_135.1 ;
    %load/vec4 v0x555556be51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.7, 8;
    %load/vec4 v0x555556be5140_0;
    %assign/vec4 v0x555556be48d0_0, 0;
    %load/vec4 v0x555556be49b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556be49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556be4c40_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
T_135.8 ;
    %jmp T_135.4;
T_135.2 ;
    %load/vec4 v0x555556be51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.9, 8;
    %load/vec4 v0x555556be5440_0;
    %assign/vec4 v0x555556be47f0_0, 0;
    %load/vec4 v0x555556be49b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556be49b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556be4c40_0, 0;
    %jmp T_135.10;
T_135.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
T_135.10 ;
    %jmp T_135.4;
T_135.3 ;
    %load/vec4 v0x555556be51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.11, 8;
    %load/vec4 v0x555556be50a0_0;
    %assign/vec4 v0x555556be4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556be41c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556be4c40_0, 0;
    %jmp T_135.12;
T_135.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556be4ba0_0, 0;
T_135.12 ;
    %jmp T_135.4;
T_135.4 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55555640f9c0;
T_136 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556be6a00_0, 0, 8;
    %end;
    .thread T_136;
    .scope S_0x55555640f9c0;
T_137 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556be6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x555556be6b60_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556be5c70_0, 0;
    %load/vec4 v0x555556be6c50_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556be5d30_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x555556c3d300;
T_138 ;
    %wait E_0x555556c2a4c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c3d970_0, 0, 32;
T_138.0 ;
    %load/vec4 v0x555556c3d970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_138.1, 5;
    %load/vec4 v0x555556c3d780_0;
    %load/vec4 v0x555556c3d970_0;
    %load/vec4 v0x555556c3da40_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556c3d970_0;
    %store/vec4 v0x555556c3d880_0, 4, 1;
    %load/vec4 v0x555556c3d970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556c3d970_0, 0, 32;
    %jmp T_138.0;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x555556c3dba0;
T_139 ;
    %wait E_0x555556c3df60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c3e1d0_0, 0, 32;
T_139.0 ;
    %load/vec4 v0x555556c3e1d0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_139.1, 5;
    %load/vec4 v0x555556c3dfe0_0;
    %load/vec4 v0x555556c3e1d0_0;
    %load/vec4 v0x555556c3e2a0_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556c3e1d0_0;
    %store/vec4 v0x555556c3e0e0_0, 4, 1;
    %load/vec4 v0x555556c3e1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556c3e1d0_0, 0, 32;
    %jmp T_139.0;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x555556c29ec0;
T_140 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556c3c680_0, 0, 5;
    %end;
    .thread T_140;
    .scope S_0x555556c29ec0;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3c760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556c3c680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c3ce00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556c3cbd0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556c3cee0_0, 0;
    %end;
    .thread T_141;
    .scope S_0x555556c29ec0;
T_142 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c3ce00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %jmp T_142.2;
T_142.0 ;
    %load/vec4 v0x555556c3ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.3, 8;
    %load/vec4 v0x555556c3c800_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.5, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x555556c3c800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556c3c8e0_0, 0;
T_142.5 ;
    %load/vec4 v0x555556c3c800_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_142.7, 4;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x555556c3c800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556c3c8e0_0, 0;
T_142.7 ;
    %load/vec4 v0x555556c3ca10_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.9, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555556c3ca10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556c3cee0_0, 0;
T_142.9 ;
    %load/vec4 v0x555556c3ca10_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_142.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x555556c3ca10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556c3cee0_0, 0;
T_142.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556c3c680_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556c3cbd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556c3ce00_0, 0;
    %jmp T_142.4;
T_142.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3c760_0, 0;
T_142.4 ;
    %jmp T_142.2;
T_142.1 ;
    %load/vec4 v0x555556c3c680_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_142.13, 4;
    %load/vec4 v0x555556c3cbd0_0;
    %assign/vec4 v0x555556c3caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c3c760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c3ce00_0, 0;
    %jmp T_142.14;
T_142.13 ;
    %load/vec4 v0x555556c3c8e0_0;
    %load/vec4 v0x555556c3c680_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.15, 4;
    %load/vec4 v0x555556c3cfc0_0;
    %assign/vec4 v0x555556c3cbd0_0, 0;
T_142.15 ;
T_142.14 ;
    %load/vec4 v0x555556c3cee0_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556c3cee0_0, 0;
    %load/vec4 v0x555556c3c680_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556c3c680_0, 0;
    %jmp T_142.2;
T_142.2 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555556c0ed60;
T_143 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c3fc60_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556c3fb80_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c3fdc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c3fe60_0, 0, 2;
    %end;
    .thread T_143;
    .scope S_0x555556c0ed60;
T_144 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c3fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %jmp T_144.4;
T_144.0 ;
    %load/vec4 v0x555556c3fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556c3fe60_0, 0, 2;
    %jmp T_144.6;
T_144.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c3fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3f470_0, 0;
T_144.6 ;
    %jmp T_144.4;
T_144.1 ;
    %load/vec4 v0x555556c40450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.7, 8;
    %load/vec4 v0x555556c403b0_0;
    %assign/vec4 v0x555556c3fb80_0, 0;
    %load/vec4 v0x555556c3fc60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556c3fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556c3fe60_0, 0;
    %jmp T_144.8;
T_144.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
T_144.8 ;
    %jmp T_144.4;
T_144.2 ;
    %load/vec4 v0x555556c40450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.9, 8;
    %load/vec4 v0x555556c406b0_0;
    %assign/vec4 v0x555556c3faa0_0, 0;
    %load/vec4 v0x555556c3fc60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556c3fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556c3fe60_0, 0;
    %jmp T_144.10;
T_144.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
T_144.10 ;
    %jmp T_144.4;
T_144.3 ;
    %load/vec4 v0x555556c40450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.11, 8;
    %load/vec4 v0x555556c40310_0;
    %assign/vec4 v0x555556c3f9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c3f470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c3fe60_0, 0;
    %jmp T_144.12;
T_144.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c3fdc0_0, 0;
T_144.12 ;
    %jmp T_144.4;
T_144.4 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x555556be7510;
T_145 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556c41c70_0, 0, 8;
    %end;
    .thread T_145;
    .scope S_0x555556be7510;
T_146 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c41d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555556c41dd0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556c40ee0_0, 0;
    %load/vec4 v0x555556c41ec0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556c40fa0_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x5555569f0970;
T_147 ;
    %wait E_0x5555569d37f0;
    %load/vec4 v0x5555569a1e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x5555569c77a0_0;
    %load/vec4 v0x5555569ca5c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555569bbb50, 0, 4;
    %load/vec4 v0x5555569b5260_0;
    %load/vec4 v0x5555569ca5c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555569bc000, 0, 4;
    %load/vec4 v0x5555569c1c20_0;
    %load/vec4 v0x5555569ca5c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555569bc290, 0, 4;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5555569ead30;
T_148 ;
    %wait E_0x5555567d7ec0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555569965a0, 4, 0;
    %load/vec4 v0x5555569993c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5555569965a0, 4;
    %store/vec4 v0x555556993780_0, 0, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x5555569d9870;
T_149 ;
    %wait E_0x5555567c8190;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 385, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 334, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556a6d590, 4, 0;
    %load/vec4 v0x555556a6d4d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556a6d590, 4;
    %store/vec4 v0x555556a6a6b0_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x5555569edb50;
T_150 ;
    %wait E_0x5555567f08a0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 178, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555698de40, 4, 0;
    %load/vec4 v0x555556990960_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55555698de40, 4;
    %store/vec4 v0x55555698dbe0_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x5555569e7f10;
T_151 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556a567e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556a51670_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556a4e910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a564c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556a48c10_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x5555569e7f10;
T_152 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556a4e910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %jmp T_152.2;
T_152.0 ;
    %load/vec4 v0x555556a4e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.3, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556a567e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556a51670_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a48c10_0, 0;
    %load/vec4 v0x555556a54530_0;
    %pad/u 32;
    %store/vec4 v0x555556a56010_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556a4e910_0, 0, 2;
    %jmp T_152.4;
T_152.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a564c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556a48c10_0, 0;
T_152.4 ;
    %jmp T_152.2;
T_152.1 ;
    %load/vec4 v0x555556a567e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_152.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556a564c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556a4e910_0, 0;
    %jmp T_152.6;
T_152.5 ;
    %load/vec4 v0x555556a567e0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x555556a567e0_0, 0, 2;
    %load/vec4 v0x555556a567e0_0;
    %ix/getv 4, v0x555556a54530_0;
    %shiftl 4;
    %store/vec4 v0x555556a51670_0, 0, 2;
T_152.6 ;
    %jmp T_152.2;
T_152.2 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x5555569aea40;
T_153 ;
    %wait E_0x5555569d37f0;
    %load/vec4 v0x555556a385d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x555556a0a990_0;
    %load/vec4 v0x555556a0b480_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556a3b3f0, 0, 4;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5555569abc20;
T_154 ;
    %wait E_0x55555687d590;
    %load/vec4 v0x555556a3d7a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556a3d480_0, 0;
    %load/vec4 v0x555556a3d7a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_154.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556a45df0_0, 0, 32;
T_154.2 ;
    %load/vec4 v0x555556a45df0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_154.3, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556a3d480_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x555556a45df0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_154.4, 5;
    %load/vec4 v0x555556a42fd0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x555556a3d480_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556a45df0_0;
    %sub;
    %add;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555556a45df0_0;
    %assign/vec4/off/d v0x555556a3cfd0_0, 4, 5;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x555556a45df0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556a3d480_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_154.6, 5;
    %load/vec4 v0x555556a42fd0_0;
    %load/vec4 v0x555556a45df0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555556a45df0_0;
    %assign/vec4/off/d v0x555556a3cfd0_0, 4, 5;
T_154.6 ;
T_154.5 ;
    %load/vec4 v0x555556a45df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556a45df0_0, 0, 32;
    %jmp T_154.2;
T_154.3 ;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x555556a42fd0_0;
    %parti/s 2, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556a3cfd0_0, 4, 5;
    %load/vec4 v0x555556a42fd0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556a3cfd0_0, 4, 5;
    %load/vec4 v0x555556a42fd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556a3cfd0_0, 4, 5;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x555556a01e30;
T_155 ;
    %wait E_0x555556935df0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555569d41e0_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x5555569d41e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_155.1, 5;
    %load/vec4 v0x5555569d9bf0_0;
    %load/vec4 v0x5555569d41e0_0;
    %load/vec4 v0x5555569d42a0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555569d41e0_0;
    %store/vec4 v0x5555569d6dd0_0, 4, 1;
    %load/vec4 v0x5555569d41e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555569d41e0_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x5555569ff010;
T_156 ;
    %wait E_0x555556965110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555569df830_0, 0, 32;
T_156.0 ;
    %load/vec4 v0x5555569df830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_156.1, 5;
    %load/vec4 v0x5555569e5470_0;
    %load/vec4 v0x5555569df830_0;
    %load/vec4 v0x5555569dca10_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555569df830_0;
    %store/vec4 v0x5555569e2650_0, 4, 1;
    %load/vec4 v0x5555569df830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555569df830_0, 0, 32;
    %jmp T_156.0;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x5555569fc1f0;
T_157 ;
    %wait E_0x55555697b330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555569eb0b0_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x5555569eb0b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_157.1, 5;
    %load/vec4 v0x5555569f0cf0_0;
    %load/vec4 v0x5555569eb0b0_0;
    %load/vec4 v0x5555569e8290_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555569eb0b0_0;
    %store/vec4 v0x5555569eded0_0, 4, 1;
    %load/vec4 v0x5555569eb0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555569eb0b0_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x5555569f65b0;
T_158 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c448d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c44ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c451b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c44b00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556c445a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c44a60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c44c40_0, 0, 2;
    %end;
    .thread T_158;
    .scope S_0x5555569f65b0;
T_159 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c44c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %jmp T_159.3;
T_159.0 ;
    %load/vec4 v0x555556c449c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c451b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c448d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c445a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556c44c40_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c44810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c44b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c445a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c44a60_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.1 ;
    %load/vec4 v0x555556c443e0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555556c445a0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c44ba0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556c44c40_0, 0;
    %jmp T_159.7;
T_159.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c448d0_0, 0;
    %load/vec4 v0x555556c449c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.8, 8;
    %load/vec4 v0x555556c445a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555556c445a0_0, 0;
T_159.8 ;
T_159.7 ;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x555556c44dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.10, 8;
    %load/vec4 v0x555556c44b00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_159.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c44810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c44c40_0, 0;
    %jmp T_159.13;
T_159.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c44a60_0, 0;
    %load/vec4 v0x555556c44b00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556c44b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c445a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c448d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556c44c40_0, 0;
T_159.13 ;
    %jmp T_159.11;
T_159.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c44ba0_0, 0;
T_159.11 ;
    %jmp T_159.3;
T_159.3 ;
    %pop/vec4 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x555556c452d0;
T_160 ;
    %wait E_0x555556c454d0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 107, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 116, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 160, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 134, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 221, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %pushi/vec4 84, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556c45660, 4, 0;
    %load/vec4 v0x555556c45580_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556c45660, 4;
    %store/vec4 v0x555556c45850_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x555556c492e0;
T_161 ;
    %wait E_0x555556c49750;
    %load/vec4 v0x555556c49890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556c4a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4a7a0_0, 0;
    %load/vec4 v0x555556c4a920_0;
    %assign/vec4 v0x555556c4a190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c4a250_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4a7a0_0, 0;
    %load/vec4 v0x555556c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49f30_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x555556c4a330_0, 0;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0x555556c4a330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_161.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49f30_0, 0;
    %load/vec4 v0x555556c4a250_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_161.6, 4;
    %load/vec4 v0x555556c4a330_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555556c4a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c4a7a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c4a250_0, 0;
    %load/vec4 v0x555556c4a190_0;
    %inv;
    %assign/vec4 v0x555556c4a190_0, 0;
    %jmp T_161.7;
T_161.6 ;
    %load/vec4 v0x555556c4a250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_161.8, 4;
    %load/vec4 v0x555556c4a330_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555556c4a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c49ff0_0, 0;
    %load/vec4 v0x555556c4a250_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555556c4a250_0, 0;
    %load/vec4 v0x555556c4a190_0;
    %inv;
    %assign/vec4 v0x555556c4a190_0, 0;
    %jmp T_161.9;
T_161.8 ;
    %load/vec4 v0x555556c4a250_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555556c4a250_0, 0;
T_161.9 ;
T_161.7 ;
    %jmp T_161.5;
T_161.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c49f30_0, 0;
T_161.5 ;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x555556c492e0;
T_162 ;
    %wait E_0x555556c49750;
    %load/vec4 v0x555556c49890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556c4a4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4a6e0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x555556c49b00_0;
    %assign/vec4 v0x555556c4a6e0_0, 0;
    %load/vec4 v0x555556c49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x555556c49a20_0;
    %assign/vec4 v0x555556c4a4f0_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x555556c492e0;
T_163 ;
    %wait E_0x555556c49750;
    %load/vec4 v0x555556c49890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49e70_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556c4a410_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x555556c49f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556c4a410_0, 0;
    %jmp T_163.3;
T_163.2 ;
    %load/vec4 v0x555556c4a6e0_0;
    %load/vec4 v0x555556c4a860_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x555556c4a4f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x555556c49e70_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555556c4a410_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x555556c49ff0_0;
    %load/vec4 v0x555556c4a860_0;
    %and;
    %load/vec4 v0x555556c4a7a0_0;
    %load/vec4 v0x555556c4a860_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.6, 8;
    %load/vec4 v0x555556c4a410_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555556c4a410_0, 0;
    %load/vec4 v0x555556c4a4f0_0;
    %load/vec4 v0x555556c4a410_0;
    %part/u 1;
    %assign/vec4 v0x555556c49e70_0, 0;
T_163.6 ;
T_163.5 ;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x555556c492e0;
T_164 ;
    %wait E_0x555556c49750;
    %load/vec4 v0x555556c49890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556c49c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49cf0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556c4a0b0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c49cf0_0, 0;
    %load/vec4 v0x555556c49f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555556c4a0b0_0, 0;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v0x555556c49ff0_0;
    %load/vec4 v0x555556c4a860_0;
    %inv;
    %and;
    %load/vec4 v0x555556c4a7a0_0;
    %load/vec4 v0x555556c4a860_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x555556c49950_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555556c4a0b0_0;
    %assign/vec4/off/d v0x555556c49c10_0, 4, 5;
    %load/vec4 v0x555556c4a0b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555556c4a0b0_0, 0;
    %load/vec4 v0x555556c4a0b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_164.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c49cf0_0, 0;
T_164.6 ;
T_164.4 ;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x555556c492e0;
T_165 ;
    %wait E_0x555556c49750;
    %load/vec4 v0x555556c49890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x555556c4a920_0;
    %assign/vec4 v0x555556c49db0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x555556c4a190_0;
    %assign/vec4 v0x555556c49db0_0, 0;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x555556c489e0;
T_166 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c4b280_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c4c020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556c4bf80_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555556c4c1d0_0, 0, 4;
    %end;
    .thread T_166;
    .scope S_0x555556c489e0;
T_167 ;
    %wait E_0x5555569d37f0;
    %load/vec4 v0x555556c4c020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_167.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_167.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_167.2, 6;
    %jmp T_167.3;
T_167.0 ;
    %load/vec4 v0x555556c4bf80_0;
    %load/vec4 v0x555556c4b710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4bf80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556c4c020_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c4bf80_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.1 ;
    %load/vec4 v0x555556c4c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.6, 8;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x555556c4bee0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556c4c020_0, 0;
T_167.6 ;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x555556c4bee0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_167.8, 5;
    %load/vec4 v0x555556c4bee0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555556c4bee0_0, 0;
    %jmp T_167.9;
T_167.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c4c020_0, 0;
T_167.9 ;
    %jmp T_167.3;
T_167.3 ;
    %pop/vec4 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x555556c45930;
T_168 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556c4cfb0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556c4cd20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c4cf10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556c4c4a0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555556c4c660_0, 0, 6;
    %end;
    .thread T_168;
    .scope S_0x555556c45930;
T_169 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c4cfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_169.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_169.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_169.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_169.3, 6;
    %jmp T_169.4;
T_169.0 ;
    %load/vec4 v0x555556c4ce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.5, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556c4c4a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556c4cfb0_0, 0;
    %jmp T_169.6;
T_169.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4cf10_0, 0;
T_169.6 ;
    %jmp T_169.4;
T_169.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c4cf10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556c4cfb0_0, 0;
    %jmp T_169.4;
T_169.2 ;
    %load/vec4 v0x555556c4d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555556c4c660_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556c4cfb0_0, 0;
    %jmp T_169.8;
T_169.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4cf10_0, 0;
T_169.8 ;
    %jmp T_169.4;
T_169.3 ;
    %load/vec4 v0x555556c4c660_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_169.9, 4;
    %load/vec4 v0x555556c4c4a0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_169.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556c4cfb0_0, 0;
    %jmp T_169.12;
T_169.11 ;
    %load/vec4 v0x555556c4c4a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555556c4c4a0_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556c4cfb0_0, 0;
T_169.12 ;
    %jmp T_169.10;
T_169.9 ;
    %load/vec4 v0x555556c4c660_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555556c4c660_0, 0;
T_169.10 ;
    %jmp T_169.4;
T_169.4 ;
    %pop/vec4 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x555556c45930;
T_170 ;
    %wait E_0x5555569d37f0;
    %load/vec4 v0x555556c4c4a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556c4c8a0, 4;
    %assign/vec4 v0x555556c4cd20_0, 0;
    %jmp T_170;
    .thread T_170;
    .scope S_0x555556b47b70;
T_171 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x555556c4dab0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c4db90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555556c4d9d0_0, 0, 3;
    %end;
    .thread T_171;
    .scope S_0x555556b47b70;
T_172 ;
    %wait E_0x55555699c2c0;
    %load/vec4 v0x555556c4dab0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x555556c4dab0_0, 0;
    %load/vec4 v0x555556c4dab0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_172.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c4db90_0, 0;
T_172.0 ;
    %load/vec4 v0x555556c4db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x555556c4d9d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_172.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555556c4d9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4db90_0, 0;
    %jmp T_172.5;
T_172.4 ;
    %load/vec4 v0x555556c4d9d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555556c4d9d0_0, 0;
T_172.5 ;
T_172.2 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x555556b3f110;
T_173 ;
    %delay 100000, 0;
    %load/vec4 v0x555556c4e1c0_0;
    %inv;
    %assign/vec4 v0x555556c4e1c0_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x555556b3f110;
T_174 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c4e1c0_0, 0;
    %vpi_call 8 20 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 8 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556b3f110 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 8 23 "$display", "End of simulation" {0 0 0};
    %vpi_call 8 24 "$finish" {0 0 0};
    %end;
    .thread T_174;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "adc-spi.v";
    "shift_reg.v";
    "/home/misterdulister/.apio/packages/tools-oss-cad-suite/share/yosys/ice40/cells_sim.v";
    "sim_rom.v";
    "c_reg.v";
    "better_mult.v";
    "top_tb.v";
    "top.v";
    "fft.v";
    "mux.v";
    "fft_reg_stage.v";
    "c_regs_bank.v";
    "c_mapper.v";
    "index_mapper.v";
    "reg_array.v";
    "fft_stage.v";
    "bfprocessor.v";
    "adder.v";
    "twiddle_multiplier.v";
    "mult.v";
    "fft_spi_out.v";
    "SPI_Master_With_Single_CS.v";
    "SPI_Master.v";
