# do fulladder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:14 on Sep 29,2024
# vlog -work work fulladder.vo 
# -- Compiling module fulladder
# -- Compiling module hard_block
# 
# Top level modules:
# 	fulladder
# End time: 18:45:15 on Sep 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Sep 29,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module fulladder_vlg_vec_tst
# 
# Top level modules:
# 	fulladder_vlg_vec_tst
# End time: 18:45:15 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.fulladder_vlg_vec_tst 
# Start time: 18:45:15 on Sep 29,2024
# Loading work.fulladder_vlg_vec_tst
# Loading work.fulladder
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /fulladder_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: fulladder.vo Line: 231
# ** Warning: (vsim-3722) fulladder.vo(231): [TFMPC] - Missing connection for port 'clk_dft'.
# after#24
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /fulladder_vlg_vec_tst
# End time: 18:45:15 on Sep 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
