// Seed: 3386909121
module module_0;
  assign id_1 = 1'b0;
  uwire id_2;
  module_2 modCall_1 (
      id_2,
      id_1
  );
  assign id_2 = 1 ? id_1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  assign id_2 = id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  supply0 id_4 = 'b0;
  assign id_1 = id_2;
  wire id_5;
  wire id_6;
endmodule
