-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Reorder_fft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_word : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Real_0_ce0 : OUT STD_LOGIC;
    Real_0_we0 : OUT STD_LOGIC;
    Real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Real_1_ce0 : OUT STD_LOGIC;
    Real_1_we0 : OUT STD_LOGIC;
    Real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Real_2_ce0 : OUT STD_LOGIC;
    Real_2_we0 : OUT STD_LOGIC;
    Real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Real_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Real_3_ce0 : OUT STD_LOGIC;
    Real_3_we0 : OUT STD_LOGIC;
    Real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Imag_0_ce0 : OUT STD_LOGIC;
    Imag_0_we0 : OUT STD_LOGIC;
    Imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Imag_1_ce0 : OUT STD_LOGIC;
    Imag_1_we0 : OUT STD_LOGIC;
    Imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Imag_2_ce0 : OUT STD_LOGIC;
    Imag_2_we0 : OUT STD_LOGIC;
    Imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Imag_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Imag_3_ce0 : OUT STD_LOGIC;
    Imag_3_we0 : OUT STD_LOGIC;
    Imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Reorder_fft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Reorder_fft,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045ffg900-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.320000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=18,HLS_SYN_DSP=16,HLS_SYN_FF=4339,HLS_SYN_LUT=4523,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv12_1E0 : STD_LOGIC_VECTOR (11 downto 0) := "000111100000";
    constant ap_const_lv12_7E0 : STD_LOGIC_VECTOR (11 downto 0) := "011111100000";
    constant ap_const_lv12_F80 : STD_LOGIC_VECTOR (11 downto 0) := "111110000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_4000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal lut_reorder_I_1024_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_reorder_I_1024_ce0 : STD_LOGIC;
    signal lut_reorder_I_1024_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lut_reorder_J_1024_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_reorder_J_1024_ce0 : STD_LOGIC;
    signal lut_reorder_J_1024_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lut_reorder_I_4096_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lut_reorder_I_4096_ce0 : STD_LOGIC;
    signal lut_reorder_I_4096_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal lut_reorder_J_4096_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lut_reorder_J_4096_ce0 : STD_LOGIC;
    signal lut_reorder_J_4096_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal lut_reorder_I_16384_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal lut_reorder_I_16384_ce0 : STD_LOGIC;
    signal lut_reorder_I_16384_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal lut_reorder_J_16384_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal lut_reorder_J_16384_ce0 : STD_LOGIC;
    signal lut_reorder_J_16384_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal c_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_498 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_lshr_reg_1053 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1058 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_1_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1065 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1070 : STD_LOGIC_VECTOR (0 downto 0);
    signal leng_reorder_2_fu_581_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal leng_reorder_2_reg_1075 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_640_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_reg_1080 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_22_reg_1085_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1085_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal newIndex_fu_653_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089 : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter1_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter2_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter3_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter4_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter5_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter7_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter8_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal newIndex_reg_1089_pp0_iter9_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal Real_0_addr_reg_1094 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_0_addr_reg_1094_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_reg_1124_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal RE_vec_128_a_reg_1134 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal RE_vec_128_b_reg_1140 : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_1_load_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_1_load_reg_1151 : STD_LOGIC_VECTOR (31 downto 0);
    signal Real_3_load_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal Imag_3_load_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal IM_vec_128_a_reg_1167 : STD_LOGIC_VECTOR (31 downto 0);
    signal IM_vec_128_b_reg_1173 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_1_neg_fu_679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_1_neg_reg_1178 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_1_neg_fu_689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_1_neg_reg_1183 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_neg_fu_699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_neg_reg_1188 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_1_neg_fu_709_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_1_neg_reg_1193 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_fu_715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_1_reg_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_1_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_1_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_fu_729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_1_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_509_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_1223 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_1229 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_1235 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_521_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_1_reg_1247 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_1_reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_1_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_537_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_1_reg_1265 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_1_neg_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_1_neg_reg_1271 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_2_neg_fu_749_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_2_neg_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_2_neg_fu_758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_2_neg_reg_1281 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_3_neg_fu_767_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_3_neg_reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_1_fu_773_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_2_fu_777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_2_fu_781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_3_fu_785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_1311 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal tmp_11_reg_1316 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_1_reg_1321 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_1_reg_1326 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_2_reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_2_reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_3_reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_3_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_807_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_reg_1363 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal sel_tmp2_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_1368 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_reg_1374 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1380 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state24_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal i_1_fu_836_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_1_reg_1384 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal indexI_1_reg_1419 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state25_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state29_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal indexI_2_reg_1424 : STD_LOGIC_VECTOR (9 downto 0);
    signal indexI_4_reg_1429 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_24_fu_888_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal newIndex5_reg_1439 : STD_LOGIC_VECTOR (29 downto 0);
    signal Real_0_addr_2_reg_1444 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state26_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal Real_1_addr_2_reg_1449 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_2_addr_2_reg_1454 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_3_addr_2_reg_1459 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_2_reg_1464 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_1_addr_2_reg_1469 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_2_addr_2_reg_1474 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_3_addr_2_reg_1479 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_951_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_1484 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_state27_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal Real_0_addr_1_reg_1489 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_1_addr_1_reg_1494 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_2_addr_1_reg_1499 : STD_LOGIC_VECTOR (11 downto 0);
    signal Real_3_addr_1_reg_1504 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_0_addr_1_reg_1509 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_1_addr_1_reg_1514 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_2_addr_1_reg_1519 : STD_LOGIC_VECTOR (11 downto 0);
    signal Imag_3_addr_1_reg_1524 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_980_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_1529 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_999_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_1537 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempr_fu_1016_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempr_reg_1545 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempi_fu_1030_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempi_reg_1553 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state24 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_c_phi_fu_490_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i_phi_fu_502_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal newIndex1_fu_663_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex2_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_s_fu_842_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex6_fu_907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal newIndex4_fu_965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal indexJ_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexJ_3_fu_881_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal indexI_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_3_fu_944_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_509_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_513_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_513_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_517_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_521_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_525_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_525_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_529_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_533_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_537_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_fu_541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast_fu_567_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal num_word_op_op_fu_596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_609_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_18_fu_614_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_2_fu_589_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_624_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_20_fu_632_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_11_1_to_int_fu_675_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_1_to_int_fu_685_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_to_int_fu_695_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_1_to_int_fu_705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_1_to_int_fu_737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_2_to_int_fu_746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_2_to_int_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_3_to_int_fu_764_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_789_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sel_tmp1_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indexJ_1_cast_fu_855_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexJ_2_cast_fu_859_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexJ_5_fu_867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexJ_4_cast_fu_863_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexJ_6_fu_874_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_1_cast_fu_921_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_2_cast_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_5_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_4_cast_fu_927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal indexI_6_fu_937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newIndex3_fu_955_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal arrayNo1_fu_977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo_fu_1013_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component Reorder_fft_fadd_hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Reorder_fft_mux_4ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Reorder_fft_lut_rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Reorder_fft_lut_rcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Reorder_fft_lut_rdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component Reorder_fft_lut_reOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component Reorder_fft_lut_rfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component Reorder_fft_lut_rg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    lut_reorder_I_1024_U : component Reorder_fft_lut_rbkb
    generic map (
        DataWidth => 10,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_I_1024_address0,
        ce0 => lut_reorder_I_1024_ce0,
        q0 => lut_reorder_I_1024_q0);

    lut_reorder_J_1024_U : component Reorder_fft_lut_rcud
    generic map (
        DataWidth => 10,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_J_1024_address0,
        ce0 => lut_reorder_J_1024_ce0,
        q0 => lut_reorder_J_1024_q0);

    lut_reorder_I_4096_U : component Reorder_fft_lut_rdEe
    generic map (
        DataWidth => 10,
        AddressRange => 2016,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_I_4096_address0,
        ce0 => lut_reorder_I_4096_ce0,
        q0 => lut_reorder_I_4096_q0);

    lut_reorder_J_4096_U : component Reorder_fft_lut_reOg
    generic map (
        DataWidth => 12,
        AddressRange => 2016,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_J_4096_address0,
        ce0 => lut_reorder_J_4096_ce0,
        q0 => lut_reorder_J_4096_q0);

    lut_reorder_I_16384_U : component Reorder_fft_lut_rfYi
    generic map (
        DataWidth => 9,
        AddressRange => 8064,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_I_16384_address0,
        ce0 => lut_reorder_I_16384_ce0,
        q0 => lut_reorder_I_16384_q0);

    lut_reorder_J_16384_U : component Reorder_fft_lut_rg8j
    generic map (
        DataWidth => 14,
        AddressRange => 8064,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_reorder_J_16384_address0,
        ce0 => lut_reorder_J_16384_ce0,
        q0 => lut_reorder_J_16384_q0);

    Reorder_fft_fadd_hbi_U1 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_509_p0,
        din1 => grp_fu_509_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_509_p2);

    Reorder_fft_fadd_hbi_U2 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_513_p0,
        din1 => grp_fu_513_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_513_p2);

    Reorder_fft_fadd_hbi_U3 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_517_p0,
        din1 => grp_fu_517_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_517_p2);

    Reorder_fft_fadd_hbi_U4 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_521_p0,
        din1 => grp_fu_521_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_521_p2);

    Reorder_fft_fadd_hbi_U5 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_525_p0,
        din1 => grp_fu_525_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_525_p2);

    Reorder_fft_fadd_hbi_U6 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_529_p0,
        din1 => grp_fu_529_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_529_p2);

    Reorder_fft_fadd_hbi_U7 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_533_p0,
        din1 => grp_fu_533_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_533_p2);

    Reorder_fft_fadd_hbi_U8 : component Reorder_fft_fadd_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_537_p0,
        din1 => grp_fu_537_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_537_p2);

    Reorder_fft_mux_4ibs_U9 : component Reorder_fft_mux_4ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => Real_0_q0,
        din1 => Real_1_q0,
        din2 => Real_2_q0,
        din3 => Real_3_q0,
        din4 => arrayNo1_fu_977_p1,
        dout => tmp_16_fu_980_p6);

    Reorder_fft_mux_4ibs_U10 : component Reorder_fft_mux_4ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => Imag_0_q0,
        din1 => Imag_1_q0,
        din2 => Imag_2_q0,
        din3 => Imag_3_q0,
        din4 => arrayNo1_fu_977_p1,
        dout => tmp_17_fu_999_p6);

    Reorder_fft_mux_4ibs_U11 : component Reorder_fft_mux_4ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => Real_0_q0,
        din1 => Real_1_q0,
        din2 => Real_2_q0,
        din3 => Real_3_q0,
        din4 => arrayNo_fu_1013_p1,
        dout => tempr_fu_1016_p6);

    Reorder_fft_mux_4ibs_U12 : component Reorder_fft_mux_4ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => Imag_0_q0,
        din1 => Imag_1_q0,
        din2 => Imag_2_q0,
        din3 => Imag_3_q0,
        din4 => arrayNo_fu_1013_p1,
        dout => tempi_fu_1030_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state24) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_22_reg_1085 = ap_const_lv1_0))) then 
                c_reg_486 <= c_1_reg_1198;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                c_reg_486 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                i_reg_498 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_1380 = ap_const_lv1_0))) then 
                i_reg_498 <= i_1_reg_1384;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085 = ap_const_lv1_0))) then
                IM_vec_128_a_reg_1167 <= Imag_0_q0;
                IM_vec_128_b_reg_1173 <= Imag_2_q0;
                Imag_1_load_reg_1151 <= Imag_1_q0;
                Imag_3_load_reg_1162 <= Imag_3_q0;
                RE_vec_128_a_reg_1134 <= Real_0_q0;
                RE_vec_128_b_reg_1140 <= Real_2_q0;
                Real_1_load_reg_1145 <= Real_1_q0;
                Real_3_load_reg_1157 <= Real_3_q0;
                c_1_reg_1198 <= c_1_fu_715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                Imag_0_addr_1_reg_1509 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Imag_1_addr_1_reg_1514 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Imag_2_addr_1_reg_1519 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Imag_3_addr_1_reg_1524 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Real_0_addr_1_reg_1489 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Real_1_addr_1_reg_1494 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Real_2_addr_1_reg_1499 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                Real_3_addr_1_reg_1504 <= newIndex4_fu_965_p1(12 - 1 downto 0);
                tmp_16_reg_1529 <= tmp_16_fu_980_p6;
                tmp_17_reg_1537 <= tmp_17_fu_999_p6;
                tmp_23_reg_1484 <= tmp_23_fu_951_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                Imag_0_addr_2_reg_1464 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Imag_1_addr_2_reg_1469 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Imag_2_addr_2_reg_1474 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Imag_3_addr_2_reg_1479 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Real_0_addr_2_reg_1444 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Real_1_addr_2_reg_1449 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Real_2_addr_2_reg_1454 <= newIndex6_fu_907_p1(12 - 1 downto 0);
                Real_3_addr_2_reg_1459 <= newIndex6_fu_907_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_22_fu_648_p2 = ap_const_lv1_0))) then
                Imag_0_addr_reg_1124 <= newIndex1_fu_663_p1(12 - 1 downto 0);
                Real_0_addr_reg_1094 <= newIndex1_fu_663_p1(12 - 1 downto 0);
                newIndex_reg_1089 <= ap_phi_mux_c_phi_fu_490_p4(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Imag_0_addr_reg_1124_pp0_iter1_reg <= Imag_0_addr_reg_1124;
                Imag_0_addr_reg_1124_pp0_iter2_reg <= Imag_0_addr_reg_1124_pp0_iter1_reg;
                Imag_0_addr_reg_1124_pp0_iter3_reg <= Imag_0_addr_reg_1124_pp0_iter2_reg;
                Imag_0_addr_reg_1124_pp0_iter4_reg <= Imag_0_addr_reg_1124_pp0_iter3_reg;
                Imag_0_addr_reg_1124_pp0_iter5_reg <= Imag_0_addr_reg_1124_pp0_iter4_reg;
                Imag_0_addr_reg_1124_pp0_iter6_reg <= Imag_0_addr_reg_1124_pp0_iter5_reg;
                Imag_0_addr_reg_1124_pp0_iter7_reg <= Imag_0_addr_reg_1124_pp0_iter6_reg;
                Imag_0_addr_reg_1124_pp0_iter8_reg <= Imag_0_addr_reg_1124_pp0_iter7_reg;
                Imag_0_addr_reg_1124_pp0_iter9_reg <= Imag_0_addr_reg_1124_pp0_iter8_reg;
                Real_0_addr_reg_1094_pp0_iter1_reg <= Real_0_addr_reg_1094;
                Real_0_addr_reg_1094_pp0_iter2_reg <= Real_0_addr_reg_1094_pp0_iter1_reg;
                Real_0_addr_reg_1094_pp0_iter3_reg <= Real_0_addr_reg_1094_pp0_iter2_reg;
                Real_0_addr_reg_1094_pp0_iter4_reg <= Real_0_addr_reg_1094_pp0_iter3_reg;
                Real_0_addr_reg_1094_pp0_iter5_reg <= Real_0_addr_reg_1094_pp0_iter4_reg;
                Real_0_addr_reg_1094_pp0_iter6_reg <= Real_0_addr_reg_1094_pp0_iter5_reg;
                Real_0_addr_reg_1094_pp0_iter7_reg <= Real_0_addr_reg_1094_pp0_iter6_reg;
                Real_0_addr_reg_1094_pp0_iter8_reg <= Real_0_addr_reg_1094_pp0_iter7_reg;
                Real_0_addr_reg_1094_pp0_iter9_reg <= Real_0_addr_reg_1094_pp0_iter8_reg;
                newIndex_reg_1089_pp0_iter1_reg <= newIndex_reg_1089;
                newIndex_reg_1089_pp0_iter2_reg <= newIndex_reg_1089_pp0_iter1_reg;
                newIndex_reg_1089_pp0_iter3_reg <= newIndex_reg_1089_pp0_iter2_reg;
                newIndex_reg_1089_pp0_iter4_reg <= newIndex_reg_1089_pp0_iter3_reg;
                newIndex_reg_1089_pp0_iter5_reg <= newIndex_reg_1089_pp0_iter4_reg;
                newIndex_reg_1089_pp0_iter6_reg <= newIndex_reg_1089_pp0_iter5_reg;
                newIndex_reg_1089_pp0_iter7_reg <= newIndex_reg_1089_pp0_iter6_reg;
                newIndex_reg_1089_pp0_iter8_reg <= newIndex_reg_1089_pp0_iter7_reg;
                newIndex_reg_1089_pp0_iter9_reg <= newIndex_reg_1089_pp0_iter8_reg;
                tmp_22_reg_1085 <= tmp_22_fu_648_p2;
                tmp_22_reg_1085_pp0_iter1_reg <= tmp_22_reg_1085;
                tmp_22_reg_1085_pp0_iter2_reg <= tmp_22_reg_1085_pp0_iter1_reg;
                tmp_22_reg_1085_pp0_iter3_reg <= tmp_22_reg_1085_pp0_iter2_reg;
                tmp_22_reg_1085_pp0_iter4_reg <= tmp_22_reg_1085_pp0_iter3_reg;
                tmp_22_reg_1085_pp0_iter5_reg <= tmp_22_reg_1085_pp0_iter4_reg;
                tmp_22_reg_1085_pp0_iter6_reg <= tmp_22_reg_1085_pp0_iter5_reg;
                tmp_22_reg_1085_pp0_iter7_reg <= tmp_22_reg_1085_pp0_iter6_reg;
                tmp_22_reg_1085_pp0_iter8_reg <= tmp_22_reg_1085_pp0_iter7_reg;
                tmp_22_reg_1085_pp0_iter9_reg <= tmp_22_reg_1085_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond_reg_1380 <= exitcond_fu_831_p2;
                tempi_reg_1553 <= tempi_fu_1030_p6;
                tempr_reg_1545 <= tempr_fu_1016_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                i_1_reg_1384 <= i_1_fu_836_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_1380 = ap_const_lv1_0) and (sel_tmp7_reg_1374 = ap_const_lv1_0) and (sel_tmp2_reg_1368 = ap_const_lv1_0) and (tmp_reg_1058 = ap_const_lv1_1))) then
                indexI_1_reg_1419 <= lut_reorder_I_1024_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (sel_tmp2_reg_1368 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_1380 = ap_const_lv1_0) and (sel_tmp7_reg_1374 = ap_const_lv1_0))) then
                indexI_2_reg_1424 <= lut_reorder_I_4096_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (sel_tmp7_reg_1374 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                indexI_4_reg_1429 <= lut_reorder_I_16384_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                indexI_fu_118 <= indexI_3_fu_944_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                indexJ_fu_114 <= indexJ_3_fu_881_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    leng_reorder_2_reg_1075(6 downto 5) <= leng_reorder_2_fu_581_p3(6 downto 5);    leng_reorder_2_reg_1075(11 downto 9) <= leng_reorder_2_fu_581_p3(11 downto 9);
                tmp_1_reg_1065 <= tmp_1_fu_562_p2;
                    tmp_21_reg_1080(31 downto 2) <= tmp_21_fu_640_p3(31 downto 2);
                tmp_4_reg_1070 <= tmp_4_fu_575_p2;
                tmp_reg_1058 <= tmp_fu_557_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_1380 = ap_const_lv1_0))) then
                newIndex5_reg_1439 <= indexJ_3_fu_881_p3(31 downto 2);
                tmp_24_reg_1434 <= tmp_24_fu_888_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                p_lshr_reg_1053 <= p_neg_fu_541_p2(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                sel_tmp2_reg_1368 <= sel_tmp2_fu_815_p2;
                sel_tmp7_reg_1374 <= sel_tmp7_fu_825_p2;
                    tmp_14_reg_1363(6 downto 5) <= tmp_14_fu_807_p1(6 downto 5);    tmp_14_reg_1363(12 downto 9) <= tmp_14_fu_807_p1(12 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter4_reg = ap_const_lv1_0))) then
                tmp_10_reg_1241 <= grp_fu_521_p2;
                tmp_12_1_reg_1247 <= grp_fu_525_p2;
                tmp_16_1_reg_1253 <= grp_fu_529_p2;
                tmp_20_1_reg_1259 <= grp_fu_533_p2;
                tmp_22_1_reg_1265 <= grp_fu_537_p2;
                tmp_5_reg_1223 <= grp_fu_509_p2;
                tmp_6_reg_1229 <= grp_fu_513_p2;
                tmp_9_reg_1235 <= grp_fu_517_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085 = ap_const_lv1_0))) then
                tmp_11_1_neg_reg_1178 <= tmp_11_1_neg_fu_679_p2;
                tmp_15_1_neg_reg_1183 <= tmp_15_1_neg_fu_689_p2;
                tmp_19_1_neg_reg_1188 <= tmp_19_1_neg_fu_699_p2;
                tmp_21_1_neg_reg_1193 <= tmp_21_1_neg_fu_709_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_reg_1085_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_11_reg_1316 <= grp_fu_513_p2;
                tmp_18_1_reg_1321 <= grp_fu_517_p2;
                tmp_18_2_reg_1331 <= grp_fu_525_p2;
                tmp_18_3_reg_1341 <= grp_fu_533_p2;
                tmp_24_1_reg_1326 <= grp_fu_521_p2;
                tmp_24_2_reg_1336 <= grp_fu_529_p2;
                tmp_24_3_reg_1346 <= grp_fu_537_p2;
                tmp_7_reg_1311 <= grp_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_reg_1085_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_17_2_neg_reg_1276 <= tmp_17_2_neg_fu_749_p2;
                tmp_17_3_neg_reg_1286 <= tmp_17_3_neg_fu_767_p2;
                tmp_23_1_neg_reg_1271 <= tmp_23_1_neg_fu_740_p2;
                tmp_23_2_neg_reg_1281 <= tmp_23_2_neg_fu_758_p2;
            end if;
        end if;
    end process;
    leng_reorder_2_reg_1075(4 downto 0) <= "00000";
    leng_reorder_2_reg_1075(8 downto 7) <= "11";
    tmp_21_reg_1080(1 downto 0) <= "00";
    tmp_14_reg_1363(4 downto 0) <= "00000";
    tmp_14_reg_1363(8 downto 7) <= "11";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_22_fu_648_p2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, exitcond_fu_831_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter8, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_block_pp1_stage3_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_22_fu_648_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_22_fu_648_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond_fu_831_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond_fu_831_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    Imag_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, Imag_0_addr_reg_1124_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Imag_0_addr_2_reg_1464, ap_CS_fsm_pp1_stage3, Imag_0_addr_1_reg_1509, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_0_address0 <= Imag_0_addr_2_reg_1464;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_0_address0 <= Imag_0_addr_1_reg_1509;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_0_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_0_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_0_address0 <= Imag_0_addr_reg_1124_pp0_iter9_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Imag_0_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Imag_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Imag_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Imag_0_ce0 <= ap_const_logic_1;
        else 
            Imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_11_reg_1316, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_17_reg_1537, tempi_reg_1553, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_0_d0 <= tempi_reg_1553;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_0_d0 <= tmp_17_reg_1537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_0_d0 <= tmp_11_reg_1316;
        else 
            Imag_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_0_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Imag_0_we0 <= ap_const_logic_1;
        else 
            Imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Imag_1_addr_2_reg_1469, ap_CS_fsm_pp1_stage3, Imag_1_addr_1_reg_1514, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_1_address0 <= Imag_1_addr_2_reg_1469;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_1_address0 <= Imag_1_addr_1_reg_1514;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_1_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_1_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_1_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Imag_1_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Imag_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Imag_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Imag_1_ce0 <= ap_const_logic_1;
        else 
            Imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_24_1_reg_1326, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_17_reg_1537, tempi_reg_1553, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_1_d0 <= tempi_reg_1553;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_1_d0 <= tmp_17_reg_1537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_1_d0 <= tmp_24_1_reg_1326;
        else 
            Imag_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_1_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Imag_1_we0 <= ap_const_logic_1;
        else 
            Imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Imag_2_addr_2_reg_1474, ap_CS_fsm_pp1_stage3, Imag_2_addr_1_reg_1519, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_2_address0 <= Imag_2_addr_2_reg_1474;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_2_address0 <= Imag_2_addr_1_reg_1519;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_2_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_2_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_2_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Imag_2_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Imag_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Imag_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Imag_2_ce0 <= ap_const_logic_1;
        else 
            Imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_24_2_reg_1336, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_17_reg_1537, tempi_reg_1553, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_2_d0 <= tempi_reg_1553;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_2_d0 <= tmp_17_reg_1537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_2_d0 <= tmp_24_2_reg_1336;
        else 
            Imag_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_2_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Imag_2_we0 <= ap_const_logic_1;
        else 
            Imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Imag_3_addr_2_reg_1479, ap_CS_fsm_pp1_stage3, Imag_3_addr_1_reg_1524, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_3_address0 <= Imag_3_addr_2_reg_1479;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_3_address0 <= Imag_3_addr_1_reg_1524;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_3_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Imag_3_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_3_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Imag_3_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Imag_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Imag_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Imag_3_ce0 <= ap_const_logic_1;
        else 
            Imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Imag_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_24_3_reg_1346, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_17_reg_1537, tempi_reg_1553, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Imag_3_d0 <= tempi_reg_1553;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Imag_3_d0 <= tmp_17_reg_1537;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Imag_3_d0 <= tmp_24_3_reg_1346;
        else 
            Imag_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Imag_3_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Imag_3_we0 <= ap_const_logic_1;
        else 
            Imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, Real_0_addr_reg_1094_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, Real_0_addr_2_reg_1444, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, Real_0_addr_1_reg_1489, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_0_address0 <= Real_0_addr_2_reg_1444;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_0_address0 <= Real_0_addr_1_reg_1489;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_0_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_0_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_0_address0 <= Real_0_addr_reg_1094_pp0_iter9_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Real_0_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Real_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Real_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Real_0_ce0 <= ap_const_logic_1;
        else 
            Real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_7_reg_1311, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_16_reg_1529, tempr_reg_1545, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_0_d0 <= tempr_reg_1545;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_0_d0 <= tmp_16_reg_1529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_0_d0 <= tmp_7_reg_1311;
        else 
            Real_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_0_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Real_0_we0 <= ap_const_logic_1;
        else 
            Real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Real_1_addr_2_reg_1449, ap_CS_fsm_pp1_stage3, Real_1_addr_1_reg_1494, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_1_address0 <= Real_1_addr_2_reg_1449;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_1_address0 <= Real_1_addr_1_reg_1494;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_1_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_1_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_1_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Real_1_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Real_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Real_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Real_1_ce0 <= ap_const_logic_1;
        else 
            Real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_18_1_reg_1321, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_16_reg_1529, tempr_reg_1545, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_1_d0 <= tempr_reg_1545;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_1_d0 <= tmp_16_reg_1529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_1_d0 <= tmp_18_1_reg_1321;
        else 
            Real_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_1_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Real_1_we0 <= ap_const_logic_1;
        else 
            Real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Real_2_addr_2_reg_1454, ap_CS_fsm_pp1_stage3, Real_2_addr_1_reg_1499, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_2_address0 <= Real_2_addr_2_reg_1454;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_2_address0 <= Real_2_addr_1_reg_1499;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_2_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_2_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_2_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Real_2_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Real_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Real_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Real_2_ce0 <= ap_const_logic_1;
        else 
            Real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_2_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_18_2_reg_1331, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_16_reg_1529, tempr_reg_1545, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_2_d0 <= tempr_reg_1545;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_2_d0 <= tmp_16_reg_1529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_2_d0 <= tmp_18_2_reg_1331;
        else 
            Real_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_2_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Real_2_we0 <= ap_const_logic_1;
        else 
            Real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, Real_3_addr_2_reg_1459, ap_CS_fsm_pp1_stage3, Real_3_addr_1_reg_1504, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, newIndex1_fu_663_p1, newIndex2_fu_792_p1, ap_block_pp0_stage1, newIndex6_fu_907_p1, ap_block_pp1_stage2, newIndex4_fu_965_p1, ap_block_pp1_stage3, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_3_address0 <= Real_3_addr_2_reg_1459;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_3_address0 <= Real_3_addr_1_reg_1504;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_3_address0 <= newIndex4_fu_965_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            Real_3_address0 <= newIndex6_fu_907_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_3_address0 <= newIndex2_fu_792_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Real_3_address0 <= newIndex1_fu_663_p1(12 - 1 downto 0);
        else 
            Real_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    Real_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            Real_3_ce0 <= ap_const_logic_1;
        else 
            Real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Real_3_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter9, tmp_18_3_reg_1341, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, tmp_16_reg_1529, tempr_reg_1545, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            Real_3_d0 <= tempr_reg_1545;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            Real_3_d0 <= tmp_16_reg_1529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Real_3_d0 <= tmp_18_3_reg_1341;
        else 
            Real_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Real_3_we0_assign_proc : process(tmp_22_reg_1085_pp0_iter9_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, tmp_24_reg_1434, tmp_23_reg_1484, ap_enable_reg_pp1_iter1)
    begin
        if ((((tmp_24_reg_1434 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((tmp_23_reg_1484 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_22_reg_1085_pp0_iter9_reg = ap_const_lv1_0)))) then 
            Real_3_we0 <= ap_const_logic_1;
        else 
            Real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(4);
    ap_CS_fsm_state30 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(tmp_22_fu_648_p2)
    begin
        if ((tmp_22_fu_648_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state24_assign_proc : process(exitcond_fu_831_p2)
    begin
        if ((exitcond_fu_831_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state24 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c_phi_fu_490_p4_assign_proc : process(c_reg_486, tmp_22_reg_1085, ap_CS_fsm_pp0_stage0, c_1_reg_1198, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_22_reg_1085 = ap_const_lv1_0))) then 
            ap_phi_mux_c_phi_fu_490_p4 <= c_1_reg_1198;
        else 
            ap_phi_mux_c_phi_fu_490_p4 <= c_reg_486;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_502_p4_assign_proc : process(i_reg_498, exitcond_reg_1380, ap_CS_fsm_pp1_stage0, i_1_reg_1384, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_1380 = ap_const_lv1_0))) then 
            ap_phi_mux_i_phi_fu_502_p4 <= i_1_reg_1384;
        else 
            ap_phi_mux_i_phi_fu_502_p4 <= i_reg_498;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo1_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_1434),32));
    arrayNo_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_1484),32));
    c_1_fu_715_p2 <= std_logic_vector(unsigned(c_reg_486) + unsigned(ap_const_lv32_4));
    exitcond_fu_831_p2 <= "1" when (ap_phi_mux_i_phi_fu_502_p4 = tmp_14_reg_1363) else "0";

    grp_fu_509_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, RE_vec_128_b_reg_1140, tmp_6_reg_1229, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_509_p0 <= tmp_6_reg_1229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_509_p0 <= RE_vec_128_b_reg_1140;
        else 
            grp_fu_509_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_509_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, RE_vec_128_a_reg_1134, ap_CS_fsm_pp0_stage1, tmp_5_reg_1223, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_509_p1 <= tmp_5_reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_509_p1 <= RE_vec_128_a_reg_1134;
        else 
            grp_fu_509_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_513_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Real_3_load_reg_1157, tmp_10_reg_1241, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_513_p0 <= tmp_10_reg_1241;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_513_p0 <= Real_3_load_reg_1157;
        else 
            grp_fu_513_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_513_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Real_1_load_reg_1145, tmp_9_reg_1235, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_513_p1 <= tmp_9_reg_1235;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_513_p1 <= Real_1_load_reg_1145;
        else 
            grp_fu_513_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_517_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, IM_vec_128_b_reg_1173, tmp_16_1_reg_1253, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_517_p0 <= tmp_16_1_reg_1253;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_517_p0 <= IM_vec_128_b_reg_1173;
        else 
            grp_fu_517_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_517_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, IM_vec_128_a_reg_1167, tmp_12_1_reg_1247, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_517_p1 <= tmp_12_1_reg_1247;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_517_p1 <= IM_vec_128_a_reg_1167;
        else 
            grp_fu_517_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_521_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Imag_3_load_reg_1162, tmp_23_1_fu_773_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_521_p0 <= tmp_23_1_fu_773_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_521_p0 <= Imag_3_load_reg_1162;
        else 
            grp_fu_521_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_521_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Imag_1_load_reg_1151, tmp_20_1_reg_1259, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_521_p1 <= tmp_20_1_reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_521_p1 <= Imag_1_load_reg_1151;
        else 
            grp_fu_521_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_525_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, RE_vec_128_a_reg_1134, ap_CS_fsm_pp0_stage1, tmp_17_2_fu_777_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_525_p0 <= tmp_17_2_fu_777_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_525_p0 <= RE_vec_128_a_reg_1134;
        else 
            grp_fu_525_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_525_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, tmp_11_1_fu_721_p1, tmp_5_reg_1223, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_525_p1 <= tmp_5_reg_1223;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_525_p1 <= tmp_11_1_fu_721_p1;
        else 
            grp_fu_525_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_529_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Imag_1_load_reg_1151, tmp_23_2_fu_781_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_529_p0 <= tmp_23_2_fu_781_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_529_p0 <= Imag_1_load_reg_1151;
        else 
            grp_fu_529_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_529_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, tmp_15_1_fu_725_p1, tmp_9_reg_1235, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_529_p1 <= tmp_9_reg_1235;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_529_p1 <= tmp_15_1_fu_725_p1;
        else 
            grp_fu_529_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_533_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, IM_vec_128_a_reg_1167, tmp_17_3_fu_785_p1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_533_p0 <= tmp_17_3_fu_785_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_533_p0 <= IM_vec_128_a_reg_1167;
        else 
            grp_fu_533_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_533_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, tmp_19_1_fu_729_p1, tmp_12_1_reg_1247, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_533_p1 <= tmp_12_1_reg_1247;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_533_p1 <= tmp_19_1_fu_729_p1;
        else 
            grp_fu_533_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_537_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, Real_1_load_reg_1145, tmp_22_1_reg_1265, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_537_p0 <= tmp_22_1_reg_1265;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_537_p0 <= Real_1_load_reg_1145;
        else 
            grp_fu_537_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_537_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, tmp_21_1_fu_733_p1, tmp_20_1_reg_1259, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_537_p1 <= tmp_20_1_reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_537_p1 <= tmp_21_1_fu_733_p1;
        else 
            grp_fu_537_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_1_fu_836_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_502_p4) + unsigned(ap_const_lv13_1));
    indexI_1_cast_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indexI_1_reg_1419),32));
    indexI_2_cast_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indexI_2_reg_1424),32));
    indexI_3_fu_944_p3 <= 
        indexI_4_cast_fu_927_p1 when (sel_tmp7_reg_1374(0) = '1') else 
        indexI_6_fu_937_p3;
    indexI_4_cast_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indexI_4_reg_1429),32));
    indexI_5_fu_930_p3 <= 
        indexI_1_cast_fu_921_p1 when (tmp_reg_1058(0) = '1') else 
        indexI_fu_118;
    indexI_6_fu_937_p3 <= 
        indexI_2_cast_fu_924_p1 when (sel_tmp2_reg_1368(0) = '1') else 
        indexI_5_fu_930_p3;
    indexJ_1_cast_fu_855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_reorder_J_1024_q0),32));
    indexJ_2_cast_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_reorder_J_4096_q0),32));
    indexJ_3_fu_881_p3 <= 
        indexJ_4_cast_fu_863_p1 when (sel_tmp7_reg_1374(0) = '1') else 
        indexJ_6_fu_874_p3;
    indexJ_4_cast_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_reorder_J_16384_q0),32));
    indexJ_5_fu_867_p3 <= 
        indexJ_1_cast_fu_855_p1 when (tmp_reg_1058(0) = '1') else 
        indexJ_fu_114;
    indexJ_6_fu_874_p3 <= 
        indexJ_2_cast_fu_859_p1 when (sel_tmp2_reg_1368(0) = '1') else 
        indexJ_5_fu_867_p3;
    leng_reorder_2_fu_581_p3 <= 
        p_cast_fu_567_p3 when (tmp_4_fu_575_p2(0) = '1') else 
        ap_const_lv12_F80;
    lut_reorder_I_1024_address0 <= tmp_s_fu_842_p1(9 - 1 downto 0);

    lut_reorder_I_1024_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_I_1024_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_I_1024_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_I_16384_address0 <= tmp_s_fu_842_p1(13 - 1 downto 0);

    lut_reorder_I_16384_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_I_16384_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_I_16384_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_I_4096_address0 <= tmp_s_fu_842_p1(11 - 1 downto 0);

    lut_reorder_I_4096_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_I_4096_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_I_4096_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_J_1024_address0 <= tmp_s_fu_842_p1(9 - 1 downto 0);

    lut_reorder_J_1024_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_J_1024_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_J_1024_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_J_16384_address0 <= tmp_s_fu_842_p1(13 - 1 downto 0);

    lut_reorder_J_16384_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_J_16384_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_J_16384_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lut_reorder_J_4096_address0 <= tmp_s_fu_842_p1(11 - 1 downto 0);

    lut_reorder_J_4096_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            lut_reorder_J_4096_ce0 <= ap_const_logic_1;
        else 
            lut_reorder_J_4096_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex1_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex_fu_653_p4),64));
    newIndex2_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_789_p1),64));
    newIndex3_fu_955_p4 <= indexI_3_fu_944_p3(31 downto 2);
    newIndex4_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex3_fu_955_p4),64));
    newIndex6_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newIndex5_reg_1439),64));
    newIndex_fu_653_p4 <= ap_phi_mux_c_phi_fu_490_p4(31 downto 2);
    num_word_op_op_fu_596_p2 <= std_logic_vector(unsigned(num_word) + unsigned(ap_const_lv32_3));
    p_cast_fu_567_p3 <= 
        ap_const_lv12_1E0 when (tmp_fu_557_p2(0) = '1') else 
        ap_const_lv12_7E0;
    p_neg_fu_541_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) - signed(num_word));
    p_neg_t_fu_609_p2 <= std_logic_vector(unsigned(ap_const_lv30_0) - unsigned(p_lshr_reg_1053));
    sel_tmp1_fu_810_p2 <= (tmp_reg_1058 xor ap_const_lv1_1);
    sel_tmp2_fu_815_p2 <= (tmp_1_reg_1065 and sel_tmp1_fu_810_p2);
    sel_tmp6_fu_820_p2 <= (tmp_4_reg_1070 xor ap_const_lv1_1);
    sel_tmp7_fu_825_p2 <= (tmp_8_fu_802_p2 and sel_tmp6_fu_820_p2);
    tmp_11_1_fu_721_p1 <= tmp_11_1_neg_reg_1178;
    tmp_11_1_neg_fu_679_p2 <= (tmp_11_1_to_int_fu_675_p1 xor ap_const_lv32_80000000);
    tmp_11_1_to_int_fu_675_p1 <= Real_2_q0;
    tmp_12_fu_601_p3 <= num_word_op_op_fu_596_p2(31 downto 31);
        tmp_13_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(newIndex_reg_1089_pp0_iter9_reg),62));

        tmp_14_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(leng_reorder_2_reg_1075),13));

    tmp_15_1_fu_725_p1 <= tmp_15_1_neg_reg_1183;
    tmp_15_1_neg_fu_689_p2 <= (tmp_15_1_to_int_fu_685_p1 xor ap_const_lv32_80000000);
    tmp_15_1_to_int_fu_685_p1 <= Imag_3_q0;
    tmp_17_2_fu_777_p1 <= tmp_17_2_neg_reg_1276;
    tmp_17_2_neg_fu_749_p2 <= (tmp_17_2_to_int_fu_746_p1 xor ap_const_lv32_80000000);
    tmp_17_2_to_int_fu_746_p1 <= tmp_6_reg_1229;
    tmp_17_3_fu_785_p1 <= tmp_17_3_neg_reg_1286;
    tmp_17_3_neg_fu_767_p2 <= (tmp_17_3_to_int_fu_764_p1 xor ap_const_lv32_80000000);
    tmp_17_3_to_int_fu_764_p1 <= tmp_16_1_reg_1253;
    tmp_18_fu_614_p4 <= num_word_op_op_fu_596_p2(31 downto 2);
    tmp_19_1_fu_729_p1 <= tmp_19_1_neg_reg_1188;
    tmp_19_1_neg_fu_699_p2 <= (tmp_19_1_to_int_fu_695_p1 xor ap_const_lv32_80000000);
    tmp_19_1_to_int_fu_695_p1 <= Imag_2_q0;
    tmp_19_fu_624_p3 <= 
        p_neg_t_fu_609_p2 when (tmp_12_fu_601_p3(0) = '1') else 
        tmp_18_fu_614_p4;
    tmp_1_fu_562_p2 <= "1" when (num_word = ap_const_lv32_1000) else "0";
    tmp_20_fu_632_p3 <= 
        ap_const_lv30_0 when (tmp_2_fu_589_p3(0) = '1') else 
        tmp_19_fu_624_p3;
    tmp_21_1_fu_733_p1 <= tmp_21_1_neg_reg_1193;
    tmp_21_1_neg_fu_709_p2 <= (tmp_21_1_to_int_fu_705_p1 xor ap_const_lv32_80000000);
    tmp_21_1_to_int_fu_705_p1 <= Real_3_q0;
    tmp_21_fu_640_p3 <= (tmp_20_fu_632_p3 & ap_const_lv2_0);
    tmp_22_fu_648_p2 <= "1" when (ap_phi_mux_c_phi_fu_490_p4 = tmp_21_reg_1080) else "0";
    tmp_23_1_fu_773_p1 <= tmp_23_1_neg_reg_1271;
    tmp_23_1_neg_fu_740_p2 <= (tmp_23_1_to_int_fu_737_p1 xor ap_const_lv32_80000000);
    tmp_23_1_to_int_fu_737_p1 <= tmp_22_1_reg_1265;
    tmp_23_2_fu_781_p1 <= tmp_23_2_neg_reg_1281;
    tmp_23_2_neg_fu_758_p2 <= (tmp_23_2_to_int_fu_755_p1 xor ap_const_lv32_80000000);
    tmp_23_2_to_int_fu_755_p1 <= tmp_10_reg_1241;
    tmp_23_fu_951_p1 <= indexI_3_fu_944_p3(2 - 1 downto 0);
    tmp_24_fu_888_p1 <= indexJ_3_fu_881_p3(2 - 1 downto 0);
    tmp_2_fu_589_p3 <= num_word(31 downto 31);
    tmp_4_fu_575_p2 <= (tmp_fu_557_p2 or tmp_1_fu_562_p2);
    tmp_8_fu_802_p2 <= "1" when (num_word = ap_const_lv32_4000) else "0";
    tmp_fu_557_p2 <= "1" when (num_word = ap_const_lv32_400) else "0";
    tmp_s_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_502_p4),64));
end behav;
