// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pidfixed_HH_
#define _pidfixed_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pidfixed_sdiv_24nbkb.h"
#include "pidfixed_mul_16s_cud.h"
#include "pidfixed_mul_mul_dEe.h"
#include "pidfixed_mul_mul_eOg.h"
#include "pidfixed_mul_mul_fYi.h"
#include "pidfixed_CTRL_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 8,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct pidfixed : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pidfixed(sc_module_name name);
    SC_HAS_PROCESS(pidfixed);

    ~pidfixed();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pidfixed_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pidfixed_CTRL_s_axi_U;
    pidfixed_sdiv_24nbkb<1,28,24,16,23>* pidfixed_sdiv_24nbkb_U1;
    pidfixed_sdiv_24nbkb<1,28,24,16,23>* pidfixed_sdiv_24nbkb_U2;
    pidfixed_sdiv_24nbkb<1,28,24,16,23>* pidfixed_sdiv_24nbkb_U3;
    pidfixed_mul_16s_cud<1,7,16,30,30>* pidfixed_mul_16s_cud_U4;
    pidfixed_mul_16s_cud<1,7,16,30,30>* pidfixed_mul_16s_cud_U5;
    pidfixed_mul_16s_cud<1,7,16,30,30>* pidfixed_mul_16s_cud_U6;
    pidfixed_mul_mul_dEe<1,3,16,16,23>* pidfixed_mul_mul_dEe_U7;
    pidfixed_mul_mul_eOg<1,3,16,16,30>* pidfixed_mul_mul_eOg_U8;
    pidfixed_mul_mul_dEe<1,3,16,16,23>* pidfixed_mul_mul_dEe_U9;
    pidfixed_mul_mul_eOg<1,3,16,16,30>* pidfixed_mul_mul_eOg_U10;
    pidfixed_mul_mul_dEe<1,3,16,16,23>* pidfixed_mul_mul_dEe_U11;
    pidfixed_mul_mul_eOg<1,3,16,16,30>* pidfixed_mul_mul_eOg_U12;
    pidfixed_mul_mul_fYi<1,3,16,23,23>* pidfixed_mul_mul_fYi_U13;
    pidfixed_mul_mul_fYi<1,3,16,23,23>* pidfixed_mul_mul_fYi_U14;
    pidfixed_mul_mul_fYi<1,3,16,23,23>* pidfixed_mul_mul_fYi_U15;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<35> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > target_roll_V;
    sc_signal< sc_lv<16> > current_roll_V;
    sc_signal< sc_lv<16> > Kp_roll_V;
    sc_signal< sc_lv<16> > Ki_roll_V;
    sc_signal< sc_lv<16> > Kd_roll_V;
    sc_signal< sc_lv<16> > target_pitch_V;
    sc_signal< sc_lv<16> > current_pitch_V;
    sc_signal< sc_lv<16> > Kp_pitch_V;
    sc_signal< sc_lv<16> > Ki_pitch_V;
    sc_signal< sc_lv<16> > Kd_pitch_V;
    sc_signal< sc_lv<16> > target_yaw_V;
    sc_signal< sc_lv<16> > current_yaw_V;
    sc_signal< sc_lv<16> > Kp_yaw_V;
    sc_signal< sc_lv<16> > Ki_yaw_V;
    sc_signal< sc_lv<16> > Kd_yaw_V;
    sc_signal< sc_lv<16> > dt_V;
    sc_signal< sc_logic > rollX_V_ap_vld;
    sc_signal< sc_logic > pitchY_V_ap_vld;
    sc_signal< sc_logic > yawZ_V_ap_vld;
    sc_signal< sc_lv<16> > integral_roll_V;
    sc_signal< sc_lv<16> > previous_error_roll_s;
    sc_signal< sc_lv<16> > integral_pitch_V;
    sc_signal< sc_lv<16> > previous_error_pitch;
    sc_signal< sc_lv<16> > integral_yaw_V;
    sc_signal< sc_lv<16> > previous_error_yaw_V;
    sc_signal< sc_lv<16> > dt_V_read_reg_718;
    sc_signal< sc_lv<16> > Kd_yaw_V_read_reg_724;
    sc_signal< sc_lv<16> > Ki_yaw_V_read_reg_729;
    sc_signal< sc_lv<16> > Kp_yaw_V_read_reg_734;
    sc_signal< sc_lv<16> > Kd_pitch_V_read_reg_739;
    sc_signal< sc_lv<16> > Ki_pitch_V_read_reg_744;
    sc_signal< sc_lv<16> > Kp_pitch_V_read_reg_749;
    sc_signal< sc_lv<16> > Kd_roll_V_read_reg_754;
    sc_signal< sc_lv<16> > Ki_roll_V_read_reg_759;
    sc_signal< sc_lv<16> > Kp_roll_V_read_reg_764;
    sc_signal< sc_lv<16> > p_Val2_2_fu_229_p2;
    sc_signal< sc_lv<16> > p_Val2_2_reg_769;
    sc_signal< sc_lv<16> > p_Val2_8_fu_241_p2;
    sc_signal< sc_lv<16> > p_Val2_8_reg_777;
    sc_signal< sc_lv<16> > p_Val2_18_fu_253_p2;
    sc_signal< sc_lv<16> > p_Val2_18_reg_785;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<17> > p_Val2_6_fu_288_p2;
    sc_signal< sc_lv<17> > p_Val2_6_reg_813;
    sc_signal< sc_lv<17> > p_Val2_16_fu_322_p2;
    sc_signal< sc_lv<17> > p_Val2_16_reg_838;
    sc_signal< sc_lv<17> > p_Val2_24_fu_356_p2;
    sc_signal< sc_lv<17> > p_Val2_24_reg_863;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<24> > tmp_11_tr_cast_fu_374_p1;
    sc_signal< sc_lv<23> > grp_fu_664_p2;
    sc_signal< sc_lv<23> > p_Val2_s_reg_890;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<30> > grp_fu_670_p2;
    sc_signal< sc_lv<30> > r_V_reg_895;
    sc_signal< sc_lv<23> > grp_fu_676_p2;
    sc_signal< sc_lv<23> > p_Val2_10_reg_900;
    sc_signal< sc_lv<30> > grp_fu_682_p2;
    sc_signal< sc_lv<30> > r_V_2_reg_905;
    sc_signal< sc_lv<23> > grp_fu_688_p2;
    sc_signal< sc_lv<23> > p_Val2_19_reg_910;
    sc_signal< sc_lv<30> > grp_fu_694_p2;
    sc_signal< sc_lv<30> > r_V_4_reg_915;
    sc_signal< sc_lv<16> > p_Val2_30_reg_920;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<30> > tmp_1_fu_424_p1;
    sc_signal< sc_lv<16> > p_Val2_11_reg_932;
    sc_signal< sc_lv<16> > p_Val2_26_reg_937;
    sc_signal< sc_lv<30> > grp_fu_427_p2;
    sc_signal< sc_lv<30> > tmp_1_cast_reg_942;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<30> > grp_fu_447_p2;
    sc_signal< sc_lv<30> > tmp_13_cast_reg_947;
    sc_signal< sc_lv<30> > grp_fu_467_p2;
    sc_signal< sc_lv<30> > tmp_23_cast_reg_952;
    sc_signal< sc_lv<16> > p_Val2_5_reg_957;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<16> > p_Val2_14_reg_962;
    sc_signal< sc_lv<16> > p_Val2_28_reg_967;
    sc_signal< sc_lv<23> > grp_fu_377_p2;
    sc_signal< sc_lv<23> > r_V_1_reg_972;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<23> > grp_fu_390_p2;
    sc_signal< sc_lv<23> > r_V_3_reg_977;
    sc_signal< sc_lv<23> > grp_fu_403_p2;
    sc_signal< sc_lv<23> > r_V_5_reg_982;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<23> > grp_fu_700_p2;
    sc_signal< sc_lv<23> > p_Val2_7_reg_1017;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<23> > grp_fu_706_p2;
    sc_signal< sc_lv<23> > p_Val2_17_reg_1022;
    sc_signal< sc_lv<23> > grp_fu_712_p2;
    sc_signal< sc_lv<23> > p_Val2_25_reg_1027;
    sc_signal< sc_lv<16> > p_Val2_27_fu_639_p2;
    sc_signal< sc_lv<16> > p_Val2_27_reg_1032;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<16> > p_Val2_s_6_fu_649_p2;
    sc_signal< sc_lv<16> > p_Val2_s_6_reg_1037;
    sc_signal< sc_lv<16> > p_Val2_31_fu_659_p2;
    sc_signal< sc_lv<16> > p_Val2_31_reg_1042;
    sc_signal< sc_lv<16> > p_Val2_9_fu_589_p4;
    sc_signal< sc_lv<16> > p_Val2_20_fu_604_p4;
    sc_signal< sc_lv<16> > p_Val2_29_fu_619_p4;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<17> > tmp_6_fu_277_p1;
    sc_signal< sc_lv<17> > tmp_7_fu_284_p1;
    sc_signal< sc_lv<17> > tmp_3_fu_311_p1;
    sc_signal< sc_lv<17> > tmp_4_fu_318_p1;
    sc_signal< sc_lv<17> > tmp_10_fu_345_p1;
    sc_signal< sc_lv<17> > tmp_11_fu_352_p1;
    sc_signal< sc_lv<24> > grp_fu_377_p0;
    sc_signal< sc_lv<16> > grp_fu_377_p1;
    sc_signal< sc_lv<24> > grp_fu_390_p0;
    sc_signal< sc_lv<16> > grp_fu_390_p1;
    sc_signal< sc_lv<24> > grp_fu_403_p0;
    sc_signal< sc_lv<16> > grp_fu_403_p1;
    sc_signal< sc_lv<16> > grp_fu_427_p0;
    sc_signal< sc_lv<16> > grp_fu_447_p0;
    sc_signal< sc_lv<16> > grp_fu_467_p0;
    sc_signal< sc_lv<30> > tmp_2_fu_476_p3;
    sc_signal< sc_lv<30> > p_Val2_3_fu_484_p2;
    sc_signal< sc_lv<30> > tmp_s_fu_509_p3;
    sc_signal< sc_lv<30> > p_Val2_13_fu_517_p2;
    sc_signal< sc_lv<30> > tmp_8_fu_542_p3;
    sc_signal< sc_lv<30> > p_Val2_22_fu_550_p2;
    sc_signal< sc_lv<16> > tmp_fu_634_p2;
    sc_signal< sc_lv<16> > tmp1_fu_644_p2;
    sc_signal< sc_lv<16> > tmp2_fu_654_p2;
    sc_signal< sc_lv<23> > grp_fu_700_p1;
    sc_signal< sc_lv<23> > grp_fu_706_p1;
    sc_signal< sc_lv<23> > grp_fu_712_p1;
    sc_signal< sc_lv<35> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<35> ap_ST_fsm_state1;
    static const sc_lv<35> ap_ST_fsm_state2;
    static const sc_lv<35> ap_ST_fsm_state3;
    static const sc_lv<35> ap_ST_fsm_state4;
    static const sc_lv<35> ap_ST_fsm_state5;
    static const sc_lv<35> ap_ST_fsm_state6;
    static const sc_lv<35> ap_ST_fsm_state7;
    static const sc_lv<35> ap_ST_fsm_state8;
    static const sc_lv<35> ap_ST_fsm_state9;
    static const sc_lv<35> ap_ST_fsm_state10;
    static const sc_lv<35> ap_ST_fsm_state11;
    static const sc_lv<35> ap_ST_fsm_state12;
    static const sc_lv<35> ap_ST_fsm_state13;
    static const sc_lv<35> ap_ST_fsm_state14;
    static const sc_lv<35> ap_ST_fsm_state15;
    static const sc_lv<35> ap_ST_fsm_state16;
    static const sc_lv<35> ap_ST_fsm_state17;
    static const sc_lv<35> ap_ST_fsm_state18;
    static const sc_lv<35> ap_ST_fsm_state19;
    static const sc_lv<35> ap_ST_fsm_state20;
    static const sc_lv<35> ap_ST_fsm_state21;
    static const sc_lv<35> ap_ST_fsm_state22;
    static const sc_lv<35> ap_ST_fsm_state23;
    static const sc_lv<35> ap_ST_fsm_state24;
    static const sc_lv<35> ap_ST_fsm_state25;
    static const sc_lv<35> ap_ST_fsm_state26;
    static const sc_lv<35> ap_ST_fsm_state27;
    static const sc_lv<35> ap_ST_fsm_state28;
    static const sc_lv<35> ap_ST_fsm_state29;
    static const sc_lv<35> ap_ST_fsm_state30;
    static const sc_lv<35> ap_ST_fsm_state31;
    static const sc_lv<35> ap_ST_fsm_state32;
    static const sc_lv<35> ap_ST_fsm_state33;
    static const sc_lv<35> ap_ST_fsm_state34;
    static const sc_lv<35> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_377_p0();
    void thread_grp_fu_377_p1();
    void thread_grp_fu_390_p0();
    void thread_grp_fu_390_p1();
    void thread_grp_fu_403_p0();
    void thread_grp_fu_403_p1();
    void thread_grp_fu_427_p0();
    void thread_grp_fu_447_p0();
    void thread_grp_fu_467_p0();
    void thread_grp_fu_700_p1();
    void thread_grp_fu_706_p1();
    void thread_grp_fu_712_p1();
    void thread_p_Val2_13_fu_517_p2();
    void thread_p_Val2_16_fu_322_p2();
    void thread_p_Val2_18_fu_253_p2();
    void thread_p_Val2_20_fu_604_p4();
    void thread_p_Val2_22_fu_550_p2();
    void thread_p_Val2_24_fu_356_p2();
    void thread_p_Val2_27_fu_639_p2();
    void thread_p_Val2_29_fu_619_p4();
    void thread_p_Val2_2_fu_229_p2();
    void thread_p_Val2_31_fu_659_p2();
    void thread_p_Val2_3_fu_484_p2();
    void thread_p_Val2_6_fu_288_p2();
    void thread_p_Val2_8_fu_241_p2();
    void thread_p_Val2_9_fu_589_p4();
    void thread_p_Val2_s_6_fu_649_p2();
    void thread_pitchY_V_ap_vld();
    void thread_rollX_V_ap_vld();
    void thread_tmp1_fu_644_p2();
    void thread_tmp2_fu_654_p2();
    void thread_tmp_10_fu_345_p1();
    void thread_tmp_11_fu_352_p1();
    void thread_tmp_11_tr_cast_fu_374_p1();
    void thread_tmp_1_fu_424_p1();
    void thread_tmp_2_fu_476_p3();
    void thread_tmp_3_fu_311_p1();
    void thread_tmp_4_fu_318_p1();
    void thread_tmp_6_fu_277_p1();
    void thread_tmp_7_fu_284_p1();
    void thread_tmp_8_fu_542_p3();
    void thread_tmp_fu_634_p2();
    void thread_tmp_s_fu_509_p3();
    void thread_yawZ_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
