<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: inheritance3a26df99d1 Pages: 1 -->
<svg width="576pt" height="27pt"
 viewBox="0.00 0.00 576.00 26.99" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(3.04 3.04) rotate(0) translate(4 78)">
<title>inheritance3a26df99d1</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-78 1746,-78 1746,4 -4,4"/>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node1" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node1"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1297,-74 1162,-74 1162,-55 1297,-55 1297,-74"/>
<text text-anchor="middle" x="1229.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment -->
<g id="node2" class="node">
<title>pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment</title>
<g id="a_node2"><a xlink:href="../pyGHDL/pyGHDL.dom.Sequential.html#pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment" xlink:title="pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1742,-55 1430,-55 1430,-36 1742,-36 1742,-55"/>
<text text-anchor="middle" x="1586" y="-43" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1297.18,-60.93C1333.29,-58.99 1379.6,-56.51 1424.47,-54.1"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1424.75,-55.84 1429.65,-53.83 1424.57,-52.35 1424.75,-55.84"/>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment -->
<g id="node3" class="node">
<title>pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1394,-37 1065,-37 1065,-18 1394,-18 1394,-37"/>
<text text-anchor="middle" x="1229.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment</text>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment&#45;&gt;pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment -->
<g id="edge1" class="edge">
<title>pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment&#45;&gt;pyGHDL.dom.Sequential.SequentialSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1394,-35.8C1404.3,-36.32 1414.66,-36.85 1424.94,-37.37"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1424.9,-39.12 1429.98,-37.63 1425.08,-35.63 1424.9,-39.12"/>
</g>
<!-- pyVHDLModel.LabeledEntity -->
<g id="node4" class="node">
<title>pyVHDLModel.LabeledEntity</title>
<g id="a_node4"><a xlink:title="A ``LabeledEntity`` is a mixin class for all VHDL entities that can have">
<polygon fill="none" stroke="black" stroke-width="0.5" points="155,-74 0,-74 0,-55 155,-55 155,-74"/>
<text text-anchor="middle" x="77.5" y="-62" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.LabeledEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement -->
<g id="node10" class="node">
<title>pyVHDLModel.SyntaxModel.Statement</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="400.5,-56 194.5,-56 194.5,-37 400.5,-37 400.5,-56"/>
<text text-anchor="middle" x="297.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Statement</text>
</g>
<!-- pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge9" class="edge">
<title>pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M155.05,-58.18C166.12,-57.27 177.67,-56.31 189.2,-55.36"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="189.66,-57.08 194.5,-54.92 189.37,-53.59 189.66,-57.08"/>
</g>
<!-- pyVHDLModel.ModelEntity -->
<g id="node5" class="node">
<title>pyVHDLModel.ModelEntity</title>
<g id="a_node5"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="black" stroke-width="0.5" points="151,-37 4,-37 4,-18 151,-18 151,-37"/>
<text text-anchor="middle" x="77.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge8" class="edge">
<title>pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M151.09,-33.83C163.34,-34.89 176.28,-36.02 189.18,-37.15"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="189.19,-38.9 194.32,-37.59 189.49,-35.42 189.19,-38.9"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Assignment -->
<g id="node6" class="node">
<title>pyVHDLModel.SyntaxModel.Assignment</title>
<g id="a_node6"><a xlink:title="An ``Assignment`` is a base&#45;class for all assignment statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="404,-19 191,-19 191,0 404,0 404,-19"/>
<text text-anchor="middle" x="297.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Assignment</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.SignalAssignment -->
<g id="node9" class="node">
<title>pyVHDLModel.SyntaxModel.SignalAssignment</title>
<g id="a_node9"><a xlink:title="An ``SignalAssignment`` is a base&#45;class for all signal assignment statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="690.5,-19 447.5,-19 447.5,0 690.5,0 690.5,-19"/>
<text text-anchor="middle" x="569" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.SignalAssignment</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Assignment&#45;&gt;pyVHDLModel.SyntaxModel.SignalAssignment -->
<g id="edge7" class="edge">
<title>pyVHDLModel.SyntaxModel.Assignment&#45;&gt;pyVHDLModel.SyntaxModel.SignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M404.24,-9.5C416.74,-9.5 429.58,-9.5 442.32,-9.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="442.39,-11.25 447.39,-9.5 442.39,-7.75 442.39,-11.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialSignalAssignment -->
<g id="node7" class="node">
<title>pyVHDLModel.SyntaxModel.SequentialSignalAssignment</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1029,-37 734,-37 734,-18 1029,-18 1029,-37"/>
<text text-anchor="middle" x="881.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.SequentialSignalAssignment</text>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialSignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment -->
<g id="edge5" class="edge">
<title>pyVHDLModel.SyntaxModel.SequentialSignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1029.24,-27.5C1039.37,-27.5 1049.62,-27.5 1059.85,-27.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1059.87,-29.25 1064.87,-27.5 1059.87,-25.75 1059.87,-29.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialStatement -->
<g id="node8" class="node">
<title>pyVHDLModel.SyntaxModel.SequentialStatement</title>
<g id="a_node8"><a xlink:title="A ``SequentialStatement`` is a base&#45;class for all sequential statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="698,-56 440,-56 440,-37 698,-37 698,-56"/>
<text text-anchor="middle" x="569" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.SequentialStatement</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.SequentialStatement&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSignalAssignment -->
<g id="edge3" class="edge">
<title>pyVHDLModel.SyntaxModel.SequentialStatement&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M698.08,-38.66C708.21,-38.04 718.49,-37.41 728.75,-36.79"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="728.9,-38.53 733.78,-36.48 728.68,-35.04 728.9,-38.53"/>
</g>
<!-- pyVHDLModel.SyntaxModel.SignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSignalAssignment -->
<g id="edge4" class="edge">
<title>pyVHDLModel.SyntaxModel.SignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.SequentialSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M690.94,-16.51C703.34,-17.23 716.05,-17.97 728.73,-18.7"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="728.68,-20.45 733.77,-18.99 728.88,-16.96 728.68,-20.45"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.SequentialStatement -->
<g id="edge6" class="edge">
<title>pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.SequentialStatement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M400.77,-46.5C411.88,-46.5 423.29,-46.5 434.7,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="434.94,-48.25 439.94,-46.5 434.94,-44.75 434.94,-48.25"/>
</g>
</g>
</svg>
