# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6_hw.srcs/sources_1/ip/FL_add/sim/FL_add.vhd" \
"../../../../lab6_hw.srcs/sources_1/ip/FL_inverse/sim/FL_inverse.vhd" \
"../../../../lab6_hw.srcs/sources_1/ip/FL_log/sim/FL_log.vhd" \
"../../../../lab6_hw.srcs/sources_1/ip/FL_sqrt/sim/FL_sqrt.vhd" \

# Do not sort compile order
nosort
