buses:

DATA

REG INPUT
REG OUTPUT
ALU INPUT A
ALU INPUT B
ALU OUTPUT
PC INPUT
MEM ADDR INPUT
MEM DATA IN/OUT
