// Seed: 778220866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout uwire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    output supply1 id_0,
    input wand _id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5
    , id_10,
    input tri id_6,
    output supply1 id_7,
    output supply0 id_8
);
  wire [1 : id_1] id_11;
  xor primCall (id_5, id_2, id_10, id_6, id_11, id_4, id_3);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
