Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work 
Modifying modelsim.ini
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom -2008 /home/jinsheng/Documents/Github/wlo-system/vv/src/wlo_bit_switch.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bit_switch
-- Compiling architecture behavior of bit_switch
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_support.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling package vv_support
-- Compiling package body vv_support
-- Loading package vv_support
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/ip/cordic.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity cordic
-- Compiling architecture arch of cordic
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_magnitude.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_magnitude
-- Compiling architecture arch of vv_magnitude
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_par_magnitude.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_par_magnitude
-- Compiling architecture arch of vv_par_magnitude
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_partitioning.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_partitioning
-- Compiling architecture arch of vv_partitioning
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_fourth_power.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_fourth_power
-- Compiling architecture arch of vv_fourth_power
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_average.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_average
-- Compiling architecture arch of vv_average
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_sum_average.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_sum_average
-- Compiling architecture arch of vv_sum_average
End time: 14:00:37 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:37 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_phase.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_phase
-- Compiling architecture arch of vv_phase
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_unwrapping.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_unwrapping
-- Compiling architecture arch of vv_unwrapping
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_delay_buffer.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_delay_buffer
-- Compiling architecture arch of vv_delay_buffer
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_compensation.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_compensation
-- Compiling architecture arch of vv_compensation
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv
-- Compiling architecture arch of vv
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_wrapper.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_wrapper
-- Compiling architecture arch of vv_wrapper
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:00:38 on Jun 22,2024
vcom /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_tb.vhdl 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package vv_support
-- Compiling entity vv_tb
-- Compiling architecture arch of vv_tb
End time: 14:00:38 on Jun 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2023.3

# vsim -c vv_tb -voptargs="+acc" -do "run -all; quit" 
# Start time: 14:00:38 on Jun 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.vv_support(body)
# Loading work.vv_tb(arch)#1
# Loading work.vv_wrapper(arch)#1
# Loading work.vv(arch)#1
# Loading work.vv_par_magnitude(arch)#1
# Loading work.vv_magnitude(arch)#1
# Loading work.cordic(arch)#1
# Loading work.bit_switch(behavior)#1
# Loading work.vv_partitioning(arch)#1
# Loading work.vv_fourth_power(arch)#1
# Loading work.bit_switch(behavior)#2
# Loading work.vv_average(arch)#1
# Loading work.vv_sum_average(arch)#1
# Loading work.vv_phase(arch)#1
# Loading work.cordic(arch)#2
# Loading work.bit_switch(behavior)#3
# Loading work.vv_unwrapping(arch)#1
# Loading work.vv_delay_buffer(arch)#1
# Loading work.vv_compensation(arch)#1
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_phase
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_phase
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/sum_averaging_gen/bit_switch_ave_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/sum_averaging_gen/bit_switch_ave_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/sum_averaging_gen/bit_switch_ave_re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/sum_averaging_gen/bit_switch_ave_re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_1im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_1im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_1re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_1re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_0im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_0im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_0re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_fp_0re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_1im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_1im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_1re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_1re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_0im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_0im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_0re
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_pa_0re
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_mag_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_mag_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_mag_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/bit_switch_mag_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_compensation_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_compensation_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_compensation_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_compensation_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 0  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_compensation_inst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 4  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 4  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 4  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 4  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 10 ns  Iteration: 1  Instance: /vv_tb/vv_wrapper_inst/vv_inst/vv_partitioning_inst
# ** Failure: Testbench Done!
#    Time: 1875745 ns  Iteration: 0  Process: /vv_tb/output_proc File: /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_tb.vhdl
# Break in Process output_proc at /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_tb.vhdl line 128
# Stopped at /home/jinsheng/Documents/Github/wlo-system/vv/src/vv_tb.vhdl line 128
#  quit
# End time: 14:00:56 on Jun 22,2024, Elapsed time: 0:00:18
# Errors: 1, Warnings: 44
