restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
current_project project_1
current_project project_2
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v] -no_script -reset -force -quiet
remove_files  /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v] -no_script -reset -force -quiet
remove_files  /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v
add_files -norecurse /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemoryTest_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj DataMemoryTest_v_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ba829ab9e2964927a3f27cf3494e5630 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemoryTest_v_behav xil_defaultlib.DataMemoryTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMemoryTest_v_behav -key {Behavioral:sim_1:Functional:DataMemoryTest_v} -tclbatch {DataMemoryTest_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source DataMemoryTest_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Init Memory with some useful data
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataMemoryTest_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Sep 22 15:50:50 2023] Launched synth_1...
Run output will be captured here: /home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.runs/synth_1/runme.log
current_project project_1
close_design
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFileTest.v] -no_script -reset -force -quiet
remove_files  /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFileTest.v
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v] -no_script -reset -force -quiet
remove_files  /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v
remove_files  /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v
WARNING: [Vivado 12-818] No files matched '/home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v'
add_files -norecurse /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemoryTest_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj DataMemoryTest_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemoryTest_v
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 9fe9885416aa4c60b41719552c48f8ed --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemoryTest_v_behav xil_defaultlib.DataMemoryTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemoryTest_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataMemoryTest_v_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/DataMemoryTest_v_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 22 15:52:26 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMemoryTest_v_behav -key {Behavioral:sim_1:Functional:DataMemoryTest_v} -tclbatch {DataMemoryTest_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source DataMemoryTest_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Init Memory with some useful data
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataMemoryTest_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v] -no_script -reset -force -quiet
remove_files  /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemory.v
export_ip_user_files -of_objects  [get_files /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/grads/p/pranav_anantharam/lab3_data_memory/DataMemoryTest.v
add_files -norecurse /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFile.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/grads/p/pranav_anantharam/lab3_register_file/RegisterFileTest.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterFileTest_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj RegisterFileTest_v_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 9fe9885416aa4c60b41719552c48f8ed --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegisterFileTest_v_behav xil_defaultlib.RegisterFileTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegisterFileTest_v_behav -key {Behavioral:sim_1:Functional:RegisterFileTest_v} -tclbatch {RegisterFileTest_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RegisterFileTest_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               Initial $0 Check 1 passed
               Initial $0 Check 2 passed
               Initial $0 Check 3 passed
               Initial $0 Check 4 passed
               $0 Stays 0 Check 1 passed
               $0 Stays 0 Check 2 passed
            Initial Value Check 1 passed
            Initial Value Check 2 passed
                  Value Updated 1 passed
              Value Stayed Same 1 passed
            Initial Value Check 3 passed
            Initial Value Check 4 passed
              Value Not Updated 2 passed
              Value Stayed Same 2 passed
            Initial Value Check 5 passed
            Initial Value Check 6 passed
              Value Not Updated 3 passed
              Value Stayed Same 3 passed
            Initial Value Check 7 passed
            Initial Value Check 8 passed
              Value Not Updated 4 passed
              Value Stayed Same 4 passed
            Initial Value Check 9 passed
           Initial Value Check 10 passed
              Value Not Updated 5 passed
              Value Stayed Same 5 passed
           Initial Value Check 11 passed
           Initial Value Check 12 passed
              Value Not Updated 6 passed
              Value Stayed Same 6 passed
           Initial Value Check 13 passed
           Initial Value Check 14 passed
              Value Not Updated 7 passed
              Value Stayed Same 7 passed
           Initial Value Check 15 passed
           Initial Value Check 16 passed
              Value Not Updated 8 passed
              Value Stayed Same 8 passed
           Initial Value Check 17 passed
           Initial Value Check 18 passed
              Value Not Updated 9 passed
              Value Stayed Same 9 passed
           Initial Value Check 19 passed
           Initial Value Check 20 passed
             Value Not Updated 10 passed
             Value Stayed Same 10 passed
           Initial Value Check 21 passed
           Initial Value Check 22 passed
             Value Not Updated 11 passed
             Value Stayed Same 11 passed
           Initial Value Check 23 passed
           Initial Value Check 24 passed
             Value Not Updated 12 passed
             Value Stayed Same 12 passed
           Initial Value Check 25 passed
           Initial Value Check 26 passed
             Value Not Updated 13 passed
             Value Stayed Same 13 passed
           Initial Value Check 27 passed
           Initial Value Check 28 passed
             Value Not Updated 14 passed
             Value Stayed Same 14 passed
           Initial Value Check 29 passed
           Initial Value Check 30 passed
             Value Not Updated 15 passed
             Value Stayed Same 15 passed
           Initial Value Check 31 passed
             Value Not Updated 16 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegisterFileTest_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
               Initial $0 Check 1 passed
               Initial $0 Check 2 passed
               Initial $0 Check 3 passed
               Initial $0 Check 4 passed
               $0 Stays 0 Check 1 passed
               $0 Stays 0 Check 2 passed
            Initial Value Check 1 passed
            Initial Value Check 2 passed
                  Value Updated 1 passed
              Value Stayed Same 1 passed
            Initial Value Check 3 passed
            Initial Value Check 4 passed
              Value Not Updated 2 passed
              Value Stayed Same 2 passed
            Initial Value Check 5 passed
            Initial Value Check 6 passed
              Value Not Updated 3 passed
              Value Stayed Same 3 passed
            Initial Value Check 7 passed
            Initial Value Check 8 passed
              Value Not Updated 4 passed
              Value Stayed Same 4 passed
            Initial Value Check 9 passed
           Initial Value Check 10 passed
              Value Not Updated 5 passed
              Value Stayed Same 5 passed
           Initial Value Check 11 passed
           Initial Value Check 12 passed
              Value Not Updated 6 passed
              Value Stayed Same 6 passed
           Initial Value Check 13 passed
           Initial Value Check 14 passed
              Value Not Updated 7 passed
              Value Stayed Same 7 passed
           Initial Value Check 15 passed
           Initial Value Check 16 passed
              Value Not Updated 8 passed
              Value Stayed Same 8 passed
           Initial Value Check 17 passed
           Initial Value Check 18 passed
              Value Not Updated 9 passed
              Value Stayed Same 9 passed
           Initial Value Check 19 passed
           Initial Value Check 20 passed
             Value Not Updated 10 passed
             Value Stayed Same 10 passed
           Initial Value Check 21 passed
           Initial Value Check 22 passed
             Value Not Updated 11 passed
             Value Stayed Same 11 passed
           Initial Value Check 23 passed
           Initial Value Check 24 passed
             Value Not Updated 12 passed
             Value Stayed Same 12 passed
           Initial Value Check 25 passed
           Initial Value Check 26 passed
             Value Not Updated 13 passed
             Value Stayed Same 13 passed
           Initial Value Check 27 passed
           Initial Value Check 28 passed
             Value Not Updated 14 passed
             Value Stayed Same 14 passed
           Initial Value Check 29 passed
           Initial Value Check 30 passed
             Value Not Updated 15 passed
             Value Stayed Same 15 passed
           Initial Value Check 31 passed
             Value Not Updated 16 passed
All tests passed
current_project project_2
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project project_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Sep 22 15:55:43 2023] Launched synth_1...
Run output will be captured here: /home/grads/p/pranav_anantharam/lab3_register_file/project_1/project_1.runs/synth_1/runme.log
current_project project_2
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemoryTest_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj DataMemoryTest_v_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ba829ab9e2964927a3f27cf3494e5630 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemoryTest_v_behav xil_defaultlib.DataMemoryTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/grads/p/pranav_anantharam/lab3_data_memory/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMemoryTest_v_behav -key {Behavioral:sim_1:Functional:DataMemoryTest_v} -tclbatch {DataMemoryTest_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source DataMemoryTest_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Init Memory with some useful data
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataMemoryTest_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Init Memory with some useful data
                Read address 0x14 passed
                Read address 0xf0 passed
                Read address 0xcc passed
                Read address 0xc8 passed
                 Read address 0xc passed
All tests passed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx415tffg1157-1
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

close_design
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
               Initial $0 Check 1 passed
               Initial $0 Check 2 passed
               Initial $0 Check 3 passed
               Initial $0 Check 4 passed
               $0 Stays 0 Check 1 passed
               $0 Stays 0 Check 2 passed
            Initial Value Check 1 passed
            Initial Value Check 2 passed
                  Value Updated 1 passed
              Value Stayed Same 1 passed
            Initial Value Check 3 passed
            Initial Value Check 4 passed
              Value Not Updated 2 passed
              Value Stayed Same 2 passed
            Initial Value Check 5 passed
            Initial Value Check 6 passed
              Value Not Updated 3 passed
              Value Stayed Same 3 passed
            Initial Value Check 7 passed
            Initial Value Check 8 passed
              Value Not Updated 4 passed
              Value Stayed Same 4 passed
            Initial Value Check 9 passed
           Initial Value Check 10 passed
              Value Not Updated 5 passed
              Value Stayed Same 5 passed
           Initial Value Check 11 passed
           Initial Value Check 12 passed
              Value Not Updated 6 passed
              Value Stayed Same 6 passed
           Initial Value Check 13 passed
           Initial Value Check 14 passed
              Value Not Updated 7 passed
              Value Stayed Same 7 passed
           Initial Value Check 15 passed
           Initial Value Check 16 passed
              Value Not Updated 8 passed
              Value Stayed Same 8 passed
           Initial Value Check 17 passed
           Initial Value Check 18 passed
              Value Not Updated 9 passed
              Value Stayed Same 9 passed
           Initial Value Check 19 passed
           Initial Value Check 20 passed
             Value Not Updated 10 passed
             Value Stayed Same 10 passed
           Initial Value Check 21 passed
           Initial Value Check 22 passed
             Value Not Updated 11 passed
             Value Stayed Same 11 passed
           Initial Value Check 23 passed
           Initial Value Check 24 passed
             Value Not Updated 12 passed
             Value Stayed Same 12 passed
           Initial Value Check 25 passed
           Initial Value Check 26 passed
             Value Not Updated 13 passed
             Value Stayed Same 13 passed
           Initial Value Check 27 passed
           Initial Value Check 28 passed
             Value Not Updated 14 passed
             Value Stayed Same 14 passed
           Initial Value Check 29 passed
           Initial Value Check 30 passed
             Value Not Updated 15 passed
             Value Stayed Same 15 passed
           Initial Value Check 31 passed
             Value Not Updated 16 passed
All tests passed

