vivado -mode batch -source tcl/build.tcl -journal D:/HDL_Environment/logs/vivado_build.jou -log D:/HDL_Environment/logs/vivado_build.log








riscv64-unknown-elf-as -march=rv32i -mabi=ilp32 -o programs/test.o builds/test.s
riscv64-unknown-elf-ld -m elf32lriscv -Ttext 0x0 -o programs/test.elf programs/test.o
riscv64-unknown-elf-objcopy -O verilog --verilog-data-width=4 programs/test.elf programs/test.hex

riscv64-unknown-elf-objcopy -O verilog -j .text --verilog-data-width=4 --reverse-bytes=4 programs/test.elf programs/test.hex


//WSL
verilator -Wall --cc rtl/*.sv rtl/*.v --exe sim/tb.cpp --trace -top-module top
make -C obj_dir -j
./obj_dir/Vtop

make && ./obj_dir/Vtop

Note: Make sure to /*verilator public*/ on any variables that the tb needs