$date
	Wed Jul 08 22:51:05 2015

$end
$version
	Active-HDL 6.3
$end
$timescale
	10 ps
$end

$scope module TestBench $end
$var reg	1 "	reset $end
$var reg	1 !	clk $end
$var reg	4 #	b[3:0] $end
$var reg	2 $	s[1:0] $end
$var wire	1 '	a[1] $end
$var wire	1 (	a[0] $end
$var wire	1 &	a[2] $end
$var wire	1 %	a[3] $end
$upscope $end

$enddefinitions $end
$dumpvars
x&
x(
b0 #
0"
1!
x'
b0 $
x%
$end
#200
1"
0%
0&
0'
0(
#500
0!
#1000
1!
#1200
0"
b10 $
b01 #
#1500
0!
#2000
1!
1(
#2500
0!
#3000
1!
1'
0(
#3500
0!
#4000
1!
1(
#4500
0!
#5000
1!
1&
0'
0(
#5500
0!
#6000
1!
1(
#6500
0!
#7000
1!
1'
0(
#7500
0!
#8000
1!
1(
#8500
0!
#9000
1!
1%
0&
0'
0(
#9500
0!
#10000
1!
1(
#10500
0!
#11000
1!
1'
0(
#11200
b11 $
b011 #
#11500
0!
#12000
1!
0%
1&
1(
#12500
0!
#13000
1!
0'
0(
#13500
0!
#14000
1!
0&
1(
#14500
0!
#15000
1!
1%
1&
1'
0(
#15200
b01 $
b1110 #
#15500
0!
#16000
1!
1(
#16500
0!
#17000
