#PART	EK-KXT11-UG-PR1
#TITLE	M8063 Falcon SBC-11/21 Single-Board Computer User's Guide
1	Chapter 1	Introduction
2	1.0	General
2	1.1	Specifications
3	1.1.1	Physical
3	1.1.2	Power Requirements
3	1.1.3	Bus Loading
3	1.1.4	Environmental
2	1.2	Backplane Pin Utilization
2	1.3	Related Hardware Manuals
1	Chapter 2	Installation
2	2.0	General
2	2.1	Selecting Operational Features
3	2.1.1	Battery Backup
3	2.1.2	Wake Up Circuit
3	2.1.3	Starting Address
3	2.1.4	Interrupts
3	2.1.5	Parallel I/O
3	2.1.6	Serial I/O
3	2.1.7	Memories
4	2.1.7.1	Memory Maps
4	2.1.7.2	PROMs/EPROMs
4	2.1.7.3	RAMs
2	2.2	Selecting Backplanes and Options
2	2.3	Power Supply
2	2.4	External Cables
3	2.4.1	Parallel I/O Interface (J3)
3	2.4.2	Serial Line Interfaces (J1 and J2)
2	2.5	Verifying Operation
3	2.5.1	Macro-ODT Option
3	2.5.2	Loopback Connectors
3	2.5.3	Verification Procedure
1	Chapter 3	Options
2	3.0	General
2	3.1	Supported Options
2	3.2	Unsupported Options
1	Chapter 4	Macro-ODT
2	4.0	General
2	4.1	Installation and Configuration
2	4.2	Entry Conditions
3	4.2.1	Macro-ODT Input Sequence
3	4.2.2	Macro-ODT Output Sequence
2	4.3	Macro-ODT Commands
3	4.3.1	/ (ASCII 057) Slash
3	4.3.2	<CR> (ASCII 15) Carriage Return
3	4.3.3	<LF> (ASCII 12) Line Feed
3	4.3.4	R (ASCII 122) Internal Register Designator
3	4.3.5	S (ASCII 123) Processor Status Word
3	4.3.6	G (ASCII 107) Go
3	4.3.7	P (ASCII 120) Proceed
3	4.3.8	DD, DX, DY Bootstraps
3	4.3.9	X (ASCII 130) Diagnostics
2	4.4	Initialization
2	4.5	Warnings and Programming Hints
3	4.5.1	Error Decoding
3	4.5.2	ODT Stack Warning
3	4.5.3	Addresses to Avoid
3	4.5.4	CPU Priority
3	4.5.5	Terminal Related Problems
3	4.5.6	Spurious HALTs
3	4.5.7	Serial I/O Protocol
3	4.5.8	Interrupt Vector Initialization
1	Chapter 5	System Architecture
2	5.0	General
2	5.1	Microprocessor Architecture
3	5.1.1	Registers
4	5.1.1.1	General Registers
4	5.1.1.2	Status Register
3	5.1.2	Hardware Stack
3	5.1.3	Interrupts
2	5.2	DMA (Direct Memory Access)
2	5.3	Memory Organization
2	5.4	Power Up/Down Facility
1	Chapter 6	Programming Information
2	6.0	General
2	6.1	Asynchronous Serial Line Units
3	6.1.1	Data Baud Rates
3	6.1.2	Interrupts
2	6.2	Programming the Parallel I/O Interface
3	6.2.1	How To Use This Section of The Manual
3	6.2.2	Modes of Operation
4	6.2.2.1	Port C Register
4	6.2.2.2	Mode 0 Basic Input/Output
4	6.2.2.3	Port A and B Registers
4	6.2.2.4	Port C Register in Mode 0
4	6.2.2.5	Mode 1 (Strobed Input/Output)
4	6.2.2.6	Mode 2 (Strobed Bidirectional I/O)
3	6.2.3	Control Word Register
4	6.2.3.1	Mode Selection
4	6.2.3.2	Setting Bits in Port C
3	6.2.4	Parallel I/O Initialization
3	6.2.5	Parallel I/O Handshaking
1	Chapter 7	Addressing Modes and Instruction Set
2	7.0	General
2	7.1	Addressing Modes
3	7.1.1	Single Operand Addressing
3	7.1.2	Double Operand Addressing
3	7.1.3	Direct Addressing
4	7.1.3.1	Register Mode
4	7.1.3.2	Autoincrement Mode
4	7.1.3.3	Autodecrement Mode (Mode 4)
4	7.1.3.4	Index Mode (Mode 6)
3	7.1.4	Deferred (Indirect) Addressing
3	7.1.5	Use of the PC as a General Register
4	7.1.5.1	Immediate Mode
4	7.1.5.2	Absolute Addressing
4	7.1.5.3	Relative Addressing
4	7.1.5.4	Relative Deferred Addressing
3	7.1.6	Use of Stack Pointer as General Register
2	7.2	Instruction Set
3	7.2.1	Instruction Formats
4	7.2.1.1	Byte Instructions
3	7.2.2	List of Instructions
3	7.2.3	Single Operand Instructions
4	7.2.3.1	General
4	7.2.3.2	Shifts & Rotates
4	7.2.3.3	Multiple Precision
4	7.2.3.4	PS Word Operators
3	7.2.4	Double Operand Instructions
4	7.2.4.1	General
4	7.2.4.2	Logical
3	7.2.5	Program Control Instructions
4	7.2.5.1	Branches
4	7.2.5.2	Signed Conditional Branches
4	7.2.5.3	Unsigned Conditional Branches
4	7.2.5.4	Jump & Subroutine Instructions
4	7.2.5.5	Traps
4	7.2.5.6	Reserved Instruction Traps
4	7.2.5.7	Halt Interrupt
4	7.2.5.8	Trace Trap
4	7.2.5.9	Power Failure Interrupt
4	7.2.5.10	Interrupts
4	7.2.5.11	Special Cases T-bit
3	7.2.6	Miscellaneous Instructions
3	7.2.7	Condition Code Operators
1	Chapter 8	Theory of Operation
2	8.0	General
2	8.1	Microprocessor
3	8.1.1	Microprocessor Initialization
4	8.1.1.1	RESET
4	8.1.1.2	Power Up
3	8.1.2	Clock Input
3	8.1.3	Ready Input
3	8.1.4	Microprocessor Control Signals
4	8.1.4.1	Row Address Strobe (RAS)
4	8.1.4.2	Column Address Strobe (CAS)
4	8.1.4.3	Priority In (PI)
4	8.1.4.4	Read/Write (R/-WHB and R/-WLB)
4	8.1.4.5	Select Output Flags (SEL0 and SEL1)
4	8.1.4.6	Bus Clear (BCLR)
4	8.1.4.7	Clock Out (COUT)
3	8.1.5	Microprocessor Transactions
4	8.1.5.1	Fetch/Read
4	8.1.5.2	Write
4	8.1.5.3	IAK
4	8.1.5.4	DMA
4	8.1.5.5	ASPI
4	8.1.5.6	NOP
2	8.2	Mode Register Control
2	8.3	Interrupt Control
3	8.3.1	Details of Interrupt Control Logic
3	8.3.2	READY
3	8.3.3	IAK DATA IN (IAKDIN)
3	8.3.4	HALT Interrupt
3	8.3.5	Power Fail
3	8.3.6	Local
3	8.3.7	External
3	8.3.8	DMA Interrupt
2	8.4	DC004 Protocol
2	8.5	Address Latch
2	8.6	Memory Address Decode
2	8.7	RAM Memory
2	8.8	ROM/RAM Memory Sockets
2	8.9	Serial Line Interface Units
2	8.10	Parallel I/O Interface
2	8.11	Power Up
2	8.12	Clock
2	8.13	Clock Control
2	8.14	DMA
2	8.15	TSYNC
2	8.16	Read/Write
2	8.17	Reply Timeout
2	8.18	Bus Control
1	Chapter 9	LSI-11 Bus
2	9.0	General
2	9.1	SBC-11/21 Single Board Computer
2	9.2	Master/Slave Relationship
2	9.3	Data Transfer Bus Cycles
3	9.3.1	Bus Cycle Protocol
4	9.3.1.1	Device Addressing
3	9.3.2	Direct Memory Access
2	9.4	Interrupts
3	9.4.1	Device Priority
3	9.4.2	Interrupt Protocol
2	9.5	Control Functions
3	9.5.1	Halt
3	9.5.2	Initialization
3	9.5.3	Power Status
3	9.5.4	Power-Up/Down Protocol
2	9.6	LSI-11 Bus Electrical Characteristics
2	9.7	Module Contact Finger Identification
1	Appendix A	Instruction Timing
1	Appendix B	Programming Difference List
1	Appendix C	Software Development
1	Appendix D	Macro-ODT ROM
1	Appendix E	SBC-11/21 Schematics
