0.6
2018.2
Jun 14 2018
20:41:02
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/CLA16bit.v,1541830848,verilog,,D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/CLA28bit.v,,CLA16bit,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/CLA28bit.v,1541830848,verilog,,D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/CLA4bit.v,,CLA28bit,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/CLA4bit.v,1541830848,verilog,,D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v,,CLA4bit,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sources_1/new/RA_Mul_ppl.v,1541991384,verilog,,,,BoothEncoder_radix4;FA;HA;PPGen;PPLRegs1;PPLRegs2;PPLRegs3;RA_Mul_ppl;Reduction_1;Reduction_2;Reduction_3;Reduction_4;TailAdder,,,,,,,,
