|spi_test
CLOCK_1_OP <= CLOCK_1.DB_MAX_OUTPUT_PORT_TYPE
50MHz_CLK => spi_PLL:inst14.inclk0
50MHz_CLK => cdc_synchroniser:inst5.CLKsync
50MHz_CLK => cdc_synchroniser:inst6.CLKsync
LED_7 <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK_IN => spi_bhm:inst3.sclk
CS_N => spi_bhm:inst3.cs
MOSI_IN => spi_bhm:inst3.mosi
RESET_BUTTON2 => inst.IN0
RESET_BUTTON => inst.IN1
Switch_2 => spi_bhm:inst3.data_tx[2]
Switch_3 => spi_bhm:inst3.data_tx[3]
Switch_0 => spi_bhm:inst3.data_tx[0]
Switch_1 => spi_bhm:inst3.data_tx[1]
LED_6 <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
LED_5 <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
LED_4 <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
LED_3 <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
LED_2 <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
LED_1 <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
LED_0 <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
MISO <= spi_bhm:inst3.miso


|spi_test|spi_PLL:inst14
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|spi_test|spi_PLL:inst14|altpll:altpll_component
inclk[0] => spi_PLL_altpll:auto_generated.inclk[0]
inclk[1] => spi_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spi_test|spi_PLL:inst14|altpll:altpll_component|spi_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|spi_test|spi_bhm:inst3
sclk => sof.CLK
sclk => busytx_sync.CLK
sclk => rx[0].CLK
sclk => rx[1].CLK
sclk => rx[2].CLK
sclk => rx[3].CLK
sclk => rx[4].CLK
sclk => rx[5].CLK
sclk => rx[6].CLK
sclk => rx[7].CLK
sclk => rx[8].CLK
sclk => rx[9].CLK
sclk => rx[10].CLK
sclk => rx[11].CLK
sclk => rx[12].CLK
sclk => rx[13].CLK
sclk => rx[14].CLK
sclk => rx[15].CLK
sclk => sregin[0].CLK
sclk => sregin[1].CLK
sclk => sregin[2].CLK
sclk => sregin[3].CLK
sclk => sregin[4].CLK
sclk => sregin[5].CLK
sclk => sregin[6].CLK
sclk => sregin[7].CLK
sclk => sregin[8].CLK
sclk => sregin[9].CLK
sclk => sregin[10].CLK
sclk => sregin[11].CLK
sclk => sregin[12].CLK
sclk => sregin[13].CLK
sclk => sregin[14].CLK
sclk => \receive:state[0].CLK
sclk => \receive:state[1].CLK
sclk => \receive:state[2].CLK
sclk => \receive:state[3].CLK
sclk => \receive:state[4].CLK
sclk => sregout[0].CLK
sclk => sregout[0]~en.CLK
sclk => sregout[1].CLK
sclk => sregout[1]~en.CLK
sclk => sregout[2].CLK
sclk => sregout[2]~en.CLK
sclk => sregout[3].CLK
sclk => sregout[3]~en.CLK
sclk => sregout[4].CLK
sclk => sregout[4]~en.CLK
sclk => sregout[5].CLK
sclk => sregout[5]~en.CLK
sclk => sregout[6].CLK
sclk => sregout[6]~en.CLK
sclk => sregout[7].CLK
sclk => sregout[7]~en.CLK
sclk => sregout[8].CLK
sclk => sregout[8]~en.CLK
sclk => sregout[9].CLK
sclk => sregout[9]~en.CLK
sclk => sregout[10].CLK
sclk => sregout[10]~en.CLK
sclk => sregout[11].CLK
sclk => sregout[11]~en.CLK
sclk => sregout[12].CLK
sclk => sregout[12]~en.CLK
sclk => sregout[13].CLK
sclk => sregout[13]~en.CLK
sclk => sregout[14].CLK
sclk => sregout[14]~en.CLK
sclk => sregout[15].CLK
sclk => sregout[15]~en.CLK
sclk => \transmit:state[0].CLK
sclk => \transmit:state[1].CLK
sclk => \transmit:state[2].CLK
sclk => \transmit:state[3].CLK
sclk => \transmit:state[4].CLK
sclk => busyrx~reg0.CLK
cs => sregout[0].ALOAD
cs => sregout[1].ALOAD
cs => sregout[2].ALOAD
cs => sregout[3].ALOAD
cs => sregout[4].ALOAD
cs => sregout[5].ALOAD
cs => sregout[6].ALOAD
cs => sregout[7].ALOAD
cs => sregout[8].ALOAD
cs => sregout[9].ALOAD
cs => sregout[10].ALOAD
cs => sregout[11].ALOAD
cs => sregout[12].ALOAD
cs => sregout[13].ALOAD
cs => sregout[14].ALOAD
cs => sregout[15].ALOAD
cs => \transmit:state[0].IN0
cs => busyrx.IN0
cs => miso.OE
cs => busytx.IN1
cs => rx[15].ENA
cs => rx[14].ENA
cs => rx[13].ENA
cs => rx[12].ENA
cs => rx[11].ENA
cs => rx[10].ENA
cs => rx[9].ENA
cs => rx[8].ENA
cs => rx[7].ENA
cs => rx[6].ENA
cs => rx[5].ENA
cs => rx[4].ENA
cs => rx[3].ENA
cs => rx[2].ENA
cs => rx[1].ENA
cs => rx[0].ENA
mosi => rx.DATAB
mosi => sregin[0].DATAIN
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE
reset => busyrx.IN1
reset => rx[0].ACLR
reset => rx[1].ACLR
reset => rx[2].ACLR
reset => rx[3].ACLR
reset => rx[4].ACLR
reset => rx[5].ACLR
reset => rx[6].ACLR
reset => rx[7].ACLR
reset => rx[8].ACLR
reset => rx[9].ACLR
reset => rx[10].ACLR
reset => rx[11].ACLR
reset => rx[12].ACLR
reset => rx[13].ACLR
reset => rx[14].ACLR
reset => rx[15].ACLR
reset => sregout[0]~en.ACLR
reset => sregout[1]~en.ACLR
reset => sregout[2]~en.ACLR
reset => sregout[3]~en.ACLR
reset => sregout[4]~en.ACLR
reset => sregout[5]~en.ACLR
reset => sregout[6]~en.ACLR
reset => sregout[7]~en.ACLR
reset => sregout[8]~en.ACLR
reset => sregout[9]~en.ACLR
reset => sregout[10]~en.ACLR
reset => sregout[11]~en.ACLR
reset => sregout[12]~en.ACLR
reset => sregout[13]~en.ACLR
reset => sregout[14]~en.ACLR
reset => sregout[15]~en.ACLR
reset => \transmit:state[0].IN1
reset => busyrx~reg0.ENA
reset => busytx_sync.ENA
data_tx[0] => sregout.DATAB
data_tx[0] => sregout[0].ADATA
data_tx[1] => sregout.DATAB
data_tx[1] => sregout[1].ADATA
data_tx[2] => sregout.DATAB
data_tx[2] => sregout[2].ADATA
data_tx[3] => sregout.DATAB
data_tx[3] => sregout[3].ADATA
data_tx[4] => sregout.DATAB
data_tx[4] => sregout[4].ADATA
data_tx[5] => sregout.DATAB
data_tx[5] => sregout[5].ADATA
data_tx[6] => sregout.DATAB
data_tx[6] => sregout[6].ADATA
data_tx[7] => sregout.DATAB
data_tx[7] => sregout[7].ADATA
data_tx[8] => sregout.DATAB
data_tx[8] => sregout[8].ADATA
data_tx[9] => sregout.DATAB
data_tx[9] => sregout[9].ADATA
data_tx[10] => sregout.DATAB
data_tx[10] => sregout[10].ADATA
data_tx[11] => sregout.DATAB
data_tx[11] => sregout[11].ADATA
data_tx[12] => sregout.DATAB
data_tx[12] => sregout[12].ADATA
data_tx[13] => sregout.DATAB
data_tx[13] => sregout[13].ADATA
data_tx[14] => sregout.DATAB
data_tx[14] => sregout[14].ADATA
data_tx[15] => sregout.DATAB
data_tx[15] => sregout[15].ADATA
data_rx[0] <= rx[0].DB_MAX_OUTPUT_PORT_TYPE
data_rx[1] <= rx[1].DB_MAX_OUTPUT_PORT_TYPE
data_rx[2] <= rx[2].DB_MAX_OUTPUT_PORT_TYPE
data_rx[3] <= rx[3].DB_MAX_OUTPUT_PORT_TYPE
data_rx[4] <= rx[4].DB_MAX_OUTPUT_PORT_TYPE
data_rx[5] <= rx[5].DB_MAX_OUTPUT_PORT_TYPE
data_rx[6] <= rx[6].DB_MAX_OUTPUT_PORT_TYPE
data_rx[7] <= rx[7].DB_MAX_OUTPUT_PORT_TYPE
data_rx[8] <= rx[8].DB_MAX_OUTPUT_PORT_TYPE
data_rx[9] <= rx[9].DB_MAX_OUTPUT_PORT_TYPE
data_rx[10] <= rx[10].DB_MAX_OUTPUT_PORT_TYPE
data_rx[11] <= rx[11].DB_MAX_OUTPUT_PORT_TYPE
data_rx[12] <= rx[12].DB_MAX_OUTPUT_PORT_TYPE
data_rx[13] <= rx[13].DB_MAX_OUTPUT_PORT_TYPE
data_rx[14] <= rx[14].DB_MAX_OUTPUT_PORT_TYPE
data_rx[15] <= rx[15].DB_MAX_OUTPUT_PORT_TYPE
busyrx <= busyrx~reg0.DB_MAX_OUTPUT_PORT_TYPE
busytx <= busytx.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|cdc_synchroniser:inst5
Qsync <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ARESET => inst3.ACLR
ARESET => inst2.ACLR
ARESET => inst1.ACLR
CLKsync => inst3.CLK
CLKsync => inst2.CLK
CLKsync => inst1.CLK
Dasync => inst1.DATAIN


|spi_test|cdc_synchroniser:inst6
Qsync <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ARESET => inst3.ACLR
ARESET => inst2.ACLR
ARESET => inst1.ACLR
CLKsync => inst3.CLK
CLKsync => inst2.CLK
CLKsync => inst1.CLK
Dasync => inst1.DATAIN


