#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dbe6201ea0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale -9 -11;
v0x55dbe623c020_0 .var "clk", 0 0;
o0x7fef1985a848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dbe623c0e0_0 .net "i1", 7 0, o0x7fef1985a848;  0 drivers
o0x7fef1985a878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dbe623c1a0_0 .net "i2", 7 0, o0x7fef1985a878;  0 drivers
o0x7fef1985a8a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dbe623c240_0 .net "i3", 7 0, o0x7fef1985a8a8;  0 drivers
o0x7fef1985a8d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55dbe623c300_0 .net "i4", 7 0, o0x7fef1985a8d8;  0 drivers
v0x55dbe623c410_0 .var "ie1", 0 0;
v0x55dbe623c4b0_0 .var "ie2", 0 0;
v0x55dbe623c550_0 .var "ie3", 0 0;
v0x55dbe623c5f0_0 .var "ie4", 0 0;
v0x55dbe623c7b0_0 .net "o1", 7 0, v0x55dbe6231830_0;  1 drivers
v0x55dbe623c870_0 .net "o2", 7 0, v0x55dbe6231f60_0;  1 drivers
v0x55dbe623c930_0 .net "o3", 7 0, v0x55dbe62326e0_0;  1 drivers
v0x55dbe623c9f0_0 .net "o4", 7 0, v0x55dbe6232e50_0;  1 drivers
v0x55dbe623cab0_0 .var "reset", 0 0;
S_0x55dbe61fbfd0 .scope module, "micpu" "cpu" 2 24, 3 1 0, S_0x55dbe6201ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x55dbe6238f30_0 .net "clk", 0 0, v0x55dbe623c020_0;  1 drivers
v0x55dbe623a610_0 .net "i1", 7 0, o0x7fef1985a848;  alias, 0 drivers
v0x55dbe623a720_0 .net "i2", 7 0, o0x7fef1985a878;  alias, 0 drivers
v0x55dbe623a810_0 .net "i3", 7 0, o0x7fef1985a8a8;  alias, 0 drivers
v0x55dbe623a920_0 .net "i4", 7 0, o0x7fef1985a8d8;  alias, 0 drivers
v0x55dbe623aa80_0 .net "ie1", 0 0, v0x55dbe623c410_0;  1 drivers
v0x55dbe623ab20_0 .net "ie2", 0 0, v0x55dbe623c4b0_0;  1 drivers
v0x55dbe623abc0_0 .net "ie3", 0 0, v0x55dbe623c550_0;  1 drivers
v0x55dbe623ac60_0 .net "ie4", 0 0, v0x55dbe623c5f0_0;  1 drivers
v0x55dbe623ad00_0 .net "op_alu", 2 0, v0x55dbe62395f0_0;  1 drivers
v0x55dbe623adc0_0 .net "opcode", 15 0, L_0x55dbe62503a0;  1 drivers
v0x55dbe623ae80_0 .net "pop", 0 0, v0x55dbe62397d0_0;  1 drivers
v0x55dbe623af20_0 .net "push", 0 0, v0x55dbe62398c0_0;  1 drivers
v0x55dbe623b010_0 .net "reg1_out", 7 0, v0x55dbe6231830_0;  alias, 1 drivers
v0x55dbe623b120_0 .net "reg2_out", 7 0, v0x55dbe6231f60_0;  alias, 1 drivers
v0x55dbe623b230_0 .net "reg3_out", 7 0, v0x55dbe62326e0_0;  alias, 1 drivers
v0x55dbe623b340_0 .net "reg4_out", 7 0, v0x55dbe6232e50_0;  alias, 1 drivers
v0x55dbe623b560_0 .net "reset", 0 0, v0x55dbe623cab0_0;  1 drivers
v0x55dbe623b710_0 .net "s_inc", 0 0, v0x55dbe6239960_0;  1 drivers
v0x55dbe623b7b0_0 .net "s_inm", 1 0, v0x55dbe6239a00_0;  1 drivers
v0x55dbe623b870_0 .net "s_out", 0 0, v0x55dbe6239af0_0;  1 drivers
v0x55dbe623b910_0 .net "s_pila", 0 0, v0x55dbe6239be0_0;  1 drivers
v0x55dbe623b9b0_0 .net "s_port", 1 0, v0x55dbe6239cd0_0;  1 drivers
v0x55dbe623ba70_0 .net "we3", 0 0, v0x55dbe6239dc0_0;  1 drivers
v0x55dbe623bb10_0 .net "we4", 0 0, v0x55dbe6239eb0_0;  1 drivers
v0x55dbe623bbb0_0 .net "we5", 0 0, v0x55dbe6239fa0_0;  1 drivers
v0x55dbe623bca0_0 .net "wez", 0 0, v0x55dbe623a040_0;  1 drivers
v0x55dbe623bd40_0 .net "z", 0 0, v0x55dbe622be00_0;  1 drivers
S_0x55dbe61fa970 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x55dbe61fbfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x55dbe624f510 .functor AND 1, v0x55dbe6239fa0_0, L_0x55dbe624ec10, C4<1>, C4<1>;
L_0x55dbe624f580 .functor AND 1, v0x55dbe6239fa0_0, L_0x55dbe624ee30, C4<1>, C4<1>;
o0x7fef1985bb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55dbe624f680 .functor AND 1, v0x55dbe6239fa0_0, o0x7fef1985bb08, C4<1>, C4<1>;
L_0x55dbe624f6f0 .functor AND 1, v0x55dbe6239fa0_0, L_0x55dbe624f150, C4<1>, C4<1>;
L_0x55dbe624ffd0 .functor OR 1, v0x55dbe623c410_0, v0x55dbe623c4b0_0, C4<0>, C4<0>;
L_0x55dbe6250040 .functor OR 1, L_0x55dbe624ffd0, v0x55dbe623c550_0, C4<0>, C4<0>;
L_0x55dbe6250140 .functor OR 1, L_0x55dbe6250040, v0x55dbe623c5f0_0, C4<0>, C4<0>;
L_0x55dbe6250200 .functor OR 1, v0x55dbe62398c0_0, L_0x55dbe6250140, C4<0>, C4<0>;
L_0x55dbe62503a0 .functor BUFZ 16, L_0x55dbe623cf50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dbe6235170_0 .net *"_s30", 0 0, L_0x55dbe624ffd0;  1 drivers
v0x55dbe6235250_0 .net *"_s32", 0 0, L_0x55dbe6250040;  1 drivers
v0x55dbe6235330_0 .net "alu_to_mux", 7 0, v0x55dbe6181fb0_0;  1 drivers
v0x55dbe6235450_0 .net "and1_to_reg", 0 0, L_0x55dbe624f510;  1 drivers
v0x55dbe62354f0_0 .net "and2_to_reg", 0 0, L_0x55dbe624f580;  1 drivers
v0x55dbe62355e0_0 .net "and3_to_reg", 0 0, L_0x55dbe624f680;  1 drivers
v0x55dbe62356b0_0 .net "and4_to_reg", 0 0, L_0x55dbe624f6f0;  1 drivers
v0x55dbe6235780_0 .var "base", 2 0;
v0x55dbe6235850_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe6235980_0 .net "clk_out", 0 0, v0x55dbe622b2a0_0;  1 drivers
v0x55dbe6235a50_0 .net "cod42_0_to_mux7", 0 0, L_0x55dbe624fce0;  1 drivers
v0x55dbe6235b20_0 .net "cod42_1_to_mux7", 0 0, L_0x55dbe624fe80;  1 drivers
v0x55dbe6235bf0_0 .net "i1", 7 0, o0x7fef1985a848;  alias, 0 drivers
v0x55dbe6235cc0_0 .net "i2", 7 0, o0x7fef1985a878;  alias, 0 drivers
v0x55dbe6235d90_0 .net "i3", 7 0, o0x7fef1985a8a8;  alias, 0 drivers
v0x55dbe6235e60_0 .net "i4", 7 0, o0x7fef1985a8d8;  alias, 0 drivers
v0x55dbe6235f30_0 .net "ie1", 0 0, v0x55dbe623c410_0;  alias, 1 drivers
v0x55dbe6236110_0 .net "ie2", 0 0, v0x55dbe623c4b0_0;  alias, 1 drivers
v0x55dbe62361e0_0 .net "ie3", 0 0, v0x55dbe623c550_0;  alias, 1 drivers
v0x55dbe62362b0_0 .net "ie4", 0 0, v0x55dbe623c5f0_0;  alias, 1 drivers
v0x55dbe6236380_0 .net "input_mux_to_mux", 7 0, v0x55dbe622e7f0_0;  1 drivers
v0x55dbe6236420_0 .net "memdat_to_mux", 7 0, L_0x55dbe624e280;  1 drivers
v0x55dbe6236510_0 .net "mux3_to_mux6", 9 0, L_0x55dbe624e380;  1 drivers
v0x55dbe62365b0_0 .net "mux6_to_pc", 9 0, L_0x55dbe624f7b0;  1 drivers
v0x55dbe62366a0_0 .net "mux7_to_mux6", 9 0, v0x55dbe622fff0_0;  1 drivers
v0x55dbe6236790_0 .net "mux_to_mux", 9 0, L_0x55dbe623cb50;  1 drivers
v0x55dbe6236880_0 .net "mux_to_reg", 7 0, L_0x55dbe624e9f0;  1 drivers
v0x55dbe6236920_0 .net "op_alu", 2 0, v0x55dbe62395f0_0;  alias, 1 drivers
v0x55dbe62369c0_0 .net "opcode", 15 0, L_0x55dbe62503a0;  alias, 1 drivers
v0x55dbe6236a60_0 .net "or_to_mux6", 0 0, L_0x55dbe6250140;  1 drivers
v0x55dbe6236b00_0 .net "or_to_pila", 0 0, L_0x55dbe6250200;  1 drivers
v0x55dbe6236ba0_0 .net "pc_to_mem", 9 0, v0x55dbe6230740_0;  1 drivers
v0x55dbe6236c40_0 .net "pila_to_mux", 9 0, v0x55dbe6230e70_0;  1 drivers
v0x55dbe6236d30_0 .net "pop", 0 0, v0x55dbe62397d0_0;  alias, 1 drivers
v0x55dbe6236dd0_0 .net "push", 0 0, v0x55dbe62398c0_0;  alias, 1 drivers
v0x55dbe6236e70_0 .net "rd1", 7 0, L_0x55dbe624d3e0;  1 drivers
v0x55dbe6236f10_0 .net "rd2", 7 0, L_0x55dbe624db30;  1 drivers
v0x55dbe6236fb0_0 .net "reg1_out", 7 0, v0x55dbe6231830_0;  alias, 1 drivers
v0x55dbe6237070_0 .net "reg2_out", 7 0, v0x55dbe6231f60_0;  alias, 1 drivers
v0x55dbe6237110_0 .net "reg3_out", 7 0, v0x55dbe62326e0_0;  alias, 1 drivers
v0x55dbe62371e0_0 .net "reg4_out", 7 0, v0x55dbe6232e50_0;  alias, 1 drivers
v0x55dbe62372b0_0 .net "reg5_to_mux7", 9 0, L_0x55dbe624fa40;  1 drivers
v0x55dbe62373a0_0 .net "reg6_to_mux7", 9 0, L_0x55dbe624fab0;  1 drivers
v0x55dbe62374b0_0 .net "reg7_to_mux7", 9 0, L_0x55dbe624fb20;  1 drivers
v0x55dbe62375c0_0 .net "reg8_to_mux7", 9 0, L_0x55dbe624fb90;  1 drivers
v0x55dbe62376d0_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
v0x55dbe6237770_0 .net "s_inc", 0 0, v0x55dbe6239960_0;  alias, 1 drivers
v0x55dbe6237810_0 .net "s_inm", 1 0, v0x55dbe6239a00_0;  alias, 1 drivers
v0x55dbe62378b0_0 .net "s_out", 0 0, v0x55dbe6239af0_0;  alias, 1 drivers
v0x55dbe6237950_0 .net "s_pila", 0 0, v0x55dbe6239be0_0;  alias, 1 drivers
v0x55dbe62379f0_0 .net "s_port", 1 0, v0x55dbe6239cd0_0;  alias, 1 drivers
v0x55dbe6237ac0_0 .net "sal_dec_1", 0 0, L_0x55dbe624ec10;  1 drivers
v0x55dbe6237b90_0 .net "sal_dec_2", 0 0, L_0x55dbe624ee30;  1 drivers
v0x55dbe6237c60_0 .net "sal_dec_3", 0 0, o0x7fef1985bb08;  0 drivers
v0x55dbe6237d00_0 .net "sal_dec_4", 0 0, L_0x55dbe624f150;  1 drivers
v0x55dbe6237dd0_0 .net "sal_del_3", 0 0, L_0x55dbe624f040;  1 drivers
v0x55dbe6237ea0_0 .net "sal_mem_pro", 15 0, L_0x55dbe623cf50;  1 drivers
v0x55dbe6237f70_0 .net "sum_to_mux", 9 0, L_0x55dbe624e1e0;  1 drivers
v0x55dbe6238060_0 .var "umbral", 3 0;
v0x55dbe6238100_0 .net "wd3", 7 0, v0x55dbe622d6d0_0;  1 drivers
v0x55dbe62381f0_0 .net "we3", 0 0, v0x55dbe6239dc0_0;  alias, 1 drivers
v0x55dbe6238290_0 .net "we4", 0 0, v0x55dbe6239eb0_0;  alias, 1 drivers
v0x55dbe6238360_0 .net "we5", 0 0, v0x55dbe6239fa0_0;  alias, 1 drivers
v0x55dbe6238400_0 .net "wez", 0 0, v0x55dbe623a040_0;  alias, 1 drivers
v0x55dbe62384d0_0 .net "z", 0 0, v0x55dbe622be00_0;  alias, 1 drivers
v0x55dbe62389b0_0 .net "zalu", 0 0, L_0x55dbe624e170;  1 drivers
L_0x55dbe623ccc0 .part L_0x55dbe623cf50, 0, 10;
L_0x55dbe624dcc0 .part L_0x55dbe623cf50, 8, 4;
L_0x55dbe624ddf0 .part L_0x55dbe623cf50, 4, 4;
L_0x55dbe624de90 .part L_0x55dbe623cf50, 0, 4;
L_0x55dbe624df30 .part L_0x55dbe623cf50, 4, 8;
L_0x55dbe624e7b0 .part L_0x55dbe623cf50, 0, 12;
L_0x55dbe624ea90 .part L_0x55dbe623cf50, 2, 8;
L_0x55dbe624f380 .part L_0x55dbe623cf50, 0, 1;
L_0x55dbe624f470 .part L_0x55dbe623cf50, 1, 1;
L_0x55dbe624f8a0 .concat [ 1 1 0 0], L_0x55dbe624fce0, L_0x55dbe624fe80;
S_0x55dbe61fa1b0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55dbe624e170 .functor NOT 1, L_0x55dbe624e040, C4<0>, C4<0>, C4<0>;
v0x55dbe61f6280_0 .net *"_s3", 0 0, L_0x55dbe624e040;  1 drivers
v0x55dbe61e8300_0 .net "a", 7 0, L_0x55dbe624d3e0;  alias, 1 drivers
v0x55dbe61e83d0_0 .net "b", 7 0, L_0x55dbe624db30;  alias, 1 drivers
v0x55dbe62046d0_0 .net "op_alu", 2 0, v0x55dbe62395f0_0;  alias, 1 drivers
v0x55dbe6181fb0_0 .var "s", 7 0;
v0x55dbe62054a0_0 .net "y", 7 0, v0x55dbe6181fb0_0;  alias, 1 drivers
v0x55dbe6227c80_0 .net "zero", 0 0, L_0x55dbe624e170;  alias, 1 drivers
E_0x55dbe61b2da0 .event edge, v0x55dbe62046d0_0, v0x55dbe61e83d0_0, v0x55dbe61e8300_0;
L_0x55dbe624e040 .reduce/or v0x55dbe6181fb0_0;
S_0x55dbe6227de0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55dbe6228110_0 .net *"_s0", 31 0, L_0x55dbe623cfc0;  1 drivers
v0x55dbe6228210_0 .net *"_s10", 5 0, L_0x55dbe624d200;  1 drivers
L_0x7fef198100f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe62282f0_0 .net *"_s13", 1 0, L_0x7fef198100f0;  1 drivers
L_0x7fef19810138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe62283b0_0 .net/2u *"_s14", 7 0, L_0x7fef19810138;  1 drivers
v0x55dbe6228490_0 .net *"_s18", 31 0, L_0x55dbe624d5b0;  1 drivers
L_0x7fef19810180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe62285c0_0 .net *"_s21", 27 0, L_0x7fef19810180;  1 drivers
L_0x7fef198101c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe62286a0_0 .net/2u *"_s22", 31 0, L_0x7fef198101c8;  1 drivers
v0x55dbe6228780_0 .net *"_s24", 0 0, L_0x55dbe624d6e0;  1 drivers
v0x55dbe6228840_0 .net *"_s26", 7 0, L_0x55dbe624d820;  1 drivers
v0x55dbe6228920_0 .net *"_s28", 5 0, L_0x55dbe624d910;  1 drivers
L_0x7fef19810060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe6228a00_0 .net *"_s3", 27 0, L_0x7fef19810060;  1 drivers
L_0x7fef19810210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe6228ae0_0 .net *"_s31", 1 0, L_0x7fef19810210;  1 drivers
L_0x7fef19810258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe6228bc0_0 .net/2u *"_s32", 7 0, L_0x7fef19810258;  1 drivers
L_0x7fef198100a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbe6228ca0_0 .net/2u *"_s4", 31 0, L_0x7fef198100a8;  1 drivers
v0x55dbe6228d80_0 .net *"_s6", 0 0, L_0x55dbe624d070;  1 drivers
v0x55dbe6228e40_0 .net *"_s8", 7 0, L_0x55dbe624d160;  1 drivers
v0x55dbe6228f20_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe6228fe0_0 .net "ra1", 3 0, L_0x55dbe624dcc0;  1 drivers
v0x55dbe62290c0_0 .net "ra2", 3 0, L_0x55dbe624ddf0;  1 drivers
v0x55dbe62291a0_0 .net "rd1", 7 0, L_0x55dbe624d3e0;  alias, 1 drivers
v0x55dbe6229260_0 .net "rd2", 7 0, L_0x55dbe624db30;  alias, 1 drivers
v0x55dbe6229300 .array "regb", 15 0, 7 0;
v0x55dbe62293a0_0 .net "wa3", 3 0, L_0x55dbe624de90;  1 drivers
v0x55dbe6229480_0 .net "wd3", 7 0, v0x55dbe622d6d0_0;  alias, 1 drivers
v0x55dbe6229560_0 .net "we3", 0 0, v0x55dbe6239dc0_0;  alias, 1 drivers
E_0x55dbe61b3210 .event posedge, v0x55dbe6228f20_0;
L_0x55dbe623cfc0 .concat [ 4 28 0 0], L_0x55dbe624dcc0, L_0x7fef19810060;
L_0x55dbe624d070 .cmp/ne 32, L_0x55dbe623cfc0, L_0x7fef198100a8;
L_0x55dbe624d160 .array/port v0x55dbe6229300, L_0x55dbe624d200;
L_0x55dbe624d200 .concat [ 4 2 0 0], L_0x55dbe624dcc0, L_0x7fef198100f0;
L_0x55dbe624d3e0 .functor MUXZ 8, L_0x7fef19810138, L_0x55dbe624d160, L_0x55dbe624d070, C4<>;
L_0x55dbe624d5b0 .concat [ 4 28 0 0], L_0x55dbe624ddf0, L_0x7fef19810180;
L_0x55dbe624d6e0 .cmp/ne 32, L_0x55dbe624d5b0, L_0x7fef198101c8;
L_0x55dbe624d820 .array/port v0x55dbe6229300, L_0x55dbe624d910;
L_0x55dbe624d910 .concat [ 4 2 0 0], L_0x55dbe624ddf0, L_0x7fef19810210;
L_0x55dbe624db30 .functor MUXZ 8, L_0x7fef19810258, L_0x55dbe624d820, L_0x55dbe624d6e0, C4<>;
S_0x55dbe6229720 .scope module, "codificador" "codificador42" 4 66, 6 192 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x55dbe624fc00 .functor OR 1, v0x55dbe623c4b0_0, v0x55dbe623c5f0_0, C4<0>, C4<0>;
L_0x55dbe624fc70 .functor NOT 1, v0x55dbe623c410_0, C4<0>, C4<0>, C4<0>;
L_0x55dbe624fce0 .functor AND 1, L_0x55dbe624fc00, L_0x55dbe624fc70, C4<1>, C4<1>;
L_0x55dbe624fda0 .functor OR 1, v0x55dbe623c550_0, v0x55dbe623c5f0_0, C4<0>, C4<0>;
L_0x55dbe624fe10 .functor NOT 1, v0x55dbe623c410_0, C4<0>, C4<0>, C4<0>;
L_0x55dbe624fe80 .functor AND 1, L_0x55dbe624fda0, L_0x55dbe624fe10, C4<1>, C4<1>;
v0x55dbe6229940_0 .net *"_s0", 0 0, L_0x55dbe624fc00;  1 drivers
v0x55dbe6229a20_0 .net *"_s2", 0 0, L_0x55dbe624fc70;  1 drivers
v0x55dbe6229b00_0 .net *"_s6", 0 0, L_0x55dbe624fda0;  1 drivers
v0x55dbe6229bc0_0 .net *"_s8", 0 0, L_0x55dbe624fe10;  1 drivers
v0x55dbe6229ca0_0 .net "ie1", 0 0, v0x55dbe623c410_0;  alias, 1 drivers
v0x55dbe6229db0_0 .net "ie2", 0 0, v0x55dbe623c4b0_0;  alias, 1 drivers
v0x55dbe6229e70_0 .net "ie3", 0 0, v0x55dbe623c550_0;  alias, 1 drivers
v0x55dbe6229f30_0 .net "ie4", 0 0, v0x55dbe623c5f0_0;  alias, 1 drivers
v0x55dbe6229ff0_0 .net "s0", 0 0, L_0x55dbe624fce0;  alias, 1 drivers
v0x55dbe622a0b0_0 .net "s1", 0 0, L_0x55dbe624fe80;  alias, 1 drivers
S_0x55dbe622a230 .scope module, "dec_1" "deco24" 4 44, 6 133 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x55dbe624eb30 .functor NOT 1, L_0x55dbe624f380, C4<0>, C4<0>, C4<0>;
L_0x55dbe624eba0 .functor NOT 1, L_0x55dbe624f470, C4<0>, C4<0>, C4<0>;
L_0x55dbe624ec10 .functor AND 1, L_0x55dbe624eb30, L_0x55dbe624eba0, C4<1>, C4<1>;
L_0x55dbe624ed70 .functor NOT 1, L_0x55dbe624f470, C4<0>, C4<0>, C4<0>;
L_0x55dbe624ee30 .functor AND 1, L_0x55dbe624f380, L_0x55dbe624ed70, C4<1>, C4<1>;
L_0x55dbe624ef90 .functor NOT 1, L_0x55dbe624f380, C4<0>, C4<0>, C4<0>;
L_0x55dbe624f040 .functor AND 1, L_0x55dbe624ef90, L_0x55dbe624f470, C4<1>, C4<1>;
L_0x55dbe624f150 .functor AND 1, L_0x55dbe624f380, L_0x55dbe624f470, C4<1>, C4<1>;
v0x55dbe622a450_0 .net *"_s0", 0 0, L_0x55dbe624eb30;  1 drivers
v0x55dbe622a550_0 .net *"_s10", 0 0, L_0x55dbe624ef90;  1 drivers
v0x55dbe622a630_0 .net *"_s2", 0 0, L_0x55dbe624eba0;  1 drivers
v0x55dbe622a6f0_0 .net *"_s6", 0 0, L_0x55dbe624ed70;  1 drivers
v0x55dbe622a7d0_0 .net "a", 0 0, L_0x55dbe624ec10;  alias, 1 drivers
v0x55dbe622a8e0_0 .net "b", 0 0, L_0x55dbe624ee30;  alias, 1 drivers
v0x55dbe622a9a0_0 .net "c", 0 0, L_0x55dbe624f040;  alias, 1 drivers
v0x55dbe622aa60_0 .net "d", 0 0, L_0x55dbe624f150;  alias, 1 drivers
v0x55dbe622ab20_0 .net "s0", 0 0, L_0x55dbe624f380;  1 drivers
v0x55dbe622abe0_0 .net "s1", 0 0, L_0x55dbe624f470;  1 drivers
S_0x55dbe622ad60 .scope module, "divisor" "Clock_divider" 4 76, 6 199 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 4 "umbral"
    .port_info 4 /OUTPUT 1 "clock_out"
    .port_info 5 /OUTPUT 1 "state"
P_0x55dbe62113b0 .param/l "milis_" 0 6 204, +C4<00000000000000000001001110001000>;
P_0x55dbe62113f0 .param/l "seg_" 0 6 203, +C4<00000010111110101111000010000000>;
v0x55dbe622b0b0_0 .net "base", 2 0, v0x55dbe6235780_0;  1 drivers
v0x55dbe622b1b0_0 .net "clock_in", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe622b2a0_0 .var "clock_out", 0 0;
v0x55dbe622b370_0 .var "counter", 27 0;
v0x55dbe622b410_0 .var "divisor", 27 0;
o0x7fef19859eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dbe622b540_0 .net "reset", 0 0, o0x7fef19859eb8;  0 drivers
v0x55dbe622b600_0 .var "state", 0 0;
v0x55dbe622b6c0_0 .var "temp", 3 0;
v0x55dbe622b7a0_0 .net "umbral", 3 0, v0x55dbe6238060_0;  1 drivers
E_0x55dbe6211440 .event edge, v0x55dbe622b0b0_0;
S_0x55dbe622b980 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55dbe622bb40_0 .net "carga", 0 0, v0x55dbe623a040_0;  alias, 1 drivers
v0x55dbe622bc20_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe622bd30_0 .net "d", 0 0, L_0x55dbe624e170;  alias, 1 drivers
v0x55dbe622be00_0 .var "q", 0 0;
v0x55dbe622bea0_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
E_0x55dbe6211670 .event posedge, v0x55dbe622bea0_0, v0x55dbe6228f20_0;
S_0x55dbe622c010 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55dbe623cf50 .functor BUFZ 16, L_0x55dbe623cd60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dbe622c250_0 .net *"_s0", 15 0, L_0x55dbe623cd60;  1 drivers
v0x55dbe622c350_0 .net *"_s2", 11 0, L_0x55dbe623ce20;  1 drivers
L_0x7fef19810018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe622c430_0 .net *"_s5", 1 0, L_0x7fef19810018;  1 drivers
v0x55dbe622c4f0_0 .net "a", 9 0, v0x55dbe6230740_0;  alias, 1 drivers
v0x55dbe622c5d0_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe622c6c0 .array "mem", 1023 0, 15 0;
v0x55dbe622c780_0 .net "rd", 15 0, L_0x55dbe623cf50;  alias, 1 drivers
L_0x55dbe623cd60 .array/port v0x55dbe622c6c0, L_0x55dbe623ce20;
L_0x55dbe623ce20 .concat [ 10 2 0 0], v0x55dbe6230740_0, L_0x7fef19810018;
S_0x55dbe622c8e0 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55dbe622cab0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55dbe622cb80_0 .net "d0", 9 0, L_0x55dbe623ccc0;  1 drivers
v0x55dbe622cc60_0 .net "d1", 9 0, L_0x55dbe624e1e0;  alias, 1 drivers
v0x55dbe622cd40_0 .net "s", 0 0, v0x55dbe6239960_0;  alias, 1 drivers
v0x55dbe622ce10_0 .net "y", 9 0, L_0x55dbe623cb50;  alias, 1 drivers
L_0x55dbe623cb50 .functor MUXZ 10, L_0x55dbe623ccc0, L_0x55dbe624e1e0, v0x55dbe6239960_0, C4<>;
S_0x55dbe622cfa0 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55dbe622aee0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55dbe622d330_0 .net "a", 7 0, v0x55dbe6181fb0_0;  alias, 1 drivers
v0x55dbe622d440_0 .net "b", 7 0, L_0x55dbe624df30;  1 drivers
v0x55dbe622d500_0 .net "c", 7 0, L_0x55dbe624e280;  alias, 1 drivers
v0x55dbe622d5f0_0 .net "d", 7 0, v0x55dbe622e7f0_0;  alias, 1 drivers
v0x55dbe622d6d0_0 .var "out", 7 0;
v0x55dbe622d7e0_0 .net "s", 1 0, v0x55dbe6239a00_0;  alias, 1 drivers
E_0x55dbe622d2a0/0 .event edge, v0x55dbe622d7e0_0, v0x55dbe622d5f0_0, v0x55dbe622d500_0, v0x55dbe622d440_0;
E_0x55dbe622d2a0/1 .event edge, v0x55dbe62054a0_0;
E_0x55dbe622d2a0 .event/or E_0x55dbe622d2a0/0, E_0x55dbe622d2a0/1;
S_0x55dbe622d9a0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55dbe622db70 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55dbe622dc70_0 .net "d0", 9 0, L_0x55dbe623cb50;  alias, 1 drivers
v0x55dbe622dd80_0 .net "d1", 9 0, v0x55dbe6230e70_0;  alias, 1 drivers
v0x55dbe622de40_0 .net "s", 0 0, v0x55dbe6239be0_0;  alias, 1 drivers
v0x55dbe622df10_0 .net "y", 9 0, L_0x55dbe624e380;  alias, 1 drivers
L_0x55dbe624e380 .functor MUXZ 10, L_0x55dbe623cb50, v0x55dbe6230e70_0, v0x55dbe6239be0_0, C4<>;
S_0x55dbe622e0a0 .scope module, "mux_4" "mux41" 4 32, 6 121 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55dbe622e270 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55dbe622e440_0 .net "a", 7 0, o0x7fef1985a848;  alias, 0 drivers
v0x55dbe622e540_0 .net "b", 7 0, o0x7fef1985a878;  alias, 0 drivers
v0x55dbe622e620_0 .net "c", 7 0, o0x7fef1985a8a8;  alias, 0 drivers
v0x55dbe622e710_0 .net "d", 7 0, o0x7fef1985a8d8;  alias, 0 drivers
v0x55dbe622e7f0_0 .var "out", 7 0;
v0x55dbe622e900_0 .net "s", 1 0, v0x55dbe6239cd0_0;  alias, 1 drivers
E_0x55dbe622e3b0/0 .event edge, v0x55dbe622e900_0, v0x55dbe622e710_0, v0x55dbe622e620_0, v0x55dbe622e540_0;
E_0x55dbe622e3b0/1 .event edge, v0x55dbe622e440_0;
E_0x55dbe622e3b0 .event/or E_0x55dbe622e3b0/0, E_0x55dbe622e3b0/1;
S_0x55dbe622eac0 .scope module, "mux_5" "mux2" 4 34, 6 50 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55dbe622ec90 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55dbe622ed90_0 .net "d0", 7 0, L_0x55dbe624db30;  alias, 1 drivers
v0x55dbe622eec0_0 .net "d1", 7 0, L_0x55dbe624ea90;  1 drivers
v0x55dbe622efa0_0 .net "s", 0 0, v0x55dbe6239af0_0;  alias, 1 drivers
v0x55dbe622f040_0 .net "y", 7 0, L_0x55dbe624e9f0;  alias, 1 drivers
L_0x55dbe624e9f0 .functor MUXZ 8, L_0x55dbe624db30, L_0x55dbe624ea90, v0x55dbe6239af0_0, C4<>;
S_0x55dbe622f1d0 .scope module, "mux_6" "mux2" 4 54, 6 50 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55dbe622f3a0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55dbe622f470_0 .net "d0", 9 0, L_0x55dbe624e380;  alias, 1 drivers
v0x55dbe622f580_0 .net "d1", 9 0, v0x55dbe622fff0_0;  alias, 1 drivers
v0x55dbe622f640_0 .net "s", 0 0, L_0x55dbe6250140;  alias, 1 drivers
v0x55dbe622f710_0 .net "y", 9 0, L_0x55dbe624f7b0;  alias, 1 drivers
L_0x55dbe624f7b0 .functor MUXZ 10, L_0x55dbe624e380, v0x55dbe622fff0_0, L_0x55dbe6250140, C4<>;
S_0x55dbe622f8a0 .scope module, "mux_7" "mux41" 4 56, 6 121 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x55dbe622fa70 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x55dbe622fc40_0 .net "a", 9 0, L_0x55dbe624fa40;  alias, 1 drivers
v0x55dbe622fd40_0 .net "b", 9 0, L_0x55dbe624fab0;  alias, 1 drivers
v0x55dbe622fe20_0 .net "c", 9 0, L_0x55dbe624fb20;  alias, 1 drivers
v0x55dbe622ff10_0 .net "d", 9 0, L_0x55dbe624fb90;  alias, 1 drivers
v0x55dbe622fff0_0 .var "out", 9 0;
v0x55dbe6230100_0 .net "s", 1 0, L_0x55dbe624f8a0;  1 drivers
E_0x55dbe622fbb0/0 .event edge, v0x55dbe6230100_0, v0x55dbe622ff10_0, v0x55dbe622fe20_0, v0x55dbe622fd40_0;
E_0x55dbe622fbb0/1 .event edge, v0x55dbe622fc40_0;
E_0x55dbe622fbb0 .event/or E_0x55dbe622fbb0/0, E_0x55dbe622fbb0/1;
S_0x55dbe62302c0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55dbe6230490 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55dbe6230590_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe6230650_0 .net "d", 9 0, L_0x55dbe624f7b0;  alias, 1 drivers
v0x55dbe6230740_0 .var "q", 9 0;
v0x55dbe6230840_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
S_0x55dbe6230960 .scope module, "pila1" "pila" 4 28, 6 72 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55dbe6230c00_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe6230cc0_0 .net "inpush", 9 0, L_0x55dbe624e380;  alias, 1 drivers
v0x55dbe6230dd0 .array "mem", 7 0, 9 0;
v0x55dbe6230e70_0 .var "outpop", 9 0;
v0x55dbe6230f30_0 .net "pop", 0 0, v0x55dbe62397d0_0;  alias, 1 drivers
v0x55dbe6231020_0 .net "push", 0 0, L_0x55dbe6250200;  alias, 1 drivers
v0x55dbe62310e0_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
v0x55dbe62311d0_0 .var "sp", 2 0;
E_0x55dbe6230b80/0 .event edge, v0x55dbe6230f30_0, v0x55dbe6231020_0;
E_0x55dbe6230b80/1 .event posedge, v0x55dbe622bea0_0;
E_0x55dbe6230b80 .event/or E_0x55dbe6230b80/0, E_0x55dbe6230b80/1;
S_0x55dbe62313b0 .scope module, "reg1" "registro_mod" 4 36, 6 140 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55dbe6231580 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55dbe6231660_0 .net "clk", 0 0, L_0x55dbe624f510;  alias, 1 drivers
v0x55dbe6231740_0 .net "d", 7 0, L_0x55dbe624e9f0;  alias, 1 drivers
v0x55dbe6231830_0 .var "q", 7 0;
v0x55dbe6231900_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
E_0x55dbe622d1c0/0 .event negedge, v0x55dbe6231660_0;
E_0x55dbe622d1c0/1 .event posedge, v0x55dbe622bea0_0;
E_0x55dbe622d1c0 .event/or E_0x55dbe622d1c0/0, E_0x55dbe622d1c0/1;
S_0x55dbe6231a50 .scope module, "reg2" "registro_mod" 4 38, 6 140 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55dbe6231c20 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55dbe6231d70_0 .net "clk", 0 0, L_0x55dbe624f580;  alias, 1 drivers
v0x55dbe6231e50_0 .net "d", 7 0, L_0x55dbe624e9f0;  alias, 1 drivers
v0x55dbe6231f60_0 .var "q", 7 0;
v0x55dbe6232020_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
E_0x55dbe6231cf0/0 .event negedge, v0x55dbe6231d70_0;
E_0x55dbe6231cf0/1 .event posedge, v0x55dbe622bea0_0;
E_0x55dbe6231cf0 .event/or E_0x55dbe6231cf0/0, E_0x55dbe6231cf0/1;
S_0x55dbe6232170 .scope module, "reg3" "registro_mod" 4 40, 6 140 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55dbe62322f0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55dbe6232540_0 .net "clk", 0 0, L_0x55dbe624f680;  alias, 1 drivers
v0x55dbe6232620_0 .net "d", 7 0, L_0x55dbe624e9f0;  alias, 1 drivers
v0x55dbe62326e0_0 .var "q", 7 0;
v0x55dbe62327d0_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
E_0x55dbe62324c0/0 .event negedge, v0x55dbe6232540_0;
E_0x55dbe62324c0/1 .event posedge, v0x55dbe622bea0_0;
E_0x55dbe62324c0 .event/or E_0x55dbe62324c0/0, E_0x55dbe62324c0/1;
S_0x55dbe6232920 .scope module, "reg4" "registro_mod" 4 42, 6 140 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55dbe6232af0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55dbe6232cb0_0 .net "clk", 0 0, L_0x55dbe624f6f0;  alias, 1 drivers
v0x55dbe6232d90_0 .net "d", 7 0, L_0x55dbe624e9f0;  alias, 1 drivers
v0x55dbe6232e50_0 .var "q", 7 0;
v0x55dbe6232f40_0 .net "reset", 0 0, v0x55dbe623cab0_0;  alias, 1 drivers
E_0x55dbe6232c30/0 .event negedge, v0x55dbe6232cb0_0;
E_0x55dbe6232c30/1 .event posedge, v0x55dbe622bea0_0;
E_0x55dbe6232c30 .event/or E_0x55dbe6232c30/0, E_0x55dbe6232c30/1;
S_0x55dbe6233090 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 151 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55dbe624fa40 .functor BUFZ 10, v0x55dbe6233250_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55dbe6233250_0 .var "reg_dat", 9 0;
v0x55dbe6233350_0 .net "s", 9 0, L_0x55dbe624fa40;  alias, 1 drivers
S_0x55dbe6233430 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 161 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55dbe624fab0 .functor BUFZ 10, v0x55dbe6233620_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55dbe6233620_0 .var "reg_dat", 9 0;
v0x55dbe6233720_0 .net "s", 9 0, L_0x55dbe624fab0;  alias, 1 drivers
S_0x55dbe6233830 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 172 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55dbe624fb20 .functor BUFZ 10, v0x55dbe6233a20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55dbe6233a20_0 .var "reg_dat", 9 0;
v0x55dbe6233b20_0 .net "s", 9 0, L_0x55dbe624fb20;  alias, 1 drivers
S_0x55dbe6233c30 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 182 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55dbe624fb90 .functor BUFZ 10, v0x55dbe6233e20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55dbe6233e20_0 .var "reg_dat", 9 0;
v0x55dbe6233f20_0 .net "s", 9 0, L_0x55dbe624fb90;  alias, 1 drivers
S_0x55dbe6234030 .scope module, "regpro1" "regprog" 4 30, 6 101 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x55dbe624e280 .functor BUFZ 8, L_0x55dbe624e5d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55dbe62342b0_0 .net *"_s0", 7 0, L_0x55dbe624e5d0;  1 drivers
v0x55dbe6234390_0 .net *"_s3", 7 0, L_0x55dbe624e670;  1 drivers
v0x55dbe6234470_0 .net *"_s4", 9 0, L_0x55dbe624e710;  1 drivers
L_0x7fef198102e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbe6234560_0 .net *"_s7", 1 0, L_0x7fef198102e8;  1 drivers
v0x55dbe6234640_0 .net "clk", 0 0, v0x55dbe623c020_0;  alias, 1 drivers
v0x55dbe6234730_0 .net "rd", 7 0, L_0x55dbe624e280;  alias, 1 drivers
v0x55dbe62347f0 .array "regb", 255 0, 7 0;
v0x55dbe6234890_0 .net "wd", 7 0, L_0x55dbe624d3e0;  alias, 1 drivers
v0x55dbe62349a0_0 .net "we4", 0 0, v0x55dbe6239eb0_0;  alias, 1 drivers
v0x55dbe6234af0_0 .net "wra", 11 0, L_0x55dbe624e7b0;  1 drivers
L_0x55dbe624e5d0 .array/port v0x55dbe62347f0, L_0x55dbe624e710;
L_0x55dbe624e670 .part L_0x55dbe624e7b0, 4, 8;
L_0x55dbe624e710 .concat [ 8 2 0 0], L_0x55dbe624e670, L_0x7fef198102e8;
S_0x55dbe6234c70 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55dbe61fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55dbe6234e60_0 .net "a", 9 0, v0x55dbe6230740_0;  alias, 1 drivers
L_0x7fef198102a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55dbe6234f90_0 .net "b", 9 0, L_0x7fef198102a0;  1 drivers
v0x55dbe6235070_0 .net "y", 9 0, L_0x55dbe624e1e0;  alias, 1 drivers
L_0x55dbe624e1e0 .arith/sum 10, v0x55dbe6230740_0, L_0x7fef198102a0;
S_0x55dbe6238d40 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x55dbe61fbfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x55dbe62391f0_0 .net "ie1", 0 0, v0x55dbe623c410_0;  alias, 1 drivers
v0x55dbe6239300_0 .net "ie2", 0 0, v0x55dbe623c4b0_0;  alias, 1 drivers
v0x55dbe6239410_0 .net "ie3", 0 0, v0x55dbe623c550_0;  alias, 1 drivers
v0x55dbe6239500_0 .net "ie4", 0 0, v0x55dbe623c5f0_0;  alias, 1 drivers
v0x55dbe62395f0_0 .var "op_alu", 2 0;
v0x55dbe6239730_0 .net "opcode", 15 0, L_0x55dbe62503a0;  alias, 1 drivers
v0x55dbe62397d0_0 .var "pop", 0 0;
v0x55dbe62398c0_0 .var "push", 0 0;
v0x55dbe6239960_0 .var "s_inc", 0 0;
v0x55dbe6239a00_0 .var "s_inm", 1 0;
v0x55dbe6239af0_0 .var "s_out", 0 0;
v0x55dbe6239be0_0 .var "s_pila", 0 0;
v0x55dbe6239cd0_0 .var "s_port", 1 0;
v0x55dbe6239dc0_0 .var "we3", 0 0;
v0x55dbe6239eb0_0 .var "we4", 0 0;
v0x55dbe6239fa0_0 .var "we5", 0 0;
v0x55dbe623a040_0 .var "wez", 0 0;
v0x55dbe623a130_0 .net "z", 0 0, v0x55dbe622be00_0;  alias, 1 drivers
E_0x55dbe6239190 .event edge, v0x55dbe62369c0_0;
    .scope S_0x55dbe62302c0;
T_0 ;
    %wait E_0x55dbe6211670;
    %load/vec4 v0x55dbe6230840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55dbe6230740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dbe6230650_0;
    %assign/vec4 v0x55dbe6230740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dbe622c010;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55dbe622c6c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55dbe6227de0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55dbe6229300 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55dbe6227de0;
T_3 ;
    %wait E_0x55dbe61b3210;
    %load/vec4 v0x55dbe6229560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55dbe6229480_0;
    %load/vec4 v0x55dbe62293a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe6229300, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dbe622cfa0;
T_4 ;
    %wait E_0x55dbe622d2a0;
    %load/vec4 v0x55dbe622d7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55dbe622d330_0;
    %assign/vec4 v0x55dbe622d6d0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55dbe622d440_0;
    %assign/vec4 v0x55dbe622d6d0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55dbe622d500_0;
    %assign/vec4 v0x55dbe622d6d0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55dbe622d5f0_0;
    %assign/vec4 v0x55dbe622d6d0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dbe61fa1b0;
T_5 ;
    %wait E_0x55dbe61b2da0;
    %load/vec4 v0x55dbe62046d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55dbe61e8300_0;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55dbe61e8300_0;
    %inv;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55dbe61e8300_0;
    %load/vec4 v0x55dbe61e83d0_0;
    %add;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55dbe61e8300_0;
    %load/vec4 v0x55dbe61e83d0_0;
    %sub;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55dbe61e8300_0;
    %load/vec4 v0x55dbe61e83d0_0;
    %and;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55dbe61e8300_0;
    %load/vec4 v0x55dbe61e83d0_0;
    %or;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55dbe61e8300_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55dbe61e83d0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55dbe6181fb0_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55dbe622b980;
T_6 ;
    %wait E_0x55dbe6211670;
    %load/vec4 v0x55dbe622bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbe622be00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dbe622bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55dbe622bd30_0;
    %assign/vec4 v0x55dbe622be00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dbe6230960;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62311d0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55dbe6230960;
T_8 ;
    %wait E_0x55dbe6230b80;
    %load/vec4 v0x55dbe62310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62311d0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x55dbe6231020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55dbe6230cc0_0;
    %load/vec4 v0x55dbe62311d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55dbe6230dd0, 4, 0;
    %load/vec4 v0x55dbe62311d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55dbe62311d0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55dbe6230e70_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x55dbe6230f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55dbe62311d0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55dbe62311d0_0, 0, 3;
    %load/vec4 v0x55dbe62311d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55dbe6230dd0, 4;
    %store/vec4 v0x55dbe6230e70_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dbe6234030;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x55dbe62347f0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55dbe6234030;
T_10 ;
    %wait E_0x55dbe61b3210;
    %load/vec4 v0x55dbe62349a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55dbe6234890_0;
    %load/vec4 v0x55dbe6234af0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbe62347f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dbe622e0a0;
T_11 ;
    %wait E_0x55dbe622e3b0;
    %load/vec4 v0x55dbe622e900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55dbe622e440_0;
    %assign/vec4 v0x55dbe622e7f0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55dbe622e540_0;
    %assign/vec4 v0x55dbe622e7f0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55dbe622e620_0;
    %assign/vec4 v0x55dbe622e7f0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55dbe622e710_0;
    %assign/vec4 v0x55dbe622e7f0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55dbe62313b0;
T_12 ;
    %wait E_0x55dbe622d1c0;
    %load/vec4 v0x55dbe6231900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dbe6231830_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55dbe6231740_0;
    %assign/vec4 v0x55dbe6231830_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dbe6231a50;
T_13 ;
    %wait E_0x55dbe6231cf0;
    %load/vec4 v0x55dbe6232020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dbe6231f60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55dbe6231e50_0;
    %assign/vec4 v0x55dbe6231f60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55dbe6232170;
T_14 ;
    %wait E_0x55dbe62324c0;
    %load/vec4 v0x55dbe62327d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dbe62326e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55dbe6232620_0;
    %assign/vec4 v0x55dbe62326e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55dbe6232920;
T_15 ;
    %wait E_0x55dbe6232c30;
    %load/vec4 v0x55dbe6232f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55dbe6232e50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55dbe6232d90_0;
    %assign/vec4 v0x55dbe6232e50_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55dbe622f8a0;
T_16 ;
    %wait E_0x55dbe622fbb0;
    %load/vec4 v0x55dbe6230100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x55dbe622fc40_0;
    %assign/vec4 v0x55dbe622fff0_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55dbe622fd40_0;
    %assign/vec4 v0x55dbe622fff0_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55dbe622fe20_0;
    %assign/vec4 v0x55dbe622fff0_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x55dbe622ff10_0;
    %assign/vec4 v0x55dbe622fff0_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55dbe6233090;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x55dbe6233250_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x55dbe6233430;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x55dbe6233620_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x55dbe6233830;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x55dbe6233a20_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x55dbe6233c30;
T_20 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x55dbe6233e20_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x55dbe622ad60;
T_21 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x55dbe622b370_0, 0, 28;
    %end;
    .thread T_21;
    .scope S_0x55dbe622ad60;
T_22 ;
    %wait E_0x55dbe6211440;
    %load/vec4 v0x55dbe622b0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 50000, 0, 28;
    %store/vec4 v0x55dbe622b410_0, 0, 28;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 500000, 0, 28;
    %store/vec4 v0x55dbe622b410_0, 0, 28;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 5000000, 0, 28;
    %store/vec4 v0x55dbe622b410_0, 0, 28;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 50000000, 0, 28;
    %store/vec4 v0x55dbe622b410_0, 0, 28;
    %jmp T_22.6;
T_22.4 ;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55dbe622ad60;
T_23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55dbe622b6c0_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_0x55dbe622ad60;
T_24 ;
    %wait E_0x55dbe61b3210;
    %load/vec4 v0x55dbe622b370_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x55dbe622b370_0, 0;
    %load/vec4 v0x55dbe622b370_0;
    %pad/u 32;
    %load/vec4 v0x55dbe622b410_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55dbe622b6c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55dbe622b6c0_0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55dbe622b6c0_0;
    %store/vec4 v0x55dbe622b6c0_0, 0, 4;
T_24.1 ;
    %load/vec4 v0x55dbe622b6c0_0;
    %load/vec4 v0x55dbe622b7a0_0;
    %cmp/e;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe622b2a0_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe622b2a0_0, 0, 1;
T_24.3 ;
    %load/vec4 v0x55dbe622b7a0_0;
    %load/vec4 v0x55dbe622b6c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_24.4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dbe622b6c0_0, 0;
T_24.4 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55dbe61fa970;
T_25 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe6235780_0, 0, 3;
    %end;
    .thread T_25;
    .scope S_0x55dbe61fa970;
T_26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55dbe6238060_0, 0, 4;
    %end;
    .thread T_26;
    .scope S_0x55dbe6238d40;
T_27 ;
    %wait E_0x55dbe6239190;
    %load/vec4 v0x55dbe6239730_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_27.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_27.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_27.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_27.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_27.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_27.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_27.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_27.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_27.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_27.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_27.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_27.11, 4;
    %jmp T_27.13;
T_27.0 ;
    %load/vec4 v0x55dbe6239730_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %jmp T_27.13;
T_27.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %jmp T_27.13;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %jmp T_27.13;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %load/vec4 v0x55dbe623a130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %jmp T_27.15;
T_27.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
T_27.15 ;
    %jmp T_27.13;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %load/vec4 v0x55dbe623a130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %jmp T_27.17;
T_27.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
T_27.17 ;
    %jmp T_27.13;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %load/vec4 v0x55dbe6239730_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62398c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe62397d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623a040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe6239af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe6239960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbe6239a00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dbe62395f0_0, 0, 3;
    %jmp T_27.13;
T_27.13 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55dbe6201ea0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe623c020_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623c020_0, 0, 1;
    %delay 2000, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55dbe6201ea0;
T_29 ;
    %vpi_call 2 28 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbe623cab0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623c550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbe623c5f0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55dbe6201ea0;
T_30 ;
    %delay 200400000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
