// Seed: 3622093910
module module_0;
  uwire id_1;
  wire id_2, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  always id_1 = id_2;
  module_0();
  tri0 id_6;
  wire id_7;
  xnor (id_1, id_2, id_3, id_4);
  assign id_6 = 1 - 1;
endmodule
module module_2 (
    input  wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wire id_3,
    input  tri0 id_4,
    input  tri  id_5,
    input  tri  id_6
);
  module_0();
endmodule
