{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 15:49:09 2022 " "Info: Processing started: Tue Nov 22 15:49:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off porta_entrada_saida -c lado_registrador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off porta_entrada_saida -c lado_registrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "lado_registrador.vhd " "Warning: Can't analyze file -- file lado_registrador.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_entrada_saida.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file porta_entrada_saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_entrada_saida-arch " "Info: Found design unit 1: porta_entrada_saida-arch" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 porta_entrada_saida " "Info: Found entity 1: porta_entrada_saida" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "porta_entrada_saida " "Info: Elaborating entity \"porta_entrada_saida\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "latch porta_entrada_saida.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at porta_entrada_saida.vhd(21): used implicit default value for signal \"latch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dbus porta_entrada_saida.vhd(24) " "Warning (10631): VHDL Process Statement warning at porta_entrada_saida.vhd(24): inferring latch(es) for signal or variable \"dbus\", which holds its previous value in one or more paths through the process" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[0\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[0\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[1\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[1\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[2\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[2\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[3\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[3\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[4\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[4\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[5\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[5\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[6\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[6\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus\[7\] porta_entrada_saida.vhd(24) " "Info (10041): Inferred latch for \"dbus\[7\]\" at porta_entrada_saida.vhd(24)" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[0\]~synth " "Warning: Node \"port_io\[0\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[1\]~synth " "Warning: Node \"port_io\[1\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[2\]~synth " "Warning: Node \"port_io\[2\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[3\]~synth " "Warning: Node \"port_io\[3\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[4\]~synth " "Warning: Node \"port_io\[4\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[5\]~synth " "Warning: Node \"port_io\[5\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[6\]~synth " "Warning: Node \"port_io\[6\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "port_io\[7\]~synth " "Warning: Node \"port_io\[7\]~synth\"" {  } { { "porta_entrada_saida.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/porta_entrada_saida/porta_entrada_saida.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Info: Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info: Implemented 13 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 15:49:11 2022 " "Info: Processing ended: Tue Nov 22 15:49:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
