<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:42.359+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:42.340+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_221_15' (loop 'VITIS_LOOP_221_15'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln221', backprop.c:221) of variable 'bias_norm', backprop.c:223 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_1', backprop.c:223) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:42.323+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:41.936+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:41.918+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14' (loop 'VITIS_LOOP_215_13_VITIS_LOOP_216_14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norm_write_ln216', backprop.c:216) of variable 'norm_1', backprop.c:218 on local variable 'norm' and 'load' operation ('norm_load_1', backprop.c:218) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:41.905+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.869+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.859+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_195_9' (loop 'VITIS_LOOP_195_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_write_ln195', backprop.c:195) of variable 'bias_norm', backprop.c:197 on local variable 'bias_norm' and 'load' operation ('bias_norm_load_2', backprop.c:197) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.843+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.470+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.458+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8' (loop 'VITIS_LOOP_189_7_VITIS_LOOP_190_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('norm_write_ln190', backprop.c:190) of variable 'norm_2', backprop.c:192 on local variable 'norm' and 'load' operation ('norm_load_2', backprop.c:192) on local variable 'norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:40.445+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:39.488+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:39.477+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'update_weights_1_Pipeline_VITIS_LOOP_169_3' (loop 'VITIS_LOOP_169_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('bias_norm_1_write_ln169', backprop.c:169) of variable 'bias_norm', backprop.c:171 on local variable 'bias_norm' and 'load' operation ('bias_norm_1_load', backprop.c:171) on local variable 'bias_norm'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:42:39.463+0800" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4476.891 ; gain = 1110.566 ; free physical = 110336 ; free virtual = 121174" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:07:53.788+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110357 ; free virtual = 121199&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110238 ; free virtual = 121080&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110238 ; free virtual = 121079&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110234 ; free virtual = 121076&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110233 ; free virtual = 121075&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3208.391 ; gain = 8.000 ; free physical = 110286 ; free virtual = 121128&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3208.391 ; gain = 72.031 ; free physical = 110286 ; free virtual = 121128" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:06:58.452+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/nfs/tools/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]&#xA;---------------------------------------------------------------------------------&#xA;Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.359 ; gain = 8.000 ; free physical = 109290 ; free virtual = 120126&#xA;---------------------------------------------------------------------------------" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:06:48.432+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Wed Dec 20 22:01:33 2023] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Wed Dec 20 22:01:33 2023] Launched synth_1...&#xA;Run output will be captured here: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.runs/synth_1/runme.log&#xA;[Wed Dec 20 22:01:33 2023] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:06:38.429+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-12-20 22:01:33 CST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:01:33.141+0800" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:01:30.958+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:00:56.494+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:00:55.309+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:00:53.726+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:00:52.298+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T22:00:51.064+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 4476.828 ; gain = 1110.566 ; free physical = 110375 ; free virtual = 121234" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:52:41.519+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110380 ; free virtual = 121243&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110264 ; free virtual = 121127&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110264 ; free virtual = 121127&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110260 ; free virtual = 121123&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110258 ; free virtual = 121121&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3205.418 ; gain = 8.000 ; free physical = 110309 ; free virtual = 121172&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.418 ; gain = 72.031 ; free physical = 110309 ; free virtual = 121172" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:51:48.311+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/nfs/tools/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]&#xA;---------------------------------------------------------------------------------&#xA;Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.387 ; gain = 8.000 ; free physical = 109319 ; free virtual = 120177&#xA;---------------------------------------------------------------------------------" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:51:38.297+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Wed Dec 20 21:46:28 2023] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Wed Dec 20 21:46:28 2023] Launched synth_1...&#xA;Run output will be captured here: /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.runs/synth_1/runme.log&#xA;[Wed Dec 20 21:46:28 2023] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:51:28.291+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-12-20 21:46:27 CST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:46:27.999+0800" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /nfs/home/xushuoxiang/Machsuite_V0.1/backprop/backprop/backprop_syn/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:46:25.827+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:45:56.510+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:45:55.275+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:45:53.660+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:45:52.199+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:45:50.957+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:44:50.978+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:44:49.728+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dexp_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:44:48.100+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:44:46.630+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'backprop_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="backprop_syn" solutionName="solution" date="2023-12-20T21:44:45.361+0800" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
