{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 03:07:42 2011 " "Info: Processing started: Sun Apr 10 03:07:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu_teste_lab5 -c alu_teste_lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu_teste_lab5 -c alu_teste_lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "aluop\[1\] result\[0\] 16.824 ns Longest " "Info: Longest tpd from source pin \"aluop\[1\]\" to destination pin \"result\[0\]\" is 16.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns aluop\[1\] 1 PIN PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; PIN Node = 'aluop\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[1] } "NODE_NAME" } } { "alu_teste_lab5.vhd" "" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.203 ns) + CELL(0.322 ns) 7.399 ns alucontrol:alu_ctrl\|Mux3~3 2 COMB LCCOMB_X1_Y9_N24 1 " "Info: 2: + IC(6.203 ns) + CELL(0.322 ns) = 7.399 ns; Loc. = LCCOMB_X1_Y9_N24; Fanout = 1; COMB Node = 'alucontrol:alu_ctrl\|Mux3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.525 ns" { aluop[1] alucontrol:alu_ctrl|Mux3~3 } "NODE_NAME" } } { "../alucontrol.vhd" "" { Text "G:/MC613/alucontrol.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.544 ns) 8.264 ns alu:alu_unit\|inputB~0 3 COMB LCCOMB_X1_Y9_N26 6 " "Info: 3: + IC(0.321 ns) + CELL(0.544 ns) = 8.264 ns; Loc. = LCCOMB_X1_Y9_N26; Fanout = 6; COMB Node = 'alu:alu_unit\|inputB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { alucontrol:alu_ctrl|Mux3~3 alu:alu_unit|inputB~0 } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.545 ns) 9.381 ns alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:1:fulladders\|C_OUT~0 4 COMB LCCOMB_X1_Y9_N8 2 " "Info: 4: + IC(0.572 ns) + CELL(0.545 ns) = 9.381 ns; Loc. = LCCOMB_X1_Y9_N8; Fanout = 2; COMB Node = 'alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:1:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { alu:alu_unit|inputB~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:1:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 10.010 ns alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:2:fulladders\|C_OUT~0 5 COMB LCCOMB_X1_Y9_N18 2 " "Info: 5: + IC(0.307 ns) + CELL(0.322 ns) = 10.010 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 2; COMB Node = 'alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:2:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:1:fulladders|C_OUT~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:2:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 10.840 ns alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:3:fulladders\|OUTPUT 6 COMB LCCOMB_X1_Y9_N4 2 " "Info: 6: + IC(0.309 ns) + CELL(0.521 ns) = 10.840 ns; Loc. = LCCOMB_X1_Y9_N4; Fanout = 2; COMB Node = 'alu:alu_unit\|ripple_n:alu_adder\|full_adder:\\adders:3:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:2:fulladders|C_OUT~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:3:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "g:/mc613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.545 ns) 12.263 ns alu:alu_unit\|RESULT\[0\]~1 7 COMB LCCOMB_X1_Y10_N2 1 " "Info: 7: + IC(0.878 ns) + CELL(0.545 ns) = 12.263 ns; Loc. = LCCOMB_X1_Y10_N2; Fanout = 1; COMB Node = 'alu:alu_unit\|RESULT\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:3:fulladders|OUTPUT alu:alu_unit|RESULT[0]~1 } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 12.734 ns alu:alu_unit\|RESULT\[0\]~4 8 COMB LCCOMB_X1_Y10_N16 1 " "Info: 8: + IC(0.293 ns) + CELL(0.178 ns) = 12.734 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 1; COMB Node = 'alu:alu_unit\|RESULT\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu:alu_unit|RESULT[0]~1 alu:alu_unit|RESULT[0]~4 } "NODE_NAME" } } { "../alu.vhd" "" { Text "G:/MC613/alu.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(2.860 ns) 16.824 ns result\[0\] 9 PIN PIN_Y2 0 " "Info: 9: + IC(1.230 ns) + CELL(2.860 ns) = 16.824 ns; Loc. = PIN_Y2; Fanout = 0; PIN Node = 'result\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.090 ns" { alu:alu_unit|RESULT[0]~4 result[0] } "NODE_NAME" } } { "alu_teste_lab5.vhd" "" { Text "G:/MC613/alu_teste_lab5/alu_teste_lab5.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.711 ns ( 39.89 % ) " "Info: Total cell delay = 6.711 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.113 ns ( 60.11 % ) " "Info: Total interconnect delay = 10.113 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.824 ns" { aluop[1] alucontrol:alu_ctrl|Mux3~3 alu:alu_unit|inputB~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:1:fulladders|C_OUT~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:2:fulladders|C_OUT~0 alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:3:fulladders|OUTPUT alu:alu_unit|RESULT[0]~1 alu:alu_unit|RESULT[0]~4 result[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.824 ns" { aluop[1] {} aluop[1]~combout {} alucontrol:alu_ctrl|Mux3~3 {} alu:alu_unit|inputB~0 {} alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:1:fulladders|C_OUT~0 {} alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:2:fulladders|C_OUT~0 {} alu:alu_unit|ripple_n:alu_adder|full_adder:\adders:3:fulladders|OUTPUT {} alu:alu_unit|RESULT[0]~1 {} alu:alu_unit|RESULT[0]~4 {} result[0] {} } { 0.000ns 0.000ns 6.203ns 0.321ns 0.572ns 0.307ns 0.309ns 0.878ns 0.293ns 1.230ns } { 0.000ns 0.874ns 0.322ns 0.544ns 0.545ns 0.322ns 0.521ns 0.545ns 0.178ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 03:07:43 2011 " "Info: Processing ended: Sun Apr 10 03:07:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
