<h1 align="center">Hi, I'm Prabhat Pandey ğŸ‘‹</h1>
<p align="center">
Final-year B.Tech (ECE) @ VIT Vellore â€¢ ASIC / SoC / RTL Design â€¢ Embedded Systems
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/prabhat-pandey-vitv26/">LinkedIn</a> â€¢
  <a href="mailto:prabhatpandeypps@gmail.com">Email</a> â€¢
  <a href="https://github.com/prabhatpps?tab=repositories">Projects</a>
</p>

---

### âš¡ About Me
- ğŸ¯ Interested in **ASIC / SoC Design, RTL Verification, and Hardware Debugging**
- ğŸ§  Strong in **Digital Design, FSMs, Timing, Synthesis (DC), STA basics**
- ğŸ”§ Hands-on with **Synopsys RTL â†’ GDSII flow** + embedded prototyping

---

### ğŸ› ï¸ Skills Snapshot
**Languages:** Verilog, SystemVerilog, C, Python  
**Tools:** Synopsys Design Compiler, ModelSim, Quartus, Vivado, Cadence Virtuoso  
**Domains:** RTL Design, Verification, STA, FSM, Digital Systems, Embedded Systems

---

### ğŸš€ Highlight Projects
- **Smart IoT Sensor Interface Controller** (RTL + SV Verification)  
  I2C/SPI/UART/FIFO/Arbiter + low-power modes, verified end-to-end.

- **RV32I Single-Cycle RISC-V Processor**  
  Built core datapath + control, validated with self-checking testbenches.

- **ESP32 / Arduino Automation Systems**  
  RFID + sensors + servo control, cloud logging, real-world integration.

---

### ğŸ“Œ What Iâ€™m working on
- Strengthening **verification (SV testbenches + assertions)**
- Improving **STA & synthesis depth** for industry-level RTL

---

<p align="center">
  <i>Open to RTL / ASIC / SoC / FPGA opportunities â€¢ Bengaluru / Hyderabad / Pune (India)</i>
</p>

