Includes: 
- pins assignments in the DE1_SoC.qsf file
- synthesizable testbench code in
   - cpu.sv
   - cpu_tb.sv
   - regfile.sv
   - alu.sv
   - shifter.sv
   - datapath.sv
   - datapath_tb.sv
 - CPU logic files
 - Quartus Project Files
 - ModelSim Project Files


