Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.srcs/sim_3/imports/Lab 7 files/vgatimer_10x4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer_10x4_test
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/project_1/project_1.sim/sim_3/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
