# verilogvizualizer.github.io
software for parsing Verilog code into state diagram - 2 week devP
