Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.13 / 0.47 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: checkfield_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "checkfield_generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "checkfield_generator"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : checkfield_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : checkfield_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" in Library work.
Entity <checkfield_generator> compiled.
ERROR:HDLParsers:3384 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 184. String literal "XXXXXXXXXXX" is not of size 10.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 185. parse error, unexpected SEMICOLON, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 196. parse error, unexpected SEMICOLON, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 198. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3384 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 203. String literal "XXXXXXXXXXX" is not of size 10.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 204. parse error, unexpected SEMICOLON, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 207. parse error, unexpected IF, expecting CASE
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 209. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 215. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 215. Label frame_counter is ignored.
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 219. Undefined symbol 'sync_reset'.
ERROR:HDLParsers:1209 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 219. sync_reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 225. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 232. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 232. Label color_generation is ignored.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 245. parse error, unexpected IF, expecting THEN
ERROR:HDLParsers:3312 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 250. Undefined symbol 'luma'.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 259. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 262. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 265. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 268. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 271. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 274. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/SDHD_Module_1/checkfield_generator.vhd" Line 277. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 82516 kilobytes

Number of errors   :   22 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

