# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1236 \
    name v19_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_3_3 \
    op interface \
    ports { v19_3_3_address0 { O 4 vector } v19_3_3_ce0 { O 1 bit } v19_3_3_we0 { O 1 bit } v19_3_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1238 \
    name v19_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_3_2 \
    op interface \
    ports { v19_3_2_address0 { O 4 vector } v19_3_2_ce0 { O 1 bit } v19_3_2_we0 { O 1 bit } v19_3_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1239 \
    name v19_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_3_1 \
    op interface \
    ports { v19_3_1_address0 { O 4 vector } v19_3_1_ce0 { O 1 bit } v19_3_1_we0 { O 1 bit } v19_3_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1240 \
    name v19_3_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_3_0 \
    op interface \
    ports { v19_3_0_address0 { O 4 vector } v19_3_0_ce0 { O 1 bit } v19_3_0_we0 { O 1 bit } v19_3_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1241 \
    name v19_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_2_3 \
    op interface \
    ports { v19_2_3_address0 { O 4 vector } v19_2_3_ce0 { O 1 bit } v19_2_3_we0 { O 1 bit } v19_2_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1242 \
    name v19_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_2_2 \
    op interface \
    ports { v19_2_2_address0 { O 4 vector } v19_2_2_ce0 { O 1 bit } v19_2_2_we0 { O 1 bit } v19_2_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1243 \
    name v19_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_2_1 \
    op interface \
    ports { v19_2_1_address0 { O 4 vector } v19_2_1_ce0 { O 1 bit } v19_2_1_we0 { O 1 bit } v19_2_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1244 \
    name v19_2_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_2_0 \
    op interface \
    ports { v19_2_0_address0 { O 4 vector } v19_2_0_ce0 { O 1 bit } v19_2_0_we0 { O 1 bit } v19_2_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1245 \
    name v19_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_1_3 \
    op interface \
    ports { v19_1_3_address0 { O 4 vector } v19_1_3_ce0 { O 1 bit } v19_1_3_we0 { O 1 bit } v19_1_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1246 \
    name v19_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_1_2 \
    op interface \
    ports { v19_1_2_address0 { O 4 vector } v19_1_2_ce0 { O 1 bit } v19_1_2_we0 { O 1 bit } v19_1_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1247 \
    name v19_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_1_1 \
    op interface \
    ports { v19_1_1_address0 { O 4 vector } v19_1_1_ce0 { O 1 bit } v19_1_1_we0 { O 1 bit } v19_1_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1248 \
    name v19_1_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_1_0 \
    op interface \
    ports { v19_1_0_address0 { O 4 vector } v19_1_0_ce0 { O 1 bit } v19_1_0_we0 { O 1 bit } v19_1_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1249 \
    name v19_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_0_3 \
    op interface \
    ports { v19_0_3_address0 { O 4 vector } v19_0_3_ce0 { O 1 bit } v19_0_3_we0 { O 1 bit } v19_0_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1250 \
    name v19_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_0_2 \
    op interface \
    ports { v19_0_2_address0 { O 4 vector } v19_0_2_ce0 { O 1 bit } v19_0_2_we0 { O 1 bit } v19_0_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1251 \
    name v19_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_0_1 \
    op interface \
    ports { v19_0_1_address0 { O 4 vector } v19_0_1_ce0 { O 1 bit } v19_0_1_we0 { O 1 bit } v19_0_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1252 \
    name v19_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename v19_0_0 \
    op interface \
    ports { v19_0_0_address0 { O 4 vector } v19_0_0_ce0 { O 1 bit } v19_0_0_we0 { O 1 bit } v19_0_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v19_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1254 \
    name v17_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_0 \
    op interface \
    ports { v17_0_address0 { O 8 vector } v17_0_ce0 { O 1 bit } v17_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1255 \
    name v17_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_1 \
    op interface \
    ports { v17_1_address0 { O 8 vector } v17_1_ce0 { O 1 bit } v17_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1256 \
    name v17_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_2 \
    op interface \
    ports { v17_2_address0 { O 8 vector } v17_2_ce0 { O 1 bit } v17_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1257 \
    name v17_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v17_3 \
    op interface \
    ports { v17_3_address0 { O 8 vector } v17_3_ce0 { O 1 bit } v17_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v17_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1259 \
    name v18_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_0 \
    op interface \
    ports { v18_0_address0 { O 8 vector } v18_0_ce0 { O 1 bit } v18_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1260 \
    name v18_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_1 \
    op interface \
    ports { v18_1_address0 { O 8 vector } v18_1_ce0 { O 1 bit } v18_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1261 \
    name v18_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_2 \
    op interface \
    ports { v18_2_address0 { O 8 vector } v18_2_ce0 { O 1 bit } v18_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1262 \
    name v18_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v18_3 \
    op interface \
    ports { v18_3_address0 { O 8 vector } v18_3_ce0 { O 1 bit } v18_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v18_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name v19_3_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_3_3_load \
    op interface \
    ports { v19_3_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name v19_3_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_3_2_load \
    op interface \
    ports { v19_3_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name v19_3_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_3_1_load \
    op interface \
    ports { v19_3_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name v19_3_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_3_0_load \
    op interface \
    ports { v19_3_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name v19_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_2_3_load \
    op interface \
    ports { v19_2_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name v19_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_2_2_load \
    op interface \
    ports { v19_2_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name v19_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_2_1_load \
    op interface \
    ports { v19_2_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name v19_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_2_0_load \
    op interface \
    ports { v19_2_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name v19_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_1_3_load \
    op interface \
    ports { v19_1_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name v19_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_1_2_load \
    op interface \
    ports { v19_1_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name v19_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_1_1_load \
    op interface \
    ports { v19_1_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name v19_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_1_0_load \
    op interface \
    ports { v19_1_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name v19_0_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_0_3_load \
    op interface \
    ports { v19_0_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name v19_0_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_0_2_load \
    op interface \
    ports { v19_0_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name v19_0_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_0_1_load \
    op interface \
    ports { v19_0_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name v19_0_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_v19_0_0_load \
    op interface \
    ports { v19_0_0_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name empty_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_101 \
    op interface \
    ports { empty_101 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1253 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1258 \
    name zext_ln80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln80 \
    op interface \
    ports { zext_ln80 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName Bert_layer_flow_control_loop_pipe_sequential_init_U
set CompName Bert_layer_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix Bert_layer_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


