#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e92d8d8b5a0 .scope module, "behavior_bitnet_accelerator" "behavior_bitnet_accelerator" 2 326;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1ae018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8d85380_0 .net "clk", 0 0, o0x72261a1ae018;  0 drivers
v0x5e92d8dbe760_0 .var "done", 0 0;
o0x72261a1ae078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dbe820_0 .net "input_data", 31 0, o0x72261a1ae078;  0 drivers
v0x5e92d8dbe8e0_0 .var "output_data", 31 0;
o0x72261a1ae0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbe9c0_0 .net "rst_n", 0 0, o0x72261a1ae0d8;  0 drivers
o0x72261a1ae108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbea80_0 .net "trigger", 0 0, o0x72261a1ae108;  0 drivers
E_0x5e92d8d6e9e0/0 .event negedge, v0x5e92d8dbe9c0_0;
E_0x5e92d8d6e9e0/1 .event posedge, v0x5e92d8d85380_0;
E_0x5e92d8d6e9e0 .event/or E_0x5e92d8d6e9e0/0, E_0x5e92d8d6e9e0/1;
S_0x5e92d8d8b730 .scope module, "behavior_host_interface" "behavior_host_interface" 2 298;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1ae258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbec40_0 .net "clk", 0 0, o0x72261a1ae258;  0 drivers
v0x5e92d8dbed20_0 .var "done", 0 0;
o0x72261a1ae2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dbede0_0 .net "input_data", 31 0, o0x72261a1ae2b8;  0 drivers
v0x5e92d8dbeea0_0 .var "output_data", 31 0;
o0x72261a1ae318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbef80_0 .net "rst_n", 0 0, o0x72261a1ae318;  0 drivers
o0x72261a1ae348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbf090_0 .net "trigger", 0 0, o0x72261a1ae348;  0 drivers
E_0x5e92d8d8f6e0/0 .event negedge, v0x5e92d8dbef80_0;
E_0x5e92d8d8f6e0/1 .event posedge, v0x5e92d8dbec40_0;
E_0x5e92d8d8f6e0 .event/or E_0x5e92d8d8f6e0/0, E_0x5e92d8d8f6e0/1;
S_0x5e92d8d7ee50 .scope module, "behavior_ternary_add" "behavior_ternary_add" 2 186;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1ae498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbf250_0 .net "clk", 0 0, o0x72261a1ae498;  0 drivers
v0x5e92d8dbf330_0 .var "done", 0 0;
o0x72261a1ae4f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dbf3f0_0 .net "input_data", 31 0, o0x72261a1ae4f8;  0 drivers
v0x5e92d8dbf4b0_0 .var "output_data", 31 0;
o0x72261a1ae558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbf590_0 .net "rst_n", 0 0, o0x72261a1ae558;  0 drivers
o0x72261a1ae588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbf6a0_0 .net "trigger", 0 0, o0x72261a1ae588;  0 drivers
E_0x5e92d8d8fb50/0 .event negedge, v0x5e92d8dbf590_0;
E_0x5e92d8d8fb50/1 .event posedge, v0x5e92d8dbf250_0;
E_0x5e92d8d8fb50 .event/or E_0x5e92d8d8fb50/0, E_0x5e92d8d8fb50/1;
S_0x5e92d8d7efe0 .scope module, "behavior_ternary_alu" "behavior_ternary_alu" 2 214;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1ae6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbf860_0 .net "clk", 0 0, o0x72261a1ae6d8;  0 drivers
v0x5e92d8dbf940_0 .var "done", 0 0;
o0x72261a1ae738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dbfa00_0 .net "input_data", 31 0, o0x72261a1ae738;  0 drivers
v0x5e92d8dbfac0_0 .var "output_data", 31 0;
o0x72261a1ae798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbfba0_0 .net "rst_n", 0 0, o0x72261a1ae798;  0 drivers
o0x72261a1ae7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbfcb0_0 .net "trigger", 0 0, o0x72261a1ae7c8;  0 drivers
E_0x5e92d8d8f070/0 .event negedge, v0x5e92d8dbfba0_0;
E_0x5e92d8d8f070/1 .event posedge, v0x5e92d8dbf860_0;
E_0x5e92d8d8f070 .event/or E_0x5e92d8d8f070/0, E_0x5e92d8d8f070/1;
S_0x5e92d8d82020 .scope module, "behavior_ternary_and" "behavior_ternary_and" 2 158;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1ae918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dbfe70_0 .net "clk", 0 0, o0x72261a1ae918;  0 drivers
v0x5e92d8dbff50_0 .var "done", 0 0;
o0x72261a1ae978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dc0010_0 .net "input_data", 31 0, o0x72261a1ae978;  0 drivers
v0x5e92d8dc00d0_0 .var "output_data", 31 0;
o0x72261a1ae9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc01b0_0 .net "rst_n", 0 0, o0x72261a1ae9d8;  0 drivers
o0x72261a1aea08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc02c0_0 .net "trigger", 0 0, o0x72261a1aea08;  0 drivers
E_0x5e92d8d8f2c0/0 .event negedge, v0x5e92d8dc01b0_0;
E_0x5e92d8d8f2c0/1 .event posedge, v0x5e92d8dbfe70_0;
E_0x5e92d8d8f2c0 .event/or E_0x5e92d8d8f2c0/0, E_0x5e92d8d8f2c0/1;
S_0x5e92d8d82200 .scope module, "behavior_ternary_memory" "behavior_ternary_memory" 2 242;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1aeb58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc0480_0 .net "clk", 0 0, o0x72261a1aeb58;  0 drivers
v0x5e92d8dc0560_0 .var "done", 0 0;
o0x72261a1aebb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dc0620_0 .net "input_data", 31 0, o0x72261a1aebb8;  0 drivers
v0x5e92d8dc06e0_0 .var "output_data", 31 0;
o0x72261a1aec18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc07c0_0 .net "rst_n", 0 0, o0x72261a1aec18;  0 drivers
o0x72261a1aec48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc08d0_0 .net "trigger", 0 0, o0x72261a1aec48;  0 drivers
E_0x5e92d8d8fe80/0 .event negedge, v0x5e92d8dc07c0_0;
E_0x5e92d8d8fe80/1 .event posedge, v0x5e92d8dc0480_0;
E_0x5e92d8d8fe80 .event/or E_0x5e92d8d8fe80/0, E_0x5e92d8d8fe80/1;
S_0x5e92d8d7bc80 .scope module, "behavior_ternary_not" "behavior_ternary_not" 2 130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1aed98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc0ad0_0 .net "clk", 0 0, o0x72261a1aed98;  0 drivers
v0x5e92d8dc0bb0_0 .var "done", 0 0;
o0x72261a1aedf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dc0c70_0 .net "input_data", 31 0, o0x72261a1aedf8;  0 drivers
v0x5e92d8dc0d30_0 .var "output_data", 31 0;
o0x72261a1aee58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc0e10_0 .net "rst_n", 0 0, o0x72261a1aee58;  0 drivers
o0x72261a1aee88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc0f20_0 .net "trigger", 0 0, o0x72261a1aee88;  0 drivers
E_0x5e92d8d5b350/0 .event negedge, v0x5e92d8dc0e10_0;
E_0x5e92d8d5b350/1 .event posedge, v0x5e92d8dc0ad0_0;
E_0x5e92d8d5b350 .event/or E_0x5e92d8d5b350/0, E_0x5e92d8d5b350/1;
S_0x5e92d8d7beb0 .scope module, "behavior_ternary_simd_unit" "behavior_ternary_simd_unit" 2 270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 32 "input_data";
    .port_info 4 /OUTPUT 32 "output_data";
    .port_info 5 /OUTPUT 1 "done";
o0x72261a1aefd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc1120_0 .net "clk", 0 0, o0x72261a1aefd8;  0 drivers
v0x5e92d8dc1200_0 .var "done", 0 0;
o0x72261a1af038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e92d8dc12c0_0 .net "input_data", 31 0, o0x72261a1af038;  0 drivers
v0x5e92d8dc1380_0 .var "output_data", 31 0;
o0x72261a1af098 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc1460_0 .net "rst_n", 0 0, o0x72261a1af098;  0 drivers
o0x72261a1af0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e92d8dc1570_0 .net "trigger", 0 0, o0x72261a1af0c8;  0 drivers
E_0x5e92d8d6ec60/0 .event negedge, v0x5e92d8dc1460_0;
E_0x5e92d8d6ec60/1 .event posedge, v0x5e92d8dc1120_0;
E_0x5e92d8d6ec60 .event/or E_0x5e92d8d6ec60/0, E_0x5e92d8d6ec60/1;
S_0x5e92d8d851f0 .scope module, "trinity_fpga_mvp_tb" "trinity_fpga_mvp_tb" 2 354;
 .timescale -9 -12;
v0x5e92d8dc3010_0 .var "clk", 0 0;
v0x5e92d8dc3100_0 .var "data_in", 31 0;
v0x5e92d8dc31d0_0 .net "data_out", 31 0, v0x5e92d8dc25b0_0;  1 drivers
v0x5e92d8dc32d0_0 .net "ready", 0 0, L_0x5e92d8dd3820;  1 drivers
v0x5e92d8dc33a0_0 .var "rst_n", 0 0;
v0x5e92d8dc3440_0 .var "valid_in", 0 0;
v0x5e92d8dc3510_0 .net "valid_out", 0 0, v0x5e92d8dc2e30_0;  1 drivers
E_0x5e92d8d6e460 .event posedge, v0x5e92d8dc2430_0;
S_0x5e92d8dc1770 .scope module, "dut" "trinity_fpga_mvp_top" 2 366, 2 57 0, S_0x5e92d8d851f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5e92d8d99d20 .param/l "DONE" 1 2 70, C4<010>;
P_0x5e92d8d99d60 .param/l "IDLE" 1 2 68, C4<000>;
P_0x5e92d8d99da0 .param/l "PROCESS" 1 2 69, C4<001>;
L_0x72261a165180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc2330_0 .net/2u *"_ivl_0", 2 0, L_0x72261a165180;  1 drivers
v0x5e92d8dc2430_0 .net "clk", 0 0, v0x5e92d8dc3010_0;  1 drivers
v0x5e92d8dc24f0_0 .net "data_in", 31 0, v0x5e92d8dc3100_0;  1 drivers
v0x5e92d8dc25b0_0 .var "data_out", 31 0;
v0x5e92d8dc2690_0 .var "next_state", 2 0;
L_0x72261a165018 .functor BUFT 1, C4<0011111111111001111000110111011110011011100101111111010010101000>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc27c0_0 .net "phi", 63 0, L_0x72261a165018;  1 drivers
L_0x72261a1650a8 .functor BUFT 1, C4<0011111111011000011100100010110100001110010101100000010000011001>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc2880_0 .net "phi_inv_sq", 63 0, L_0x72261a1650a8;  1 drivers
L_0x72261a165060 .functor BUFT 1, C4<0100000000000100111100011011101111001101110010111111001001010100>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc2920_0 .net "phi_sq", 63 0, L_0x72261a165060;  1 drivers
L_0x72261a165138 .functor BUFT 1, C4<00000000000000000000001111100111>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc29c0_0 .net "phoenix", 31 0, L_0x72261a165138;  1 drivers
v0x5e92d8dc2a60_0 .net "ready", 0 0, L_0x5e92d8dd3820;  alias, 1 drivers
v0x5e92d8dc2b00_0 .net "rst_n", 0 0, v0x5e92d8dc33a0_0;  1 drivers
v0x5e92d8dc2bc0_0 .var "state", 2 0;
L_0x72261a1650f0 .functor BUFT 1, C4<0100000000001000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e92d8dc2ca0_0 .net "trinity", 63 0, L_0x72261a1650f0;  1 drivers
v0x5e92d8dc2d90_0 .net "valid_in", 0 0, v0x5e92d8dc3440_0;  1 drivers
v0x5e92d8dc2e30_0 .var "valid_out", 0 0;
E_0x5e92d8dc1b20/0 .event negedge, v0x5e92d8dc2b00_0;
E_0x5e92d8dc1b20/1 .event posedge, v0x5e92d8dc2430_0;
E_0x5e92d8dc1b20 .event/or E_0x5e92d8dc1b20/0, E_0x5e92d8dc1b20/1;
E_0x5e92d8dc1b80 .event anyedge, v0x5e92d8dc2bc0_0, v0x5e92d8dc2d90_0;
L_0x5e92d8dd3820 .cmp/eq 3, v0x5e92d8dc2bc0_0, L_0x72261a165180;
S_0x5e92d8dc1be0 .scope module, "sacred_inst" "trinity_fpga_mvp_sacred_constants" 2 79, 2 20 0, S_0x5e92d8dc1770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "phi";
    .port_info 1 /OUTPUT 64 "phi_sq";
    .port_info 2 /OUTPUT 64 "phi_inv_sq";
    .port_info 3 /OUTPUT 64 "trinity";
    .port_info 4 /OUTPUT 32 "phoenix";
v0x5e92d8dc1de0_0 .net "phi", 63 0, L_0x72261a165018;  alias, 1 drivers
v0x5e92d8dc1ee0_0 .net "phi_inv_sq", 63 0, L_0x72261a1650a8;  alias, 1 drivers
v0x5e92d8dc1fc0_0 .net "phi_sq", 63 0, L_0x72261a165060;  alias, 1 drivers
v0x5e92d8dc2080_0 .net "phoenix", 31 0, L_0x72261a165138;  alias, 1 drivers
v0x5e92d8dc2160_0 .net "trinity", 63 0, L_0x72261a1650f0;  alias, 1 drivers
    .scope S_0x5e92d8d8b5a0;
T_0 ;
    %wait E_0x5e92d8d6e9e0;
    %load/vec4 v0x5e92d8dbe9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dbe8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbe760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e92d8dbea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5e92d8dbe820_0;
    %assign/vec4 v0x5e92d8dbe8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dbe760_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbe760_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e92d8d8b730;
T_1 ;
    %wait E_0x5e92d8d8f6e0;
    %load/vec4 v0x5e92d8dbef80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dbeea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbed20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e92d8dbf090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5e92d8dbede0_0;
    %assign/vec4 v0x5e92d8dbeea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dbed20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbed20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e92d8d7ee50;
T_2 ;
    %wait E_0x5e92d8d8fb50;
    %load/vec4 v0x5e92d8dbf590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dbf4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbf330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e92d8dbf6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5e92d8dbf3f0_0;
    %assign/vec4 v0x5e92d8dbf4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dbf330_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbf330_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e92d8d7efe0;
T_3 ;
    %wait E_0x5e92d8d8f070;
    %load/vec4 v0x5e92d8dbfba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dbfac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbf940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e92d8dbfcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e92d8dbfa00_0;
    %assign/vec4 v0x5e92d8dbfac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dbf940_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbf940_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e92d8d82020;
T_4 ;
    %wait E_0x5e92d8d8f2c0;
    %load/vec4 v0x5e92d8dc01b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dc00d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbff50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e92d8dc02c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5e92d8dc0010_0;
    %assign/vec4 v0x5e92d8dc00d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dbff50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dbff50_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e92d8d82200;
T_5 ;
    %wait E_0x5e92d8d8fe80;
    %load/vec4 v0x5e92d8dc07c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dc06e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc0560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e92d8dc08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5e92d8dc0620_0;
    %assign/vec4 v0x5e92d8dc06e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dc0560_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc0560_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e92d8d7bc80;
T_6 ;
    %wait E_0x5e92d8d5b350;
    %load/vec4 v0x5e92d8dc0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dc0d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc0bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e92d8dc0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5e92d8dc0c70_0;
    %assign/vec4 v0x5e92d8dc0d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dc0bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc0bb0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e92d8d7beb0;
T_7 ;
    %wait E_0x5e92d8d6ec60;
    %load/vec4 v0x5e92d8dc1460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dc1380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc1200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5e92d8dc1570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5e92d8dc12c0_0;
    %assign/vec4 v0x5e92d8dc1380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e92d8dc1200_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc1200_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e92d8dc1770;
T_8 ;
    %wait E_0x5e92d8dc1b20;
    %load/vec4 v0x5e92d8dc2b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e92d8dc2bc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e92d8dc2690_0;
    %assign/vec4 v0x5e92d8dc2bc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e92d8dc1770;
T_9 ;
    %wait E_0x5e92d8dc1b80;
    %load/vec4 v0x5e92d8dc2bc0_0;
    %store/vec4 v0x5e92d8dc2690_0, 0, 3;
    %load/vec4 v0x5e92d8dc2bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e92d8dc2690_0, 0, 3;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5e92d8dc2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e92d8dc2690_0, 0, 3;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e92d8dc2690_0, 0, 3;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e92d8dc2690_0, 0, 3;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e92d8dc1770;
T_10 ;
    %wait E_0x5e92d8dc1b20;
    %load/vec4 v0x5e92d8dc2b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e92d8dc25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e92d8dc2e30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e92d8dc2bc0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5e92d8dc2e30_0, 0;
    %load/vec4 v0x5e92d8dc2bc0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5e92d8dc24f0_0;
    %load/vec4 v0x5e92d8dc29c0_0;
    %xor;
    %assign/vec4 v0x5e92d8dc25b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e92d8d851f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e92d8dc3010_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5e92d8d851f0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x5e92d8dc3010_0;
    %inv;
    %store/vec4 v0x5e92d8dc3010_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e92d8d851f0;
T_13 ;
    %vpi_call 2 383 "$dumpfile", "trinity_fpga_mvp.vcd" {0 0 0};
    %vpi_call 2 384 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e92d8d851f0 {0 0 0};
    %vpi_call 2 385 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call 2 386 "$display", "trinity_fpga_mvp Testbench - \317\206\302\262 + 1/\317\206\302\262 = 3" {0 0 0};
    %vpi_call 2 387 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e92d8dc33a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e92d8dc3100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e92d8dc3440_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e92d8dc33a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 400 "$display", "Test 1: Basic operation" {0 0 0};
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5e92d8dc3100_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e92d8dc3440_0, 0, 1;
    %wait E_0x5e92d8d6e460;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e92d8dc3440_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x5e92d8dc3510_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x5e92d8dc31d0_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 2 409 "$display", "  PASS: Output valid, data = %h", v0x5e92d8dc31d0_0 {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 411 "$display", "  FAIL: Output not valid" {0 0 0};
T_13.1 ;
    %vpi_call 2 414 "$display", "Golden Identity: \317\206\302\262 + 1/\317\206\302\262 = 3 \342\234\223" {0 0 0};
    %vpi_call 2 415 "$display", "PHOENIX = 999 \342\234\223" {0 0 0};
    %vpi_call 2 417 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call 2 418 "$display", "Testbench complete" {0 0 0};
    %vpi_call 2 419 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "trinity_fpga_mvp.v";
