vhdl xil_defaultlib  \
"../../../bd/Block_Diagram/ip/Block_Diagram_blinky_0_1/sim/Block_Diagram_blinky_0_1.vhd" \
"../../../bd/Block_Diagram/ip/Block_Diagram_TX_Hello_UART_0_0/sim/Block_Diagram_TX_Hello_UART_0_0.vhd" \
"../../../bd/Block_Diagram/ip/Block_Diagram_I2C_user_logic_0_0/sim/Block_Diagram_I2C_user_logic_0_0.vhd" \
"../../../bd/Block_Diagram/ip/Block_Diagram_lcd_user_0_0/sim/Block_Diagram_lcd_user_0_0.vhd" \
"../../../bd/Block_Diagram/sim/Block_Diagram.vhd" \

nosort
