TimeQuest Timing Analyzer report for Coursework
Sat May 04 15:47:33 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'c'
 12. Slow Model Hold: 'c'
 13. Slow Model Recovery: 'c'
 14. Slow Model Removal: 'c'
 15. Slow Model Minimum Pulse Width: 'c'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'c'
 28. Fast Model Hold: 'c'
 29. Fast Model Recovery: 'c'
 30. Fast Model Removal: 'c'
 31. Fast Model Minimum Pulse Width: 'c'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Coursework                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; c          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { c }   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 334.22 MHz ; 334.22 MHz      ; c          ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.992 ; -31.065       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -3.093 ; -31.483       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -5.648 ; -27.619       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -0.893 ; -8.083        ;
+-------+--------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.941 ; -58.333               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'c'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.992 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.032      ;
; -1.992 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.032      ;
; -1.991 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.031      ;
; -1.991 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.031      ;
; -1.990 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.030      ;
; -1.989 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.029      ;
; -1.968 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.008      ;
; -1.968 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.008      ;
; -1.967 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.007      ;
; -1.967 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.007      ;
; -1.966 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.006      ;
; -1.965 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 3.005      ;
; -1.838 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.878      ;
; -1.838 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.878      ;
; -1.837 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.877      ;
; -1.837 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.877      ;
; -1.836 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.876      ;
; -1.836 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.876      ;
; -1.835 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.875      ;
; -1.814 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.854      ;
; -1.814 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.854      ;
; -1.813 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.853      ;
; -1.813 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.853      ;
; -1.812 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.852      ;
; -1.812 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.852      ;
; -1.811 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.851      ;
; -1.808 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.848      ;
; -1.808 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.848      ;
; -1.807 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.847      ;
; -1.807 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.847      ;
; -1.806 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.846      ;
; -1.805 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.845      ;
; -1.670 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.710      ;
; -1.654 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.694      ;
; -1.654 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.694      ;
; -1.653 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.693      ;
; -1.653 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.693      ;
; -1.652 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.692      ;
; -1.652 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.692      ;
; -1.651 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.691      ;
; -1.635 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.675      ;
; -1.635 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.675      ;
; -1.634 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.674      ;
; -1.634 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.674      ;
; -1.633 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.673      ;
; -1.632 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.672      ;
; -1.586 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.626      ;
; -1.562 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.602      ;
; -1.481 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.521      ;
; -1.481 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.521      ;
; -1.480 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.520      ;
; -1.479 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.519      ;
; -1.479 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.519      ;
; -1.479 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.519      ;
; -1.479 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.519      ;
; -1.478 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.518      ;
; -1.478 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.518      ;
; -1.477 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.517      ;
; -1.402 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.442      ;
; -1.326 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.366      ;
; -1.326 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.366      ;
; -1.325 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.365      ;
; -1.325 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.365      ;
; -1.324 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.364      ;
; -1.324 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.364      ;
; -1.323 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.363      ;
; -1.229 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.269      ;
; -1.185 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.225      ;
; -1.143 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.183      ;
; -1.099 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.139      ;
; -1.057 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.097      ;
; -1.013 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.053      ;
; -1.013 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.053      ;
; -1.004 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.044      ;
; -1.000 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.040      ;
; -0.995 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 2.035      ;
; -0.994 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 2.034      ;
; -0.971 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.011      ;
; -0.971 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.011      ;
; -0.927 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.967      ;
; -0.927 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.967      ;
; -0.892 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.932      ;
; -0.885 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.925      ;
; -0.871 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.911      ;
; -0.760 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.800      ;
; -0.760 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.800      ;
; -0.757 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.797      ;
; -0.757 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.797      ;
; -0.751 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.791      ;
; -0.742 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.782      ;
; -0.508 ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.548      ;
; -0.491 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.531      ;
; -0.491 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.531      ;
; -0.449 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.489      ;
; -0.448 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.488      ;
; -0.032 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.072      ;
; -0.004 ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 1.000        ; 0.000      ; 1.044      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'c'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.093 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 1.772      ;
; -2.707 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.158      ;
; -2.673 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.192      ;
; -2.614 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.251      ;
; -2.590 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.275      ;
; -2.583 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 2.282      ;
; -2.548 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.317      ;
; -2.531 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 2.334      ;
; -2.345 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.520      ;
; -2.268 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 2.597      ;
; -1.864 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 3.001      ;
; -1.605 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 4.559      ; 3.260      ;
; -1.209 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 3.656      ;
; -1.038 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 3.827      ;
; -1.029 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 3.836      ;
; -0.977 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 2.842      ;
; -0.856 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.009      ;
; -0.853 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.966      ;
; -0.786 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.079      ;
; -0.737 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.128      ;
; -0.727 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.092      ;
; -0.715 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.104      ;
; -0.713 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.106      ;
; -0.609 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.256      ;
; -0.605 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.214      ;
; -0.605 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.214      ;
; -0.556 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.309      ;
; -0.503 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.316      ;
; -0.499 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.320      ;
; -0.499 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.320      ;
; -0.497 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.322      ;
; -0.437 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.428      ;
; -0.342 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.523      ;
; -0.304 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.561      ;
; -0.262 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.557      ;
; -0.253 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.566      ;
; -0.251 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.568      ;
; -0.049 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 4.559      ; 4.816      ;
; 0.499  ; create_output_tact:inst12|inst4                                                                                       ; create_output_tact:inst12|inst4                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst3                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; create_output_tact:inst12|inst5                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.805      ;
; 0.738  ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 1.044      ;
; 0.766  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.072      ;
; 1.182  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.488      ;
; 1.183  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.489      ;
; 1.225  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.531      ;
; 1.242  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 1.548      ;
; 1.476  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.782      ;
; 1.485  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.791      ;
; 1.491  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.797      ;
; 1.491  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.797      ;
; 1.494  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.800      ;
; 1.494  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 1.800      ;
; 1.605  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.911      ;
; 1.619  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.925      ;
; 1.626  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 1.932      ;
; 1.661  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.967      ;
; 1.661  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.967      ;
; 1.705  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.011      ;
; 1.728  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.034      ;
; 1.729  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.035      ;
; 1.734  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.040      ;
; 1.738  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.044      ;
; 1.747  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.053      ;
; 1.747  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.053      ;
; 1.791  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.097      ;
; 1.833  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.139      ;
; 1.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.183      ;
; 1.919  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.225      ;
; 1.963  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.269      ;
; 2.057  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.363      ;
; 2.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.364      ;
; 2.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.364      ;
; 2.059  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.365      ;
; 2.059  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.365      ;
; 2.060  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.366      ;
; 2.060  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.366      ;
; 2.136  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.442      ;
; 2.211  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.517      ;
; 2.212  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.518      ;
; 2.212  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.518      ;
; 2.213  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.519      ;
; 2.213  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.519      ;
; 2.213  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.519      ;
; 2.213  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.519      ;
; 2.214  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.520      ;
; 2.214  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.520      ;
; 2.214  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.520      ;
; 2.214  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.520      ;
; 2.215  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.521      ;
; 2.215  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 2.521      ;
; 2.296  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.602      ;
; 2.320  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.626      ;
; 2.366  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.672      ;
; 2.367  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.673      ;
; 2.368  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.674      ;
; 2.368  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.674      ;
; 2.369  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 2.675      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'c'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.648 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.175      ;
; -5.648 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.175      ;
; -5.648 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.175      ;
; -5.624 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.151      ;
; -5.624 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.151      ;
; -5.624 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 3.151      ;
; -5.464 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.991      ;
; -5.464 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.991      ;
; -5.464 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.991      ;
; -5.291 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.818      ;
; -5.291 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.818      ;
; -5.291 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.818      ;
; -5.134 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.661      ;
; -5.134 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.661      ;
; -5.134 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -3.513     ; 2.661      ;
; -2.135 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.175      ;
; -2.135 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.175      ;
; -2.135 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.175      ;
; -2.135 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.175      ;
; -2.135 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.175      ;
; -2.111 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 3.151      ;
; -2.111 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 3.151      ;
; -2.111 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 3.151      ;
; -2.111 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 3.151      ;
; -2.111 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 3.151      ;
; -1.951 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.991      ;
; -1.951 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.991      ;
; -1.951 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.991      ;
; -1.951 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.991      ;
; -1.951 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.991      ;
; -1.778 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.818      ;
; -1.778 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.818      ;
; -1.778 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.818      ;
; -1.778 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.818      ;
; -1.778 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.818      ;
; -1.621 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 2.661      ;
; -1.621 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 2.661      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 0.963  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 3.590      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
; 1.627  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 3.513      ; 2.926      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'c'                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.893 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 2.926      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; -0.229 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 3.513      ; 3.590      ;
; 2.355  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.661      ;
; 2.355  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.661      ;
; 2.355  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.661      ;
; 2.355  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.661      ;
; 2.355  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.661      ;
; 2.512  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.818      ;
; 2.512  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.818      ;
; 2.512  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.818      ;
; 2.512  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.818      ;
; 2.512  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.818      ;
; 2.685  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 2.991      ;
; 2.685  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 2.991      ;
; 2.685  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 2.991      ;
; 2.685  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 2.991      ;
; 2.685  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 2.991      ;
; 2.845  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.151      ;
; 2.845  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.151      ;
; 2.845  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.151      ;
; 2.845  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.151      ;
; 2.845  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.151      ;
; 2.869  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 3.175      ;
; 2.869  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 3.175      ;
; 2.869  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 3.175      ;
; 2.869  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 3.175      ;
; 2.869  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 3.175      ;
; 5.868  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.661      ;
; 5.868  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.661      ;
; 5.868  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.661      ;
; 6.025  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.818      ;
; 6.025  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.818      ;
; 6.025  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.818      ;
; 6.198  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.991      ;
; 6.198  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.991      ;
; 6.198  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 2.991      ;
; 6.358  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.151      ;
; 6.358  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.151      ;
; 6.358  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.151      ;
; 6.382  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.175      ;
; 6.382  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.175      ;
; 6.382  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -3.513     ; 3.175      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'c'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; c     ; Rise       ; c                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst3|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst3|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst4|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst4|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst5|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst5|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; 4.720  ; 4.720  ; Fall       ; c               ;
; reset     ; c          ; -0.240 ; -0.240 ; Fall       ; c               ;
; speed     ; c          ; 3.969  ; 3.969  ; Fall       ; c               ;
; start     ; c          ; 3.628  ; 3.628  ; Fall       ; c               ;
; stop      ; c          ; 0.068  ; 0.068  ; Fall       ; c               ;
; x[*]      ; c          ; 4.774  ; 4.774  ; Fall       ; c               ;
;  x[0]     ; c          ; 4.581  ; 4.581  ; Fall       ; c               ;
;  x[1]     ; c          ; 4.201  ; 4.201  ; Fall       ; c               ;
;  x[2]     ; c          ; 3.743  ; 3.743  ; Fall       ; c               ;
;  x[3]     ; c          ; 3.745  ; 3.745  ; Fall       ; c               ;
;  x[4]     ; c          ; 4.315  ; 4.315  ; Fall       ; c               ;
;  x[5]     ; c          ; 4.489  ; 4.489  ; Fall       ; c               ;
;  x[6]     ; c          ; 4.226  ; 4.226  ; Fall       ; c               ;
;  x[7]     ; c          ; 4.706  ; 4.706  ; Fall       ; c               ;
;  x[8]     ; c          ; 4.333  ; 4.333  ; Fall       ; c               ;
;  x[9]     ; c          ; 4.774  ; 4.774  ; Fall       ; c               ;
;  x[10]    ; c          ; 4.246  ; 4.246  ; Fall       ; c               ;
;  x[11]    ; c          ; 3.750  ; 3.750  ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -4.454 ; -4.454 ; Fall       ; c               ;
; reset     ; c          ; 3.111  ; 3.111  ; Fall       ; c               ;
; speed     ; c          ; -3.703 ; -3.703 ; Fall       ; c               ;
; start     ; c          ; -3.362 ; -3.362 ; Fall       ; c               ;
; stop      ; c          ; 0.508  ; 0.508  ; Fall       ; c               ;
; x[*]      ; c          ; -3.462 ; -3.462 ; Fall       ; c               ;
;  x[0]     ; c          ; -3.619 ; -3.619 ; Fall       ; c               ;
;  x[1]     ; c          ; -3.462 ; -3.462 ; Fall       ; c               ;
;  x[2]     ; c          ; -3.477 ; -3.477 ; Fall       ; c               ;
;  x[3]     ; c          ; -3.479 ; -3.479 ; Fall       ; c               ;
;  x[4]     ; c          ; -4.049 ; -4.049 ; Fall       ; c               ;
;  x[5]     ; c          ; -4.223 ; -4.223 ; Fall       ; c               ;
;  x[6]     ; c          ; -3.960 ; -3.960 ; Fall       ; c               ;
;  x[7]     ; c          ; -4.440 ; -4.440 ; Fall       ; c               ;
;  x[8]     ; c          ; -4.067 ; -4.067 ; Fall       ; c               ;
;  x[9]     ; c          ; -4.508 ; -4.508 ; Fall       ; c               ;
;  x[10]    ; c          ; -3.980 ; -3.980 ; Fall       ; c               ;
;  x[11]    ; c          ; -3.484 ; -3.484 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 9.265  ; 9.265  ; Rise       ; c               ;
; c_M         ; c          ; 13.264 ; 13.264 ; Fall       ; c               ;
; d_s[*]      ; c          ; 8.726  ; 8.726  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 8.646  ; 8.646  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 8.264  ; 8.264  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 8.726  ; 8.726  ; Fall       ; c               ;
; data[*]     ; c          ; 9.635  ; 9.635  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[2]    ; c          ; 8.084  ; 8.084  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.273  ; 7.273  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.798  ; 7.798  ; Fall       ; c               ;
;  data[6]    ; c          ; 8.094  ; 8.094  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.607  ; 7.607  ; Fall       ; c               ;
;  data[8]    ; c          ; 8.447  ; 8.447  ; Fall       ; c               ;
;  data[9]    ; c          ; 8.499  ; 8.499  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.728  ; 7.728  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.357  ; 7.357  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.747  ; 7.747  ; Fall       ; c               ;
;  data[13]   ; c          ; 9.635  ; 9.635  ; Fall       ; c               ;
; ready       ; c          ; 12.691 ; 12.691 ; Fall       ; c               ;
; serial_code ; c          ; 11.992 ; 11.992 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 9.265  ; 9.265  ; Rise       ; c               ;
; c_M         ; c          ; 9.265  ; 9.265  ; Fall       ; c               ;
; d_s[*]      ; c          ; 8.264  ; 8.264  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 8.646  ; 8.646  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 8.264  ; 8.264  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 8.726  ; 8.726  ; Fall       ; c               ;
; data[*]     ; c          ; 7.273  ; 7.273  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[2]    ; c          ; 8.084  ; 8.084  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.273  ; 7.273  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.798  ; 7.798  ; Fall       ; c               ;
;  data[6]    ; c          ; 8.094  ; 8.094  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.607  ; 7.607  ; Fall       ; c               ;
;  data[8]    ; c          ; 8.447  ; 8.447  ; Fall       ; c               ;
;  data[9]    ; c          ; 8.499  ; 8.499  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.728  ; 7.728  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.357  ; 7.357  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.747  ; 7.747  ; Fall       ; c               ;
;  data[13]   ; c          ; 8.475  ; 8.475  ; Fall       ; c               ;
; ready       ; c          ; 12.334 ; 12.334 ; Fall       ; c               ;
; serial_code ; c          ; 9.658  ; 9.658  ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 9.403 ; 9.403 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 7.398 ; 7.398 ;    ;
+------------+-------------+----+-------+-------+----+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -0.018 ; -0.100        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.008 ; -10.750       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -1.519 ; -5.497        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; c     ; -0.293 ; -2.883        ;
+-------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; c     ; -1.380 ; -39.380               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'c'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.018 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.050      ;
; -0.017 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.049      ;
; -0.017 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.049      ;
; -0.016 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.048      ;
; -0.015 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.047      ;
; -0.008 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.040      ;
; -0.007 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.039      ;
; -0.006 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.038      ;
; -0.005 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.037      ;
; 0.027  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.005      ;
; 0.027  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.005      ;
; 0.028  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.004      ;
; 0.028  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 1.004      ;
; 0.028  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.004      ;
; 0.029  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.003      ;
; 0.029  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 1.003      ;
; 0.037  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.995      ;
; 0.037  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.995      ;
; 0.038  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.994      ;
; 0.038  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.994      ;
; 0.038  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.994      ;
; 0.039  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.993      ;
; 0.039  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.993      ;
; 0.063  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.969      ;
; 0.064  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.968      ;
; 0.065  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.967      ;
; 0.066  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.966      ;
; 0.108  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.924      ;
; 0.108  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.924      ;
; 0.109  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.923      ;
; 0.110  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.922      ;
; 0.110  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.922      ;
; 0.114  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.918      ;
; 0.115  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.917      ;
; 0.115  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.917      ;
; 0.115  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.917      ;
; 0.116  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.916      ;
; 0.117  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.915      ;
; 0.158  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.874      ;
; 0.159  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.873      ;
; 0.159  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.873      ;
; 0.159  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.873      ;
; 0.160  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.872      ;
; 0.160  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.872      ;
; 0.161  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.871      ;
; 0.161  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.871      ;
; 0.168  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.864      ;
; 0.186  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.846      ;
; 0.187  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.845      ;
; 0.187  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.845      ;
; 0.188  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.844      ;
; 0.189  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.843      ;
; 0.231  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.801      ;
; 0.231  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.801      ;
; 0.232  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.800      ;
; 0.232  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.800      ;
; 0.232  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.800      ;
; 0.233  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.799      ;
; 0.233  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.799      ;
; 0.239  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.793      ;
; 0.273  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.759      ;
; 0.290  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.742      ;
; 0.297  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.735      ;
; 0.308  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.724      ;
; 0.332  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.700      ;
; 0.342  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.690      ;
; 0.343  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.689      ;
; 0.355  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.677      ;
; 0.356  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.676      ;
; 0.357  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.675      ;
; 0.361  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.671      ;
; 0.367  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.665      ;
; 0.367  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.665      ;
; 0.377  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.655      ;
; 0.378  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.654      ;
; 0.388  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.644      ;
; 0.389  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.643      ;
; 0.399  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.633      ;
; 0.420  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.612      ;
; 0.422  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.610      ;
; 0.423  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.609      ;
; 0.424  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.608      ;
; 0.424  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.608      ;
; 0.435  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 0.000      ; 0.597      ;
; 0.451  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 0.000      ; 0.581      ;
; 0.507  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 0.525      ;
; 0.507  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 0.525      ;
; 0.515  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 0.517      ;
; 0.516  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 0.516      ;
; 0.631  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 0.401      ;
; 0.642  ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 1.000        ; 0.000      ; 0.390      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'c'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.008 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.605      ;
; -0.889 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.724      ;
; -0.884 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.729      ;
; -0.876 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.737      ;
; -0.863 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 0.750      ;
; -0.862 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.751      ;
; -0.840 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.773      ;
; -0.836 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 0.777      ;
; -0.797 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.816      ;
; -0.759 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 0.854      ;
; -0.622 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 0.991      ;
; -0.551 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 1.461      ; 1.062      ;
; -0.482 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.001      ;
; -0.481 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.002      ;
; -0.467 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.146      ;
; -0.452 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.031      ;
; -0.448 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.035      ;
; -0.443 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.040      ;
; -0.421 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.192      ;
; -0.416 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.067      ;
; -0.415 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.068      ;
; -0.415 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.198      ;
; -0.365 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.248      ;
; -0.355 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.128      ;
; -0.352 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.131      ;
; -0.351 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.132      ;
; -0.351 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.262      ;
; -0.349 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.134      ;
; -0.339 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.274      ;
; -0.301 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.312      ;
; -0.285 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.198      ;
; -0.284 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.199      ;
; -0.284 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.199      ;
; -0.284 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.329      ;
; -0.256 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.357      ;
; -0.218 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.395      ;
; -0.216 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.397      ;
; -0.139 ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.461      ; 1.474      ;
; 0.215  ; create_output_tact:inst12|inst4                                                                                       ; create_output_tact:inst12|inst4                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst3                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; create_output_tact:inst12|inst5                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; create_output_tact:inst12|inst3                                                                                       ; create_output_tact:inst12|inst5                                                                                       ; c            ; c           ; 0.000        ; 0.000      ; 0.390      ;
; 0.249  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.401      ;
; 0.364  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.517      ;
; 0.373  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.525      ;
; 0.429  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.581      ;
; 0.445  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.597      ;
; 0.456  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.608      ;
; 0.456  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.610      ;
; 0.460  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.612      ;
; 0.481  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.633      ;
; 0.491  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.643      ;
; 0.492  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.644      ;
; 0.502  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.655      ;
; 0.513  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.665      ;
; 0.519  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.671      ;
; 0.523  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.675      ;
; 0.524  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.676      ;
; 0.525  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.677      ;
; 0.537  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.690      ;
; 0.548  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.700      ;
; 0.572  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 0.724      ;
; 0.583  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.735      ;
; 0.590  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.742      ;
; 0.607  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 0.759      ;
; 0.641  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.793      ;
; 0.647  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.799      ;
; 0.648  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.800      ;
; 0.649  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.801      ;
; 0.649  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.801      ;
; 0.691  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.843      ;
; 0.692  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.844      ;
; 0.693  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.845      ;
; 0.693  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.845      ;
; 0.693  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.845      ;
; 0.694  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.846      ;
; 0.712  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.864      ;
; 0.719  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.871      ;
; 0.719  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.871      ;
; 0.720  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.872      ;
; 0.720  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.872      ;
; 0.721  ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.873      ;
; 0.721  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.873      ;
; 0.721  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 0.000      ; 0.873      ;
; 0.722  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.874      ;
; 0.763  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.915      ;
; 0.764  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.916      ;
; 0.765  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.917      ;
; 0.765  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 0.000      ; 0.917      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'c'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.519 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.220      ;
; -1.519 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.220      ;
; -1.519 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.220      ;
; -1.509 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.210      ;
; -1.509 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.210      ;
; -1.509 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.210      ;
; -1.438 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.139      ;
; -1.438 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.139      ;
; -1.438 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.139      ;
; -1.387 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.088      ;
; -1.387 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.088      ;
; -1.387 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.088      ;
; -1.328 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.029      ;
; -1.328 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.029      ;
; -1.328 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 1.000        ; -1.331     ; 1.029      ;
; -0.188 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.220      ;
; -0.178 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.210      ;
; -0.178 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.210      ;
; -0.107 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.139      ;
; -0.107 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.139      ;
; -0.107 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.139      ;
; -0.107 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.139      ;
; -0.107 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.139      ;
; -0.056 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; -0.056 ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.088      ;
; 0.003  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 1.000        ; 0.000      ; 1.029      ;
; 0.003  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 1.000        ; 0.000      ; 1.029      ;
; 0.003  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 1.000        ; 0.000      ; 1.029      ;
; 0.003  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 1.000        ; 0.000      ; 1.029      ;
; 0.003  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 1.000        ; 0.000      ; 1.029      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 0.984  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.379      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
; 1.173  ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 1.000        ; 1.331      ; 1.190      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'c'                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.293 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.190      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; -0.104 ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ; c            ; c           ; 0.000        ; 1.331      ; 1.379      ;
; 0.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.029      ;
; 0.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.029      ;
; 0.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.029      ;
; 0.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.029      ;
; 0.877  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.029      ;
; 0.936  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.936  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.088      ;
; 0.987  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.139      ;
; 0.987  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.139      ;
; 0.987  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.139      ;
; 0.987  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.139      ;
; 0.987  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.139      ;
; 1.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.210      ;
; 1.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.210      ;
; 1.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.210      ;
; 1.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.210      ;
; 1.058  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.210      ;
; 1.068  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; c            ; c           ; 0.000        ; 0.000      ; 1.220      ;
; 1.068  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; c            ; c           ; 0.000        ; 0.000      ; 1.220      ;
; 1.068  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; c            ; c           ; 0.000        ; 0.000      ; 1.220      ;
; 1.068  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; c            ; c           ; 0.000        ; 0.000      ; 1.220      ;
; 1.068  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; c            ; c           ; 0.000        ; 0.000      ; 1.220      ;
; 2.208  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.029      ;
; 2.208  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.029      ;
; 2.208  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.029      ;
; 2.267  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.088      ;
; 2.267  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.088      ;
; 2.267  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.088      ;
; 2.318  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.139      ;
; 2.318  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.139      ;
; 2.318  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.139      ;
; 2.389  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.210      ;
; 2.389  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.210      ;
; 2.389  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.210      ;
; 2.399  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.220      ;
; 2.399  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.220      ;
; 2.399  ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; c            ; c           ; 0.000        ; -1.331     ; 1.220      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'c'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; c     ; Rise       ; c                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst3                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst4                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_output_tact:inst12|inst5                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; create_ready_signal_reg:inst16|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~_emulated                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg0:inst17|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]~_emulated                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg1:inst19|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; c     ; Fall       ; lpm_shiftreg2:inst20|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c|combout                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c|combout                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|inclk[0]                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Rise       ; c~clkctrl|outclk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Rise       ; c~clkctrl|outclk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst3|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst3|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst4|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst4|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst5|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst5|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]|datad                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst12|inst|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; c     ; Fall       ; inst16|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; 2.244  ; 2.244  ; Fall       ; c               ;
; reset     ; c          ; -0.496 ; -0.496 ; Fall       ; c               ;
; speed     ; c          ; 2.209  ; 2.209  ; Fall       ; c               ;
; start     ; c          ; 2.047  ; 2.047  ; Fall       ; c               ;
; stop      ; c          ; 0.755  ; 0.755  ; Fall       ; c               ;
; x[*]      ; c          ; 2.230  ; 2.230  ; Fall       ; c               ;
;  x[0]     ; c          ; 2.107  ; 2.107  ; Fall       ; c               ;
;  x[1]     ; c          ; 2.050  ; 2.050  ; Fall       ; c               ;
;  x[2]     ; c          ; 1.826  ; 1.826  ; Fall       ; c               ;
;  x[3]     ; c          ; 1.829  ; 1.829  ; Fall       ; c               ;
;  x[4]     ; c          ; 2.054  ; 2.054  ; Fall       ; c               ;
;  x[5]     ; c          ; 2.047  ; 2.047  ; Fall       ; c               ;
;  x[6]     ; c          ; 1.978  ; 1.978  ; Fall       ; c               ;
;  x[7]     ; c          ; 2.151  ; 2.151  ; Fall       ; c               ;
;  x[8]     ; c          ; 2.068  ; 2.068  ; Fall       ; c               ;
;  x[9]     ; c          ; 2.230  ; 2.230  ; Fall       ; c               ;
;  x[10]    ; c          ; 1.996  ; 1.996  ; Fall       ; c               ;
;  x[11]    ; c          ; 1.831  ; 1.831  ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -2.124 ; -2.124 ; Fall       ; c               ;
; reset     ; c          ; 1.380  ; 1.380  ; Fall       ; c               ;
; speed     ; c          ; -2.089 ; -2.089 ; Fall       ; c               ;
; start     ; c          ; -1.927 ; -1.927 ; Fall       ; c               ;
; stop      ; c          ; -0.553 ; -0.553 ; Fall       ; c               ;
; x[*]      ; c          ; -1.706 ; -1.706 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.952 ; -1.952 ; Fall       ; c               ;
;  x[1]     ; c          ; -1.839 ; -1.839 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.706 ; -1.706 ; Fall       ; c               ;
;  x[3]     ; c          ; -1.709 ; -1.709 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.934 ; -1.934 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.927 ; -1.927 ; Fall       ; c               ;
;  x[6]     ; c          ; -1.858 ; -1.858 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.031 ; -2.031 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.948 ; -1.948 ; Fall       ; c               ;
;  x[9]     ; c          ; -2.110 ; -2.110 ; Fall       ; c               ;
;  x[10]    ; c          ; -1.876 ; -1.876 ; Fall       ; c               ;
;  x[11]    ; c          ; -1.711 ; -1.711 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 3.652 ; 3.652 ; Rise       ; c               ;
; c_M         ; c          ; 5.031 ; 5.031 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.716 ; 3.716 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.671 ; 3.671 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.552 ; 3.552 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.716 ; 3.716 ; Fall       ; c               ;
; data[*]     ; c          ; 4.139 ; 4.139 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.466 ; 3.466 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.728 ; 3.728 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.441 ; 3.441 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.456 ; 3.456 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.661 ; 3.661 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.742 ; 3.742 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.565 ; 3.565 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.824 ; 3.824 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.858 ; 3.858 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.657 ; 3.657 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.672 ; 3.672 ; Fall       ; c               ;
;  data[13]   ; c          ; 4.139 ; 4.139 ; Fall       ; c               ;
; ready       ; c          ; 5.178 ; 5.178 ; Fall       ; c               ;
; serial_code ; c          ; 4.944 ; 4.944 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 3.652 ; 3.652 ; Rise       ; c               ;
; c_M         ; c          ; 3.652 ; 3.652 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.552 ; 3.552 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.671 ; 3.671 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.552 ; 3.552 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.716 ; 3.716 ; Fall       ; c               ;
; data[*]     ; c          ; 3.441 ; 3.441 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.466 ; 3.466 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.728 ; 3.728 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.441 ; 3.441 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.456 ; 3.456 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.661 ; 3.661 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.742 ; 3.742 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.565 ; 3.565 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.824 ; 3.824 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.858 ; 3.858 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.657 ; 3.657 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.672 ; 3.672 ; Fall       ; c               ;
;  data[13]   ; c          ; 3.811 ; 3.811 ; Fall       ; c               ;
; ready       ; c          ; 5.046 ; 5.046 ; Fall       ; c               ;
; serial_code ; c          ; 4.009 ; 4.009 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 3.677 ; 3.677 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 3.106 ; 3.106 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; -1.992  ; -3.093  ; -5.648   ; -0.893  ; -1.941              ;
;  c               ; -1.992  ; -3.093  ; -5.648   ; -0.893  ; -1.941              ;
; Design-wide TNS  ; -31.065 ; -31.483 ; -27.619  ; -8.083  ; -58.333             ;
;  c               ; -31.065 ; -31.483 ; -27.619  ; -8.083  ; -58.333             ;
+------------------+---------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; 4.720  ; 4.720  ; Fall       ; c               ;
; reset     ; c          ; -0.240 ; -0.240 ; Fall       ; c               ;
; speed     ; c          ; 3.969  ; 3.969  ; Fall       ; c               ;
; start     ; c          ; 3.628  ; 3.628  ; Fall       ; c               ;
; stop      ; c          ; 0.755  ; 0.755  ; Fall       ; c               ;
; x[*]      ; c          ; 4.774  ; 4.774  ; Fall       ; c               ;
;  x[0]     ; c          ; 4.581  ; 4.581  ; Fall       ; c               ;
;  x[1]     ; c          ; 4.201  ; 4.201  ; Fall       ; c               ;
;  x[2]     ; c          ; 3.743  ; 3.743  ; Fall       ; c               ;
;  x[3]     ; c          ; 3.745  ; 3.745  ; Fall       ; c               ;
;  x[4]     ; c          ; 4.315  ; 4.315  ; Fall       ; c               ;
;  x[5]     ; c          ; 4.489  ; 4.489  ; Fall       ; c               ;
;  x[6]     ; c          ; 4.226  ; 4.226  ; Fall       ; c               ;
;  x[7]     ; c          ; 4.706  ; 4.706  ; Fall       ; c               ;
;  x[8]     ; c          ; 4.333  ; 4.333  ; Fall       ; c               ;
;  x[9]     ; c          ; 4.774  ; 4.774  ; Fall       ; c               ;
;  x[10]    ; c          ; 4.246  ; 4.246  ; Fall       ; c               ;
;  x[11]    ; c          ; 3.750  ; 3.750  ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; c          ; -2.124 ; -2.124 ; Fall       ; c               ;
; reset     ; c          ; 3.111  ; 3.111  ; Fall       ; c               ;
; speed     ; c          ; -2.089 ; -2.089 ; Fall       ; c               ;
; start     ; c          ; -1.927 ; -1.927 ; Fall       ; c               ;
; stop      ; c          ; 0.508  ; 0.508  ; Fall       ; c               ;
; x[*]      ; c          ; -1.706 ; -1.706 ; Fall       ; c               ;
;  x[0]     ; c          ; -1.952 ; -1.952 ; Fall       ; c               ;
;  x[1]     ; c          ; -1.839 ; -1.839 ; Fall       ; c               ;
;  x[2]     ; c          ; -1.706 ; -1.706 ; Fall       ; c               ;
;  x[3]     ; c          ; -1.709 ; -1.709 ; Fall       ; c               ;
;  x[4]     ; c          ; -1.934 ; -1.934 ; Fall       ; c               ;
;  x[5]     ; c          ; -1.927 ; -1.927 ; Fall       ; c               ;
;  x[6]     ; c          ; -1.858 ; -1.858 ; Fall       ; c               ;
;  x[7]     ; c          ; -2.031 ; -2.031 ; Fall       ; c               ;
;  x[8]     ; c          ; -1.948 ; -1.948 ; Fall       ; c               ;
;  x[9]     ; c          ; -2.110 ; -2.110 ; Fall       ; c               ;
;  x[10]    ; c          ; -1.876 ; -1.876 ; Fall       ; c               ;
;  x[11]    ; c          ; -1.711 ; -1.711 ; Fall       ; c               ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; c_M         ; c          ; 9.265  ; 9.265  ; Rise       ; c               ;
; c_M         ; c          ; 13.264 ; 13.264 ; Fall       ; c               ;
; d_s[*]      ; c          ; 8.726  ; 8.726  ; Fall       ; c               ;
;  d_s[0]     ; c          ; 8.646  ; 8.646  ; Fall       ; c               ;
;  d_s[1]     ; c          ; 8.264  ; 8.264  ; Fall       ; c               ;
;  d_s[2]     ; c          ; 8.726  ; 8.726  ; Fall       ; c               ;
; data[*]     ; c          ; 9.635  ; 9.635  ; Fall       ; c               ;
;  data[1]    ; c          ; 7.318  ; 7.318  ; Fall       ; c               ;
;  data[2]    ; c          ; 8.084  ; 8.084  ; Fall       ; c               ;
;  data[3]    ; c          ; 7.273  ; 7.273  ; Fall       ; c               ;
;  data[4]    ; c          ; 7.288  ; 7.288  ; Fall       ; c               ;
;  data[5]    ; c          ; 7.798  ; 7.798  ; Fall       ; c               ;
;  data[6]    ; c          ; 8.094  ; 8.094  ; Fall       ; c               ;
;  data[7]    ; c          ; 7.607  ; 7.607  ; Fall       ; c               ;
;  data[8]    ; c          ; 8.447  ; 8.447  ; Fall       ; c               ;
;  data[9]    ; c          ; 8.499  ; 8.499  ; Fall       ; c               ;
;  data[10]   ; c          ; 7.728  ; 7.728  ; Fall       ; c               ;
;  data[11]   ; c          ; 7.357  ; 7.357  ; Fall       ; c               ;
;  data[12]   ; c          ; 7.747  ; 7.747  ; Fall       ; c               ;
;  data[13]   ; c          ; 9.635  ; 9.635  ; Fall       ; c               ;
; ready       ; c          ; 12.691 ; 12.691 ; Fall       ; c               ;
; serial_code ; c          ; 11.992 ; 11.992 ; Fall       ; c               ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; c_M         ; c          ; 3.652 ; 3.652 ; Rise       ; c               ;
; c_M         ; c          ; 3.652 ; 3.652 ; Fall       ; c               ;
; d_s[*]      ; c          ; 3.552 ; 3.552 ; Fall       ; c               ;
;  d_s[0]     ; c          ; 3.671 ; 3.671 ; Fall       ; c               ;
;  d_s[1]     ; c          ; 3.552 ; 3.552 ; Fall       ; c               ;
;  d_s[2]     ; c          ; 3.716 ; 3.716 ; Fall       ; c               ;
; data[*]     ; c          ; 3.441 ; 3.441 ; Fall       ; c               ;
;  data[1]    ; c          ; 3.466 ; 3.466 ; Fall       ; c               ;
;  data[2]    ; c          ; 3.728 ; 3.728 ; Fall       ; c               ;
;  data[3]    ; c          ; 3.441 ; 3.441 ; Fall       ; c               ;
;  data[4]    ; c          ; 3.456 ; 3.456 ; Fall       ; c               ;
;  data[5]    ; c          ; 3.661 ; 3.661 ; Fall       ; c               ;
;  data[6]    ; c          ; 3.742 ; 3.742 ; Fall       ; c               ;
;  data[7]    ; c          ; 3.565 ; 3.565 ; Fall       ; c               ;
;  data[8]    ; c          ; 3.824 ; 3.824 ; Fall       ; c               ;
;  data[9]    ; c          ; 3.858 ; 3.858 ; Fall       ; c               ;
;  data[10]   ; c          ; 3.657 ; 3.657 ; Fall       ; c               ;
;  data[11]   ; c          ; 3.505 ; 3.505 ; Fall       ; c               ;
;  data[12]   ; c          ; 3.672 ; 3.672 ; Fall       ; c               ;
;  data[13]   ; c          ; 3.811 ; 3.811 ; Fall       ; c               ;
; ready       ; c          ; 5.046 ; 5.046 ; Fall       ; c               ;
; serial_code ; c          ; 4.009 ; 4.009 ; Fall       ; c               ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 9.403 ; 9.403 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; reset      ; serial_code ;    ; 3.106 ; 3.106 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 141      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 141      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 55       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; c          ; c        ; 0        ; 0        ; 0        ; 55       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 41    ; 41   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 04 15:47:32 2024
Info: Command: quartus_sta Coursework -c Coursework
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Coursework.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name c c
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.992
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.992       -31.065 c 
Info (332146): Worst-case hold slack is -3.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.093       -31.483 c 
Info (332146): Worst-case recovery slack is -5.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.648       -27.619 c 
Info (332146): Worst-case removal slack is -0.893
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.893        -8.083 c 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -58.333 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.018        -0.100 c 
Info (332146): Worst-case hold slack is -1.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.008       -10.750 c 
Info (332146): Worst-case recovery slack is -1.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.519        -5.497 c 
Info (332146): Worst-case removal slack is -0.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.293        -2.883 c 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -39.380 c 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4537 megabytes
    Info: Processing ended: Sat May 04 15:47:33 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


