Analysis & Synthesis report for BouncingBall
Wed May 29 23:41:29 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |BouncingBall|fsm:inst18|state
 11. State Machine - |BouncingBall|MOUSE:inst4|mouse_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated
 18. Source assignments for birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated
 19. Source assignments for char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 20. Source assignments for pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated
 21. Source assignments for heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: ball:inst1
 26. Parameter Settings for User Entity Instance: pipe:inst16
 27. Parameter Settings for User Entity Instance: pipe:inst17
 28. Parameter Settings for User Entity Instance: pipe:inst10
 29. Parameter Settings for User Entity Instance: gift:inst14
 30. Parameter Settings for User Entity Instance: gift:inst23
 31. Parameter Settings for User Entity Instance: char_rom:inst11|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod1
 35. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod2
 36. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div2
 37. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div1
 39. Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div0
 40. Parameter Settings for Inferred Entity Instance: gift:inst23|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: gift:inst14|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: pipe:inst16|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: pipe:inst17|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: pipe:inst10|lpm_divide:Div0
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 23:41:29 2019      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; BouncingBall                               ;
; Top-level Entity Name              ; BouncingBall                               ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 2,249                                      ;
;     Total combinational functions  ; 2,150                                      ;
;     Dedicated logic registers      ; 434                                        ;
; Total registers                    ; 434                                        ;
; Total pins                         ; 56                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 247,808                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; BouncingBall       ; BouncingBall       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+---------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                     ; Library ;
+---------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; pizza-1.mif                           ; yes             ; User Memory Initialization File    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pizza-1.mif                           ;         ;
; heart.mif                             ; yes             ; User Memory Initialization File    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/heart.mif                             ;         ;
; Miniproject resources/bird.MIF        ; yes             ; User Memory Initialization File    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/bird.MIF        ;         ;
; birdRom.vhd                           ; yes             ; User Wizard-Generated File         ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/birdRom.vhd                           ;         ;
; Miniproject resources/exp.MIF         ; yes             ; User Memory Initialization File    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/exp.MIF         ;         ;
; bgrom.vhd                             ; yes             ; User Wizard-Generated File         ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/bgrom.vhd                             ;         ;
; Miniproject resources/mouse.VHD       ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/mouse.VHD       ;         ;
; Miniproject resources/TCGROM.MIF      ; yes             ; User Memory Initialization File    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/TCGROM.MIF      ;         ;
; Miniproject resources/vga_sync.vhd    ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/vga_sync.vhd    ;         ;
; pll.vhd                               ; yes             ; User Wizard-Generated File         ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pll.vhd                               ;         ;
; BouncingBall.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/BouncingBall.bdf                      ;         ;
; Miniproject resources/char_rom.vhd    ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/char_rom.vhd    ;         ;
; Miniproject resources/ball.vhd        ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/ball.vhd        ;         ;
; Miniproject resources/lfsr.vhd        ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/lfsr.vhd        ;         ;
; Miniproject resources/7segdecoder.vhd ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/7segdecoder.vhd ;         ;
; output_files/clickController.vhd      ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/output_files/clickController.vhd      ;         ;
; output_files/colorMux.vhd             ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/output_files/colorMux.vhd             ;         ;
; pipe.vhd                              ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pipe.vhd                              ;         ;
; Miniproject resources/FSM.vhd         ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/FSM.vhd         ;         ;
; text_controller.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/text_controller.vhd                   ;         ;
; score_counter.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/score_counter.vhd                     ;         ;
; Miniproject resources/birdSkin.vhd    ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/Miniproject resources/birdSkin.vhd    ;         ;
; collision_detector.vhd                ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/collision_detector.vhd                ;         ;
; life_counterl.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/life_counterl.vhd                     ;         ;
; energy_counter.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/energy_counter.vhd                    ;         ;
; gameover_detector.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/gameover_detector.vhd                 ;         ;
; gift.vhd                              ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/gift.vhd                              ;         ;
; pizzarom.vhd                          ; yes             ; User Wizard-Generated File         ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pizzarom.vhd                          ;         ;
; heartrom.vhd                          ; yes             ; User Wizard-Generated File         ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/heartrom.vhd                          ;         ;
; heartSkin.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/heartSkin.vhd                         ;         ;
; PizzaSkinl.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/PizzaSkinl.vhd                        ;         ;
; altpll.tdf                            ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/altpll.tdf                                                ;         ;
; aglobal130.inc                        ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/stratix_pll.inc                                           ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;         ;
; db/pll_altpll.v                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/pll_altpll.v                       ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                            ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                            ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                          ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_i9d1.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/altsyncram_i9d1.tdf                ;         ;
; db/decode_57a.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/decode_57a.tdf                     ;         ;
; db/mux_7nb.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/mux_7nb.tdf                        ;         ;
; db/altsyncram_09d1.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/altsyncram_09d1.tdf                ;         ;
; db/altsyncram_kt91.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/altsyncram_kt91.tdf                ;         ;
; db/altsyncram_c4b1.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/altsyncram_c4b1.tdf                ;         ;
; db/altsyncram_k0b1.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/altsyncram_k0b1.tdf                ;         ;
; lpm_divide.tdf                        ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;         ;
; abs_divider.inc                       ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/abs_divider.inc                                           ;         ;
; sign_div_unsign.inc                   ; yes             ; Megafunction                       ; c:/program files (x86)/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;         ;
; db/lpm_divide_3bm.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/lpm_divide_3bm.tdf                 ;         ;
; db/sign_div_unsign_1nh.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/sign_div_unsign_1nh.tdf            ;         ;
; db/alt_u_div_d8f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/alt_u_div_d8f.tdf                  ;         ;
; db/add_sub_unc.tdf                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/add_sub_unc.tdf                    ;         ;
; db/add_sub_vnc.tdf                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/add_sub_vnc.tdf                    ;         ;
; db/lpm_divide_d8m.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/lpm_divide_d8m.tdf                 ;         ;
; db/sign_div_unsign_bkh.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/sign_div_unsign_bkh.tdf            ;         ;
; db/alt_u_div_13f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/alt_u_div_13f.tdf                  ;         ;
; db/lpm_divide_8gm.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/lpm_divide_8gm.tdf                 ;         ;
; db/sign_div_unsign_9kh.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/sign_div_unsign_9kh.tdf            ;         ;
; db/alt_u_div_t2f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/alt_u_div_t2f.tdf                  ;         ;
; db/lpm_divide_jhm.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/lpm_divide_jhm.tdf                 ;         ;
; db/sign_div_unsign_klh.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/sign_div_unsign_klh.tdf            ;         ;
; db/alt_u_div_j5f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/alt_u_div_j5f.tdf                  ;         ;
; db/lpm_divide_mhm.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/lpm_divide_mhm.tdf                 ;         ;
; db/sign_div_unsign_nlh.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/sign_div_unsign_nlh.tdf            ;         ;
; db/alt_u_div_p5f.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/db/alt_u_div_p5f.tdf                  ;         ;
+---------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,249                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 2150                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 546                                                                          ;
;     -- 3 input functions                    ; 709                                                                          ;
;     -- <=2 input functions                  ; 895                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 1366                                                                         ;
;     -- arithmetic mode                      ; 784                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 434                                                                          ;
;     -- Dedicated logic registers            ; 434                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 56                                                                           ;
; Total memory bits                           ; 247808                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:inst3|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 263                                                                          ;
; Total fan-out                               ; 8080                                                                         ;
; Average fan-out                             ; 2.90                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |BouncingBall                                ; 2150 (1)          ; 434 (0)      ; 247808      ; 0            ; 0       ; 0         ; 56   ; 0            ; |BouncingBall                                                                                                                        ;              ;
;    |MOUSE:inst4|                             ; 108 (108)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|MOUSE:inst4                                                                                                            ;              ;
;    |VGA_SYNC:inst9|                          ; 95 (95)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|VGA_SYNC:inst9                                                                                                         ;              ;
;    |ball:inst1|                              ; 97 (97)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|ball:inst1                                                                                                             ;              ;
;    |birdSkin:inst21|                         ; 20 (20)           ; 9 (9)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|birdSkin:inst21                                                                                                        ;              ;
;       |birdRom:birdRom1|                     ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|birdSkin:inst21|birdRom:birdRom1                                                                                       ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component                                                       ;              ;
;             |altsyncram_09d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated                        ;              ;
;    |char_rom:inst11|                         ; 5 (5)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|char_rom:inst11                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|char_rom:inst11|altsyncram:altsyncram_component                                                                        ;              ;
;          |altsyncram_kt91:auto_generated|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                                         ;              ;
;    |collision_detector:inst25|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|collision_detector:inst25                                                                                              ;              ;
;    |colorMux:inst15|                         ; 54 (51)           ; 19 (15)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|colorMux:inst15                                                                                                        ;              ;
;       |bgrom:bgrom1|                         ; 3 (0)             ; 4 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|colorMux:inst15|bgrom:bgrom1                                                                                           ;              ;
;          |altsyncram:altsyncram_component|   ; 3 (0)             ; 4 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component                                                           ;              ;
;             |altsyncram_i9d1:auto_generated| ; 3 (0)             ; 4 (4)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated                            ;              ;
;                |decode_57a:rden_decode|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|decode_57a:rden_decode     ;              ;
;    |energy_counter:inst32|                   ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|energy_counter:inst32                                                                                                  ;              ;
;    |fsm:inst18|                              ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|fsm:inst18                                                                                                             ;              ;
;    |gameover_detector:inst33|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gameover_detector:inst33                                                                                               ;              ;
;    |gift:inst14|                             ; 180 (98)          ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst14                                                                                                            ;              ;
;       |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst14|lpm_divide:Div0                                                                                            ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst14|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                              ;              ;
;             |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst14|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                  ;              ;
;                |alt_u_div_j5f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst14|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider            ;              ;
;    |gift:inst23|                             ; 178 (96)          ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst23                                                                                                            ;              ;
;       |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst23|lpm_divide:Div0                                                                                            ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst23|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                              ;              ;
;             |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst23|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                  ;              ;
;                |alt_u_div_j5f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|gift:inst23|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider            ;              ;
;    |heartSkin:inst26|                        ; 23 (23)           ; 8 (8)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|heartSkin:inst26                                                                                                       ;              ;
;       |heartrom:heartrom1|                   ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|heartSkin:inst26|heartrom:heartrom1                                                                                    ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component                                                    ;              ;
;             |altsyncram_k0b1:auto_generated| ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated                     ;              ;
;    |lfsr:inst2|                              ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|lfsr:inst2                                                                                                             ;              ;
;    |life_counter:inst31|                     ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|life_counter:inst31                                                                                                    ;              ;
;    |mouseController:inst12|                  ; 83 (83)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|mouseController:inst12                                                                                                 ;              ;
;    |pipe:inst10|                             ; 184 (102)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst10                                                                                                            ;              ;
;       |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst10|lpm_divide:Div0                                                                                            ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst10|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                              ;              ;
;             |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst10|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                  ;              ;
;                |alt_u_div_j5f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst10|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider            ;              ;
;    |pipe:inst16|                             ; 186 (104)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst16                                                                                                            ;              ;
;       |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst16|lpm_divide:Div0                                                                                            ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst16|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                              ;              ;
;             |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst16|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                  ;              ;
;                |alt_u_div_j5f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst16|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider            ;              ;
;    |pipe:inst17|                             ; 185 (103)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst17                                                                                                            ;              ;
;       |lpm_divide:Div0|                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst17|lpm_divide:Div0                                                                                            ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst17|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                              ;              ;
;             |sign_div_unsign_klh:divider|    ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst17|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                  ;              ;
;                |alt_u_div_j5f:divider|       ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pipe:inst17|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider            ;              ;
;    |pizzaSkin:inst30|                        ; 24 (24)           ; 8 (8)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pizzaSkin:inst30                                                                                                       ;              ;
;       |pizzarom:pizzarom1|                   ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1                                                                                    ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component                                                    ;              ;
;             |altsyncram_c4b1:auto_generated| ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated                     ;              ;
;    |pll:inst3|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pll:inst3                                                                                                              ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pll:inst3|altpll:altpll_component                                                                                      ;              ;
;          |pll_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated                                                            ;              ;
;    |score_counter:inst20|                    ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|score_counter:inst20                                                                                                   ;              ;
;    |sevensegdecoder:inst6|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|sevensegdecoder:inst6                                                                                                  ;              ;
;    |sevensegdecoder:inst7|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|sevensegdecoder:inst7                                                                                                  ;              ;
;    |text_controller:inst19|                  ; 655 (205)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19                                                                                                 ;              ;
;       |lpm_divide:Div0|                      ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_mhm:auto_generated|     ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_nlh:divider|    ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                |alt_u_div_p5f:divider|       ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider ;              ;
;       |lpm_divide:Div1|                      ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_jhm:auto_generated|     ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_klh:divider|    ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                       ;              ;
;                |alt_u_div_j5f:divider|       ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider ;              ;
;       |lpm_divide:Div2|                      ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_8gm:auto_generated|     ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div2|lpm_divide_8gm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider|    ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div2|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_t2f:divider|       ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Div2|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider ;              ;
;       |lpm_divide:Mod0|                      ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_3bm:auto_generated|     ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_1nh:divider|    ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ;              ;
;                |alt_u_div_d8f:divider|       ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ;              ;
;       |lpm_divide:Mod1|                      ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_3bm:auto_generated|     ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_1nh:divider|    ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider                       ;              ;
;                |alt_u_div_d8f:divider|       ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_d8f:divider ;              ;
;       |lpm_divide:Mod2|                      ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_d8m:auto_generated|     ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod2|lpm_divide_d8m:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider|    ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod2|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_13f:divider|       ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BouncingBall|text_controller:inst19|lpm_divide:Mod2|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated|ALTSYNCRAM    ; M9K  ; ROM  ; 512          ; 13           ; --           ; --           ; 6656   ; ../Miniproject resources/bird.MIF ;
; char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif                        ;
; colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|ALTSYNCRAM        ; M9K  ; ROM  ; 19200        ; 12           ; --           ; --           ; 230400 ; ../Miniproject resources/exp.MIF  ;
; heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 13           ; --           ; --           ; 3328   ; heart.mif                         ;
; pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 13           ; --           ; --           ; 3328   ; pizza-1.mif                       ;
+---------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |BouncingBall|pll:inst3                           ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pll.vhd      ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |BouncingBall|colorMux:inst15|bgrom:bgrom1        ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/bgrom.vhd    ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |BouncingBall|birdSkin:inst21|birdRom:birdRom1    ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/birdRom.vhd  ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |BouncingBall|heartSkin:inst26|heartrom:heartrom1 ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/heartrom.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |BouncingBall|pizzaSkin:inst30|pizzarom:pizzarom1 ; C:/Users/Tomas/Google_Drive/Matlab/305project/Submission/305Game-master(1)/pizzarom.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |BouncingBall|fsm:inst18|state              ;
+---------------+--------------+---------------+--------------+
; Name          ; state.s_game ; state.s_train ; state.s_menu ;
+---------------+--------------+---------------+--------------+
; state.s_menu  ; 0            ; 0             ; 0            ;
; state.s_train ; 0            ; 1             ; 1            ;
; state.s_game  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BouncingBall|MOUSE:inst4|mouse_state                                                                                                                                                   ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+----------------------------------------+-----------------------------------------+
; Register name                          ; Reason for Removal                      ;
+----------------------------------------+-----------------------------------------+
; gift:inst23|gift_y[9]                  ; Stuck at GND due to stuck port data_in  ;
; gift:inst14|gift_y[9]                  ; Stuck at GND due to stuck port data_in  ;
; mouseController:inst12|tmp_speed[3,4]  ; Stuck at GND due to stuck port data_in  ;
; MOUSE:inst4|CHAROUT[4..7]              ; Stuck at VCC due to stuck port data_in  ;
; MOUSE:inst4|CHAROUT[3]                 ; Stuck at GND due to stuck port data_in  ;
; MOUSE:inst4|CHAROUT[2]                 ; Stuck at VCC due to stuck port data_in  ;
; MOUSE:inst4|CHAROUT[0,1]               ; Stuck at GND due to stuck port data_in  ;
; MOUSE:inst4|SHIFTOUT[10]               ; Stuck at VCC due to stuck port data_in  ;
; gift:inst23|gift_y[4..7]               ; Lost fanout                             ;
; gift:inst14|gift_y[4..7]               ; Lost fanout                             ;
; gift:inst23|gift_y[8]                  ; Lost fanout                             ;
; gift:inst14|gift_y[8]                  ; Lost fanout                             ;
; gift:inst23|gift_x[8,9]                ; Lost fanout                             ;
; gift:inst14|gift_x[8,9]                ; Lost fanout                             ;
; gift:inst23|int_xpos[7]                ; Merged with gift:inst23|gift_x[7]       ;
; gift:inst23|int_xpos[6]                ; Merged with gift:inst23|gift_x[6]       ;
; gift:inst23|int_xpos[5]                ; Merged with gift:inst23|gift_x[5]       ;
; gift:inst23|int_xpos[4]                ; Merged with gift:inst23|gift_x[4]       ;
; gift:inst23|int_xpos[3]                ; Merged with gift:inst23|gift_x[3]       ;
; gift:inst23|int_xpos[2]                ; Merged with gift:inst23|gift_x[2]       ;
; gift:inst23|int_xpos[1]                ; Merged with gift:inst23|gift_x[1]       ;
; gift:inst23|int_xpos[0]                ; Merged with gift:inst23|gift_x[0]       ;
; gift:inst14|gift_y[0,1]                ; Merged with gift:inst23|gift_y[1]       ;
; gift:inst23|gift_y[0]                  ; Merged with gift:inst23|gift_y[1]       ;
; gift:inst14|int_xpos[7]                ; Merged with gift:inst14|gift_x[7]       ;
; gift:inst14|int_xpos[6]                ; Merged with gift:inst14|gift_x[6]       ;
; gift:inst14|int_xpos[5]                ; Merged with gift:inst14|gift_x[5]       ;
; gift:inst14|int_xpos[4]                ; Merged with gift:inst14|gift_x[4]       ;
; gift:inst14|int_xpos[3]                ; Merged with gift:inst14|gift_x[3]       ;
; gift:inst14|int_xpos[2]                ; Merged with gift:inst14|gift_x[2]       ;
; gift:inst14|int_xpos[1]                ; Merged with gift:inst14|gift_x[1]       ;
; gift:inst14|int_xpos[0]                ; Merged with gift:inst14|gift_x[0]       ;
; ball:inst1|Ball_Y_motion[5..9]         ; Merged with ball:inst1|Ball_Y_motion[4] ;
; MOUSE:inst4|cursor_row[9]              ; Stuck at GND due to stuck port data_in  ;
; mouseController:inst12|counter[23]     ; Stuck at GND due to stuck port data_in  ;
; VGA_SYNC:inst9|pixel_row[9]            ; Stuck at GND due to stuck port data_in  ;
; ball:inst1|Ball_Y_motion[4]            ; Merged with ball:inst1|Ball_Y_motion[3] ;
; pipe:inst10|randomizer[0]              ; Lost fanout                             ;
; pipe:inst17|randomizer[0]              ; Lost fanout                             ;
; pipe:inst16|randomizer[0]              ; Lost fanout                             ;
; gift:inst14|randomizer[0]              ; Lost fanout                             ;
; gift:inst23|randomizer[0]              ; Lost fanout                             ;
; Total Number of Removed Registers = 60 ;                                         ;
+----------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-----------------------+---------------------------+----------------------------------------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-----------------------+---------------------------+----------------------------------------------------------------------+
; gift:inst23|gift_y[9] ; Stuck at GND              ; gift:inst23|gift_y[7], gift:inst23|gift_y[6], gift:inst23|gift_y[5], ;
;                       ; due to stuck port data_in ; gift:inst23|gift_y[4], gift:inst23|gift_y[8]                         ;
; gift:inst14|gift_y[9] ; Stuck at GND              ; gift:inst14|gift_y[7], gift:inst14|gift_y[6], gift:inst14|gift_y[5], ;
;                       ; due to stuck port data_in ; gift:inst14|gift_y[4], gift:inst14|gift_y[8]                         ;
+-----------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 434   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; energy_counter:inst32|count[1]          ; 6       ;
; energy_counter:inst32|count[4]          ; 9       ;
; energy_counter:inst32|count[5]          ; 8       ;
; ball:inst1|Ball_Y_pos[6]                ; 5       ;
; ball:inst1|Ball_Y_pos[2]                ; 5       ;
; ball:inst1|Ball_Y_pos[5]                ; 6       ;
; mouseController:inst12|tmp_clicked      ; 13      ;
; life_counter:inst31|count[2]            ; 5       ;
; life_counter:inst31|count[0]            ; 5       ;
; pipe:inst16|randomizer[9]               ; 2       ;
; pipe:inst16|randomizer[7]               ; 3       ;
; pipe:inst16|randomizer[4]               ; 4       ;
; pipe:inst16|randomizer[3]               ; 4       ;
; pipe:inst16|randomizer[2]               ; 3       ;
; pipe:inst16|randomizer[1]               ; 2       ;
; pipe:inst16|x_pos_left[8]               ; 5       ;
; pipe:inst16|x_pos_left[7]               ; 5       ;
; pipe:inst16|x_pos_left[4]               ; 5       ;
; pipe:inst16|x_pos_left[2]               ; 6       ;
; pipe:inst16|x_pos_left[1]               ; 3       ;
; pipe:inst16|x_pos_left[0]               ; 3       ;
; pipe:inst17|randomizer[9]               ; 2       ;
; pipe:inst17|randomizer[7]               ; 3       ;
; pipe:inst17|randomizer[4]               ; 4       ;
; pipe:inst17|randomizer[3]               ; 4       ;
; pipe:inst17|randomizer[2]               ; 3       ;
; pipe:inst17|randomizer[1]               ; 2       ;
; pipe:inst17|x_pos_left[9]               ; 5       ;
; pipe:inst17|x_pos_left[7]               ; 5       ;
; pipe:inst17|x_pos_left[0]               ; 3       ;
; pipe:inst10|randomizer[9]               ; 2       ;
; pipe:inst10|randomizer[7]               ; 3       ;
; pipe:inst10|randomizer[4]               ; 4       ;
; pipe:inst10|randomizer[3]               ; 4       ;
; pipe:inst10|randomizer[2]               ; 3       ;
; pipe:inst10|randomizer[1]               ; 2       ;
; pipe:inst10|x_pos_left[7]               ; 5       ;
; pipe:inst10|x_pos_left[5]               ; 5       ;
; pipe:inst10|x_pos_left[3]               ; 5       ;
; pipe:inst10|x_pos_left[2]               ; 6       ;
; pipe:inst10|x_pos_left[0]               ; 3       ;
; gift:inst23|int_xpos[9]                 ; 4       ;
; gift:inst23|gift_x[3]                   ; 4       ;
; gift:inst23|gift_x[2]                   ; 4       ;
; gift:inst23|randomizer[9]               ; 2       ;
; gift:inst23|randomizer[7]               ; 3       ;
; gift:inst23|randomizer[4]               ; 4       ;
; gift:inst23|randomizer[3]               ; 4       ;
; gift:inst23|randomizer[2]               ; 3       ;
; gift:inst23|randomizer[1]               ; 2       ;
; gift:inst23|tmpEnable2                  ; 2       ;
; gift:inst14|int_xpos[8]                 ; 4       ;
; gift:inst14|gift_x[5]                   ; 5       ;
; gift:inst14|gift_x[1]                   ; 4       ;
; gift:inst14|randomizer[9]               ; 2       ;
; gift:inst14|randomizer[7]               ; 3       ;
; gift:inst14|randomizer[4]               ; 4       ;
; gift:inst14|randomizer[3]               ; 4       ;
; gift:inst14|randomizer[2]               ; 3       ;
; gift:inst14|randomizer[1]               ; 2       ;
; gift:inst14|tmpEnable2                  ; 2       ;
; mouseController:inst12|tmp_speed[0]     ; 3       ;
; mouseController:inst12|tmp_speed[2]     ; 2       ;
; pipe:inst16|toggleRand                  ; 9       ;
; lfsr:inst2|tmp[9]                       ; 6       ;
; lfsr:inst2|tmp[7]                       ; 6       ;
; lfsr:inst2|tmp[5]                       ; 6       ;
; lfsr:inst2|tmp[3]                       ; 7       ;
; lfsr:inst2|tmp[2]                       ; 7       ;
; pipe:inst17|toggleRand                  ; 9       ;
; pipe:inst10|toggleRand                  ; 9       ;
; gift:inst23|toggleRand                  ; 9       ;
; gift:inst14|toggleRand                  ; 9       ;
; MOUSE:inst4|send_char                   ; 3       ;
; MOUSE:inst4|SHIFTOUT[3]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[5]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[6]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[7]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[8]                 ; 1       ;
; Total number of inverted registers = 79 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |BouncingBall|MOUSE:inst4|new_cursor_row[3]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |BouncingBall|VGA_SYNC:inst9|v_count[0]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|gift:inst23|int_xpos[8]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|gift:inst14|int_xpos[10]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|pipe:inst10|x_pos_left[9]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |BouncingBall|pipe:inst17|x_pos_left[10]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|pipe:inst16|x_pos_left[10]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |BouncingBall|ball:inst1|Ball_Y_motion[3]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |BouncingBall|MOUSE:inst4|cursor_column[4]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |BouncingBall|MOUSE:inst4|cursor_row[3]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BouncingBall|ball:inst1|Ball_Y_motion[1]           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |BouncingBall|ball:inst1|\Move_Ball:counter[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |BouncingBall|gift:inst23|gift_x[3]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |BouncingBall|gift:inst14|gift_x[5]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|pipe:inst10|x_pos_left[7]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BouncingBall|pipe:inst17|x_pos_left[9]             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |BouncingBall|pipe:inst16|x_pos_left[8]             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |BouncingBall|ball:inst1|counter                    ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |BouncingBall|colorMux:inst15|blue[2]               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |BouncingBall|text_controller:inst19|rom_address[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst3|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-----------------------------------+
; Parameter Name                     ; Value                            ; Type                              ;
+------------------------------------+----------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                           ;
; OPERATION_MODE                     ; ROM                              ; Untyped                           ;
; WIDTH_A                            ; 12                               ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                               ; Signed Integer                    ;
; NUMWORDS_A                         ; 19200                            ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                           ;
; WIDTH_B                            ; 1                                ; Untyped                           ;
; WIDTHAD_B                          ; 1                                ; Untyped                           ;
; NUMWORDS_B                         ; 1                                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M9K                              ; Untyped                           ;
; BYTE_SIZE                          ; 8                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                           ;
; INIT_FILE                          ; ../Miniproject resources/exp.MIF ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III                      ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_i9d1                  ; Untyped                           ;
+------------------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------------+
; Parameter Name                     ; Value                             ; Type                                 ;
+------------------------------------+-----------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                              ;
; OPERATION_MODE                     ; ROM                               ; Untyped                              ;
; WIDTH_A                            ; 13                                ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                                ; Signed Integer                       ;
; NUMWORDS_A                         ; 512                               ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                              ;
; WIDTH_B                            ; 1                                 ; Untyped                              ;
; WIDTHAD_B                          ; 1                                 ; Untyped                              ;
; NUMWORDS_B                         ; 1                                 ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M9K                               ; Untyped                              ;
; BYTE_SIZE                          ; 8                                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                              ;
; INIT_FILE                          ; ../Miniproject resources/bird.MIF ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_09d1                   ; Untyped                              ;
+------------------------------------+-----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:inst1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width     ; 12    ; Signed Integer                 ;
; data_width     ; 1     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst16 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; initialx       ; 407          ; Signed Integer           ;
; color          ; 000011110000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst17 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; initialx       ; 641          ; Signed Integer           ;
; color          ; 111100000000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst10 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; initialx       ; 173          ; Signed Integer           ;
; color          ; 000000001111 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gift:inst14 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; initialx       ; 290          ; Signed Integer           ;
; color          ; 110011001100 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gift:inst23 ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; initialx       ; 524          ; Signed Integer           ;
; color          ; 000000000000 ; Unsigned Binary          ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 13                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; pizza-1.mif          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_c4b1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 13                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; heart.mif            ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_k0b1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 6              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: text_controller:inst19|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gift:inst23|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gift:inst14|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:inst16|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:inst17|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipe:inst10|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                   ;
; Entity Instance                           ; colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 12                                                                  ;
;     -- NUMWORDS_A                         ; 19200                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 13                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; char_rom:inst11|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 13                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 13                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed May 29 23:41:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BouncingBall -c BouncingBall
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file birdrom.vhd
    Info (12022): Found design unit 1: birdrom-SYN
    Info (12023): Found entity 1: birdRom
Info (12021): Found 2 design units, including 1 entities, in source file bgrom.vhd
    Info (12022): Found design unit 1: bgrom-SYN
    Info (12023): Found entity 1: bgrom
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file bouncingball.bdf
    Info (12023): Found entity 1: BouncingBall
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/ball.vhd
    Info (12022): Found design unit 1: ball-behavior
    Info (12023): Found entity 1: ball
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/lfsr.vhd
    Info (12022): Found design unit 1: lfsr-arc1
    Info (12023): Found entity 1: lfsr
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/7segdecoder.vhd
    Info (12022): Found design unit 1: sevensegdecoder-arc1
    Info (12023): Found entity 1: sevensegdecoder
Info (12021): Found 2 design units, including 1 entities, in source file output_files/clickcontroller.vhd
    Info (12022): Found design unit 1: mouseController-arc1
    Info (12023): Found entity 1: mouseController
Info (12021): Found 2 design units, including 1 entities, in source file output_files/colormux.vhd
    Info (12022): Found design unit 1: colorMux-arc1
    Info (12023): Found entity 1: colorMux
Info (12021): Found 2 design units, including 1 entities, in source file pipe.vhd
    Info (12022): Found design unit 1: pipe-arch1
    Info (12023): Found entity 1: pipe
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/fsm.vhd
    Info (12022): Found design unit 1: fsm-rtl
    Info (12023): Found entity 1: fsm
Info (12021): Found 2 design units, including 1 entities, in source file text_controller.vhd
    Info (12022): Found design unit 1: text_controller-behaviour
    Info (12023): Found entity 1: text_controller
Info (12021): Found 2 design units, including 1 entities, in source file score_counter.vhd
    Info (12022): Found design unit 1: score_counter-behaviour
    Info (12023): Found entity 1: score_counter
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/birdskin.vhd
    Info (12022): Found design unit 1: birdSkin-arc1
    Info (12023): Found entity 1: birdSkin
Info (12021): Found 2 design units, including 1 entities, in source file collision_detector.vhd
    Info (12022): Found design unit 1: collision_detector-behaviour
    Info (12023): Found entity 1: collision_detector
Info (12021): Found 2 design units, including 1 entities, in source file life_counterl.vhd
    Info (12022): Found design unit 1: life_counter-behaviour
    Info (12023): Found entity 1: life_counter
Info (12021): Found 2 design units, including 1 entities, in source file energy_counter.vhd
    Info (12022): Found design unit 1: energy_counter-behaviour
    Info (12023): Found entity 1: energy_counter
Info (12021): Found 2 design units, including 1 entities, in source file gameover_detector.vhd
    Info (12022): Found design unit 1: gameover_detector-behaviour
    Info (12023): Found entity 1: gameover_detector
Info (12021): Found 2 design units, including 1 entities, in source file gift.vhd
    Info (12022): Found design unit 1: gift-behvaiour
    Info (12023): Found entity 1: gift
Info (12021): Found 0 design units, including 0 entities, in source file working_pipe.vhd
Info (12021): Found 2 design units, including 1 entities, in source file pizzarom.vhd
    Info (12022): Found design unit 1: pizzarom-SYN
    Info (12023): Found entity 1: pizzarom
Info (12021): Found 2 design units, including 1 entities, in source file heartrom.vhd
    Info (12022): Found design unit 1: heartrom-SYN
    Info (12023): Found entity 1: heartrom
Info (12021): Found 2 design units, including 1 entities, in source file heartskin.vhd
    Info (12022): Found design unit 1: heartSkin-arc1
    Info (12023): Found entity 1: heartSkin
Info (12021): Found 2 design units, including 1 entities, in source file pizzaskinl.vhd
    Info (12022): Found design unit 1: pizzaSkin-arc1
    Info (12023): Found entity 1: pizzaSkin
Info (12127): Elaborating entity "BouncingBall" for the top level hierarchy
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst4"
Warning (10036): Verilog HDL or VHDL warning at mouse.VHD(25): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse.VHD(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst3|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst3|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst9"
Info (12128): Elaborating entity "colorMux" for hierarchy "colorMux:inst15"
Info (12128): Elaborating entity "bgrom" for hierarchy "colorMux:inst15|bgrom:bgrom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Miniproject resources/exp.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i9d1.tdf
    Info (12023): Found entity 1: altsyncram_i9d1
Info (12128): Elaborating entity "altsyncram_i9d1" for hierarchy "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_57a.tdf
    Info (12023): Found entity 1: decode_57a
Info (12128): Elaborating entity "decode_57a" for hierarchy "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|decode_57a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb
Info (12128): Elaborating entity "mux_7nb" for hierarchy "colorMux:inst15|bgrom:bgrom1|altsyncram:altsyncram_component|altsyncram_i9d1:auto_generated|mux_7nb:mux2"
Info (12128): Elaborating entity "birdSkin" for hierarchy "birdSkin:inst21"
Info (12128): Elaborating entity "birdRom" for hierarchy "birdSkin:inst21|birdRom:birdRom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Miniproject resources/bird.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 12
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf
    Info (12023): Found entity 1: altsyncram_09d1
Info (12128): Elaborating entity "altsyncram_09d1" for hierarchy "birdSkin:inst21|birdRom:birdRom1|altsyncram:altsyncram_component|altsyncram_09d1:auto_generated"
Info (12128): Elaborating entity "ball" for hierarchy "ball:inst1"
Info (12128): Elaborating entity "mouseController" for hierarchy "mouseController:inst12"
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:inst18"
Warning (10541): VHDL Signal Declaration warning at FSM.vhd(24): used implicit default value for signal "pausetxt_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "collision_detector" for hierarchy "collision_detector:inst25"
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:inst16"
Warning (10036): Verilog HDL or VHDL warning at pipe.vhd(48): object "int_ballY" assigned a value but never read
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:inst2"
Warning (10540): VHDL Signal Declaration warning at lfsr.vhd(12): used explicit default value for signal "seed" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at lfsr.vhd(21): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:inst17"
Warning (10036): Verilog HDL or VHDL warning at pipe.vhd(48): object "int_ballY" assigned a value but never read
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:inst10"
Warning (10036): Verilog HDL or VHDL warning at pipe.vhd(48): object "int_ballY" assigned a value but never read
Info (12128): Elaborating entity "gameover_detector" for hierarchy "gameover_detector:inst33"
Warning (10492): VHDL Process Statement warning at gameover_detector.vhd(19): signal "bird_ypos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gameover_detector.vhd(20): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "energy_counter" for hierarchy "energy_counter:inst32"
Warning (10492): VHDL Process Statement warning at energy_counter.vhd(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at energy_counter.vhd(19): signal "pickup_collision" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "gift" for hierarchy "gift:inst14"
Warning (10542): VHDL Variable Declaration warning at gift.vhd(43): used initial value expression for variable "gift_width" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at gift.vhd(48): signal "randomizer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(53): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(55): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(95): signal "last_collision" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(96): signal "tmpEnable1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(96): signal "tmpEnable2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "life_counter" for hierarchy "life_counter:inst31"
Warning (10492): VHDL Process Statement warning at life_counterl.vhd(21): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at life_counterl.vhd(21): signal "pickup_collision" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "gift" for hierarchy "gift:inst23"
Warning (10542): VHDL Variable Declaration warning at gift.vhd(43): used initial value expression for variable "gift_width" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at gift.vhd(48): signal "randomizer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(53): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(55): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(95): signal "last_collision" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(96): signal "tmpEnable1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gift.vhd(96): signal "tmpEnable2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "score_counter" for hierarchy "score_counter:inst20"
Warning (10492): VHDL Process Statement warning at score_counter.vhd(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at score_counter.vhd(21): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at score_counter.vhd(21): signal "training_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:inst11"
Warning (10036): Verilog HDL or VHDL warning at char_rom.vhd(36): object "font_row" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:inst11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "char_rom:inst11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "char_rom:inst11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info (12023): Found entity 1: altsyncram_kt91
Info (12128): Elaborating entity "altsyncram_kt91" for hierarchy "char_rom:inst11|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info (12128): Elaborating entity "text_controller" for hierarchy "text_controller:inst19"
Warning (10492): VHDL Process Statement warning at text_controller.vhd(39): signal "score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(43): signal "life" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(44): signal "energy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(47): signal "level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(48): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(48): signal "training_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(166): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(166): signal "training_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(186): signal "training_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(186): signal "game_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(204): signal "menu_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(279): signal "pause_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at text_controller.vhd(294): signal "rom_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at text_controller.vhd(22): inferring latch(es) for signal or variable "text_enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at text_controller.vhd(22): inferring latch(es) for signal or variable "rom_address", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rom_address[0]" at text_controller.vhd(22)
Info (10041): Inferred latch for "rom_address[1]" at text_controller.vhd(22)
Info (10041): Inferred latch for "rom_address[2]" at text_controller.vhd(22)
Info (10041): Inferred latch for "rom_address[3]" at text_controller.vhd(22)
Info (10041): Inferred latch for "rom_address[4]" at text_controller.vhd(22)
Info (10041): Inferred latch for "rom_address[5]" at text_controller.vhd(22)
Info (10041): Inferred latch for "text_enable" at text_controller.vhd(22)
Info (12128): Elaborating entity "pizzaSkin" for hierarchy "pizzaSkin:inst30"
Info (12128): Elaborating entity "pizzarom" for hierarchy "pizzaSkin:inst30|pizzarom:pizzarom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pizza-1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4b1.tdf
    Info (12023): Found entity 1: altsyncram_c4b1
Info (12128): Elaborating entity "altsyncram_c4b1" for hierarchy "pizzaSkin:inst30|pizzarom:pizzarom1|altsyncram:altsyncram_component|altsyncram_c4b1:auto_generated"
Info (12128): Elaborating entity "heartSkin" for hierarchy "heartSkin:inst26"
Info (12128): Elaborating entity "heartrom" for hierarchy "heartSkin:inst26|heartrom:heartrom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "heart.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0b1.tdf
    Info (12023): Found entity 1: altsyncram_k0b1
Info (12128): Elaborating entity "altsyncram_k0b1" for hierarchy "heartSkin:inst26|heartrom:heartrom1|altsyncram:altsyncram_component|altsyncram_k0b1:auto_generated"
Info (12128): Elaborating entity "sevensegdecoder" for hierarchy "sevensegdecoder:inst7"
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[0]" is permanently enabled
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[1]" is permanently enabled
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[2]" is permanently enabled
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[3]" is permanently enabled
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[4]" is permanently enabled
Warning (14026): LATCH primitive "text_controller:inst19|rom_address[5]" is permanently enabled
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "text_controller:inst19|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gift:inst23|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gift:inst14|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipe:inst16|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipe:inst17|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipe:inst10|Div0"
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_d8f.tdf
    Info (12023): Found entity 1: alt_u_div_d8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf
    Info (12023): Found entity 1: lpm_divide_d8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Div2"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf
    Info (12023): Found entity 1: lpm_divide_8gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf
    Info (12023): Found entity 1: alt_u_div_t2f
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Div1"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf
    Info (12023): Found entity 1: alt_u_div_j5f
Info (12130): Elaborated megafunction instantiation "text_controller:inst19|lpm_divide:Div0"
Info (12133): Instantiated megafunction "text_controller:inst19|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf
    Info (12023): Found entity 1: alt_u_div_p5f
Info (12130): Elaborated megafunction instantiation "gift:inst23|lpm_divide:Div0"
Info (12133): Instantiated megafunction "gift:inst23|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "pipe:inst16|lpm_divide:Div0"
Info (12133): Instantiated megafunction "pipe:inst16|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register mouseController:inst12|tmp_clicked will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "text_controller:inst19|lpm_divide:Div2|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "text_controller:inst19|lpm_divide:Mod2|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider|add_sub_4_result_int[0]~10"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "bt1"
Info (21057): Implemented 2406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2266 logic cells
    Info (21064): Implemented 83 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4698 megabytes
    Info: Processing ended: Wed May 29 23:41:29 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:16


