-- VHDL Entity SPI_test.spiFifo_master_tester.interface
--
-- Created:
--          by - francois.francois (Aphrodite)
--          at - 11:05:31 02/16/21
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY spiFifo_master_tester IS
    GENERIC( 
        clockFrequency : real;
        spiDataBitNb   : positive;
        cPol           : std_ulogic;
        cPha           : std_ulogic
    );
    PORT( 
        MISO       : IN     std_logic;
        MOSI       : IN     std_ulogic;
        SS_n       : IN     std_ulogic;
        masterFull : IN     std_ulogic;
        sClk       : IN     std_ulogic;
        slaveData  : IN     std_ulogic_vector (spiDataBitNb-1 DOWNTO 0);
        slaveEmpty : IN     std_ulogic;
        clock      : OUT    std_ulogic;
        masterData : OUT    std_ulogic_vector (spiDataBitNb-1 DOWNTO 0);
        masterWr   : OUT    std_ulogic;
        reset      : OUT    std_ulogic;
        slaveRd    : OUT    std_ulogic
    );

-- Declarations

END spiFifo_master_tester ;

