{
   "ActiveEmotionalView":"Default View",
   "Addressing View_ExpandedHierarchyInLayout":"",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK1:false|/axi_dynclk_0_PXL_CLK_5X_O:false|/axi_dynclk_0_PXL_CLK_O:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_50M_interconnect_aresetn:false|/dvi2rgb_0_PixelClk:false|/rst_ps7_0_50M_peripheral_aresetn:false|/rst_ps7_0_50M_peripheral_reset:false|/processing_system7_0_FCLK_CLK0:false|",
   "Addressing View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1350 -y 220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1350 -y 280 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 5 -x 1350 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1110 -y 250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 16 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 2 -x 460 -y 440 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 2 -x 460 -y 550 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 750 -y 70 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 2 -x 460 -y 80 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 160 -y 350 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 2 -x 460 -y 230 -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 2 -x 460 -y 340 -defaultsOSRD
preplace netloc processing_system7_0_M_AXI_GP0 1 0 5 20 160 NJ 160 NJ 160 NJ 160 1330
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 1 300 70n
preplace netloc v_tc_1_vtiming_out 1 2 1 N 340
preplace netloc ps7_0_axi_periph_M02_AXI 1 1 1 NJ 340
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 310J 220n
preplace netloc ps7_0_axi_periph_M03_AXI 1 1 1 310J 360n
preplace netloc ps7_0_axi_periph_M04_AXI 1 1 1 300J 380n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 890 70n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 2 1 N 80
preplace netloc axi_vdma_0_M_AXI_MM2S 1 2 1 N 60
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 2 1 N 100
preplace netloc processing_system7_0_DDR 1 4 1 NJ 220
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ 280
preplace netloc image_filter_0_OUTPUT_STREAM 1 1 1 N 90
levelinfo -pg 1 0 160 460 750 1110 1350
pagesize -pg 1 -db -bbox -sgen 0 0 1540 620
",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-151,-138",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/processing_system7_0_FCLK_CLK1:true|/axi_dynclk_0_PXL_CLK_5X_O:true|/axi_dynclk_0_PXL_CLK_O:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_50M_interconnect_aresetn:true|/dvi2rgb_0_PixelClk:true|/rst_ps7_0_50M_peripheral_aresetn:true|/rst_ps7_0_50M_peripheral_reset:true|/processing_system7_0_FCLK_CLK0:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 10 -x 3430 -y 950 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 10 -x 3430 -y 580 -defaultsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3430 -y 1150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3430 -y 1270 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 10 -x 3430 -y 1170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1020 -y 1150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 16 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3020 -y 580 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1910 -y 900 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3020 -y 1180 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 570 -y 1140 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1910 -y 290 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1450 -y 240 -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 6 -x 2300 -y 400 -defaultsOSRD
preplace inst dvi2rgb_1 -pg 1 -lvl 2 -x 570 -y 730 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -x 3310 -y 1360 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 4 -x 1450 -y 430 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 5 -x 1910 -y 70 -defaultsOSRD
preplace inst ila_3 -pg 1 -lvl 9 -x 3310 -y 690 -defaultsOSRD
preplace inst ila_4 -pg 1 -lvl 7 -x 2690 -y 910 -defaultsOSRD
preplace inst ila_5 -pg 1 -lvl 9 -x 3310 -y 1050 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1450 -y 730 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 210 -y 960 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2690 -y 690 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -x 1910 -y 600 -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 6 -x 2300 -y 650 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 1020 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 570 -y 900 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2300 -y 870 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 1060 390 970 780 850 1260 1100 1660 800 2100 480 2480 1170 2870 1080 3200
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 30 1290 NJ 1290 NJ 1290 1240 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 3170
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 8 400 990 730 860 1290 980 1680 810 2120 810 2510 1180 2860 1350 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 NJ 980 NJ 980 1280
preplace netloc dvi2rgb_0_PixelClk 1 2 3 720 150 NJ 150 1610
preplace netloc dvi2rgb_1_vid_pHSync 1 2 3 730 510 NJ 510 1700
preplace netloc dvi2rgb_1_vid_pVSync 1 2 3 790 960 NJ 960 1700J
preplace netloc dvi2rgb_1_vid_pVDE 1 2 3 770 950 NJ 950 1690J
preplace netloc rst_ps7_0_50M_peripheral_reset 1 1 7 N 960 740 160 NJ 160 1620J 150 NJ 150 2500 540 2870J
preplace netloc xlconstant_0_dout 1 2 5 800 970 NJ 970 1710 790 2140 800 2460
preplace netloc xlconstant_1_dout 1 6 1 2490J 710n
preplace netloc dvi2rgb_1_vid_pData 1 2 1 760 610n
preplace netloc dvi2rgb_1_aPixelClkLckd 1 2 7 750J 500 NJ 500 1650J 420 2110J 490 NJ 490 NJ 490 3180
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2130 930 2470 550 2850J
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2110J 940 2520J 830 2870
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 NJ 1190 1720
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 1170 NJ
preplace netloc v_axi4s_vid_out_0_locked 1 7 2 2850J 670 N
preplace netloc v_axi4s_vid_out_0_overflow 1 7 2 NJ 680 3210
preplace netloc v_axi4s_vid_out_0_underflow 1 7 2 NJ 700 3190
preplace netloc v_axi4s_vid_out_0_status 1 7 2 NJ 740 3170
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 2100J 950 2530
preplace netloc axi_gpio_0_gpio2_io_o 1 8 1 3210 1030n
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1250 220n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1270 570n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1640 220n
preplace netloc v_tc_1_vtiming_out 1 6 1 N 630
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 2 1670 780 2110J
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 2860 550n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1670 480n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1640 740n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1620 1160 NJ 1160 NJ 1160 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 1140
preplace netloc axi_vdma_0_M_AXI_S2MM 1 1 5 410 140 NJ 140 NJ 140 NJ 140 2120
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 420 320 NJ 320 NJ 320 1630J 160 2100
preplace netloc axis_subset_converter_1_M_AXIS 1 6 1 2490 400n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2100 270n
preplace netloc hdmi_in_1 1 0 2 NJ 700 NJ
preplace netloc dvi2rgb_1_DDC 1 2 8 760J 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 3190J 950 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 2 NJ 580 NJ
preplace netloc processing_system7_0_DDR 1 3 7 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 3170J 1150 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 7 1250J 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc image_filter_0_OUTPUT_STREAM 1 4 1 1680 60n
levelinfo -pg 1 0 210 570 1020 1450 1910 2300 2690 3020 3310 3430
pagesize -pg 1 -db -bbox -sgen -110 0 3620 1450
",
   "Color Coded_ScaleFactor":"0.493003",
   "Color Coded_TopLeft":"-105,-185",
   "Default View_ScaleFactor":"0.373626",
   "Default View_TopLeft":"-316,-468",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port group_1 -pg 1 -lvl 10 -x 3800 -y 430 -defaultsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 10 -x 3800 -y 1170 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 10 -x 3800 -y 1410 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 10 -x 3800 -y 1250 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1130 -y 850 -swap {0 5 2 3 4 12 6 7 8 9 10 11 1 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 20R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 160L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 180L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 200L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 80R -pinDir FCLK_CLK1 right -pinY FCLK_CLK1 100R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 200R
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3410 -y 1410 -swap {0 1 2 3 4 5 6 7 8 9 12 11 10} -defaultsOSRD -pinDir TMDS right -pinY TMDS 0R -pinDir RGB left -pinY RGB 0L -pinDir aRst left -pinY aRst 180L -pinDir PixelClk left -pinY PixelClk 160L -pinDir SerialClk left -pinY SerialClk 20L
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 2210 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 22 23 25 20} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir REF_CLK_I left -pinY REF_CLK_I 40L -pinDir PXL_CLK_O right -pinY PXL_CLK_O 20R -pinDir PXL_CLK_5X_O right -pinY PXL_CLK_5X_O 40R -pinDir LOCKED_O right -pinY LOCKED_O 60R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 20L
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3410 -y 1230 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir GPIO2 right -pinY GPIO2 40R -pinDir GPIO2.gpio2_io_o right -pinY GPIO2.gpio2_io_o 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 550 -y 1370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43 47} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir S01_ACLK left -pinY S01_ACLK 40L -pinDir S01_ARESETN left -pinY S01_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 2210 -y 810 -swap {37 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 32 34 36 35 0 38 39 40 41} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 240L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 160R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 40L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 60L -pinDir m_axis_mm2s_aclk left -pinY m_axis_mm2s_aclk 100L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 140L -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 120L -pinDir axi_resetn left -pinY axi_resetn 0L -pinBusDir mm2s_frame_ptr_out right -pinBusY mm2s_frame_ptr_out 180R -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 200R -pinDir mm2s_introut right -pinY mm2s_introut 220R -pinDir s2mm_introut right -pinY s2mm_introut 240R
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1640 -y 850 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst axis_subset_converter_1 -pg 1 -lvl 6 -x 2620 -y 1230 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 40R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst dvi2rgb_1 -pg 1 -lvl 2 -x 550 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 21 19 20 17} -defaultsOSRD -pinDir TMDS left -pinY TMDS 0L -pinDir RGB right -pinY RGB 0R -pinDir RGB.vid_pData right -pinY RGB.vid_pData 20R -pinDir RGB.vid_pHSync right -pinY RGB.vid_pHSync 40R -pinDir RGB.vid_pVSync right -pinY RGB.vid_pVSync 60R -pinDir RGB.vid_pVDE right -pinY RGB.vid_pVDE 80R -pinDir DDC right -pinY DDC 1040R -pinDir RefClk left -pinY RefClk 1060L -pinDir aRst_n left -pinY aRst_n 1080L -pinDir PixelClk right -pinY PixelClk 1060R -pinDir aPixelClkLckd right -pinY aPixelClkLckd 1080R -pinDir pRst_n left -pinY pRst_n 20L
preplace inst ila_0 -pg 1 -lvl 9 -x 3680 -y 490 -swap {1 2 3 0} -defaultsOSRD -pinDir clk left -pinY clk 160L -pinBusDir probe0 left -pinBusY probe0 180L -pinBusDir probe1 left -pinBusY probe1 200L -pinBusDir probe2 left -pinBusY probe2 0L
preplace inst ila_1 -pg 1 -lvl 4 -x 1640 -y 1010 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_2 -pg 1 -lvl 5 -x 2210 -y 490 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_3 -pg 1 -lvl 9 -x 3680 -y 1330 -swap {1 0} -defaultsOSRD -pinBusDir group_1 left -pinBusY group_1 20L -pinDir clk left -pinY clk 0L
preplace inst ila_4 -pg 1 -lvl 7 -x 3060 -y 750 -swap {2 0 1} -defaultsOSRD -pinDir clk left -pinY clk 360L -pinBusDir probe0 left -pinBusY probe0 0L -pinBusDir probe1 left -pinBusY probe1 20L
preplace inst ila_5 -pg 1 -lvl 9 -x 3680 -y 1470 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L -pinBusDir probe2 left -pinBusY probe2 60L -pinBusDir probe3 left -pinBusY probe3 80L
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1640 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 112 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 39 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 92 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 74 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 130 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 56 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 174 173 175 166 176 167 177 168 178 169 179 170 180 171 181 172} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 540R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 520R -pinDir M03_AXI right -pinY M03_AXI 500R -pinDir M04_AXI right -pinY M04_AXI 560R -pinDir M05_AXI right -pinY M05_AXI 20R -pinDir ACLK left -pinY ACLK 420L -pinDir ARESETN left -pinY ARESETN 400L -pinDir S00_ACLK left -pinY S00_ACLK 440L -pinDir S00_ARESETN left -pinY S00_ARESETN 260L -pinDir M00_ACLK left -pinY M00_ACLK 460L -pinDir M00_ARESETN left -pinY M00_ARESETN 280L -pinDir M01_ACLK left -pinY M01_ACLK 480L -pinDir M01_ARESETN left -pinY M01_ARESETN 300L -pinDir M02_ACLK left -pinY M02_ACLK 500L -pinDir M02_ARESETN left -pinY M02_ARESETN 320L -pinDir M03_ACLK left -pinY M03_ACLK 520L -pinDir M03_ARESETN left -pinY M03_ARESETN 340L -pinDir M04_ACLK left -pinY M04_ACLK 540L -pinDir M04_ARESETN left -pinY M04_ARESETN 360L -pinDir M05_ACLK left -pinY M05_ACLK 560L -pinDir M05_ARESETN left -pinY M05_ARESETN 380L
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 1290 -swap {0 9 2 3 4 5 6 8 1 7} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 400R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 280R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 3060 -y 1350 -swap {0 7 2 3 4 5 6 1 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 25 26 27 22 24 28 29 30 31} -defaultsOSRD -pinBusDir group_1 right -pinBusY group_1 0R -pinDir video_in left -pinY video_in 20L -pinDir vtiming_in left -pinY vtiming_in 0L -pinDir vid_io_out right -pinY vid_io_out 60R -pinDir aclk left -pinY aclk 60L -pinDir aclken left -pinY aclken 100L -pinDir aresetn left -pinY aresetn 120L -pinDir fid left -pinY fid 140L -pinDir vid_io_out_clk left -pinY vid_io_out_clk 40L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 80L -pinDir vid_io_out_reset left -pinY vid_io_out_reset 160L -pinDir vtg_ce right -pinY vtg_ce 80R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 100R -pinDir sof_state_out right -pinY sof_state_out 120R
preplace inst v_tc_0 -pg 1 -lvl 5 -x 2210 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 30 28 29 31 25 27 26 32} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_in left -pinY vtiming_in 20L -pinDir vtiming_in.active_video_in left -pinY vtiming_in.active_video_in 40L -pinDir vtiming_in.hsync_in left -pinY vtiming_in.hsync_in 60L -pinDir vtiming_in.vsync_in left -pinY vtiming_in.vsync_in 80L -pinDir clk left -pinY clk 100L -pinDir clken left -pinY clken 220L -pinDir s_axi_aclk left -pinY s_axi_aclk 180L -pinDir s_axi_aclken left -pinY s_axi_aclken 200L -pinDir det_clken left -pinY det_clken 240L -pinDir sof_state left -pinY sof_state 120L -pinDir resetn left -pinY resetn 160L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 140L -pinDir irq right -pinY irq 0R
preplace inst v_tc_1 -pg 1 -lvl 6 -x 2620 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 29 30 28 27 25 33 31 32 26 34} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_out right -pinY vtiming_out 300R -pinDir clk left -pinY clk 20L -pinDir clken left -pinY clken 280L -pinDir s_axi_aclk left -pinY s_axi_aclk 300L -pinDir s_axi_aclken left -pinY s_axi_aclken 260L -pinDir gen_clken left -pinY gen_clken 240L -pinDir sof_state left -pinY sof_state 40L -pinDir resetn left -pinY resetn 340L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 320L -pinDir irq right -pinY irq 320R -pinDir fsync_in left -pinY fsync_in 60L -pinBusDir fsync_out right -pinBusY fsync_out 340R
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 1130 -y 110 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 26 24 22 25 23 27 28 29 30} -defaultsOSRD -pinDir video_out right -pinY video_out 480R -pinDir vtiming_out right -pinY vtiming_out 0R -pinDir vid_io_in left -pinY vid_io_in 0L -pinDir vid_io_in.vid_active_video left -pinY vid_io_in.vid_active_video 20L -pinDir vid_io_in.vid_data left -pinY vid_io_in.vid_data 40L -pinDir vid_io_in.vid_hsync left -pinY vid_io_in.vid_hsync 60L -pinDir vid_io_in.vid_vsync left -pinY vid_io_in.vid_vsync 80L -pinDir vid_io_in_clk left -pinY vid_io_in_clk 100L -pinDir vid_io_in_ce left -pinY vid_io_in_ce 520L -pinDir vid_io_in_reset left -pinY vid_io_in_reset 480L -pinDir aclk left -pinY aclk 440L -pinDir aclken left -pinY aclken 500L -pinDir aresetn left -pinY aresetn 460L -pinDir fid right -pinY fid 500R -pinDir overflow right -pinY overflow 520R -pinDir underflow right -pinY underflow 540R -pinDir axis_enable left -pinY axis_enable 540L
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 550 -y 1630 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2620 -y 1490 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc netgroup_1 1 3 7 1460J 770 1880J 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc netgroup_2 1 7 2 N 1350 NJ
preplace netloc netgroup_3 1 2 3 880 1150 NJ 1150 1800J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 380 1270 740 770 1440 1090 2000 1130 2460 1150 2900 1270 3240 650 3580
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 8 NJ 1690 900J 1110 1380 1130 1940J 730 2400J 690 NJ 690 NJ 690 NJ
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 8 400 1290 760 710 1480 790 1920 1150 2440 1370 2820 1290 3260 670 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 NJ 1310 800J 750 1360
preplace netloc dvi2rgb_0_PixelClk 1 2 3 720 50 NJ 50 1820
preplace netloc dvi2rgb_1_vid_pHSync 1 2 3 780 30 NJ 30 2000
preplace netloc dvi2rgb_1_vid_pVSync 1 2 3 780 730 NJ 730 1800
preplace netloc dvi2rgb_1_vid_pVDE 1 2 3 700 10 NJ 10 2020
preplace netloc rst_ps7_0_50M_peripheral_reset 1 1 7 NJ 1570 840 1570 NJ 1570 NJ 1570 NJ 1570 2780 1590 NJ
preplace netloc xlconstant_0_dout 1 2 5 820 1130 1460J 1110 1960 1110 2420 1350 2780
preplace netloc xlconstant_1_dout 1 6 1 NJ 1490
preplace netloc dvi2rgb_1_vid_pData 1 2 1 N 150
preplace netloc dvi2rgb_1_aPixelClkLckd 1 2 7 780 790 1400J 750 1840J 410 NJ 410 NJ 410 NJ 410 3580J
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2460 630 2800 1570 N
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 NJ 650 NJ 650 3220
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 N 950 1980J
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 1250 NJ
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 NJ 670 2880
preplace netloc axi_gpio_0_gpio2_io_o 1 8 1 3560 1290n
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1420 590n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1380 350n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1860 650n
preplace netloc v_tc_1_vtiming_out 1 6 1 2880 1050n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 2 1900 750 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 1410
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 N 110
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 N 610
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1820 1330 NJ 1330 2840J 1250 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 860 1010n
preplace netloc axis_subset_converter_1_M_AXIS 1 6 1 2860 1270n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2400 970n
preplace netloc hdmi_in_1 1 0 2 NJ 130 NJ
preplace netloc dvi2rgb_1_DDC 1 2 8 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 2 NJ 1410 NJ
preplace netloc image_filter_0_OUTPUT_STREAM 1 4 1 2020 490n
levelinfo -pg 1 0 200 550 1130 1640 2210 2620 3060 3410 3680 3800
pagesize -pg 1 -db -bbox -sgen -110 0 3990 1750
",
   "Grouping and No Loops_ScaleFactor":"0.44836",
   "Grouping and No Loops_TopLeft":"-105,-125",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_CLK1:false|/axi_dynclk_0_PXL_CLK_5X_O:false|/axi_dynclk_0_PXL_CLK_O:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_50M_interconnect_aresetn:false|/dvi2rgb_0_PixelClk:false|/rst_ps7_0_50M_peripheral_aresetn:false|/rst_ps7_0_50M_peripheral_reset:false|/processing_system7_0_FCLK_CLK0:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 7 -x 1990 -y 950 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 7 -x 1990 -y 670 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 1990 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 1990 -y 80 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 7 -x 1990 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 1750 -y 90 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 6 -x 1750 -y 670 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -x 780 -y 740 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 780 -y 250 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1390 -y 370 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 780 -y 380 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 2 -x 440 -y 780 -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 4 -x 1090 -y 440 -defaultsOSRD
preplace inst dvi2rgb_1 -pg 1 -lvl 6 -x 1750 -y 940 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 2 -x 440 -y 880 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 3 -x 780 -y 500 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 440 -y 630 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -x 1390 -y 670 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -x 780 -y 610 -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 4 -x 1090 -y 680 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 1 -x 150 -y 790 -defaultsOSRD
preplace netloc v_vid_in_axi4s_0_video_out 1 1 1 280 780n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 280 180 NJ 180 NJ 180 NJ 180 NJ 180 1970
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 620 370n
preplace netloc v_tc_1_vtiming_out 1 4 1 N 680
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 2 620J 680 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 5 1 NJ 670
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 NJ 600
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 600J 640n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 610J 250n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1530 100n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 3 2 NJ 380 N
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 2 NJ 360 N
preplace netloc axis_subset_converter_1_M_AXIS 1 4 1 1250 440n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 930J 400n
preplace netloc hdmi_in_1 1 0 6 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ
preplace netloc dvi2rgb_1_DDC 1 6 1 NJ 950
preplace netloc rgb2dvi_0_TMDS 1 6 1 NJ 670
preplace netloc processing_system7_0_DDR 1 6 1 NJ 60
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 80
preplace netloc image_filter_0_OUTPUT_STREAM 1 2 1 630 390n
levelinfo -pg 1 0 150 440 780 1090 1390 1750 1990
pagesize -pg 1 -db -bbox -sgen -110 0 2180 1010
",
   "Interfaces View_ScaleFactor":"0.804921",
   "Interfaces View_TopLeft":"-106,-103",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 10 -x 3660 -y 160 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 10 -x 3660 -y 1620 -defaultsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3660 -y 540 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3660 -y 1360 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 10 -x 3660 -y 1440 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1010 -y 760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 16 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 115 114 116} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 600R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 20R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 20L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 40L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 640R -pinDir FCLK_CLK1 right -pinY FCLK_CLK1 620R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 660R
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3230 -y 1620 -swap {0 1 2 3 4 5 6 7 8 9 11 10 12} -defaultsOSRD -pinDir TMDS right -pinY TMDS 0R -pinDir RGB left -pinY RGB 0L -pinDir aRst left -pinY aRst 40L -pinDir PixelClk left -pinY PixelClk 20L -pinDir SerialClk left -pinY SerialClk 60L
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 2030 -y 1220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 23 22 20 25} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir REF_CLK_I left -pinY REF_CLK_I 40L -pinDir PXL_CLK_O right -pinY PXL_CLK_O 0R -pinDir PXL_CLK_5X_O right -pinY PXL_CLK_5X_O 60R -pinDir LOCKED_O right -pinY LOCKED_O 40R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 60L
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3230 -y 1420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir GPIO2 right -pinY GPIO2 40R -pinDir GPIO2.gpio2_io_o right -pinY GPIO2.gpio2_io_o 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 550 -y 680 -swap {14 1 2 3 4 5 6 7 8 9 10 11 12 13 0 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 74 71 75 72 76 73 77} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir S01_AXI right -pinY S01_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir S01_ACLK left -pinY S01_ACLK 40L -pinDir S01_ARESETN left -pinY S01_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 2030 -y 680 -swap {31 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 0 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 64 66 63 62 65 67 68 69 70 71} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 120L -pinDir M_AXI_MM2S left -pinY M_AXI_MM2S 20L -pinDir M_AXI_S2MM left -pinY M_AXI_S2MM 0L -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 180R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 140L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 200L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 240L -pinDir m_axis_mm2s_aclk left -pinY m_axis_mm2s_aclk 180L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 160L -pinDir s_axis_s2mm_aclk left -pinY s_axis_s2mm_aclk 220L -pinDir axi_resetn left -pinY axi_resetn 260L -pinBusDir mm2s_frame_ptr_out right -pinBusY mm2s_frame_ptr_out 200R -pinBusDir s2mm_frame_ptr_out right -pinBusY s2mm_frame_ptr_out 220R -pinDir mm2s_introut right -pinY mm2s_introut 240R -pinDir s2mm_introut right -pinY s2mm_introut 260R
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1540 -y 1220 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst axis_subset_converter_1 -pg 1 -lvl 6 -x 2460 -y 940 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst dvi2rgb_1 -pg 1 -lvl 2 -x 550 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 21 19 20 17} -defaultsOSRD -pinDir TMDS left -pinY TMDS 0L -pinDir RGB right -pinY RGB 0R -pinDir RGB.vid_pData right -pinY RGB.vid_pData 20R -pinDir RGB.vid_pHSync right -pinY RGB.vid_pHSync 40R -pinDir RGB.vid_pVSync right -pinY RGB.vid_pVSync 60R -pinDir RGB.vid_pVDE right -pinY RGB.vid_pVDE 80R -pinDir DDC right -pinY DDC 100R -pinDir RefClk left -pinY RefClk 360L -pinDir aRst_n left -pinY aRst_n 380L -pinDir PixelClk right -pinY PixelClk 120R -pinDir aPixelClkLckd right -pinY aPixelClkLckd 380R -pinDir pRst_n left -pinY pRst_n 20L
preplace inst ila_0 -pg 1 -lvl 9 -x 3540 -y 1680 -swap {1 3 2 0} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 60L -pinBusDir probe1 left -pinBusY probe1 40L -pinBusDir probe2 left -pinBusY probe2 0L
preplace inst ila_1 -pg 1 -lvl 4 -x 1540 -y 600 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_2 -pg 1 -lvl 5 -x 2030 -y 1080 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir clk left -pinY clk 20L
preplace inst ila_3 -pg 1 -lvl 9 -x 3540 -y 1040 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L -pinBusDir probe2 left -pinBusY probe2 60L -pinBusDir probe3 left -pinBusY probe3 80L
preplace inst ila_4 -pg 1 -lvl 7 -x 2860 -y 1240 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L
preplace inst ila_5 -pg 1 -lvl 9 -x 3540 -y 1220 -swap {0 4 1 2 3} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 80L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 60L
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1540 -y 780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 74 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 39 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 56 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 112 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 130 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 92 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 174 167 175 168 176 169 177 170 178 171 179 172 180 173 181} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 300R -pinDir M04_AXI right -pinY M04_AXI 320R -pinDir M05_AXI right -pinY M05_AXI 60R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 180L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 200L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 220L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 240L -pinDir M02_ACLK left -pinY M02_ACLK 100L -pinDir M02_ARESETN left -pinY M02_ARESETN 260L -pinDir M03_ACLK left -pinY M03_ACLK 120L -pinDir M03_ARESETN left -pinY M03_ARESETN 280L -pinDir M04_ACLK left -pinY M04_ACLK 140L -pinDir M04_ARESETN left -pinY M04_ARESETN 300L -pinDir M05_ACLK left -pinY M05_ACLK 160L -pinDir M05_ARESETN left -pinY M05_ARESETN 320L
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 740 -swap {0 7 2 3 4 5 6 8 9 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 720R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 740R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 760R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2860 -y 760 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 25 23 24 26 27 28 31 32 33 29 34 30} -defaultsOSRD -pinDir video_in left -pinY video_in 180L -pinDir vtiming_in left -pinY vtiming_in 0L -pinDir vid_io_out right -pinY vid_io_out 220R -pinDir aclk left -pinY aclk 200L -pinDir aclken left -pinY aclken 220L -pinDir aresetn left -pinY aresetn 320L -pinDir fid left -pinY fid 240L -pinDir vid_io_out_clk left -pinY vid_io_out_clk 280L -pinDir vid_io_out_ce left -pinY vid_io_out_ce 340L -pinDir vid_io_out_reset left -pinY vid_io_out_reset 360L -pinDir vtg_ce right -pinY vtg_ce 240R -pinDir locked right -pinY locked 300R -pinDir overflow right -pinY overflow 320R -pinDir underflow right -pinY underflow 340R -pinBusDir fifo_read_level right -pinBusY fifo_read_level 260R -pinBusDir status right -pinBusY status 360R -pinDir sof_state_out right -pinY sof_state_out 280R
preplace inst v_tc_0 -pg 1 -lvl 5 -x 2030 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 29 28 26 25 30 31 32} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_in left -pinY vtiming_in 20L -pinDir vtiming_in.active_video_in left -pinY vtiming_in.active_video_in 40L -pinDir vtiming_in.hsync_in left -pinY vtiming_in.hsync_in 60L -pinDir vtiming_in.vsync_in left -pinY vtiming_in.vsync_in 80L -pinDir clk left -pinY clk 100L -pinDir clken left -pinY clken 160L -pinDir s_axi_aclk left -pinY s_axi_aclk 200L -pinDir s_axi_aclken left -pinY s_axi_aclken 180L -pinDir det_clken left -pinY det_clken 140L -pinDir sof_state left -pinY sof_state 120L -pinDir resetn left -pinY resetn 220L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 240L -pinDir irq right -pinY irq 0R
preplace inst v_tc_1 -pg 1 -lvl 6 -x 2460 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 33 27 29 26 28 24 30 31 32 25 34} -defaultsOSRD -pinDir ctrl left -pinY ctrl 0L -pinDir vtiming_out right -pinY vtiming_out 140R -pinDir clk left -pinY clk 180L -pinDir clken left -pinY clken 80L -pinDir s_axi_aclk left -pinY s_axi_aclk 120L -pinDir s_axi_aclken left -pinY s_axi_aclken 60L -pinDir gen_clken left -pinY gen_clken 100L -pinDir sof_state left -pinY sof_state 20L -pinDir resetn left -pinY resetn 140L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 160L -pinDir irq right -pinY irq 160R -pinDir fsync_in left -pinY fsync_in 40L -pinBusDir fsync_out right -pinBusY fsync_out 180R
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 1010 -y 240 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 30 25 23 26 27 28 29 24} -defaultsOSRD -pinDir video_out right -pinY video_out 260R -pinDir vtiming_out right -pinY vtiming_out 0R -pinDir vid_io_in left -pinY vid_io_in 0L -pinDir vid_io_in.vid_active_video left -pinY vid_io_in.vid_active_video 20L -pinDir vid_io_in.vid_data left -pinY vid_io_in.vid_data 40L -pinDir vid_io_in.vid_hsync left -pinY vid_io_in.vid_hsync 60L -pinDir vid_io_in.vid_vsync left -pinY vid_io_in.vid_vsync 80L -pinDir vid_io_in_clk left -pinY vid_io_in_clk 100L -pinDir vid_io_in_ce left -pinY vid_io_in_ce 220L -pinDir vid_io_in_reset left -pinY vid_io_in_reset 320L -pinDir aclk left -pinY aclk 280L -pinDir aclken left -pinY aclken 240L -pinDir aresetn left -pinY aresetn 300L -pinDir fid right -pinY fid 280R -pinDir overflow right -pinY overflow 300R -pinDir underflow right -pinY underflow 320R -pinDir axis_enable left -pinY axis_enable 260L
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2460 -y 1100 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 380 600 780 660 1320 720 1800 1020 2260 860 2660 1180 3080 1040 3440
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 8 NJ 1460 740J 1480 1300 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 3400
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 8 400 620 760 1520 1380 1320 1760 1160 2300 1160 2700 1440 3040 1560 3380
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 NJ 1500 NJ 1500 1340
preplace netloc dvi2rgb_0_PixelClk 1 2 3 700 180 NJ 180 1720
preplace netloc dvi2rgb_1_vid_pHSync 1 2 3 780 100 NJ 100 1840
preplace netloc dvi2rgb_1_vid_pVSync 1 2 3 740 120 NJ 120 1760
preplace netloc dvi2rgb_1_vid_pVDE 1 2 3 760 140 NJ 140 1800
preplace netloc rst_ps7_0_50M_peripheral_reset 1 1 7 NJ 1480 720 1540 1260J 1340 NJ 1340 2300J 1260 2640 1660 NJ
preplace netloc xlconstant_0_dout 1 2 5 740 620 1260J 500 1840 1000 2220 880 2640
preplace netloc xlconstant_1_dout 1 6 1 2620J 1000n
preplace netloc dvi2rgb_1_vid_pData 1 2 1 720 80n
preplace netloc dvi2rgb_1_aPixelClkLckd 1 2 7 700J 640 1280J 520 NJ 520 NJ 520 NJ 520 NJ 520 3420
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2280 1040 2680 1340 3020
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2240 1680 NJ 1680 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 1360J 1160 1700
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 1440 NJ
preplace netloc v_axi4s_vid_out_0_locked 1 7 2 N 1060 NJ
preplace netloc v_axi4s_vid_out_0_overflow 1 7 2 N 1080 NJ
preplace netloc v_axi4s_vid_out_0_underflow 1 7 2 N 1100 NJ
preplace netloc v_axi4s_vid_out_0_status 1 7 2 N 1120 NJ
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 2260 1280 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 8 1 3380 1300n
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1240 500n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 N 780
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1780 800n
preplace netloc v_tc_1_vtiming_out 1 6 1 N 760
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 2 1720 620 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 3060 980n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1700 220n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1740 1080n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1720 1420 NJ 1420 NJ 1420 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 760
preplace netloc axi_vdma_0_M_AXI_S2MM 1 2 3 NJ 680 NJ 680 N
preplace netloc axi_vdma_0_M_AXI_MM2S 1 2 3 NJ 700 NJ 700 N
preplace netloc axis_subset_converter_1_M_AXIS 1 6 1 N 940
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2240 860n
preplace netloc hdmi_in_1 1 0 2 NJ 60 NJ
preplace netloc dvi2rgb_1_DDC 1 2 8 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 2 NJ 1620 NJ
preplace netloc processing_system7_0_DDR 1 3 7 1300J 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 7 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc image_filter_0_OUTPUT_STREAM 1 4 1 1820 820n
levelinfo -pg 1 0 200 550 1010 1540 2030 2460 2860 3230 3540 3660
pagesize -pg 1 -db -bbox -sgen -110 0 3850 1800
",
   "No Loops_ScaleFactor":"0.464268",
   "No Loops_TopLeft":"-106,-65",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK1:true|/axi_dynclk_0_PXL_CLK_5X_O:true|/axi_dynclk_0_PXL_CLK_O:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_50M_interconnect_aresetn:true|/dvi2rgb_0_PixelClk:true|/rst_ps7_0_50M_peripheral_aresetn:true|/rst_ps7_0_50M_peripheral_reset:true|/processing_system7_0_FCLK_CLK0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 10 -x 3800 -y 500 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 10 -x 3800 -y 620 -defaultsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3800 -y 1280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3800 -y 1460 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 10 -x 3800 -y 1660 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1180 -y 1040 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 34 17 18 19 20 21 22 16 24 25 26 73 28 29 30 31 32 33 0 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 27 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116} -defaultsOSRD -pinY DDR 240R -pinY FIXED_IO 420R -pinY USBIND_0 20R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY M_AXI_GP0 0R -pinY S_AXI_HP0 0L -pinY M_AXI_GP0_ACLK 40L -pinY S_AXI_HP0_ACLK 60L -pinY FCLK_CLK0 440R -pinY FCLK_CLK1 460R -pinY FCLK_RESET0_N 480R
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3390 -y 620 -defaultsOSRD -pinY TMDS 0R -pinY RGB 0L -pinY aRst 20L -pinY PixelClk 40L -pinY SerialClk 460L
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 2250 -y 1340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 22 23 20 25} -defaultsOSRD -pinY s00_axi 0L -pinY REF_CLK_I 40L -pinY PXL_CLK_O 0R -pinY PXL_CLK_5X_O 20R -pinY LOCKED_O 60R -pinY s00_axi_aclk 20L -pinY s00_axi_aresetn 60L
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3390 -y 1520 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 120R -pinY GPIO.gpio_io_o 140R -pinY GPIO2 160R -pinY GPIO2.gpio2_io_o 180R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 40L
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 610 -y 820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 74 70 75 71 76 72 77 73} -defaultsOSRD -pinY S00_AXI 0L -pinY S01_AXI 20L -pinY M00_AXI 220R -pinY ACLK 120L -pinY ARESETN 40L -pinY S00_ACLK 140L -pinY S00_ARESETN 60L -pinY S01_ACLK 160L -pinY S01_ARESETN 80L -pinY M00_ACLK 180L -pinY M00_ARESETN 100L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 2250 -y 300 -swap {55 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 0 56 57 58 59 60 61 66 63 64 65 62 67 68 69 70 71} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_MM2S 0R -pinY M_AXI_S2MM 20R -pinY M_AXIS_MM2S 60R -pinY S_AXIS_S2MM 0L -pinY s_axi_lite_aclk 120L -pinY m_axi_mm2s_aclk 60L -pinY m_axis_mm2s_aclk 80L -pinY m_axi_s2mm_aclk 100L -pinY s_axis_s2mm_aclk 40L -pinY axi_resetn 140L -pinBusY mm2s_frame_ptr_out 80R -pinBusY s2mm_frame_ptr_out 100R -pinY mm2s_introut 120R -pinY s2mm_introut 140R
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1700 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 0R -pinY aclk 40L -pinY aresetn 20L
preplace inst axis_subset_converter_1 -pg 1 -lvl 6 -x 2680 -y 360 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 60R -pinY aclk 40L -pinY aresetn 60L
preplace inst dvi2rgb_1 -pg 1 -lvl 2 -x 610 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 21 18 19 20 17} -defaultsOSRD -pinY TMDS 0L -pinY RGB 0R -pinY RGB.vid_pData 20R -pinY RGB.vid_pHSync 40R -pinY RGB.vid_pVSync 60R -pinY RGB.vid_pVDE 80R -pinY DDC 100R -pinY RefClk 140L -pinY aRst_n 120L -pinY PixelClk 120R -pinY aPixelClkLckd 140R -pinY pRst_n 20L
preplace inst ila_0 -pg 1 -lvl 9 -x 3680 -y 1720 -swap {1 3 2 0} -defaultsOSRD -pinY clk 20L -pinBusY probe0 60L -pinBusY probe1 40L -pinBusY probe2 0L
preplace inst ila_1 -pg 1 -lvl 4 -x 1700 -y 400 -defaultsOSRD -pinY SLOT_0_AXIS 0L -pinY clk 20L
preplace inst ila_2 -pg 1 -lvl 5 -x 2250 -y 60 -defaultsOSRD -pinY SLOT_0_AXIS 0L -pinY clk 20L
preplace inst ila_3 -pg 1 -lvl 9 -x 3680 -y 1140 -swap {4 0 1 2 3} -defaultsOSRD -pinY clk 80L -pinBusY probe0 0L -pinBusY probe1 20L -pinBusY probe2 40L -pinBusY probe3 60L
preplace inst ila_4 -pg 1 -lvl 7 -x 3060 -y 1360 -defaultsOSRD -pinY clk 0L -pinBusY probe0 20L -pinBusY probe1 40L
preplace inst ila_5 -pg 1 -lvl 9 -x 3680 -y 1520 -swap {0 4 1 2 3} -defaultsOSRD -pinY clk 0L -pinBusY probe0 80L -pinBusY probe1 20L -pinBusY probe2 40L -pinBusY probe3 60L
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1700 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 92 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 112 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 130 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 74 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 174 173 175 166 176 167 177 168 178 169 179 170 180 171 181 172} -defaultsOSRD -pinY S00_AXI 240L -pinY M00_AXI 0R -pinY M01_AXI 20R -pinY M02_AXI 280R -pinY M03_AXI 540R -pinY M04_AXI 560R -pinY M05_AXI 40R -pinY ACLK 420L -pinY ARESETN 400L -pinY S00_ACLK 440L -pinY S00_ARESETN 260L -pinY M00_ACLK 460L -pinY M00_ARESETN 280L -pinY M01_ACLK 480L -pinY M01_ARESETN 300L -pinY M02_ACLK 500L -pinY M02_ARESETN 320L -pinY M03_ACLK 520L -pinY M03_ARESETN 340L -pinY M04_ACLK 540L -pinY M04_ARESETN 360L -pinY M05_ACLK 560L -pinY M05_ARESETN 380L
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 220 -y 700 -swap {4 3 0 1 2 5 9 7 8 6} -defaultsOSRD -pinY slowest_sync_clk 240L -pinY ext_reset_in 220L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 0R -pinBusY bus_struct_reset 80R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 20R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 3060 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 24 25 26 27 23 21 28 31 32 33 29 34 30} -defaultsOSRD -pinY video_in 0L -pinY vtiming_in 20L -pinY vid_io_out 0R -pinY aclk 60L -pinY aclken 500L -pinY aresetn 520L -pinY fid 580L -pinY vid_io_out_clk 600L -pinY vid_io_out_ce 480L -pinY vid_io_out_reset 40L -pinY vtg_ce 20R -pinY locked 520R -pinY overflow 540R -pinY underflow 560R -pinBusY fifo_read_level 40R -pinBusY status 580R -pinY sof_state_out 60R
preplace inst v_tc_0 -pg 1 -lvl 5 -x 2250 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 29 28 26 25 31 30 32} -defaultsOSRD -pinY ctrl 0L -pinY vtiming_in 20L -pinY vtiming_in.active_video_in 40L -pinY vtiming_in.hsync_in 60L -pinY vtiming_in.vsync_in 80L -pinY clk 100L -pinY clken 160L -pinY s_axi_aclk 200L -pinY s_axi_aclken 180L -pinY det_clken 140L -pinY sof_state 120L -pinY resetn 240L -pinY s_axi_aresetn 220L -pinY irq 0R
preplace inst v_tc_1 -pg 1 -lvl 6 -x 2680 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 33 28 29 26 27 24 30 31 32 25 34} -defaultsOSRD -pinY ctrl 240L -pinY vtiming_out 0R -pinY clk 420L -pinY clken 340L -pinY s_axi_aclk 360L -pinY s_axi_aclken 300L -pinY gen_clken 320L -pinY sof_state 260L -pinY resetn 380L -pinY s_axi_aresetn 400L -pinY irq 20R -pinY fsync_in 280L -pinBusY fsync_out 40R
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 1180 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 23 25 24 27 28 29 30} -defaultsOSRD -pinY video_out 0R -pinY vtiming_out 20R -pinY vid_io_in 0L -pinY vid_io_in.vid_active_video 20L -pinY vid_io_in.vid_data 40L -pinY vid_io_in.vid_hsync 60L -pinY vid_io_in.vid_vsync 80L -pinY vid_io_in_clk 100L -pinY vid_io_in_ce 120L -pinY vid_io_in_reset 200L -pinY aclk 140L -pinY aclken 180L -pinY aresetn 160L -pinY fid 40R -pinY overflow 60R -pinY underflow 80R -pinY axis_enable 220L
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 610 -y 640 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2680 -y 1200 -defaultsOSRD -pinBusY dout 0R
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 40 1000 420 700 820 880 1460 1300 1980 960 2460 480 2840 1540 3240 1260 3560
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 20 1580 NJ 1580 NJ 1580 1480 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 N
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 8 400 720 800 900 1520 1400 2020 980 2440 1140 2880 1560 3220 1780 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 NJ 760 760J 980 1480
preplace netloc dvi2rgb_0_PixelClk 1 2 3 900 160 NJ 160 1960
preplace netloc dvi2rgb_1_vid_pHSync 1 2 3 940 540 NJ 540 1940
preplace netloc dvi2rgb_1_vid_pVSync 1 2 3 880 940 1500J 1240 2040J
preplace netloc dvi2rgb_1_vid_pVDE 1 2 3 860 920 1440J 1220 2000J
preplace netloc rst_ps7_0_50M_peripheral_reset 1 1 7 NJ 740 780 180 NJ 180 NJ 180 NJ 180 2880 540 3240J
preplace netloc xlconstant_0_dout 1 2 5 840 960 1400J 1260 2060 940 2480 1120 2860
preplace netloc xlconstant_1_dout 1 6 1 NJ 1200
preplace netloc dvi2rgb_1_vid_pData 1 2 1 960 420n
preplace netloc dvi2rgb_1_aPixelClkLckd 1 2 7 920J 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 3540
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2500 1260 2900 560 3220J
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2520J 1300 NJ 1300 3220
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 1540J 1380 N
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 1660 NJ
preplace netloc v_axi4s_vid_out_0_locked 1 7 2 N 1140 NJ
preplace netloc v_axi4s_vid_out_0_overflow 1 7 2 N 1160 NJ
preplace netloc v_axi4s_vid_out_0_underflow 1 7 2 N 1180 NJ
preplace netloc v_axi4s_vid_out_0_status 1 7 2 N 1200 NJ
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 NJ 1400 N
preplace netloc axi_gpio_0_gpio2_io_o 1 8 1 3580 1600n
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1420 240n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1420 840n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1900 320n
preplace netloc v_tc_1_vtiming_out 1 6 1 N 640
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 2 N 880 NJ
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 620
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1920 580n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1940 1140n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1880 1520 NJ 1520 NJ 1520 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 1040
preplace netloc axi_vdma_0_M_AXI_S2MM 1 1 5 440 140 NJ 140 NJ 140 NJ 140 2460
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 460 340 NJ 340 NJ 340 1880J 240 2440
preplace netloc axis_subset_converter_1_M_AXIS 1 6 1 2860 420n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 N 360
preplace netloc hdmi_in_1 1 0 2 NJ 400 NJ
preplace netloc dvi2rgb_1_DDC 1 2 8 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ 500 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 2 NJ 620 NJ
preplace netloc processing_system7_0_DDR 1 3 7 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 7 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc image_filter_0_OUTPUT_STREAM 1 4 1 1860 60n
levelinfo -pg 1 0 220 610 1180 1700 2250 2680 3060 3390 3680 3800
pagesize -pg 1 -db -bbox -sgen -110 0 3990 1840
",
   "Reduced Jogs_ScaleFactor":"0.44836",
   "Reduced Jogs_TopLeft":"-105,-80",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hdmi_in -pg 1 -lvl 0 -x -90 -y 700 -defaultsOSRD
preplace port hdmi_in_ddc -pg 1 -lvl 10 -x 3570 -y 900 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 10 -x 3570 -y 610 -defaultsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3570 -y 1100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3570 -y 1120 -defaultsOSRD
preplace portBus HDMI_HPD_IN -pg 1 -lvl 10 -x 3570 -y 1210 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1130 -y 1160 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3170 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 12 11 10} -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 2010 -y 900 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 22 23 25 20} -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3170 -y 1220 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 660 -y 1150 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 2010 -y 290 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 4 -x 1550 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD
preplace inst axis_subset_converter_1 -pg 1 -lvl 6 -x 2430 -y 430 -defaultsOSRD
preplace inst dvi2rgb_1 -pg 1 -lvl 2 -x 660 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 21 19 20 17} -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -x 3450 -y 1300 -swap {1 2 3 0} -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 4 -x 1550 -y 430 -defaultsOSRD
preplace inst ila_2 -pg 1 -lvl 5 -x 2010 -y 70 -defaultsOSRD
preplace inst ila_3 -pg 1 -lvl 9 -x 3450 -y 710 -defaultsOSRD
preplace inst ila_4 -pg 1 -lvl 7 -x 2820 -y 910 -swap {2 0 1} -defaultsOSRD
preplace inst ila_5 -pg 1 -lvl 9 -x 3450 -y 1000 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1550 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 112 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 39 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 92 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 74 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 130 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 56 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 174 173 175 166 176 167 177 168 178 169 179 170 180 171 181 172} -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 190 -y 1300 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2820 -y 680 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -x 2010 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 30 28 29 31 25 27 26 32} -defaultsOSRD
preplace inst v_tc_1 -pg 1 -lvl 6 -x 2430 -y 670 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 29 30 28 27 25 33 31 32 26 34} -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 3 -x 1130 -y 680 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 26 24 22 25 23 27 28 29 30} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 660 -y 920 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 2430 -y 890 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 -70 1200 380 590 820 470 1370 340 1790 420 2240 340 2630 1020 3010 1020 3340
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 -70 1400 NJ 1400 NJ 1400 1370 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 N
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 8 390 580 910 490 1390 350 1760 800 2210 350 2650 540 2990 1310 NJ
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 3 370J 480 NJ 480 1360
preplace netloc dvi2rgb_0_PixelClk 1 2 3 830 140 NJ 140 1710
preplace netloc dvi2rgb_1_vid_pHSync 1 2 3 810 130 NJ 130 1810
preplace netloc dvi2rgb_1_vid_pVSync 1 2 3 850 330 NJ 330 1800J
preplace netloc dvi2rgb_1_vid_pVDE 1 2 3 840 320 NJ 320 1740J
preplace netloc rst_ps7_0_50M_peripheral_reset 1 1 7 400 600 890 360 NJ 360 1720J 810 2210J 820 2650 820 3020J
preplace netloc xlconstant_0_dout 1 2 5 900 500 NJ 500 1770 790 2200 330 2660
preplace netloc xlconstant_1_dout 1 6 1 2600J 700n
preplace netloc dvi2rgb_1_vid_pData 1 2 1 870 610n
preplace netloc dvi2rgb_1_aPixelClkLckd 1 2 7 860J 150 NJ 150 1730J 140 NJ 140 NJ 140 NJ 140 3330
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2230 510 2610 530 3010J
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2250J 520 NJ 520 3020
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 1390J 1090 1820
preplace netloc axi_gpio_0_gpio_io_o 1 8 2 NJ 1210 NJ
preplace netloc v_axi4s_vid_out_0_locked 1 7 2 3010J 700 3320
preplace netloc v_axi4s_vid_out_0_overflow 1 7 2 3000J 710 N
preplace netloc v_axi4s_vid_out_0_underflow 1 7 2 2980J 720 3350
preplace netloc v_axi4s_vid_out_0_status 1 7 2 NJ 730 3320
preplace netloc axi_dynclk_0_LOCKED_O 1 5 2 2260J 830 2590
preplace netloc axi_gpio_0_gpio2_io_o 1 8 1 3350 980n
preplace netloc v_vid_in_axi4s_0_video_out 1 3 1 1350 220n
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1380 570n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1780 220n
preplace netloc v_tc_1_vtiming_out 1 6 1 2620 620n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 2 1750 780 2220J
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 3000 580n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1750 480n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1740 720n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1710 1200 NJ 1200 NJ 1200 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 1150
preplace netloc axi_vdma_0_M_AXI_S2MM 1 1 5 420 160 NJ 160 NJ 160 NJ 160 2200
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 410 120 NJ 120 NJ 120 1820J 150 2210
preplace netloc axis_subset_converter_1_M_AXIS 1 6 1 2640 430n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 2220 270n
preplace netloc hdmi_in_1 1 0 2 NJ 700 NJ
preplace netloc dvi2rgb_1_DDC 1 2 8 880J 510 NJ 510 1730J 990 NJ 990 NJ 990 3010J 900 NJ 900 NJ
preplace netloc rgb2dvi_0_TMDS 1 8 2 NJ 610 NJ
preplace netloc processing_system7_0_DDR 1 3 7 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 7 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc image_filter_0_OUTPUT_STREAM 1 4 1 1760 60n
levelinfo -pg 1 -90 190 660 1130 1550 2010 2430 2820 3170 3450 3570
pagesize -pg 1 -db -bbox -sgen -200 0 3760 1660
"
}

