<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cla.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cla.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cla1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="claAdde16b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="claAdde16b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="claAdde16b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="claAdde16b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="claAdde16b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="claAdde16b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="claAdde16b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="claAdde16b.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="claAdde16b.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="claAdde16b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="claAdde16b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="claAdde16b.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="claAdde16b.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="claAdde16b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="claAdde16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="claAdde16b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="claAdde16b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="claAdde16b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="claAdde16b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="claAdde16b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="claAdde16b.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="claAdde16b.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="claAdde16b_claAdde16b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="claAdde16b_claAdde16b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="claAdde16b_claAdde16b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="claAdde16b_claAdde16b_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="claAdde16b_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="claAdde16b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="claAdde16b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="claAdde16b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="claAdde16b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="claAdde16b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="claAdde16b_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="claAdde16b_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="claAdde16b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="claAdde16b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="claAdde16b_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="claAdde16b_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="claAdde16b_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="claAdde16b_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="claAdde16b_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="claAdder4b.ngr"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="claAdder4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="claAdder4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debounceRotary.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debouncer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="input_2_hex_op.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="lcd_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446849195" xil_pn:in_ck="-3919694556384320207" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446849195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="claAdder16b_tb_01.v"/>
      <outfile xil_pn:name="claAdder4b_tb_01.v"/>
    </transform>
    <transform xil_pn:end_ts="1446849094" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6602985331988014479" xil_pn:start_ts="1446849094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849096" xil_pn:in_ck="5382501659953901044" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3908733325965088559" xil_pn:start_ts="1446849094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="claAdde16b.vf"/>
      <outfile xil_pn:name="claAdder4b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1446849096" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-279314651930227706" xil_pn:start_ts="1446849096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849195" xil_pn:in_ck="6555534082108150615" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1446849195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="claAdde16b.vf"/>
      <outfile xil_pn:name="claAdder16b_tb_01.v"/>
      <outfile xil_pn:name="claAdder4b.vf"/>
      <outfile xil_pn:name="claAdder4b_tb_01.v"/>
    </transform>
    <transform xil_pn:end_ts="1446849196" xil_pn:in_ck="6555534082108150615" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7266209677895297882" xil_pn:start_ts="1446849195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="claAdde16b_claAdde16b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="claAdde16b_claAdde16b_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446849197" xil_pn:in_ck="-5457206232545540402" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3424294848056509673" xil_pn:start_ts="1446849196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446849260" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446849260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:in_ck="5382501659953901044" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7272108860472102329" xil_pn:start_ts="1446849260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="claAdde16b.vf"/>
      <outfile xil_pn:name="claAdder4b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-279314651930227706" xil_pn:start_ts="1446849261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1446849261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5436242651972889481" xil_pn:start_ts="1446849261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1446849261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446849261" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5490355809866968176" xil_pn:start_ts="1446849261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446924139" xil_pn:in_ck="-2173491438254066906" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2920435344842107282" xil_pn:start_ts="1446924133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="claAdde16b.jhd"/>
      <outfile xil_pn:name="claAdde16b.lso"/>
      <outfile xil_pn:name="claAdde16b.ngc"/>
      <outfile xil_pn:name="claAdde16b.ngr"/>
      <outfile xil_pn:name="claAdde16b.prj"/>
      <outfile xil_pn:name="claAdde16b.stx"/>
      <outfile xil_pn:name="claAdde16b.syr"/>
      <outfile xil_pn:name="claAdde16b.xst"/>
      <outfile xil_pn:name="claAdde16b_claAdde16b_sch_tb_beh.prj"/>
      <outfile xil_pn:name="claAdde16b_claAdde16b_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="claAdde16b_xst.xrpt"/>
      <outfile xil_pn:name="claAdder4b.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1446924141" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767196363817996233" xil_pn:start_ts="1446924141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446924144" xil_pn:in_ck="7877093610062689357" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6020772950221147913" xil_pn:start_ts="1446924141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="claAdde16b.bld"/>
      <outfile xil_pn:name="claAdde16b.ngd"/>
      <outfile xil_pn:name="claAdde16b_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1446924148" xil_pn:in_ck="7877093610062689358" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1446924144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="claAdde16b.pcf"/>
      <outfile xil_pn:name="claAdde16b_map.map"/>
      <outfile xil_pn:name="claAdde16b_map.mrp"/>
      <outfile xil_pn:name="claAdde16b_map.ncd"/>
      <outfile xil_pn:name="claAdde16b_map.ngm"/>
      <outfile xil_pn:name="claAdde16b_map.xrpt"/>
      <outfile xil_pn:name="claAdde16b_summary.xml"/>
      <outfile xil_pn:name="claAdde16b_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1446924157" xil_pn:in_ck="-4935226012614296985" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1446924148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="claAdde16b.ncd"/>
      <outfile xil_pn:name="claAdde16b.pad"/>
      <outfile xil_pn:name="claAdde16b.par"/>
      <outfile xil_pn:name="claAdde16b.ptwx"/>
      <outfile xil_pn:name="claAdde16b.unroutes"/>
      <outfile xil_pn:name="claAdde16b.xpi"/>
      <outfile xil_pn:name="claAdde16b_pad.csv"/>
      <outfile xil_pn:name="claAdde16b_pad.txt"/>
      <outfile xil_pn:name="claAdde16b_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1446924157" xil_pn:in_ck="7877093610062689226" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1446924155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="claAdde16b.twr"/>
      <outfile xil_pn:name="claAdde16b.twx"/>
    </transform>
  </transforms>

</generated_project>
