v 20130925 2
C 39600 52000 1 0 0 HF3.sym
{
T 41400 56600 5 10 1 1 0 6 1
refdes=U1
T 40000 56800 5 10 0 1 0 0 1
device=HF353
T 40000 57000 5 10 0 1 0 0 1
footprint=HF3
T 39600 52000 5 10 0 0 0 0 1
value=HF353
}
C 39600 46000 1 0 0 HF3.sym
{
T 41400 50600 5 10 1 1 0 6 1
refdes=U3
T 40000 50800 5 10 0 1 0 0 1
device=HF353
T 40000 51000 5 10 0 1 0 0 1
footprint=HF3
T 39600 46000 5 10 0 0 0 0 1
value=HF353
}
C 39600 40000 1 0 0 HF3.sym
{
T 41400 44600 5 10 1 1 0 6 1
refdes=U4
T 40000 44800 5 10 0 1 0 0 1
device=HF353
T 40000 45000 5 10 0 1 0 0 1
footprint=HF3
T 39600 40000 5 10 0 0 0 0 1
value=HF353
}
C 39600 34000 1 0 0 HF3.sym
{
T 41400 38600 5 10 1 1 0 6 1
refdes=U6
T 40000 38800 5 10 0 1 0 0 1
device=HF353
T 40000 39000 5 10 0 1 0 0 1
footprint=HF3
T 39600 34000 5 10 0 0 0 0 1
value=HF353
}
C 38500 55500 1 0 0 capacitor-1.sym
{
T 38700 56200 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 55800 5 10 1 1 0 0 1
refdes=C1
T 39100 55800 5 10 1 1 0 0 1
value=10n
T 38500 55500 5 10 0 1 0 0 1
footprint=0603
}
N 39400 55700 39700 55700 4
C 38500 49500 1 0 0 capacitor-1.sym
{
T 38700 50200 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 49800 5 10 1 1 0 0 1
refdes=C3
T 39100 49800 5 10 1 1 0 0 1
value=10n
T 38500 49500 5 10 0 1 0 0 1
footprint=0603
}
N 39400 49700 39700 49700 4
C 38500 43500 1 0 0 capacitor-1.sym
{
T 38700 44200 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 43800 5 10 1 1 0 0 1
refdes=C7
T 39100 43800 5 10 1 1 0 0 1
value=10n
T 38500 43500 5 10 0 1 0 0 1
footprint=0603
}
N 39400 43700 39700 43700 4
C 38500 37500 1 0 0 capacitor-1.sym
{
T 38700 38200 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 37800 5 10 1 1 0 0 1
refdes=C13
T 39100 37800 5 10 1 1 0 0 1
value=10n
T 38500 37500 5 10 0 1 0 0 1
footprint=0603
}
N 39400 37700 39700 37700 4
C 37800 55500 1 0 0 SMA.sym
{
T 37775 55825 5 10 1 1 0 0 1
refdes=J1
T 37791 55995 5 10 0 1 0 0 1
footprint=SMA
T 37791 56195 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 55600 5 10 1 1 0 6 1
comment=MOD1_TX
T 37700 55400 5 10 1 1 0 6 1
value=SMA
}
C 37800 49500 1 0 0 SMA.sym
{
T 37775 49825 5 10 1 1 0 0 1
refdes=J3
T 37791 49995 5 10 0 1 0 0 1
footprint=SMA
T 37791 50195 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 49600 5 10 1 1 0 6 1
comment=MOD2_TX
T 37700 49400 5 10 1 1 0 6 1
value=SMA
}
C 37800 43500 1 0 0 SMA.sym
{
T 37775 43825 5 10 1 1 0 0 1
refdes=J6
T 37791 43995 5 10 0 1 0 0 1
footprint=SMA
T 37791 44195 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 43600 5 10 1 1 0 6 1
comment=MOD1_RX
T 37700 43400 5 10 1 1 0 6 1
value=SMA
}
C 37800 37500 1 0 0 SMA.sym
{
T 37775 37825 5 10 1 1 0 0 1
refdes=J10
T 37791 37995 5 10 0 1 0 0 1
footprint=SMA
T 37791 38195 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 37600 5 10 1 1 0 6 1
comment=MOD2_RX
T 37700 37400 5 10 1 1 0 6 1
value=SMA
}
N 38200 37700 38500 37700 4
N 38200 43700 38500 43700 4
N 38200 49700 38500 49700 4
N 38200 55700 38500 55700 4
C 37800 55300 1 0 0 agnd.sym
C 37800 49300 1 0 0 agnd.sym
C 37800 43300 1 0 0 agnd.sym
C 37800 37300 1 0 0 agnd.sym
N 39700 54900 39400 54900 4
N 39400 52500 39400 54900 4
N 39400 52500 39700 52500 4
N 39700 54500 39400 54500 4
N 39700 54100 39400 54100 4
N 39700 53700 39400 53700 4
N 39700 53300 39400 53300 4
N 39700 52900 39400 52900 4
C 39300 52300 1 0 0 agnd.sym
N 39700 48900 39400 48900 4
N 39400 46500 39400 48900 4
N 39400 46500 39700 46500 4
N 39700 48500 39400 48500 4
N 39700 48100 39400 48100 4
N 39700 47700 39400 47700 4
N 39700 47300 39400 47300 4
N 39700 46900 39400 46900 4
C 39300 46300 1 0 0 agnd.sym
N 39700 42900 39400 42900 4
N 39400 40500 39400 42900 4
N 39400 40500 39700 40500 4
N 39700 42500 39400 42500 4
N 39700 42100 39400 42100 4
N 39700 41700 39400 41700 4
N 39700 41300 39400 41300 4
N 39700 40900 39400 40900 4
C 39300 40300 1 0 0 agnd.sym
N 39700 36900 39400 36900 4
N 39400 34500 39400 36900 4
N 39400 34500 39700 34500 4
N 39700 36500 39400 36500 4
N 39700 36100 39400 36100 4
N 39700 35700 39400 35700 4
N 39700 35300 39400 35300 4
N 39700 34900 39400 34900 4
C 39300 34300 1 0 0 agnd.sym
N 41700 53700 42000 53700 4
N 42000 53700 42000 52500 4
N 42000 52500 41700 52500 4
N 41700 52900 42000 52900 4
N 41700 53300 42000 53300 4
C 41900 52300 1 0 0 agnd.sym
N 41700 47700 42000 47700 4
N 42000 47700 42000 46500 4
N 42000 46500 41700 46500 4
N 41700 46900 42000 46900 4
N 41700 47300 42000 47300 4
C 41900 46300 1 0 0 agnd.sym
N 41700 41700 42000 41700 4
N 42000 41700 42000 40500 4
N 42000 40500 41700 40500 4
N 41700 40900 42000 40900 4
N 41700 41300 42000 41300 4
C 41900 40300 1 0 0 agnd.sym
N 41700 35700 42000 35700 4
N 42000 35700 42000 34500 4
N 42000 34500 41700 34500 4
N 41700 34900 42000 34900 4
N 41700 35300 42000 35300 4
C 41900 34300 1 0 0 agnd.sym
C 44600 54500 1 0 0 AD3PS-1+.sym
{
T 47000 56600 5 10 1 1 0 6 1
refdes=U2
T 45000 56800 5 10 0 1 0 0 1
device=AD3PS-1+
T 45000 57000 5 10 0 1 0 0 1
footprint=AD3PS-1+
T 44600 54500 5 10 0 0 0 0 1
value=AD3PS-1+
}
N 41700 56100 44700 56100 4
C 37800 51300 1 0 0 SMA.sym
{
T 37775 51625 5 10 1 1 0 0 1
refdes=J2
T 37791 51795 5 10 0 1 0 0 1
footprint=SMA
T 37791 51995 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 51400 5 10 1 1 0 6 1
comment=MODR_TX
T 37700 51200 5 10 1 1 0 6 1
value=SMA
}
C 38500 51300 1 0 0 capacitor-1.sym
{
T 38700 52000 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 51600 5 10 1 1 0 0 1
refdes=C2
T 39100 51600 5 10 1 1 0 0 1
value=10n
T 38500 51300 5 10 0 1 0 0 1
footprint=0603
}
N 38500 51500 38200 51500 4
N 39400 51500 43500 51500 4
N 43500 51500 43500 55700 4
N 43500 55700 44700 55700 4
N 41700 50100 44000 50100 4
N 44000 50100 44000 55300 4
N 44000 55300 44700 55300 4
N 45400 54600 45400 54300 4
N 45400 54300 46600 54300 4
N 46600 54300 46600 54600 4
N 46200 54600 46200 54300 4
N 45800 54600 45800 54300 4
C 37800 51100 1 0 0 agnd.sym
C 45900 54100 1 0 0 agnd.sym
C 44600 42500 1 0 0 AD3PS-1+.sym
{
T 47000 44600 5 10 1 1 0 6 1
refdes=U5
T 45000 44800 5 10 0 1 0 0 1
device=AD3PS-1+
T 45000 45000 5 10 0 1 0 0 1
footprint=AD3PS-1+
T 44600 42500 5 10 0 0 0 0 1
value=AD3PS-1+
}
N 41700 44100 44700 44100 4
N 41700 38100 44000 38100 4
N 44000 38100 44000 43300 4
N 44000 43300 44700 43300 4
N 45400 42600 45400 42300 4
N 45400 42300 46600 42300 4
N 46600 42300 46600 42600 4
N 46200 42600 46200 42300 4
N 45800 42600 45800 42300 4
C 45900 42100 1 0 0 agnd.sym
C 37800 39300 1 0 0 SMA.sym
{
T 37775 39625 5 10 1 1 0 0 1
refdes=J7
T 37791 39795 5 10 0 1 0 0 1
footprint=SMA
T 37791 39995 5 10 0 1 0 0 1
device=CONNECTOR
T 37700 39400 5 10 1 1 0 6 1
comment=MODR_RX
T 37700 39200 5 10 1 1 0 6 1
value=SMA
}
C 38500 39300 1 0 0 capacitor-1.sym
{
T 38700 40000 5 10 0 1 0 0 1
device=CAPACITOR
T 38600 39600 5 10 1 1 0 0 1
refdes=C11
T 39100 39600 5 10 1 1 0 0 1
value=10n
T 38500 39300 5 10 0 1 0 0 1
footprint=0603
}
N 38500 39500 38200 39500 4
N 39400 39500 43500 39500 4
N 43500 39500 43500 43700 4
N 43500 43700 44700 43700 4
C 49200 57300 1 0 1 SMA.sym
{
T 49225 57625 5 10 1 1 0 6 1
refdes=J4
T 49209 57795 5 10 0 1 0 6 1
footprint=SMA
T 49209 57995 5 10 0 1 0 6 1
device=CONNECTOR
T 49300 57400 5 10 1 1 0 0 1
comment=TRS1_OUT
T 49300 57200 5 10 1 1 0 0 1
value=SMA
}
C 47600 57300 1 0 0 capacitor-1.sym
{
T 47800 58000 5 10 0 1 0 0 1
device=CAPACITOR
T 47700 57600 5 10 1 1 0 0 1
refdes=C4
T 48200 57600 5 10 1 1 0 0 1
value=10n
T 47600 57300 5 10 0 1 0 0 1
footprint=0603
}
N 48500 57500 48800 57500 4
N 43000 57500 43000 55700 4
N 43000 55700 41700 55700 4
C 49000 57100 1 0 0 agnd.sym
C 49200 45300 1 0 1 SMA.sym
{
T 49225 45625 5 10 1 1 0 6 1
refdes=J12
T 49209 45795 5 10 0 1 0 6 1
footprint=SMA
T 49209 45995 5 10 0 1 0 6 1
device=CONNECTOR
T 49300 45400 5 10 1 1 0 0 1
comment=TRS1_IN
T 49300 45200 5 10 1 1 0 0 1
value=SMA
}
N 48500 45500 48800 45500 4
C 49000 45100 1 0 0 agnd.sym
N 47600 45500 43000 45500 4
N 43000 45500 43000 43700 4
N 43000 43700 41700 43700 4
C 47600 45300 1 0 0 capacitor-1.sym
{
T 47800 46000 5 10 0 1 0 0 1
device=CAPACITOR
T 47700 45600 5 10 1 1 0 0 1
refdes=C14
T 48200 45600 5 10 1 1 0 0 1
value=10n
T 47600 45300 5 10 0 1 0 0 1
footprint=0603
}
C 47600 55500 1 0 0 capacitor-1.sym
{
T 47800 56200 5 10 0 1 0 0 1
device=CAPACITOR
T 47700 55800 5 10 1 1 0 0 1
refdes=C6
T 48200 55800 5 10 1 1 0 0 1
value=10n
T 47600 55500 5 10 0 1 0 0 1
footprint=0603
}
N 47600 55700 47300 55700 4
C 49200 55500 1 0 1 SMA.sym
{
T 49225 55825 5 10 1 1 0 6 1
refdes=J5
T 49209 55995 5 10 0 1 0 6 1
footprint=SMA
T 49209 56195 5 10 0 1 0 6 1
device=CONNECTOR
T 49300 55600 5 10 1 1 0 0 1
comment=TRSR_OUT
T 49300 55400 5 10 1 1 0 0 1
value=SMA
}
N 48800 55700 48500 55700 4
C 49000 55300 1 0 0 agnd.sym
C 50900 43500 1 0 0 capacitor-1.sym
{
T 51100 44200 5 10 0 1 0 0 1
device=CAPACITOR
T 51000 43800 5 10 1 1 0 0 1
refdes=C16
T 51500 43800 5 10 1 1 0 0 1
value=10n
T 50900 43500 5 10 0 1 0 0 1
footprint=0603
}
C 52500 43500 1 0 1 SMA.sym
{
T 52525 43825 5 10 1 1 0 6 1
refdes=J15
T 52509 43995 5 10 0 1 0 6 1
footprint=SMA
T 52509 44195 5 10 0 1 0 6 1
device=CONNECTOR
T 52600 43600 5 10 1 1 0 0 1
comment=TRSR_IN
T 52600 43400 5 10 1 1 0 0 1
value=SMA
}
N 52100 43700 51800 43700 4
C 52300 43300 1 0 0 agnd.sym
N 41700 54900 42500 54900 4
N 42500 36900 42500 54900 4
N 42500 48900 41700 48900 4
N 42500 42900 41700 42900 4
N 41700 36900 44900 36900 4
C 47600 49500 1 0 0 capacitor-1.sym
{
T 47800 50200 5 10 0 1 0 0 1
device=CAPACITOR
T 47700 49800 5 10 1 1 0 0 1
refdes=C10
T 48200 49800 5 10 1 1 0 0 1
value=10n
T 47600 49500 5 10 0 1 0 0 1
footprint=0603
}
C 49200 49500 1 0 1 SMA.sym
{
T 49225 49825 5 10 1 1 0 6 1
refdes=J8
T 49209 49995 5 10 0 1 0 6 1
footprint=SMA
T 49209 50195 5 10 0 1 0 6 1
device=CONNECTOR
T 49300 49600 5 10 1 1 0 0 1
comment=TRS2_OUT
T 49300 49400 5 10 1 1 0 0 1
value=SMA
}
N 48800 49700 48500 49700 4
C 49000 49300 1 0 0 agnd.sym
C 47600 37500 1 0 0 capacitor-1.sym
{
T 47800 38200 5 10 0 1 0 0 1
device=CAPACITOR
T 47900 37900 5 10 1 1 180 0 1
refdes=C20
T 48200 37900 5 10 1 1 180 6 1
value=10n
T 47600 37500 5 10 0 1 0 0 1
footprint=0603
}
N 41700 37700 47600 37700 4
C 49200 37500 1 0 1 SMA.sym
{
T 49225 37825 5 10 1 1 0 6 1
refdes=J17
T 49209 37995 5 10 0 1 0 6 1
footprint=SMA
T 49209 38195 5 10 0 1 0 6 1
device=CONNECTOR
T 49300 37600 5 10 1 1 0 0 1
comment=TRS2_IN
T 49300 37400 5 10 1 1 0 0 1
value=SMA
}
N 48800 37700 48500 37700 4
C 49000 37300 1 0 0 agnd.sym
C 37800 39100 1 0 0 agnd.sym
C 50700 42500 1 0 1 DBTC-12-4L+.sym
{
T 48300 44200 5 10 1 1 0 0 1
refdes=U7
T 50300 44400 5 10 0 1 0 6 1
device=DBTC-12-4L+
T 50300 44600 5 10 0 1 0 6 1
footprint=DBTC-12-4L+
T 50700 42500 5 10 0 0 0 0 1
value=DBTC-12-4L+
}
N 48000 43700 47300 43700 4
N 50900 43700 50600 43700 4
C 49200 42400 1 0 0 agnd.sym
C 52500 41800 1 0 1 SMA.sym
{
T 52525 42125 5 10 1 1 0 6 1
refdes=J16
T 52509 42295 5 10 0 1 0 6 1
footprint=SMA
T 52509 42495 5 10 0 1 0 6 1
device=CONNECTOR
T 52600 41900 5 10 1 1 0 0 1
comment=SA
T 52600 41700 5 10 1 1 0 0 1
value=SMA
}
C 52300 41600 1 0 0 agnd.sym
C 50900 41800 1 0 0 capacitor-1.sym
{
T 51100 42500 5 10 0 1 0 0 1
device=CAPACITOR
T 51000 42100 5 10 1 1 0 0 1
refdes=C19
T 51500 42100 5 10 1 1 0 0 1
value=10n
T 50900 41800 5 10 0 1 0 0 1
footprint=0603
}
N 51800 42000 52100 42000 4
N 50900 42000 47700 42000 4
N 47700 42000 47700 43300 4
N 48000 43300 47700 43300 4
C 48500 52600 1 0 1 BC817-2.sym
{
T 47700 53100 5 10 1 1 0 6 1
refdes=Q1
T 48400 54650 5 10 0 1 0 6 1
device=Transistor_NPN
T 48400 53450 5 10 0 1 0 6 1
footprint=SOT23
T 47700 52850 5 10 1 1 0 6 1
value=BC817
}
N 41700 54500 43000 54500 4
N 43000 54500 43000 53500 4
N 43000 53500 48000 53500 4
N 48000 53500 48000 53400 4
C 47900 52400 1 0 0 agnd.sym
C 45800 50800 1 0 1 diode-1.sym
{
T 45400 51400 5 10 0 1 0 6 1
device=DIODE
T 45300 51300 5 10 1 1 0 6 1
refdes=D1
T 45500 51300 5 10 0 1 0 0 1
comment=S1D
T 45800 50800 5 10 0 1 0 0 1
footprint=S1D
T 45800 50800 5 10 1 1 0 0 1
value=S1D
}
C 41300 50800 1 0 0 capacitor-1.sym
{
T 41500 51500 5 10 0 1 0 0 1
device=CAPACITOR
T 41600 51200 5 10 1 1 180 0 1
refdes=C5
T 41900 51200 5 10 1 1 180 6 1
value=1u
T 41300 50800 5 10 0 1 0 0 1
footprint=0603
}
N 42200 51000 42500 51000 4
N 44900 51000 42500 51000 4
N 45800 51000 46500 51000 4
N 46500 51000 46500 53500 4
C 40800 51100 1 270 0 agnd.sym
N 41000 51000 41300 51000 4
C 49800 52900 1 0 0 resistor-2.sym
{
T 50200 53250 5 10 0 1 0 0 1
device=RESISTOR
T 50200 53300 5 10 1 1 180 0 1
refdes=R6
T 50300 53300 5 10 1 1 180 6 1
value=10k
T 49800 52900 5 10 0 1 0 0 1
footprint=0603
}
N 49800 53000 48500 53000 4
C 49600 51800 1 90 0 resistor-2.sym
{
T 49250 52200 5 10 0 1 90 0 1
device=RESISTOR
T 49700 52300 5 10 1 1 0 0 1
refdes=R7
T 49700 52200 5 10 1 1 180 6 1
value=3.3k
T 49600 51800 5 10 0 1 0 0 1
footprint=0603
}
N 49500 52700 49500 53000 4
C 49100 51300 1 0 0 agnd.sym
C 47000 47600 1 0 1 BC817-2.sym
{
T 46900 49650 5 10 0 1 0 6 1
device=Transistor_NPN
T 46900 48450 5 10 0 1 0 6 1
footprint=SOT23
T 46200 48100 5 10 1 1 0 6 1
refdes=Q2
T 46200 47850 5 10 1 1 0 6 1
value=BC817
}
N 46500 48400 46500 48900 4
C 46400 47400 1 0 0 agnd.sym
C 48300 47900 1 0 0 resistor-2.sym
{
T 48700 48250 5 10 0 1 0 0 1
device=RESISTOR
T 48700 48300 5 10 1 1 180 0 1
refdes=R9
T 48800 48300 5 10 1 1 180 6 1
value=10k
T 48300 47900 5 10 0 1 0 0 1
footprint=0603
}
N 48300 48000 47000 48000 4
C 48100 46800 1 90 0 resistor-2.sym
{
T 47750 47200 5 10 0 1 90 0 1
device=RESISTOR
T 48200 47300 5 10 1 1 0 0 1
refdes=R10
T 48200 47200 5 10 1 1 180 6 1
value=3.3k
T 48100 46800 5 10 0 1 0 0 1
footprint=0603
}
N 48000 47700 48000 48000 4
C 47600 46300 1 0 0 agnd.sym
N 41700 48500 46500 48500 4
C 45800 48700 1 0 1 diode-1.sym
{
T 45400 49300 5 10 0 1 0 6 1
device=DIODE
T 45100 49000 5 10 1 1 0 6 1
refdes=D2
T 45600 49000 5 10 0 1 0 0 1
comment=S1D
T 45800 48700 5 10 0 1 0 0 1
footprint=S1D
T 45800 48700 5 10 1 1 0 0 1
value=S1D
}
N 42500 48900 44900 48900 4
N 45800 48900 46500 48900 4
C 48500 40100 1 0 1 BC817-2.sym
{
T 48400 42150 5 10 0 1 0 6 1
device=Transistor_NPN
T 48400 40950 5 10 0 1 0 6 1
footprint=SOT23
T 47700 40600 5 10 1 1 0 6 1
refdes=Q3
T 47700 40350 5 10 1 1 0 6 1
value=BC817
}
N 48000 41000 48000 40900 4
C 47900 39900 1 0 0 agnd.sym
C 49800 40400 1 0 0 resistor-2.sym
{
T 50200 40750 5 10 0 1 0 0 1
device=RESISTOR
T 50200 40800 5 10 1 1 180 0 1
refdes=R11
T 50300 40800 5 10 1 1 180 6 1
value=10k
T 49800 40400 5 10 0 1 0 0 1
footprint=0603
}
N 49800 40500 48500 40500 4
C 49600 39300 1 90 0 resistor-2.sym
{
T 49250 39700 5 10 0 1 90 0 1
device=RESISTOR
T 49700 39800 5 10 1 1 0 0 1
refdes=R12
T 49700 39700 5 10 1 1 180 6 1
value=3.3k
T 49600 39300 5 10 0 1 0 0 1
footprint=0603
}
N 49500 40200 49500 40500 4
C 49100 38800 1 0 0 agnd.sym
N 48000 41000 43000 41000 4
N 43000 41000 43000 42500 4
N 43000 42500 41700 42500 4
C 45800 38800 1 0 1 diode-1.sym
{
T 45400 39400 5 10 0 1 0 6 1
device=DIODE
T 45300 39300 5 10 1 1 0 6 1
refdes=D3
T 45500 39300 5 10 0 1 0 0 1
comment=S1D
T 45800 38800 5 10 0 1 0 0 1
footprint=S1D
T 45800 38800 5 10 1 1 0 0 1
value=S1D
}
N 45800 39000 46500 39000 4
N 46500 39000 46500 41000 4
N 44900 39000 42500 39000 4
C 47000 35600 1 0 1 BC817-2.sym
{
T 46900 37650 5 10 0 1 0 6 1
device=Transistor_NPN
T 46900 36450 5 10 0 1 0 6 1
footprint=SOT23
T 46200 36100 5 10 1 1 0 6 1
refdes=Q4
T 46200 35850 5 10 1 1 0 6 1
value=BC817
}
N 46500 36400 46500 36900 4
C 46400 35400 1 0 0 agnd.sym
C 48300 35900 1 0 0 resistor-2.sym
{
T 48700 36250 5 10 0 1 0 0 1
device=RESISTOR
T 48700 36300 5 10 1 1 180 0 1
refdes=R13
T 48800 36300 5 10 1 1 180 6 1
value=10k
T 48300 35900 5 10 0 1 0 0 1
footprint=0603
}
N 48300 36000 47000 36000 4
C 48100 34800 1 90 0 resistor-2.sym
{
T 47750 35200 5 10 0 1 90 0 1
device=RESISTOR
T 48200 35300 5 10 1 1 0 0 1
refdes=R14
T 48200 35200 5 10 1 1 180 6 1
value=3.3k
T 48100 34800 5 10 0 1 0 0 1
footprint=0603
}
N 48000 35700 48000 36000 4
C 47600 34300 1 0 0 agnd.sym
N 46500 36500 41700 36500 4
C 45800 36700 1 0 1 diode-1.sym
{
T 45400 37300 5 10 0 1 0 6 1
device=DIODE
T 45300 37200 5 10 1 1 0 6 1
refdes=D4
T 45500 37200 5 10 0 1 0 0 1
comment=S1D
T 45800 36700 5 10 0 1 0 0 1
footprint=S1D
T 45800 36700 5 10 1 1 0 0 1
value=S1D
}
N 45800 36900 46500 36900 4
C 38100 31900 1 0 1 jumper2.sym
{
T 37100 31700 5 8 0 1 0 6 1
device=CONNECTOR
T 37700 32800 5 10 1 1 0 6 1
refdes=J13
T 37100 31500 5 8 0 1 0 6 1
footprint=PWL2
T 37300 31700 5 10 1 1 0 0 1
value=PWL2
}
N 39700 32500 38100 32500 4
N 39700 32100 38100 32100 4
N 42000 32100 41700 32100 4
N 42500 36900 42500 32500 4
N 41700 32500 43900 32500 4
C 43800 31200 1 0 0 ADP3330.sym
{
T 45600 33000 5 10 1 1 0 6 1
refdes=U9
T 44200 33200 5 10 0 1 0 0 1
device=ADP3330
T 44200 33400 5 10 0 1 0 0 1
footprint=SOT26
T 43800 31200 5 10 0 1 0 0 1
value=ADP3330ARTZ-3.3
}
C 43200 31200 1 90 0 capacitor-1.sym
{
T 42500 31400 5 10 0 1 90 0 1
device=CAPACITOR
T 42900 31800 5 10 1 1 0 6 1
refdes=C21
T 42900 31500 5 10 1 1 180 0 1
value=470n
T 43200 31200 5 10 0 1 0 0 1
footprint=0603
}
N 43900 32100 43000 32100 4
N 43000 32500 43000 32100 4
C 42900 31000 1 0 0 agnd.sym
C 43500 31800 1 270 0 agnd.sym
N 43700 31700 43900 31700 4
C 46500 32500 1 0 0 testpt-1.sym
{
T 46200 32600 5 10 1 1 0 0 1
refdes=TP3
T 46900 33400 5 10 0 1 0 0 1
device=TESTPOINT
T 46900 33200 5 10 0 1 0 0 1
footprint=JUMPER1
T 46500 32500 5 10 0 0 0 0 1
value=JUMPER1
}
N 45900 32500 47700 32500 4
C 47300 32500 1 0 0 vcc.sym
{
T 47300 34200 5 8 0 0 0 0 1
footprint=none
T 47300 34000 5 8 0 0 0 0 1
symversion=1.0
T 47000 32600 5 10 1 1 0 0 1
value=3V3
T 47300 32500 5 10 0 0 0 0 1
netname=3V3:1
}
C 46200 31500 1 0 0 capacitor-1.sym
{
T 46400 32200 5 10 0 1 0 0 1
device=CAPACITOR
T 46500 31900 5 10 1 1 180 0 1
refdes=C23
T 46800 31900 5 10 1 1 180 6 1
value=470p
T 46200 31500 5 10 0 1 0 0 1
footprint=0603
}
N 46200 31700 45900 31700 4
C 46200 32000 1 0 0 resistor-2.sym
{
T 46600 32350 5 10 0 1 0 0 1
device=RESISTOR
T 46600 32400 5 10 1 1 180 0 1
refdes=R15
T 46700 32400 5 10 1 1 180 6 1
value=330k
T 46200 32000 5 10 0 1 0 0 1
footprint=0603
}
N 46200 32100 45900 32100 4
C 48600 31500 1 0 1 capacitor-1.sym
{
T 48400 32200 5 10 0 1 180 2 1
device=CAPACITOR
T 48000 31900 5 10 1 1 180 0 1
refdes=C24
T 48300 31900 5 10 1 1 180 6 1
value=470n
T 48600 31500 5 10 0 1 0 0 1
footprint=0603
}
C 49000 31600 1 90 0 agnd.sym
N 47100 31700 47700 31700 4
N 47400 31700 47400 32500 4
N 47400 32100 47100 32100 4
N 48800 31700 48600 31700 4
C 47600 34800 1 90 0 capacitor-1.sym
{
T 46900 35000 5 10 0 1 90 0 1
device=CAPACITOR
T 47300 35500 5 10 1 1 180 0 1
refdes=C22
T 47300 35100 5 10 1 1 180 0 1
value=100p
T 47600 34800 5 10 0 1 0 0 1
footprint=0603
}
N 47400 34800 47400 34500 4
N 47400 34500 48000 34500 4
N 48000 34800 48000 34500 4
N 47400 35700 47400 36000 4
C 50900 35900 1 0 1 input-2.sym
{
T 50900 36100 5 10 0 0 0 6 1
net=SW22:1
T 50400 35900 5 10 1 1 0 0 1
value=SW22
}
N 49500 36000 49200 36000 4
C 49100 39300 1 90 0 capacitor-1.sym
{
T 48400 39500 5 10 0 1 90 0 1
device=CAPACITOR
T 48800 40000 5 10 1 1 180 0 1
refdes=C18
T 48800 39600 5 10 1 1 180 0 1
value=100p
T 49100 39300 5 10 0 1 0 0 1
footprint=0603
}
N 48900 40200 48900 40500 4
N 48900 39300 48900 39000 4
N 48900 39000 49500 39000 4
N 49500 39300 49500 39000 4
C 52400 40400 1 0 1 input-2.sym
{
T 52400 40600 5 10 0 0 0 6 1
net=SW12:1
T 51900 40400 5 10 1 1 0 0 1
value=SW12
}
N 51000 40500 50700 40500 4
C 41300 33200 1 0 0 capacitor-1.sym
{
T 41500 33900 5 10 0 1 0 0 1
device=CAPACITOR
T 41600 33600 5 10 1 1 180 0 1
refdes=C17
T 41900 33600 5 10 1 1 180 6 1
value=1u
T 41300 33200 5 10 0 1 0 0 1
footprint=0603
}
C 40800 33500 1 270 0 agnd.sym
N 41000 33400 41300 33400 4
N 42200 33400 42500 33400 4
C 42900 33400 1 0 0 testpt-1.sym
{
T 43100 33500 5 10 1 1 0 0 1
refdes=TP1
T 43300 34300 5 10 0 1 0 0 1
device=TESTPOINT
T 43300 34100 5 10 0 1 0 0 1
footprint=JUMPER1
T 42900 33400 5 10 0 0 0 0 1
value=JUMPER1
}
N 42500 33400 43000 33400 4
C 41300 38800 1 0 0 capacitor-1.sym
{
T 41500 39500 5 10 0 1 0 0 1
device=CAPACITOR
T 41600 39200 5 10 1 1 180 0 1
refdes=C15
T 41900 39200 5 10 1 1 180 6 1
value=1u
T 41300 38800 5 10 0 1 0 0 1
footprint=0603
}
C 40800 39100 1 270 0 agnd.sym
N 41000 39000 41300 39000 4
N 42200 39000 42500 39000 4
C 41300 44800 1 0 0 capacitor-1.sym
{
T 41500 45500 5 10 0 1 0 0 1
device=CAPACITOR
T 41600 45200 5 10 1 1 180 0 1
refdes=C9
T 41900 45200 5 10 1 1 180 6 1
value=1u
T 41300 44800 5 10 0 1 0 0 1
footprint=0603
}
N 42200 45000 42500 45000 4
C 40800 45100 1 270 0 agnd.sym
N 41000 45000 41300 45000 4
C 47600 46800 1 90 0 capacitor-1.sym
{
T 46900 47000 5 10 0 1 90 0 1
device=CAPACITOR
T 47300 47500 5 10 1 1 180 0 1
refdes=C12
T 47300 47100 5 10 1 1 180 0 1
value=100p
T 47600 46800 5 10 0 1 0 0 1
footprint=0603
}
N 47400 46800 47400 46500 4
N 47400 46500 48000 46500 4
N 48000 46800 48000 46500 4
N 47400 47700 47400 48000 4
C 50900 47900 1 0 1 input-2.sym
{
T 50900 48100 5 10 0 0 0 6 1
net=SW21:1
T 50400 47900 5 10 1 1 0 0 1
value=SW21
}
N 49500 48000 49200 48000 4
C 49100 51800 1 90 0 capacitor-1.sym
{
T 48400 52000 5 10 0 1 90 0 1
device=CAPACITOR
T 48800 52500 5 10 1 1 180 0 1
refdes=C8
T 48800 52100 5 10 1 1 180 0 1
value=100p
T 49100 51800 5 10 0 1 0 0 1
footprint=0603
}
N 48900 51800 48900 51500 4
N 48900 51500 49500 51500 4
N 49500 51800 49500 51500 4
N 48900 52700 48900 53000 4
C 52400 52900 1 0 1 input-2.sym
{
T 52400 53100 5 10 0 0 0 6 1
net=SW11:1
T 51900 52900 5 10 1 1 0 0 1
value=SW11
}
N 51000 53000 50700 53000 4
C 55200 54000 1 0 0 header10-2.sym
{
T 55200 56000 5 10 0 1 0 0 1
device=HEADER10
T 55800 56100 5 10 1 1 0 0 1
refdes=J9
T 55200 54000 5 10 0 1 0 0 1
footprint=HEADER10_2
T 55200 54000 5 10 0 0 0 0 1
value=HEADER10
}
C 57100 54100 1 90 0 agnd.sym
N 56900 54200 56600 54200 4
N 54900 55800 55200 55800 4
N 54900 55400 55200 55400 4
N 56900 55800 56600 55800 4
C 55200 50500 1 0 0 header10-2.sym
{
T 55200 52500 5 10 0 1 0 0 1
device=HEADER10
T 55800 52600 5 10 1 1 0 0 1
refdes=J11
T 55200 50500 5 10 0 1 0 0 1
footprint=HEADER10_2
T 55200 50500 5 10 0 0 0 0 1
value=HEADER10
}
N 54900 52300 55200 52300 4
N 56900 52300 56600 52300 4
N 54900 51900 55200 51900 4
N 56900 51900 56600 51900 4
N 54900 51500 55200 51500 4
N 54900 51100 55200 51100 4
N 56900 51500 56600 51500 4
N 56900 51100 56600 51100 4
N 54900 50700 55200 50700 4
C 57100 50600 1 90 0 agnd.sym
N 56900 50700 56600 50700 4
C 55200 41000 1 0 0 header40-2.sym
{
T 55450 49500 5 10 0 1 0 0 1
device=HEADER40
T 55800 49100 5 10 1 1 0 0 1
refdes=J14
T 55200 41000 5 10 0 1 0 0 1
footprint=HEADER40_2
T 55200 41000 5 10 0 0 0 0 1
value=HEADER40
}
C 57100 48700 1 90 0 agnd.sym
N 56900 48800 56600 48800 4
N 54900 48400 55200 48400 4
N 56900 48400 56600 48400 4
N 56900 48000 56600 48000 4
N 54900 48000 55200 48000 4
C 55500 32200 1 0 0 header10-2.sym
{
T 55500 34200 5 10 0 1 0 0 1
device=HEADER10
T 56100 34300 5 10 1 1 0 0 1
refdes=J18
T 55500 32200 5 10 0 1 0 0 1
footprint=HEADER10_2
T 55500 32200 5 10 0 0 0 0 1
value=HEADER10
}
N 56900 47600 56600 47600 4
N 56900 47200 56600 47200 4
N 54900 47600 55200 47600 4
N 54900 47200 55200 47200 4
N 54900 46800 55200 46800 4
N 54900 46400 55200 46400 4
N 56900 46800 56600 46800 4
N 56900 46400 56600 46400 4
N 54900 55000 55200 55000 4
N 54900 54600 55200 54600 4
N 56900 55400 56600 55400 4
N 56900 55000 56600 55000 4
N 56900 54600 56600 54600 4
C 44900 57400 1 0 0 resistor-2.sym
{
T 45300 57750 5 10 0 1 0 0 1
device=RESISTOR
T 45300 57800 5 10 1 1 180 0 1
refdes=R1
T 45400 57800 5 10 1 1 180 6 1
value=14
T 44900 57400 5 10 0 1 0 0 1
footprint=0603
}
C 46400 57400 1 0 0 resistor-2.sym
{
T 46800 57750 5 10 0 1 0 0 1
device=RESISTOR
T 46800 57800 5 10 1 1 180 0 1
refdes=R2
T 46900 57800 5 10 1 1 180 6 1
value=14
T 46400 57400 5 10 0 1 0 0 1
footprint=0603
}
N 47600 57500 47300 57500 4
N 46400 57500 45800 57500 4
N 44900 57500 43000 57500 4
C 47600 57000 1 0 0 resistor-2.sym
{
T 48000 57350 5 10 0 1 0 0 1
device=RESISTOR
T 48000 56800 5 10 1 1 0 6 1
refdes=R3
T 48100 56800 5 10 1 1 0 0 1
value=78.7
T 47600 57000 5 10 0 1 0 0 1
footprint=0603
}
C 48700 57000 1 90 0 agnd.sym
N 47600 57100 46100 57100 4
N 46100 57100 46100 57500 4
C 44900 49600 1 0 0 resistor-2.sym
{
T 45300 49950 5 10 0 1 0 0 1
device=RESISTOR
T 45300 50000 5 10 1 1 180 0 1
refdes=R4
T 45400 50000 5 10 1 1 180 6 1
value=14
T 44900 49600 5 10 0 1 0 0 1
footprint=0603
}
C 46400 49600 1 0 0 resistor-2.sym
{
T 46800 49950 5 10 0 1 0 0 1
device=RESISTOR
T 46800 50000 5 10 1 1 180 0 1
refdes=R5
T 46900 50000 5 10 1 1 180 6 1
value=14
T 46400 49600 5 10 0 1 0 0 1
footprint=0603
}
C 47600 49200 1 0 0 resistor-2.sym
{
T 48000 49550 5 10 0 1 0 0 1
device=RESISTOR
T 48000 49000 5 10 1 1 0 6 1
refdes=R8
T 48100 49000 5 10 1 1 0 0 1
value=78.7
T 47600 49200 5 10 0 1 0 0 1
footprint=0603
}
C 48700 49200 1 90 0 agnd.sym
N 44900 49700 41700 49700 4
N 45800 49700 46400 49700 4
N 47300 49700 47600 49700 4
N 47600 49300 46100 49300 4
N 46100 49300 46100 49700 4
C 48900 32400 1 0 0 led-2.sym
{
T 49000 33000 5 10 0 1 0 0 1
device=LED
T 48900 32400 5 10 0 1 90 0 1
footprint=0603
T 50000 32100 5 10 0 1 0 6 1
value=BLHGK36G
T 49500 32300 5 10 1 1 180 8 1
refdes=D5
}
C 47700 32600 1 180 1 resistor-2.sym
{
T 48100 32250 5 10 0 1 180 6 1
device=RESISTOR
T 47700 32600 5 10 0 1 90 2 1
footprint=0603
T 48200 32200 5 10 1 1 0 0 1
refdes=R16
T 48100 32200 5 10 1 1 0 6 1
value=3.3k
}
N 48600 32500 48900 32500 4
N 50100 32500 49800 32500 4
C 50300 32400 1 90 0 agnd.sym
C 39600 31300 1 0 0 BNX016.sym
{
T 41400 33000 5 10 1 1 0 6 1
refdes=U8
T 40000 33200 5 10 0 1 0 0 1
device=FILTER
T 40000 33400 5 10 0 1 0 0 1
footprint=BNX016
T 39600 31300 5 10 0 0 0 0 1
value=BNX016-01
}
C 41900 30800 1 0 0 agnd.sym
C 42100 32100 1 0 1 testpt-1.sym
{
T 42400 32200 5 10 1 1 0 6 1
refdes=TP2
T 41700 33000 5 10 0 1 0 6 1
device=TESTPOINT
T 41700 32800 5 10 0 1 0 6 1
footprint=JUMPER1
T 42100 32100 5 10 0 0 0 0 1
value=JUMPER1
}
N 40500 31400 40500 31000 4
N 40500 31000 42000 31000 4
N 40900 31400 40900 31000 4
N 42000 32100 42000 31000 4
C 54900 48300 1 0 1 output-2.sym
{
T 54000 48500 5 10 0 0 0 6 1
net=SW11:1
T 54700 49000 5 10 0 0 0 6 1
device=none
T 54000 48400 5 10 1 1 0 7 1
value=SW11
}
C 54900 51800 1 0 1 output-2.sym
{
T 54000 52000 5 10 0 0 0 6 1
net=SW11:1
T 54700 52500 5 10 0 0 0 6 1
device=none
T 54000 51900 5 10 1 1 0 7 1
value=SW11
}
C 56900 55700 1 0 0 output-2.sym
{
T 57800 55900 5 10 0 0 0 0 1
net=LED11:1
T 57100 56400 5 10 0 0 0 0 1
device=none
T 57800 55800 5 10 1 1 0 1 1
value=LED11
}
C 56900 55300 1 0 0 output-2.sym
{
T 57800 55500 5 10 0 0 0 0 1
net=LED12:1
T 57100 56000 5 10 0 0 0 0 1
device=none
T 57800 55400 5 10 1 1 0 1 1
value=LED12
}
C 56900 54500 1 0 0 output-2.sym
{
T 57800 54700 5 10 0 0 0 0 1
net=LED22:1
T 57100 55200 5 10 0 0 0 0 1
device=none
T 57800 54600 5 10 1 1 0 1 1
value=LED22
}
C 56900 54900 1 0 0 output-2.sym
{
T 57800 55100 5 10 0 0 0 0 1
net=LED21:1
T 57100 55600 5 10 0 0 0 0 1
device=none
T 57800 55000 5 10 1 1 0 1 1
value=LED21
}
C 54900 55300 1 0 1 output-2.sym
{
T 54000 55500 5 10 0 0 0 6 1
net=BUT12:1
T 54700 56000 5 10 0 0 0 6 1
device=none
T 54000 55400 5 10 1 1 0 7 1
value=BUT12
}
C 54900 54500 1 0 1 output-2.sym
{
T 54000 54700 5 10 0 0 0 6 1
net=BUT22:1
T 54700 55200 5 10 0 0 0 6 1
device=none
T 54000 54600 5 10 1 1 0 7 1
value=BUT22
}
C 54900 55700 1 0 1 output-2.sym
{
T 54000 55900 5 10 0 0 0 6 1
net=BUT11:1
T 54700 56400 5 10 0 0 0 6 1
device=none
T 54000 55800 5 10 1 1 0 7 1
value=BUT11
}
C 54900 54900 1 0 1 output-2.sym
{
T 54000 55100 5 10 0 0 0 6 1
net=BUT21:1
T 54700 55600 5 10 0 0 0 6 1
device=none
T 54000 55000 5 10 1 1 0 7 1
value=BUT21
}
C 56900 47500 1 0 0 output-2.sym
{
T 57800 47700 5 10 0 0 0 0 1
net=LED11:1
T 57100 48200 5 10 0 0 0 0 1
device=none
T 57800 47600 5 10 1 1 0 1 1
value=LED11
}
C 56900 47100 1 0 0 output-2.sym
{
T 57800 47300 5 10 0 0 0 0 1
net=LED12:1
T 57100 47800 5 10 0 0 0 0 1
device=none
T 57800 47200 5 10 1 1 0 1 1
value=LED12
}
C 56900 46300 1 0 0 output-2.sym
{
T 57800 46500 5 10 0 0 0 0 1
net=LED22:1
T 57100 47000 5 10 0 0 0 0 1
device=none
T 57800 46400 5 10 1 1 0 1 1
value=LED22
}
C 56900 46700 1 0 0 output-2.sym
{
T 57800 46900 5 10 0 0 0 0 1
net=LED21:1
T 57100 47400 5 10 0 0 0 0 1
device=none
T 57800 46800 5 10 1 1 0 1 1
value=LED21
}
C 54900 47100 1 0 1 output-2.sym
{
T 54000 47300 5 10 0 0 0 6 1
net=BUT12:1
T 54700 47800 5 10 0 0 0 6 1
device=none
T 54000 47200 5 10 1 1 0 7 1
value=BUT12
}
C 54900 46300 1 0 1 output-2.sym
{
T 54000 46500 5 10 0 0 0 6 1
net=BUT22:1
T 54700 47000 5 10 0 0 0 6 1
device=none
T 54000 46400 5 10 1 1 0 7 1
value=BUT22
}
C 54900 47500 1 0 1 output-2.sym
{
T 54000 47700 5 10 0 0 0 6 1
net=BUT11:1
T 54700 48200 5 10 0 0 0 6 1
device=none
T 54000 47600 5 10 1 1 0 7 1
value=BUT11
}
C 54900 46700 1 0 1 output-2.sym
{
T 54000 46900 5 10 0 0 0 6 1
net=BUT21:1
T 54700 47400 5 10 0 0 0 6 1
device=none
T 54000 46800 5 10 1 1 0 7 1
value=BUT21
}
N 51900 34000 55500 34000 4
N 51900 33600 55500 33600 4
N 51900 33200 55500 33200 4
N 51900 32800 55500 32800 4
C 55000 32300 1 270 1 agnd.sym
N 55200 32400 55500 32400 4
C 54500 34300 1 270 1 resistor-2.sym
{
T 54850 34700 5 10 0 1 90 2 1
device=RESISTOR
T 54500 34300 5 10 0 1 0 6 1
footprint=0603
T 54400 34800 5 10 1 1 0 6 1
refdes=R20
T 54400 34700 5 10 1 1 180 0 1
value=10k
}
C 53700 34300 1 270 1 resistor-2.sym
{
T 54050 34700 5 10 0 1 90 2 1
device=RESISTOR
T 53700 34300 5 10 0 1 0 6 1
footprint=0603
T 53600 34800 5 10 1 1 0 6 1
refdes=R19
T 53600 34700 5 10 1 1 180 0 1
value=10k
}
C 52900 34300 1 270 1 resistor-2.sym
{
T 53250 34700 5 10 0 1 90 2 1
device=RESISTOR
T 52900 34300 5 10 0 1 0 6 1
footprint=0603
T 52800 34800 5 10 1 1 0 6 1
refdes=R18
T 52800 34700 5 10 1 1 180 0 1
value=10k
}
C 52100 34300 1 270 1 resistor-2.sym
{
T 52450 34700 5 10 0 1 90 2 1
device=RESISTOR
T 52100 34300 5 10 0 1 0 6 1
footprint=0603
T 52000 34800 5 10 1 1 0 6 1
refdes=R17
T 52000 34700 5 10 1 1 180 0 1
value=10k
}
N 54600 35200 54600 35500 4
N 54600 35500 52200 35500 4
N 52200 35500 52200 35200 4
N 53000 35200 53000 35500 4
N 53800 35200 53800 35500 4
C 53500 35500 1 0 1 vcc.sym
{
T 53500 37200 5 8 0 0 0 6 1
footprint=none
T 53500 37000 5 8 0 0 0 6 1
symversion=1.0
T 53500 35500 5 10 0 0 0 6 1
netname=3V3:1
T 53300 35600 5 10 1 1 0 6 1
value=3V3
}
C 54000 31600 1 90 0 capacitor-1.sym
{
T 53300 31800 5 10 0 1 90 0 1
device=CAPACITOR
T 54000 31600 5 10 0 1 0 6 1
footprint=0603
T 53700 32200 5 10 1 1 0 6 1
refdes=C27
T 53700 31900 5 10 1 1 180 0 1
value=100n
}
C 54800 31600 1 90 0 capacitor-1.sym
{
T 54100 31800 5 10 0 1 90 0 1
device=CAPACITOR
T 54800 31600 5 10 0 1 0 6 1
footprint=0603
T 54500 32200 5 10 1 1 0 6 1
refdes=C28
T 54500 31900 5 10 1 1 180 0 1
value=100n
}
C 53200 31600 1 90 0 capacitor-1.sym
{
T 52500 31800 5 10 0 1 90 0 1
device=CAPACITOR
T 53200 31600 5 10 0 1 0 6 1
footprint=0603
T 52900 32200 5 10 1 1 0 6 1
refdes=C26
T 52900 31900 5 10 1 1 180 0 1
value=100n
}
C 52400 31600 1 90 0 capacitor-1.sym
{
T 51700 31800 5 10 0 1 90 0 1
device=CAPACITOR
T 52400 31600 5 10 0 1 0 6 1
footprint=0603
T 52100 32200 5 10 1 1 0 6 1
refdes=C25
T 52100 31900 5 10 1 1 180 0 1
value=100n
}
N 54600 31600 54600 31300 4
N 54600 31300 52200 31300 4
N 52200 31300 52200 31600 4
N 53000 31600 53000 31300 4
N 53800 31600 53800 31300 4
C 53500 31100 1 0 1 agnd.sym
C 57400 32300 1 90 0 agnd.sym
C 58100 33900 1 0 1 resistor-2.sym
{
T 57700 34250 5 10 0 1 0 6 1
device=RESISTOR
T 58100 33900 5 10 0 1 0 6 1
footprint=0603
T 57700 34300 5 10 1 1 180 6 1
refdes=R21
T 57600 34300 5 10 1 1 180 0 1
value=360
}
N 57200 32400 56900 32400 4
N 57200 34000 56900 34000 4
N 58400 34000 58100 34000 4
C 58100 33500 1 0 1 resistor-2.sym
{
T 57700 33850 5 10 0 1 0 6 1
device=RESISTOR
T 58100 33500 5 10 0 1 0 6 1
footprint=0603
T 57700 33900 5 10 1 1 180 6 1
refdes=R22
T 57600 33900 5 10 1 1 180 0 1
value=360
}
N 57200 33600 56900 33600 4
N 58400 33600 58100 33600 4
C 58100 33100 1 0 1 resistor-2.sym
{
T 57700 33450 5 10 0 1 0 6 1
device=RESISTOR
T 58100 33100 5 10 0 1 0 6 1
footprint=0603
T 57700 33500 5 10 1 1 180 6 1
refdes=R23
T 57600 33500 5 10 1 1 180 0 1
value=360
}
N 57200 33200 56900 33200 4
N 58400 33200 58100 33200 4
C 58100 32700 1 0 1 resistor-2.sym
{
T 57700 33050 5 10 0 1 0 6 1
device=RESISTOR
T 58100 32700 5 10 0 1 0 6 1
footprint=0603
T 57700 33100 5 10 1 1 180 6 1
refdes=R24
T 57600 33100 5 10 1 1 180 0 1
value=360
}
N 57200 32800 56900 32800 4
N 58400 32800 58100 32800 4
N 52200 34300 52200 34000 4
N 52200 34000 52200 32500 4
N 53000 34300 53000 33600 4
N 53000 33600 53000 32500 4
N 53800 34300 53800 33200 4
N 53800 33200 53800 32500 4
N 54600 34300 54600 32800 4
N 54600 32800 54600 32500 4
C 50500 33900 1 0 0 input-2.sym
{
T 50500 34100 5 10 0 0 0 0 1
net=BUT22:1
T 51000 33900 5 10 1 1 0 6 1
value=BUT22
}
C 50500 32700 1 0 0 input-2.sym
{
T 50500 32900 5 10 0 0 0 0 1
net=BUT11:1
T 51000 32700 5 10 1 1 0 6 1
value=BUT11
}
C 50500 33100 1 0 0 input-2.sym
{
T 50500 33300 5 10 0 0 0 0 1
net=BUT12:1
T 51000 33100 5 10 1 1 0 6 1
value=BUT12
}
C 50500 33500 1 0 0 input-2.sym
{
T 50500 33700 5 10 0 0 0 0 1
net=BUT21:1
T 51000 33500 5 10 1 1 0 6 1
value=BUT21
}
C 59800 32700 1 0 1 input-2.sym
{
T 59800 32900 5 10 0 0 0 6 1
net=LED11:1
T 59300 32700 5 10 1 1 0 0 1
value=LED11
}
C 59800 33900 1 0 1 input-2.sym
{
T 59800 34100 5 10 0 0 0 6 1
net=LED22:1
T 59300 33900 5 10 1 1 0 0 1
value=LED22
}
C 59800 33100 1 0 1 input-2.sym
{
T 59800 33300 5 10 0 0 0 6 1
net=LED12:1
T 59300 33100 5 10 1 1 0 0 1
value=LED12
}
C 59800 33500 1 0 1 input-2.sym
{
T 59800 33700 5 10 0 0 0 6 1
net=LED21:1
T 59300 33500 5 10 1 1 0 0 1
value=LED21
}
C 56900 51800 1 0 0 output-2.sym
{
T 57800 52000 5 10 0 0 0 0 1
net=SW22:1
T 57100 52500 5 10 0 0 0 0 1
device=none
T 57800 51900 5 10 1 1 0 1 1
value=SW22
}
C 56900 48300 1 0 0 output-2.sym
{
T 57800 48500 5 10 0 0 0 0 1
net=SW22:1
T 57100 49000 5 10 0 0 0 0 1
device=none
T 57800 48400 5 10 1 1 0 1 1
value=SW22
}
C 54900 47900 1 0 1 output-2.sym
{
T 54000 48100 5 10 0 0 0 6 1
net=SW12:1
T 54700 48600 5 10 0 0 0 6 1
device=none
T 54000 48000 5 10 1 1 0 7 1
value=SW12
}
C 56900 47900 1 0 0 output-2.sym
{
T 57800 48100 5 10 0 0 0 0 1
net=SW21:1
T 57100 48600 5 10 0 0 0 0 1
device=none
T 57800 48000 5 10 1 1 0 1 1
value=SW21
}
C 56900 51400 1 0 0 output-2.sym
{
T 57800 51600 5 10 0 0 0 0 1
net=SW21:1
T 57100 52100 5 10 0 0 0 0 1
device=none
T 57800 51500 5 10 1 1 0 1 1
value=SW21
}
C 54900 51400 1 0 1 output-2.sym
{
T 54000 51600 5 10 0 0 0 6 1
net=SW12:1
T 54700 52100 5 10 0 0 0 6 1
device=none
T 54000 51500 5 10 1 1 0 7 1
value=SW12
}
