// Seed: 2540754189
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_4 = 1 == 1;
  parameter id_5 = {1};
  assign id_3 = id_3 === "";
  wire [-1 : -1] id_6;
  assign id_2 = id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_4 = 32'd23,
    parameter id_5 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  input wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [-1 : 1] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3
  );
  logic [id_4  +  (  !  (  id_5  -  1 'd0 )  ) : id_1] id_7;
endmodule
