[2021-09-09 09:49:54,872]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 09:49:54,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:49:55,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; ".

Peak memory: 14622720 bytes

[2021-09-09 09:49:55,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:49:55,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 09:49:55,896]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 09:49:55,896]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:49:55,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :112
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :112
score:100
	Report mapping result:
		klut_size()     :155
		klut.num_gates():112
		max delay       :6
		max area        :112
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8159232 bytes

[2021-09-09 09:49:55,960]mapper_test.py:220:[INFO]: area: 112 level: 6
[2021-09-09 11:43:49,558]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 11:43:49,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:43:50,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; ".

Peak memory: 14245888 bytes

[2021-09-09 11:43:50,520]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:43:50,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34521088 bytes

[2021-09-09 11:43:50,651]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 11:43:50,652]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:43:52,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :112
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :154
score:100
	Report mapping result:
		klut_size()     :197
		klut.num_gates():154
		max delay       :5
		max area        :154
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :139
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16314368 bytes

[2021-09-09 11:43:52,836]mapper_test.py:220:[INFO]: area: 154 level: 5
[2021-09-09 13:14:30,169]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 13:14:30,170]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:14:31,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; ".

Peak memory: 14536704 bytes

[2021-09-09 13:14:31,166]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:14:31,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 13:14:31,305]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 13:14:31,305]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:14:33,359]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :102
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :182
score:100
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :91
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16412672 bytes

[2021-09-09 13:14:33,360]mapper_test.py:220:[INFO]: area: 102 level: 6
[2021-09-09 15:00:34,927]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 15:00:34,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:00:34,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:00:35,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 35033088 bytes

[2021-09-09 15:00:35,068]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 15:00:35,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:00:37,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16248832 bytes

[2021-09-09 15:00:37,313]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-09 15:29:38,686]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 15:29:38,686]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:29:38,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:29:38,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34721792 bytes

[2021-09-09 15:29:38,865]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 15:29:38,865]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:29:41,123]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :115
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :131
score:100
	Report mapping result:
		klut_size()     :174
		klut.num_gates():131
		max delay       :5
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16347136 bytes

[2021-09-09 15:29:41,124]mapper_test.py:220:[INFO]: area: 131 level: 5
[2021-09-09 16:07:40,689]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 16:07:40,689]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:07:40,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:07:40,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34684928 bytes

[2021-09-09 16:07:40,833]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 16:07:40,833]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:07:43,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :111
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :128
score:100
	Report mapping result:
		klut_size()     :171
		klut.num_gates():128
		max delay       :5
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16429056 bytes

[2021-09-09 16:07:43,087]mapper_test.py:220:[INFO]: area: 128 level: 5
[2021-09-09 16:42:22,452]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 16:42:22,453]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:42:22,453]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:42:22,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 16:42:22,603]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 16:42:22,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:42:24,856]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :111
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :128
score:100
	Report mapping result:
		klut_size()     :171
		klut.num_gates():128
		max delay       :5
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16388096 bytes

[2021-09-09 16:42:24,857]mapper_test.py:220:[INFO]: area: 128 level: 5
[2021-09-09 17:18:49,706]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-09 17:18:49,706]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:18:49,706]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:18:49,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34889728 bytes

[2021-09-09 17:18:49,845]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-09 17:18:49,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:18:52,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :126
score:100
	Report mapping result:
		klut_size()     :169
		klut.num_gates():126
		max delay       :5
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16404480 bytes

[2021-09-09 17:18:52,128]mapper_test.py:220:[INFO]: area: 126 level: 5
[2021-09-13 23:25:07,600]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-13 23:25:07,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:25:07,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:25:07,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34103296 bytes

[2021-09-13 23:25:07,781]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-13 23:25:07,782]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:25:09,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :169
		klut.num_gates():126
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :49
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13848576 bytes

[2021-09-13 23:25:09,716]mapper_test.py:220:[INFO]: area: 126 level: 5
[2021-09-13 23:41:14,827]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-13 23:41:14,828]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:14,828]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:14,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34385920 bytes

[2021-09-13 23:41:14,957]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-13 23:41:14,957]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:15,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
	Report mapping result:
		klut_size()     :159
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 7782400 bytes

[2021-09-13 23:41:15,039]mapper_test.py:220:[INFO]: area: 116 level: 6
[2021-09-14 08:54:25,704]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-14 08:54:25,704]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:54:25,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:54:25,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34418688 bytes

[2021-09-14 08:54:25,842]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-14 08:54:25,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:54:27,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :126
score:100
	Report mapping result:
		klut_size()     :169
		klut.num_gates():126
		max delay       :5
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16699392 bytes

[2021-09-14 08:54:27,800]mapper_test.py:220:[INFO]: area: 126 level: 5
[2021-09-14 09:20:12,156]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-14 09:20:12,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:12,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:12,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34242560 bytes

[2021-09-14 09:20:12,346]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-14 09:20:12,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:12,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
	Report mapping result:
		klut_size()     :159
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8470528 bytes

[2021-09-14 09:20:12,423]mapper_test.py:220:[INFO]: area: 116 level: 6
[2021-09-15 15:28:49,901]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-15 15:28:49,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:28:49,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:28:50,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34340864 bytes

[2021-09-15 15:28:50,070]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-15 15:28:50,070]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:28:51,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :156
score:100
	Report mapping result:
		klut_size()     :159
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 16379904 bytes

[2021-09-15 15:28:51,808]mapper_test.py:220:[INFO]: area: 116 level: 6
[2021-09-15 15:53:42,017]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-15 15:53:42,017]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:42,018]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:42,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34619392 bytes

[2021-09-15 15:53:42,189]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-15 15:53:42,189]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:42,269]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
	Report mapping result:
		klut_size()     :159
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8015872 bytes

[2021-09-15 15:53:42,270]mapper_test.py:220:[INFO]: area: 116 level: 6
[2021-09-18 13:59:25,610]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-18 13:59:25,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:59:25,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:59:25,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 33976320 bytes

[2021-09-18 13:59:25,730]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-18 13:59:25,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:59:27,493]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:17
	current map manager:
		current min nodes:432
		current min depth:16
	current map manager:
		current min nodes:432
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :126
score:100
	Report mapping result:
		klut_size()     :169
		klut.num_gates():126
		max delay       :5
		max area        :126
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13393920 bytes

[2021-09-18 13:59:27,494]mapper_test.py:220:[INFO]: area: 126 level: 5
[2021-09-18 16:24:05,796]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-18 16:24:05,796]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:24:05,796]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:24:05,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34258944 bytes

[2021-09-18 16:24:05,915]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-18 16:24:05,915]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:24:07,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :116
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :159
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13369344 bytes

[2021-09-18 16:24:07,684]mapper_test.py:220:[INFO]: area: 116 level: 6
[2021-09-22 08:56:15,744]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-22 08:56:15,745]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:15,745]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:15,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34398208 bytes

[2021-09-22 08:56:15,871]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-22 08:56:15,871]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:16,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	Report mapping result:
		klut_size()     :154
		klut.num_gates():111
		max delay       :7
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12591104 bytes

[2021-09-22 08:56:16,819]mapper_test.py:220:[INFO]: area: 111 level: 7
[2021-09-22 11:22:48,385]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-22 11:22:48,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:22:48,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:22:48,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34283520 bytes

[2021-09-22 11:22:48,557]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-22 11:22:48,557]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:22:50,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12988416 bytes

[2021-09-22 11:22:50,324]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-23 16:41:26,223]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-23 16:41:26,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:41:26,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:41:26,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34361344 bytes

[2021-09-23 16:41:26,347]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-23 16:41:26,348]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:41:28,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13766656 bytes

[2021-09-23 16:41:28,179]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-23 17:04:49,078]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-23 17:04:49,078]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:04:49,078]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:49,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34373632 bytes

[2021-09-23 17:04:49,260]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-23 17:04:49,261]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:04:51,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-09-23 17:04:51,070]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-23 18:06:04,727]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-23 18:06:04,727]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:06:04,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:06:04,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34304000 bytes

[2021-09-23 18:06:04,893]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-23 18:06:04,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:06:06,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13684736 bytes

[2021-09-23 18:06:06,676]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-27 16:33:16,635]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-27 16:33:16,635]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:33:16,636]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:33:16,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34390016 bytes

[2021-09-27 16:33:16,758]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-27 16:33:16,759]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:33:18,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13537280 bytes

[2021-09-27 16:33:18,627]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-27 17:40:04,835]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-27 17:40:04,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:40:04,836]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:40:04,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34078720 bytes

[2021-09-27 17:40:04,959]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-27 17:40:04,959]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:40:06,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
balancing!
	current map manager:
		current min nodes:432
		current min depth:18
rewriting!
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13414400 bytes

[2021-09-27 17:40:06,785]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-28 02:06:19,355]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-28 02:06:19,355]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:06:19,355]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:06:19,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34349056 bytes

[2021-09-28 02:06:19,520]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-28 02:06:19,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:06:21,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13635584 bytes

[2021-09-28 02:06:21,343]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-28 16:45:56,978]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-28 16:45:56,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:56,979]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:57,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34250752 bytes

[2021-09-28 16:45:57,100]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-28 16:45:57,101]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:58,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 13139968 bytes

[2021-09-28 16:45:58,887]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-28 17:24:56,884]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-09-28 17:24:56,884]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:56,885]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:57,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34349056 bytes

[2021-09-28 17:24:57,030]mapper_test.py:156:[INFO]: area: 78 level: 6
[2021-09-28 17:24:57,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:58,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 14487552 bytes

[2021-09-28 17:24:58,843]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-10-09 10:40:23,287]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-09 10:40:23,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:23,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:23,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34320384 bytes

[2021-10-09 10:40:23,479]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-09 10:40:23,480]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:23,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :206
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8454144 bytes

[2021-10-09 10:40:23,693]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-09 11:22:59,813]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-09 11:22:59,814]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:59,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:59,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34234368 bytes

[2021-10-09 11:22:59,933]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-09 11:22:59,933]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:00,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :206
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8347648 bytes

[2021-10-09 11:23:00,095]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-09 16:30:47,863]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-09 16:30:47,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:47,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:47,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 16:30:47,986]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-09 16:30:47,987]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:48,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 11505664 bytes

[2021-10-09 16:30:48,867]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-09 16:47:57,415]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-09 16:47:57,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:57,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:57,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34471936 bytes

[2021-10-09 16:47:57,539]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-09 16:47:57,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:58,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-09 16:47:58,504]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 10:56:01,235]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-12 10:56:01,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:56:01,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:56:01,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34390016 bytes

[2021-10-12 10:56:01,365]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-12 10:56:01,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:56:03,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12623872 bytes

[2021-10-12 10:56:03,252]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 11:17:06,145]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-12 11:17:06,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:06,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:06,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34545664 bytes

[2021-10-12 11:17:06,320]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-12 11:17:06,321]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:06,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :206
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 8237056 bytes

[2021-10-12 11:17:06,500]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 13:31:29,076]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-12 13:31:29,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:31:29,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:31:29,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34385920 bytes

[2021-10-12 13:31:29,205]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-12 13:31:29,206]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:31:31,152]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12562432 bytes

[2021-10-12 13:31:31,153]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 15:02:09,079]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-12 15:02:09,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:02:09,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:02:09,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34299904 bytes

[2021-10-12 15:02:09,201]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-12 15:02:09,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:02:11,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12414976 bytes

[2021-10-12 15:02:11,075]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 18:46:58,832]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-12 18:46:58,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:46:58,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:46:59,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34246656 bytes

[2021-10-12 18:46:59,009]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-12 18:46:59,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:47:00,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12607488 bytes

[2021-10-12 18:47:00,882]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-18 11:40:26,137]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-18 11:40:26,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:40:26,138]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:40:26,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34295808 bytes

[2021-10-18 11:40:26,316]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-18 11:40:26,317]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:40:28,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12423168 bytes

[2021-10-18 11:40:28,187]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-18 12:03:25,397]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-18 12:03:25,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:25,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:25,522]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 33984512 bytes

[2021-10-18 12:03:25,524]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-18 12:03:25,524]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:25,562]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6488064 bytes

[2021-10-18 12:03:25,562]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-19 14:11:22,633]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-19 14:11:22,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:22,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:22,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34254848 bytes

[2021-10-19 14:11:22,757]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-19 14:11:22,757]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:22,793]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6606848 bytes

[2021-10-19 14:11:22,794]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 13:31:12,728]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-22 13:31:12,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:31:12,729]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:31:12,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34217984 bytes

[2021-10-22 13:31:12,851]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-22 13:31:12,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:31:12,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 9388032 bytes

[2021-10-22 13:31:12,982]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 13:52:05,798]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-22 13:52:05,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:52:05,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:52:05,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34263040 bytes

[2021-10-22 13:52:05,922]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-22 13:52:05,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:52:06,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 9416704 bytes

[2021-10-22 13:52:06,044]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 14:01:43,550]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-22 14:01:43,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:43,551]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:43,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34209792 bytes

[2021-10-22 14:01:43,675]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-22 14:01:43,675]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:43,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6631424 bytes

[2021-10-22 14:01:43,712]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 14:05:04,416]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-22 14:05:04,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:04,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:04,556]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34455552 bytes

[2021-10-22 14:05:04,557]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-22 14:05:04,558]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:04,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6524928 bytes

[2021-10-22 14:05:04,594]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-23 13:30:11,475]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-23 13:30:11,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:30:11,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:30:11,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34521088 bytes

[2021-10-23 13:30:11,649]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-23 13:30:11,649]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:30:13,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :222
score:100
	Report mapping result:
		klut_size()     :265
		klut.num_gates():222
		max delay       :7
		max area        :222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :79
		LUT fanins:4	 numbers :89
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12759040 bytes

[2021-10-23 13:30:13,507]mapper_test.py:224:[INFO]: area: 222 level: 7
[2021-10-24 17:41:40,691]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-24 17:41:40,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:41:40,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:41:40,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34181120 bytes

[2021-10-24 17:41:40,813]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-24 17:41:40,813]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:41:42,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :222
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12775424 bytes

[2021-10-24 17:41:42,670]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-24 18:02:08,419]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-24 18:02:08,420]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:02:08,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:02:08,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34603008 bytes

[2021-10-24 18:02:08,547]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-24 18:02:08,547]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:02:10,382]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
	current map manager:
		current min nodes:432
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :183
score:100
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-10-24 18:02:10,382]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-26 10:25:03,935]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-26 10:25:03,935]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:03,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:04,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34099200 bytes

[2021-10-26 10:25:04,109]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-26 10:25:04,110]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:04,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	current map manager:
		current min nodes:432
		current min depth:21
	Report mapping result:
		klut_size()     :164
		klut.num_gates():121
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :39
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6496256 bytes

[2021-10-26 10:25:04,157]mapper_test.py:224:[INFO]: area: 121 level: 6
[2021-10-26 10:59:54,300]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-26 10:59:54,300]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:59:54,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:59:54,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34213888 bytes

[2021-10-26 10:59:54,434]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-26 10:59:54,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:59:56,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :164
		klut.num_gates():121
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :39
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-10-26 10:59:56,327]mapper_test.py:224:[INFO]: area: 121 level: 6
[2021-10-26 11:21:00,151]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-26 11:21:00,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:00,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:00,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34066432 bytes

[2021-10-26 11:21:00,275]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-26 11:21:00,275]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:02,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :275
		klut.num_gates():232
		max delay       :7
		max area        :222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :83
		LUT fanins:4	 numbers :123
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12656640 bytes

[2021-10-26 11:21:02,147]mapper_test.py:224:[INFO]: area: 232 level: 7
[2021-10-26 12:19:05,380]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-26 12:19:05,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:05,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:05,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34074624 bytes

[2021-10-26 12:19:05,504]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-26 12:19:05,504]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:07,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :160
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-10-26 12:19:07,353]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-26 14:12:36,725]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-26 14:12:36,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:36,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:36,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34373632 bytes

[2021-10-26 14:12:36,851]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-26 14:12:36,851]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:36,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :164
		klut.num_gates():121
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :39
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6516736 bytes

[2021-10-26 14:12:36,892]mapper_test.py:224:[INFO]: area: 121 level: 6
[2021-10-29 16:09:41,648]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-10-29 16:09:41,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:41,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:41,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34091008 bytes

[2021-10-29 16:09:41,774]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-10-29 16:09:41,774]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:41,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :279
		klut.num_gates():236
		max delay       :6
		max area        :236
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
Peak memory: 6397952 bytes

[2021-10-29 16:09:41,815]mapper_test.py:224:[INFO]: area: 236 level: 6
[2021-11-03 09:51:11,032]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-03 09:51:11,033]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:11,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:11,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34164736 bytes

[2021-11-03 09:51:11,156]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-03 09:51:11,156]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:11,229]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :279
		klut.num_gates():236
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :98
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :63
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig_output.v
	Peak memory: 7139328 bytes

[2021-11-03 09:51:11,230]mapper_test.py:226:[INFO]: area: 236 level: 6
[2021-11-03 10:03:18,589]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-03 10:03:18,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:18,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:18,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34197504 bytes

[2021-11-03 10:03:18,710]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-03 10:03:18,710]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:18,775]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :280
		klut.num_gates():237
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :80
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig_output.v
	Peak memory: 6680576 bytes

[2021-11-03 10:03:18,776]mapper_test.py:226:[INFO]: area: 237 level: 6
[2021-11-03 13:43:17,903]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-03 13:43:17,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:17,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:18,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 13:43:18,076]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-03 13:43:18,077]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:18,144]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :280
		klut.num_gates():237
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :80
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig_output.v
	Peak memory: 6795264 bytes

[2021-11-03 13:43:18,145]mapper_test.py:226:[INFO]: area: 237 level: 6
[2021-11-03 13:49:33,859]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-03 13:49:33,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:33,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:33,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34201600 bytes

[2021-11-03 13:49:33,992]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-03 13:49:33,992]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:34,059]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :280
		klut.num_gates():237
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :80
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig_output.v
	Peak memory: 6950912 bytes

[2021-11-03 13:49:34,060]mapper_test.py:226:[INFO]: area: 237 level: 6
[2021-11-04 15:56:26,595]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-04 15:56:26,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:26,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:26,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34111488 bytes

[2021-11-04 15:56:26,769]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-04 15:56:26,770]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:26,845]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig_output.v
	Peak memory: 6647808 bytes

[2021-11-04 15:56:26,845]mapper_test.py:226:[INFO]: area: 102 level: 6
[2021-11-16 12:27:44,608]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-16 12:27:44,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:44,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:44,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34533376 bytes

[2021-11-16 12:27:44,736]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-16 12:27:44,736]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:44,779]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.007442 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6283264 bytes

[2021-11-16 12:27:44,780]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-16 14:16:40,619]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-16 14:16:40,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:40,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:40,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34013184 bytes

[2021-11-16 14:16:40,793]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-16 14:16:40,794]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:40,844]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.007655 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6217728 bytes

[2021-11-16 14:16:40,845]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-16 14:23:00,633]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-16 14:23:00,633]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:00,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:00,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34238464 bytes

[2021-11-16 14:23:00,762]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-16 14:23:00,762]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:00,807]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.008019 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6492160 bytes

[2021-11-16 14:23:00,808]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-17 16:35:40,563]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-17 16:35:40,564]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:40,564]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:40,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34197504 bytes

[2021-11-17 16:35:40,687]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-17 16:35:40,687]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:40,754]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.011487 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6529024 bytes

[2021-11-17 16:35:40,754]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-18 10:18:11,026]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-18 10:18:11,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:11,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:11,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34435072 bytes

[2021-11-18 10:18:11,153]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-18 10:18:11,153]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:11,200]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.011727 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6713344 bytes

[2021-11-18 10:18:11,201]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-23 16:11:01,767]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-23 16:11:01,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:01,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:01,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34336768 bytes

[2021-11-23 16:11:01,896]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-23 16:11:01,896]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:01,945]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.012001 secs
	Report mapping result:
		klut_size()     :153
		klut.num_gates():110
		max delay       :6
		max area        :110
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :91
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6717440 bytes

[2021-11-23 16:11:01,946]mapper_test.py:228:[INFO]: area: 110 level: 6
[2021-11-23 16:41:59,702]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-23 16:41:59,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:59,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:59,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34410496 bytes

[2021-11-23 16:41:59,891]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-23 16:41:59,891]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:59,947]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.012772 secs
	Report mapping result:
		klut_size()     :153
		klut.num_gates():110
		max delay       :6
		max area        :110
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :91
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6643712 bytes

[2021-11-23 16:41:59,948]mapper_test.py:228:[INFO]: area: 110 level: 6
[2021-11-24 11:38:29,524]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 11:38:29,524]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:29,525]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:29,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34254848 bytes

[2021-11-24 11:38:29,700]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 11:38:29,701]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:29,743]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.000251 secs
	Report mapping result:
		klut_size()     :154
		klut.num_gates():111
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6451200 bytes

[2021-11-24 11:38:29,744]mapper_test.py:228:[INFO]: area: 111 level: 6
[2021-11-24 12:01:43,909]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 12:01:43,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:43,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:44,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 12:01:44,033]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 12:01:44,034]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:44,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.000246 secs
	Report mapping result:
		klut_size()     :154
		klut.num_gates():111
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6455296 bytes

[2021-11-24 12:01:44,068]mapper_test.py:228:[INFO]: area: 111 level: 6
[2021-11-24 12:05:21,467]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 12:05:21,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:21,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:21,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 12:05:21,597]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 12:05:21,597]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:21,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.007272 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-24 12:05:21,640]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-24 12:11:04,846]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 12:11:04,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:04,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:04,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 12:11:04,974]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 12:11:04,974]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:05,008]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00197 secs
	Report mapping result:
		klut_size()     :121
		klut.num_gates():78
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6619136 bytes

[2021-11-24 12:11:05,009]mapper_test.py:228:[INFO]: area: 78 level: 8
[2021-11-24 12:57:19,993]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 12:57:19,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:19,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:20,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34111488 bytes

[2021-11-24 12:57:20,114]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 12:57:20,114]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:20,156]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.007396 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 6332416 bytes

[2021-11-24 12:57:20,157]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-24 13:07:09,908]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 13:07:09,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:07:09,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:07:10,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34418688 bytes

[2021-11-24 13:07:10,032]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 13:07:10,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:07:11,945]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.007118 secs
Mapping time: 0.009714 secs
	Report mapping result:
		klut_size()     :145
		klut.num_gates():102
		max delay       :6
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 12361728 bytes

[2021-11-24 13:07:11,946]mapper_test.py:228:[INFO]: area: 102 level: 6
[2021-11-24 13:30:21,291]mapper_test.py:79:[INFO]: run case "C499.iscas_comb"
[2021-11-24 13:30:21,291]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:21,292]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:21,420]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     390.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     111.0.  Edge =      341.  Cut =     3563.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3138.  T =     0.00 sec
P:  Del =    6.00.  Ar =      82.0.  Edge =      264.  Cut =     3134.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     3134.  T =     0.00 sec
F:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2352.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
A:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
E:  Del =    6.00.  Ar =      78.0.  Edge =      256.  Cut =     2354.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %
Peak memory: 34267136 bytes

[2021-11-24 13:30:21,422]mapper_test.py:160:[INFO]: area: 78 level: 6
[2021-11-24 13:30:21,422]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:23,329]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
Mapping time: 0.000231 secs
Mapping time: 0.00035 secs
	Report mapping result:
		klut_size()     :154
		klut.num_gates():111
		max delay       :6
		max area        :111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v
	Peak memory: 12673024 bytes

[2021-11-24 13:30:23,330]mapper_test.py:228:[INFO]: area: 111 level: 6
