# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/ip/SSD_TEST_proc_sys_reset_0_0/sim/SSD_TEST_proc_sys_reset_0_0.vhd" \
"../../../../../../../Xilinx/Vivado/test_SSD_TEST.vhd" \

# Do not sort compile order
nosort
