This is a tiny Scala project for elaborating rocket-chip processors to verilog.
Run `make` to build.  It uses whatever versions of the `chisel3` and
`rocketchip` packages are available in `sbt`'s repos, and builds the
configuration defined in `myconfig.scala`.
