# i2s-toneplayer
SystemVerilog I2S target, interfaces with an I2S controller.  Controller sources WS and SCK

Uses a 32 entry ROM look up table (LUT).  Programmed in this iteration to output a 1kHz tone when WS is high with a 16kHz SCK.
