[ START MERGED ]
I2C_Top_1/Counter_Blk_1/Byte_Cmpr_i_i I2C_Top_1/Counter_Blk_1/Byte_Cmpr_i
I2C_Top_1/Counter_Blk_1/Current_Byte_State_i I2C_Top_1/Counter_Blk_1/Current_Byte_State
I2C_Top_1/SCL_synch_i I2C_Top_1/SCL_synch
ADCStateMachine_1.StateColxDP_i[5] ADCStateMachine_1.StateColxDP[5]
shiftRegister_1/CN PC2xSIO_c
[ END MERGED ]
[ START CLIPPED ]
GND
uClockGen/GND
uFifo/VCC
uFifo/GND
uEarlyPaketTimer/GND
uEarlyPaketTimer/VCC
uEventCounter/GND
uTimestampCounter/GND
uTimestampCounter/VCC
uSynchronizerStateMachine_1/VCC
uSynchronizerStateMachine_1/GND
fifoStatemachine_1/GND
monitorStateMachine_1/GND
ADCStateMachine_1/GND
I2C_Top_1/I2C_Clock_Gen_1/GND
I2C_Top_1/I2C_Clock_Gen_1/VCC
I2C_Top_1/Counter_Blk_1/GND
uClockGen/CLKINTFB
uClockGen/LockxS
uClockGen/CLKOK
uClockGen/CLKOS
uFifo/FF
uFifo/AFF
uFifo/AEF
uFifo/EF
uFifo/DO35
uFifo/DO34
uFifo/DO33
uFifo/DO32
uFifo/DO31
uFifo/DO30
uFifo/DO29
uFifo/DO28
uFifo/DO27
uFifo/DO26
uFifo/DO25
uFifo/DO24
uFifo/DO23
uFifo/DO22
uFifo/DO21
uFifo/DO20
uFifo/DO19
uFifo/DO18
uFifo/DO17
uFifo/DO16
uFifo/DO15
uFifo/DO14
uFifo/DO13
uFifo/DO12
uFifo/DO11
uFifo/DO10
uFifo/DO9
uFifo/DO8
uFifo/DO7
uFifo/FifoAlmostFullxS
uFifo/FifoAlmostEmptyxS
uFifo/DO35_0
uFifo/DO34_0
uFifo/DO33_0
uFifo/DO32_0
uFifo/DO31_0
uFifo/DO30_0
uFifo/DO29_0
uFifo/DO28_0
uFifo/DO27_0
uFifo/DO26_0
uFifo/DO25_0
uFifo/DO24_0
uFifo/DO23_0
uFifo/DO22_0
uFifo/DO21_0
uFifo/DO20_0
uFifo/DO19_0
uFifo/DO18_0
uFifo/DO17_0
uFifo/DO16_0
uFifo/DO15_0
uFifo/DO14_0
uFifo/DO13_0
uFifo/DO12_0
uFifo/DO11_0
uFifo/DO10_0
uFifo/DO9_0
uEarlyPaketTimer/CountxDP_cry[2]
uEarlyPaketTimer/CountxDP_cry[4]
uEarlyPaketTimer/CountxDP_cry[6]
uEarlyPaketTimer/CountxDP_cry[8]
uEarlyPaketTimer/CountxDP_cry[10]
uEarlyPaketTimer/CountxDP_cry[12]
uEarlyPaketTimer/CountxDP_cry[14]
uEarlyPaketTimer/CountxDP_cry[16]
uEarlyPaketTimer/CountxDP_cry[18]
uEarlyPaketTimer/CountxDP_s_0_S1[20]
uEarlyPaketTimer/CountxDP_s_0_COUT1[20]
uEarlyPaketTimer/CountxDP_s_0_COUT0[20]
uEarlyPaketTimer/CountxDP_cry[0]
uEventCounter/CountxDP_cry[0]
uEventCounter/CountxDP_cry[2]
uEventCounter/CountxDP_cry[4]
uEventCounter/CountxDP_cry[6]
uEventCounter/CountxDP_s_0_S1[8]
uEventCounter/CountxDP_s_0_COUT1[8]
uEventCounter/CountxDP_s_0_COUT0[8]
uTimestampCounter/CountxDP_cry[0]
uTimestampCounter/CountxDP_cry[2]
uTimestampCounter/CountxDP_cry[4]
uTimestampCounter/CountxDP_cry[6]
uTimestampCounter/CountxDP_cry[8]
uTimestampCounter/CountxDP_cry[10]
uTimestampCounter/CountxDP_cry[12]
uTimestampCounter/CountxDP_s_0_S1[14]
uTimestampCounter/CountxDP_s_0_COUT1[14]
uTimestampCounter/CountxDP_s_0_COUT0[14]
uSynchronizerStateMachine_1/DividerxDP_cry[0]
uSynchronizerStateMachine_1/DividerxDP_cry[2]
uSynchronizerStateMachine_1/DividerxDP_cry[4]
uSynchronizerStateMachine_1/DividerxDP_s_0_S1[6]
uSynchronizerStateMachine_1/DividerxDP_s_0_COUT1[6]
uSynchronizerStateMachine_1/DividerxDP_s_0_COUT0[6]
uSynchronizerStateMachine_1/CounterxDP_cry[0]
uSynchronizerStateMachine_1/CounterxDP_cry[2]
uSynchronizerStateMachine_1/CounterxDP_cry[4]
uSynchronizerStateMachine_1/CounterxDP_cry[6]
uSynchronizerStateMachine_1/CounterxDP_cry[8]
uSynchronizerStateMachine_1/CounterxDP_cry[10]
uSynchronizerStateMachine_1/CounterxDP_cry_0_COUT1[12]
uSynchronizerStateMachine_1/CounterxDP_cry[12]
fifoStatemachine_1/FifoCountxDP_cry[0]
fifoStatemachine_1/FifoCountxDP_cry[2]
fifoStatemachine_1/FifoCountxDP_cry[4]
fifoStatemachine_1/FifoCountxDP_cry[6]
fifoStatemachine_1/FifoCountxDP_cry_0_COUT1[8]
fifoStatemachine_1/FifoCountxDP_cry[8]
monitorStateMachine_1/CountxDP_cry[0]
monitorStateMachine_1/CountxDP_cry[2]
monitorStateMachine_1/CountxDP_cry[4]
monitorStateMachine_1/CountxDP_cry_0_COUT1[6]
monitorStateMachine_1/CountxDP_cry[6]
monitorStateMachine_1/TimestampOverflowxDP_lcry_0_S0
monitorStateMachine_1/TimestampOverflowxDP
monitorStateMachine_1/TimestampOverflowxDP_cry[1]
monitorStateMachine_1/TimestampOverflowxDP_cry[3]
monitorStateMachine_1/TimestampOverflowxDP_cry[5]
monitorStateMachine_1/TimestampOverflowxDP_cry[7]
monitorStateMachine_1/TimestampOverflowxDP_cry[9]
monitorStateMachine_1/TimestampOverflowxDP_cry[11]
monitorStateMachine_1/TimestampOverflowxDP_cry[13]
monitorStateMachine_1/TimestampOverflowxDP_s_0_S1[15]
monitorStateMachine_1/TimestampOverflowxDP_s_0_COUT1[15]
monitorStateMachine_1/TimestampOverflowxDP_s_0_COUT0[15]
ADCStateMachine_1/CountColxDP_cry[0]
ADCStateMachine_1/CountColxDP_cry[2]
ADCStateMachine_1/CountColxDP_cry[4]
ADCStateMachine_1/CountColxDP_cry[6]
ADCStateMachine_1/CountColxDP_cry[8]
ADCStateMachine_1/CountColxDP_cry[10]
ADCStateMachine_1/CountColxDP_cry[12]
ADCStateMachine_1/CountColxDP_cry[14]
ADCStateMachine_1/CountColxDP_cry_0_COUT1[16]
ADCStateMachine_1/CountColxDP_cry[16]
ADCStateMachine_1/CountRowxDP_cry[0]
ADCStateMachine_1/CountRowxDP_cry[2]
ADCStateMachine_1/CountRowxDP_cry[4]
ADCStateMachine_1/CountRowxDP_cry_0_COUT1[6]
ADCStateMachine_1/CountRowxDP_cry[6]
ADCStateMachine_1/DividerRowxDP_cry[0]
ADCStateMachine_1/DividerRowxDP_cry[2]
ADCStateMachine_1/DividerRowxDP_cry[4]
ADCStateMachine_1/DividerRowxDP_cry[6]
ADCStateMachine_1/DividerRowxDP_cry[8]
ADCStateMachine_1/DividerRowxDP_cry[10]
ADCStateMachine_1/DividerRowxDP_cry[12]
ADCStateMachine_1/DividerRowxDP_cry[14]
ADCStateMachine_1/DividerRowxDP_s_0_S1[16]
ADCStateMachine_1/DividerRowxDP_s_0_COUT1[16]
ADCStateMachine_1/DividerRowxDP_s_0_COUT0[16]
ADCStateMachine_1/DividerColxDP_cry[0]
ADCStateMachine_1/DividerColxDP_cry[2]
ADCStateMachine_1/DividerColxDP_cry[4]
ADCStateMachine_1/DividerColxDP_cry[6]
ADCStateMachine_1/DividerColxDP_cry[8]
ADCStateMachine_1/DividerColxDP_cry[10]
ADCStateMachine_1/DividerColxDP_cry[12]
ADCStateMachine_1/DividerColxDP_cry[14]
ADCStateMachine_1/DividerColxDP_cry[16]
ADCStateMachine_1/DividerColxDP_cry[18]
ADCStateMachine_1/DividerColxDP_cry[20]
ADCStateMachine_1/DividerColxDP_cry[22]
ADCStateMachine_1/DividerColxDP_cry[24]
ADCStateMachine_1/DividerColxDP_cry[26]
ADCStateMachine_1/DividerColxDP_cry[28]
ADCStateMachine_1/DividerColxDP_cry[30]
ADCStateMachine_1/DividerColxDP_s_0_S1[32]
ADCStateMachine_1/DividerColxDP_s_0_COUT1[32]
ADCStateMachine_1/DividerColxDP_s_0_COUT0[32]
ADCStateMachine_1/un13_nobxs_cry_0_0_S0
ADCStateMachine_1/un13_nobxs_cry_0
ADCStateMachine_1/un13_nobxs_cry_2
ADCStateMachine_1/un13_nobxs_cry_4
ADCStateMachine_1/un13_nobxs_cry_6
ADCStateMachine_1/un13_nobxs_cry_8
ADCStateMachine_1/un13_nobxs_cry_10
ADCStateMachine_1/un13_nobxs_cry_12
ADCStateMachine_1/un13_nobxs_s_14_0_S1
ADCStateMachine_1/un13_nobxs_s_14_0_COUT1
ADCStateMachine_1/un13_nobxs_s_14_0_COUT0
ADCStateMachine_1/un3_nobxs_cry_0_0_S0
ADCStateMachine_1/un3_nobxs_cry_0
ADCStateMachine_1/un3_nobxs_cry_2
ADCStateMachine_1/un3_nobxs_cry_4
ADCStateMachine_1/un3_nobxs_cry_6
ADCStateMachine_1/un3_nobxs_cry_8
ADCStateMachine_1/un3_nobxs_cry_10
ADCStateMachine_1/un3_nobxs_cry_12
ADCStateMachine_1/un3_nobxs_cry_14_0_COUT1
ADCStateMachine_1/un3_nobxs_cry_14
ADCStateMachine_1/un10_nobxs_cry_0_0_S0
ADCStateMachine_1/un10_nobxs_cry_0
ADCStateMachine_1/un10_nobxs_cry_2
ADCStateMachine_1/un10_nobxs_cry_4
ADCStateMachine_1/un10_nobxs_cry_6
ADCStateMachine_1/un10_nobxs_cry_8
ADCStateMachine_1/un10_nobxs_cry_10_0_COUT1
ADCStateMachine_1/un10_nobxs_cry_10
ADCStateMachine_1/un16_nobxs_cry_0_0_S1
ADCStateMachine_1/un16_nobxs_cry_0_0_S0
ADCStateMachine_1/un16_nobxs_cry_0
ADCStateMachine_1/un16_nobxs_cry_2_0_S1
ADCStateMachine_1/un16_nobxs_cry_2_0_S0
ADCStateMachine_1/un16_nobxs_cry_2
ADCStateMachine_1/un16_nobxs_cry_4_0_S1
ADCStateMachine_1/un16_nobxs_cry_4_0_S0
ADCStateMachine_1/un16_nobxs_cry_4
ADCStateMachine_1/un16_nobxs_cry_6_0_S1
ADCStateMachine_1/un16_nobxs_cry_6_0_S0
ADCStateMachine_1/un16_nobxs_cry_6
ADCStateMachine_1/un16_nobxs_cry_8_0_S1
ADCStateMachine_1/un16_nobxs_cry_8_0_S0
ADCStateMachine_1/un16_nobxs_cry_8
ADCStateMachine_1/un16_nobxs_cry_10_0_S1
ADCStateMachine_1/un16_nobxs_cry_10_0_S0
ADCStateMachine_1/un16_nobxs_cry_10
ADCStateMachine_1/un16_nobxs_cry_12_0_S1
ADCStateMachine_1/un16_nobxs_cry_12_0_S0
ADCStateMachine_1/un16_nobxs_cry_12
ADCStateMachine_1/un16_nobxs_cry_14_0_S1
ADCStateMachine_1/un16_nobxs_cry_14_0_S0
ADCStateMachine_1/un16_nobxs_cry_14
ADCStateMachine_1/un16_nobxs_cry_16_0_S1
ADCStateMachine_1/un16_nobxs_cry_16_0_S0
ADCStateMachine_1/un16_nobxs_cry_16
ADCStateMachine_1/un6_nobxs_cry_0_0_S1
ADCStateMachine_1/un6_nobxs_cry_0_0_S0
ADCStateMachine_1/un6_nobxs_cry_0
ADCStateMachine_1/un6_nobxs_cry_2_0_S1
ADCStateMachine_1/un6_nobxs_cry_2_0_S0
ADCStateMachine_1/un6_nobxs_cry_2
ADCStateMachine_1/un6_nobxs_cry_4_0_S1
ADCStateMachine_1/un6_nobxs_cry_4_0_S0
ADCStateMachine_1/un6_nobxs_cry_4
ADCStateMachine_1/un6_nobxs_cry_6_0_S1
ADCStateMachine_1/un6_nobxs_cry_6_0_S0
ADCStateMachine_1/un6_nobxs_cry_6
ADCStateMachine_1/un6_nobxs_cry_8_0_S1
ADCStateMachine_1/un6_nobxs_cry_8_0_S0
ADCStateMachine_1/un6_nobxs_cry_8
ADCStateMachine_1/un6_nobxs_cry_10_0_S1
ADCStateMachine_1/un6_nobxs_cry_10_0_S0
ADCStateMachine_1/un6_nobxs_cry_10
ADCStateMachine_1/un6_nobxs_cry_12_0_S1
ADCStateMachine_1/un6_nobxs_cry_12_0_S0
ADCStateMachine_1/un6_nobxs_cry_12
ADCStateMachine_1/un6_nobxs_cry_14_0_S1
ADCStateMachine_1/un6_nobxs_cry_14_0_S0
ADCStateMachine_1/un6_nobxs_cry_14
ADCStateMachine_1/un6_nobxs_cry_16_0_S1
ADCStateMachine_1/un6_nobxs_cry_16_0_S0
ADCStateMachine_1/un6_nobxs_cry_16
ADCStateMachine_1/statecolxdn30_cry_0_0_S1
ADCStateMachine_1/statecolxdn30_cry_0_0_S0
ADCStateMachine_1/statecolxdn30_cry_0
ADCStateMachine_1/statecolxdn30_cry_2_0_S1
ADCStateMachine_1/statecolxdn30_cry_2_0_S0
ADCStateMachine_1/statecolxdn30_cry_2
ADCStateMachine_1/statecolxdn30_cry_4_0_S1
ADCStateMachine_1/statecolxdn30_cry_4_0_S0
ADCStateMachine_1/statecolxdn30_cry_4
ADCStateMachine_1/statecolxdn30_cry_6_0_S1
ADCStateMachine_1/statecolxdn30_cry_6_0_S0
ADCStateMachine_1/statecolxdn30_cry_6
ADCStateMachine_1/statecolxdn30_cry_8_0_S1
ADCStateMachine_1/statecolxdn30_cry_8_0_S0
ADCStateMachine_1/statecolxdn30_cry_8
ADCStateMachine_1/statecolxdn30_cry_10_0_S1
ADCStateMachine_1/statecolxdn30_cry_10_0_S0
ADCStateMachine_1/statecolxdn30_cry_10
ADCStateMachine_1/statecolxdn30_cry_12_0_S1
ADCStateMachine_1/statecolxdn30_cry_12_0_S0
ADCStateMachine_1/statecolxdn30_cry_12
ADCStateMachine_1/statecolxdn30_cry_14_0_S1
ADCStateMachine_1/statecolxdn30_cry_14_0_S0
ADCStateMachine_1/statecolxdn30_cry_14
ADCStateMachine_1/statecolxdn30_cry_16_0_S1
ADCStateMachine_1/statecolxdn30_cry_16_0_S0
ADCStateMachine_1/statecolxdn30_cry_16
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[0]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[0]
ADCStateMachine_1/un1_DividerColxDP_1_cry[0]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[2]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[2]
ADCStateMachine_1/un1_DividerColxDP_1_cry[2]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[4]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[4]
ADCStateMachine_1/un1_DividerColxDP_1_cry[4]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[6]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[6]
ADCStateMachine_1/un1_DividerColxDP_1_cry[6]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[8]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[8]
ADCStateMachine_1/un1_DividerColxDP_1_cry[8]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[10]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[10]
ADCStateMachine_1/un1_DividerColxDP_1_cry[10]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[12]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[12]
ADCStateMachine_1/un1_DividerColxDP_1_cry[12]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[14]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[14]
ADCStateMachine_1/un1_DividerColxDP_1_cry[14]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[16]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[16]
ADCStateMachine_1/un1_DividerColxDP_1_cry[16]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[19]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[19]
ADCStateMachine_1/un1_DividerColxDP_1_cry[19]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[23]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[23]
ADCStateMachine_1/un1_DividerColxDP_1_cry[23]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[27]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[27]
ADCStateMachine_1/un1_DividerColxDP_1_cry[27]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[31]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[31]
ADCStateMachine_1/un1_DividerColxDP_1_cry_0_COUT1[31]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[0]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[0]
ADCStateMachine_1/un1_DividerColxDP_cry[0]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[2]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[2]
ADCStateMachine_1/un1_DividerColxDP_cry[2]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[4]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[4]
ADCStateMachine_1/un1_DividerColxDP_cry[4]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[6]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[6]
ADCStateMachine_1/un1_DividerColxDP_cry[6]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[8]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[8]
ADCStateMachine_1/un1_DividerColxDP_cry[8]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[10]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[10]
ADCStateMachine_1/un1_DividerColxDP_cry[10]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[12]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[12]
ADCStateMachine_1/un1_DividerColxDP_cry[12]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[14]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[14]
ADCStateMachine_1/un1_DividerColxDP_cry[14]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[16]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[16]
ADCStateMachine_1/un1_DividerColxDP_cry[16]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[19]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[19]
ADCStateMachine_1/un1_DividerColxDP_cry[19]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[23]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[23]
ADCStateMachine_1/un1_DividerColxDP_cry[23]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[27]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[27]
ADCStateMachine_1/un1_DividerColxDP_cry[27]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[31]
ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[31]
ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT1[31]
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_2
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_4
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_6
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_8
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_10
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_12
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_14
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S0
ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT1
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_0
ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_2
ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_4
ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_6
ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_8
ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_10
ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_12
ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_14
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S0
ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT1
ADCStateMachine_1/un1_countcolxdp_0_I_1_0_S1
ADCStateMachine_1/un1_countcolxdp_0_N_42
ADCStateMachine_1/un1_countcolxdp_0_data_tmp[0]
ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp[2]
ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp[4]
ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S0
ADCStateMachine_1/un1_countcolxdp_0_data_tmp[6]
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S1
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S0
ADCStateMachine_1/un1_countcolxdp_0_I_51_0_COUT1
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_0
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_2
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_4
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_6
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_8
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_10
IMUStateMachine_1/un1_I2CWaitCountxDP_1_cry_12
IMUStateMachine_1/un1_I2CWaitCountxDP_1_s_14_0_S1
IMUStateMachine_1/un1_I2CWaitCountxDP_1_s_14_0_COUT1
IMUStateMachine_1/un1_I2CWaitCountxDP_1_s_14_0_COUT0
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_0_0_S0
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_0
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_2
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_4
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_6
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_8_0_COUT1
I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_8
I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[0]
I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[2]
I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[4]
I2C_Top_1/Counter_Blk_1/Byte_Counter_cry_0_COUT1[6]
I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[6]
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_1_0_S1
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_N_17
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_data_tmp[0]
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_15_0_S1
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_15_0_S0
I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_data_tmp[2]
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 2.2.0.101 -- WARNING: Map write only section -- Thu Jun 26 17:08:04 2014

SYSCONFIG INBUF=ON CONFIG_SECURE=OFF ;
LOCATE COMP "IMUSDAxSIO" SITE "T5" ;
LOCATE COMP "DebugxSIO[1]" SITE "T12" ;
LOCATE COMP "FX2FifoDataxDIO[0]" SITE "R2" ;
LOCATE COMP "FX2FifoInFullxSBI" SITE "L1" ;
LOCATE COMP "AERMonitorAddressxDI[9]" SITE "R15" ;
LOCATE COMP "AERMonitorAddressxDI[8]" SITE "R14" ;
LOCATE COMP "AERMonitorAddressxDI[7]" SITE "T15" ;
LOCATE COMP "AERMonitorAddressxDI[6]" SITE "T14" ;
LOCATE COMP "AERMonitorAddressxDI[5]" SITE "R16" ;
LOCATE COMP "AERMonitorAddressxDI[4]" SITE "P15" ;
LOCATE COMP "AERMonitorAddressxDI[3]" SITE "P16" ;
LOCATE COMP "AERMonitorAddressxDI[2]" SITE "N15" ;
LOCATE COMP "AERMonitorAddressxDI[1]" SITE "N16" ;
LOCATE COMP "AERMonitorAddressxDI[0]" SITE "M15" ;
LOCATE COMP "AERMonitorACKxSBO" SITE "L15" ;
LOCATE COMP "AERMonitorREQxABI" SITE "M16" ;
LOCATE COMP "DebugxSIO[15]" SITE "T4" ;
LOCATE COMP "DebugxSIO[14]" SITE "R5" ;
LOCATE COMP "DebugxSIO[12]" SITE "R7" ;
LOCATE COMP "DebugxSIO[11]" SITE "R9" ;
LOCATE COMP "DebugxSIO[10]" SITE "R10" ;
LOCATE COMP "DebugxSIO[9]" SITE "R11" ;
LOCATE COMP "DebugxSIO[8]" SITE "R12" ;
LOCATE COMP "DebugxSIO[7]" SITE "R4" ;
LOCATE COMP "DebugxSIO[5]" SITE "R6" ;
LOCATE COMP "DebugxSIO[4]" SITE "T7" ;
LOCATE COMP "DebugxSIO[3]" SITE "T8" ;
LOCATE COMP "DebugxSIO[2]" SITE "T10" ;
LOCATE COMP "DebugxSIO[0]" SITE "T13" ;
LOCATE COMP "LED3xSO_0" SITE "R13" ;
LOCATE COMP "LED2xSO_0" SITE "T11" ;
LOCATE COMP "LED1xSO" SITE "R8" ;
LOCATE COMP "CDVSTestApsTxGatexSO" SITE "B13" ;
LOCATE COMP "CDVSTestBiasDiagSelxSO" SITE "A6" ;
LOCATE COMP "CDVSTestColMode1xSO" SITE "A15" ;
LOCATE COMP "CDVSTestColMode0xSO" SITE "A14" ;
LOCATE COMP "CDVSTestChipResetxRBO" SITE "D16" ;
LOCATE COMP "CDVSTestBiasEnablexEO" SITE "B7" ;
LOCATE COMP "CDVSTestSRColInxSO" SITE "B14" ;
LOCATE COMP "CDVSTestSRRowInxSO" SITE "C16" ;
LOCATE COMP "CDVSTestSRColClockxSO" SITE "A11" ;
LOCATE COMP "CDVSTestSRRowClockxSO" SITE "B16" ;
LOCATE COMP "IMUSCLxCIO" SITE "T6" ;
LOCATE COMP "ADCstbyxEO" SITE "D15" ;
LOCATE COMP "ADCoexEBO" SITE "E16" ;
LOCATE COMP "ADCwordxDI[9]" SITE "F15" ;
LOCATE COMP "ADCwordxDI[8]" SITE "G16" ;
LOCATE COMP "ADCwordxDI[7]" SITE "G15" ;
LOCATE COMP "ADCwordxDI[6]" SITE "H16" ;
LOCATE COMP "ADCwordxDI[5]" SITE "H15" ;
LOCATE COMP "ADCwordxDI[4]" SITE "J16" ;
LOCATE COMP "ADCwordxDI[3]" SITE "J15" ;
LOCATE COMP "ADCwordxDI[2]" SITE "K16" ;
LOCATE COMP "ADCwordxDI[1]" SITE "K15" ;
LOCATE COMP "ADCwordxDI[0]" SITE "L16" ;
LOCATE COMP "ADCclockxCO" SITE "E15" ;
LOCATE COMP "PE3xSI" SITE "B2" ;
LOCATE COMP "PE2xSI" SITE "B1" ;
LOCATE COMP "PA7xSIO" SITE "D2" ;
LOCATE COMP "PA3xSIO" SITE "F2" ;
LOCATE COMP "PA1xSIO" SITE "H1" ;
LOCATE COMP "PA0xSIO" SITE "H2" ;
LOCATE COMP "PC3xSIO" SITE "J1" ;
LOCATE COMP "PC2xSIO" SITE "J2" ;
LOCATE COMP "PC1xSIO" SITE "K1" ;
LOCATE COMP "PC0xSIO" SITE "K2" ;
LOCATE COMP "ResetxRBI" SITE "G2" ;
LOCATE COMP "IfClockxCI" SITE "A9" ;
LOCATE COMP "FX2FifoAddressxDO[1]" SITE "E2" ;
LOCATE COMP "FX2FifoAddressxDO[0]" SITE "F1" ;
LOCATE COMP "FX2FifoPktEndxSBO" SITE "E1" ;
LOCATE COMP "FX2FifoReadxEBO" SITE "G1" ;
LOCATE COMP "FX2FifoWritexEBO" SITE "A5" ;
LOCATE COMP "FX2FifoDataxDIO[15]" SITE "B5" ;
LOCATE COMP "FX2FifoDataxDIO[14]" SITE "A4" ;
LOCATE COMP "FX2FifoDataxDIO[13]" SITE "B4" ;
LOCATE COMP "FX2FifoDataxDIO[12]" SITE "A3" ;
LOCATE COMP "FX2FifoDataxDIO[11]" SITE "C2" ;
LOCATE COMP "FX2FifoDataxDIO[10]" SITE "C1" ;
LOCATE COMP "FX2FifoDataxDIO[9]" SITE "C3" ;
LOCATE COMP "FX2FifoDataxDIO[8]" SITE "D1" ;
LOCATE COMP "FX2FifoDataxDIO[7]" SITE "M1" ;
LOCATE COMP "FX2FifoDataxDIO[6]" SITE "M2" ;
LOCATE COMP "FX2FifoDataxDIO[5]" SITE "N1" ;
LOCATE COMP "FX2FifoDataxDIO[4]" SITE "N2" ;
LOCATE COMP "FX2FifoDataxDIO[3]" SITE "P1" ;
LOCATE COMP "FX2FifoDataxDIO[2]" SITE "P2" ;
LOCATE COMP "FX2FifoDataxDIO[1]" SITE "R1" ;
FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
USE PRIMARY NET "ClockxC_c" ;
FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
USE PRIMARY NET "IfClockxCI_c" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
