// -----------------------------------------------------------------------------
// tb_jacc.sv
//
// Absolute-form conditional jump: `JAcc Address` per SPVU001A page 12-91.
//
// Encoding:
//   word 0:  1100 cccc 1000 0000           (low byte = 0x80 unlocks JAcc)
//   word 1:  16 LSBs of absolute target address (in bits)
//   word 2:  16 MSBs of absolute target address
//
// Semantics: if cc condition true, PC ← Address (with bottom 4 bits
// forced to 0 for word alignment per the spec). N/C/Z/V unaffected.
//
// Three scenarios:
//   1. JAUC absolute taken (unconditional) — landing-site MOVI runs.
//   2. JAEQ absolute taken (Z=1 via CMPI equal) — landing-site MOVI runs.
//   3. JANE absolute NOT taken (Z=0 via CMPI unequal) — fall-through MOVI
//      runs, sentinel gets FALL_VAL.
//
// Bonus: scenario 1 deliberately specifies an address with non-zero
// bottom nibble (target | 0xF) to verify the alignment mask.
// -----------------------------------------------------------------------------

`timescale 1ns/1ps

module tb_jacc;
  import tms34010_pkg::*;

  logic clk = 1'b0;
  logic rst = 1'b1;
  always #5 clk = ~clk;

  logic                          mem_req;
  logic                          mem_we;
  logic [ADDR_WIDTH-1:0]         mem_addr;
  logic [FIELD_SIZE_WIDTH-1:0]   mem_size;
  logic [DATA_WIDTH-1:0]         mem_wdata;
  logic [DATA_WIDTH-1:0]         mem_rdata;
  logic                          mem_ack;
  core_state_t                   state_w;
  logic [ADDR_WIDTH-1:0]         pc_w;
  instr_word_t                   instr_w;
  logic                          illegal_w;

  tms34010_core u_core (
    .clk             (clk),
    .rst             (rst),
    .mem_req         (mem_req),
    .mem_we          (mem_we),
    .mem_addr        (mem_addr),
    .mem_size        (mem_size),
    .mem_wdata       (mem_wdata),
    .mem_rdata       (mem_rdata),
    .mem_ack         (mem_ack),
    .state_o         (state_w),
    .pc_o            (pc_w),
    .instr_word_o    (instr_w),
    .illegal_opcode_o(illegal_w)
  );

  sim_memory_model #(.DEPTH_WORDS(256)) u_mem (
    .clk      (clk),
    .rst      (rst),
    .mem_req  (mem_req),
    .mem_we   (mem_we),
    .mem_addr (mem_addr),
    .mem_size (mem_size),
    .mem_wdata(mem_wdata),
    .mem_rdata(mem_rdata),
    .mem_ack  (mem_ack)
  );

  // ---------------------------------------------------------------------------
  // Encoding helpers.
  //   JAcc opcode word = 1100 cccc 1000 0000 = 0xC080 | (cc<<8)
  //   followed by 32-bit absolute target address (LO word, HI word).
  // ---------------------------------------------------------------------------
  function automatic instr_word_t jacc_op_enc(input logic [3:0] cc);
    jacc_op_enc = 16'hC080 | (instr_word_t'(cc) << 8);
  endfunction

  function automatic instr_word_t movi_il_enc(input reg_file_t rf, input reg_idx_t i);
    movi_il_enc = 16'h09E0 | (instr_word_t'(rf) << 4) | (instr_word_t'(i));
  endfunction

  function automatic instr_word_t cmpi_iw_enc(input reg_file_t rf, input reg_idx_t i);
    cmpi_iw_enc = 16'h0B40 | (instr_word_t'(rf) << 4) | (instr_word_t'(i));
  endfunction

  function automatic int unsigned place_movi_il(input int unsigned p,
                                                input reg_file_t   rf,
                                                input reg_idx_t    i,
                                                input logic [DATA_WIDTH-1:0] imm);
    u_mem.mem[p]     = movi_il_enc(rf, i);
    u_mem.mem[p + 1] = imm[15:0];
    u_mem.mem[p + 2] = imm[31:16];
    place_movi_il = p + 3;
  endfunction

  int unsigned failures;
  task automatic check_reg(input string label,
                           input logic [DATA_WIDTH-1:0] actual,
                           input logic [DATA_WIDTH-1:0] expected);
    if (actual !== expected) begin
      $display("TEST_RESULT: FAIL: %s: expected=%08h actual=%08h",
               label, expected, actual);
      failures++;
    end
  endtask
  task automatic check_bit(input string label, input logic actual, input logic expected);
    if (actual !== expected) begin
      $display("TEST_RESULT: FAIL: %s: expected=%0b actual=%0b",
               label, expected, actual);
      failures++;
    end
  endtask

  localparam logic [DATA_WIDTH-1:0] UNTOUCHED = 32'h0000_C357;
  localparam logic [DATA_WIDTH-1:0] FALL_VAL  = 32'h0000_F00D;
  localparam logic [DATA_WIDTH-1:0] LAND1_VAL = 32'h1111_AAAA;
  localparam logic [DATA_WIDTH-1:0] LAND2_VAL = 32'h2222_BBBB;

  initial begin : main
    int unsigned p;
    int unsigned i;
    logic [ADDR_WIDTH-1:0] target1_bits;
    logic [ADDR_WIDTH-1:0] target1_messy;
    logic [ADDR_WIDTH-1:0] target2_bits;
    failures = 0;

    // Encoding sanity:
    //   JAUC opcode = 1100 0000 1000 0000 = 0xC080
    //   JAEQ opcode = 1100 1010 1000 0000 = 0xCA80
    //   JANE opcode = 1100 1011 1000 0000 = 0xCB80
    if (jacc_op_enc(CC_UC) !== 16'hC080) begin
      $display("TEST_RESULT: FAIL: JAUC opcode = %04h, expected C080",
               jacc_op_enc(CC_UC));
      failures++;
    end
    if (jacc_op_enc(CC_EQ) !== 16'hCA80) begin
      $display("TEST_RESULT: FAIL: JAEQ opcode = %04h, expected CA80",
               jacc_op_enc(CC_EQ));
      failures++;
    end

    // Pre-fill memory with NOP.
    for (i = 0; i < 256; i++) begin
      u_mem.mem[i] = 16'h0300;
    end
    // Reset vector (P0001): the core boots by reading PC from bit-address
    // 0xFFFFFFE0, which sim_memory_model aliases to words DEPTH-2/DEPTH-1.
    // The prefill above just clobbered those slots (PC would boot into the
    // middle of the program). Point the vector back at word 0.
    u_mem.mem[254] = 16'h0000;   // reset vector low  half - PC = 0x00000000
    u_mem.mem[255] = 16'h0000;   // reset vector high half

    // ---- Pre-init sentinels --------------------------------------------------
    p = 0;
    p = place_movi_il(p, REG_FILE_A, 4'd3, UNTOUCHED);  // Scenario 1 / Scenario 3
    p = place_movi_il(p, REG_FILE_A, 4'd4, UNTOUCHED);  // Scenario 2

    // ---- Landing sites (placed at known word indices) ------------------------
    // Scenario 1 landing site: word 80. Write LAND1_VAL to A5.
    u_mem.mem[80] = movi_il_enc(REG_FILE_A, 4'd5);
    u_mem.mem[81] = LAND1_VAL[15:0];
    u_mem.mem[82] = LAND1_VAL[31:16];
    // After the landing MOVI, place a halt (0xC0FF) at word 83 to
    // prevent execution from falling into the next scenario's program.
    // Actually we WANT execution to continue to scenario 2, so put no
    // halt here.

    // Scenario 2 landing site: word 100. Write LAND2_VAL to A6.
    u_mem.mem[100] = movi_il_enc(REG_FILE_A, 4'd6);
    u_mem.mem[101] = LAND2_VAL[15:0];
    u_mem.mem[102] = LAND2_VAL[31:16];

    target1_bits  = 32'd80 * 32'd16;                       // exact word boundary
    target1_messy = target1_bits | 32'h0000_000F;          // messy low nibble
    target2_bits  = 32'd100 * 32'd16;

    // ---- Scenario 1: JAUC absolute taken, messy LSBs ------------------------
    //   JAUC opcode + LO + HI = 3 words. Branch always taken.
    //   Set A1 = 7 first (some setup) so we have a known register.
    p = place_movi_il(p, REG_FILE_A, 4'd1, 32'd7);
    u_mem.mem[p] = jacc_op_enc(CC_UC);          p = p + 1;
    u_mem.mem[p] = target1_messy[15:0];         p = p + 1;
    u_mem.mem[p] = target1_messy[31:16];        p = p + 1;
    // Fall-through (should NOT execute if branch taken).
    p = place_movi_il(p, REG_FILE_A, 4'd3, FALL_VAL);

    // After scenario 1 lands at word 80 (LAND1 MOVI A5), execution
    // continues from word 83 onward. Place scenario 2 at word 83+
    // — but easier: place a halt at word 83 so scenario 1 finishes
    // and we then RESET and run scenario 2 separately? No — that
    // complicates the test.
    //
    // Simpler approach: after each scenario's landing, place a JAUC
    // absolute to jump to the NEXT scenario's start word. But that
    // means more JAcc usage — that's actually fine for additional
    // coverage.
    //
    // We'll instead just chain manually: after scenario 1's landing
    // at word 82, word 83 starts scenario 2 setup. Word 83 should be
    // a CMPI to set Z.
    //
    // For clarity, we'll set the program counter for scenarios 2 and
    // 3 to be IMMEDIATELY after scenario 1's landing site.

    // ---- Scenario 2: JAEQ absolute taken (Z=1 via CMPI equal) ----------------
    // Starts at word 83 (after Scen 1's landing MOVI at words 80-82).
    // Setup: A0 = 7 (already done in pre-init? No, A0 wasn't. Set it now.)
    // Actually we did MOVI A1=7 in scen 1. Let's reuse the convention
    // that A0 is the "scratch" for CMPI. But A0 is initial 0; we
    // need A0 = some value, then CMPI with same value to set Z=1.
    //
    // Set A0 = 7 in pre-init (re-orderng).
    // Simpler: do MOVI A0=7 inside scen 2 setup.
    u_mem.mem[83] = movi_il_enc(REG_FILE_A, 4'd0);
    u_mem.mem[84] = 16'd7;
    u_mem.mem[85] = 16'd0;
    u_mem.mem[86] = cmpi_iw_enc(REG_FILE_A, 4'd0);
    u_mem.mem[87] = 16'hFFF8;      // CMPI A0, 7 → Z=1 (P0008: stores ~imm; ~7 = 0xFFF8)
    u_mem.mem[88] = jacc_op_enc(CC_EQ);
    u_mem.mem[89] = target2_bits[15:0];
    u_mem.mem[90] = target2_bits[31:16];
    // Fall-through (should NOT execute if branch taken).
    u_mem.mem[91] = movi_il_enc(REG_FILE_A, 4'd4);
    u_mem.mem[92] = FALL_VAL[15:0];
    u_mem.mem[93] = FALL_VAL[31:16];

    // ---- Scenario 3: JANE absolute NOT taken (Z=1 via CMPI equal) ------------
    // Starts at word 103 (after Scen 2's landing MOVI at words 100-102).
    // We already set A0=7 in scen 2, so just CMPI A0, 7 → Z=1.
    // JANE with Z=1 should NOT take → fall-through writes A3 ← FALL_VAL.
    u_mem.mem[103] = cmpi_iw_enc(REG_FILE_A, 4'd0);
    u_mem.mem[104] = 16'hFFF8;      // CMPI A0, 7 → Z=1 (P0008: stores ~imm; ~7 = 0xFFF8)
    u_mem.mem[105] = jacc_op_enc(CC_NE);
    u_mem.mem[106] = 32'd200 * 32'd16;          // bogus target (shouldn't be reached)
    u_mem.mem[107] = (32'd200 * 32'd16) >> 16;
    // Fall-through (SHOULD execute since JANE doesn't take):
    u_mem.mem[108] = movi_il_enc(REG_FILE_A, 4'd3);
    u_mem.mem[109] = FALL_VAL[15:0];
    u_mem.mem[110] = FALL_VAL[31:16];
    // Halt after scenario 3.
    u_mem.mem[111] = 16'hC0FF;

    // Reset.
    repeat (3) @(posedge clk);
    rst = 1'b0;

    // Three scenarios with a mix of 2-3-word instructions; lots of
    // NOP transit between scenarios. Probably ~150 cycles to first
    // halt. Use 2000 for headroom.
    repeat (2000) @(posedge clk);
    #1;

    // ---- Checks ------------------------------------------------------------
    // Scenario 1: JAUC absolute (messy LSBs) → A5 holds LAND1_VAL.
    check_reg("Scen 1: JAUC absolute (messy LSBs) → A5 = LAND1_VAL",
              u_core.u_regfile.a_regs[5], LAND1_VAL);

    // Scenario 2: JAEQ absolute taken → A6 holds LAND2_VAL.
    check_reg("Scen 2: JAEQ absolute (Z=1) → A6 = LAND2_VAL",
              u_core.u_regfile.a_regs[6], LAND2_VAL);

    // Scenario 3: JANE absolute NOT taken → A3 holds FALL_VAL
    // (fall-through ran). Also A3 should be FALL_VAL, NOT UNTOUCHED.
    check_reg("Scen 3: JANE absolute (Z=1, NOT taken) → A3 = FALL_VAL",
              u_core.u_regfile.a_regs[3], FALL_VAL);

    // Scenario 1 fall-through MUST NOT have run; sentinel A3 was
    // pre-set to UNTOUCHED in pre-init, then scenario 1's fall-through
    // would have over-written it to FALL_VAL. But scenario 3's
    // fall-through ALSO writes A3 to FALL_VAL — so we can't easily
    // distinguish on A3 alone. Instead check A5: if A5 = LAND1_VAL,
    // scenario 1's branch took. That's already checked above. ✓

    // No illegal opcode along the executed path.
    check_bit("illegal_opcode_o stayed 0", illegal_w, 1'b0);

    if (failures == 0) begin
      $display("TEST_RESULT: PASS (JAcc: JAUC abs+messy LSBs, JAEQ abs taken, JANE abs NOT taken)");
    end else begin
      $display("TEST_RESULT: FAIL: %0d check(s) failed", failures);
    end

    $finish;
  end

  initial begin : watchdog
    #2_000_000;
    $display("TEST_RESULT: FAIL: tb_jacc hard timeout");
    $fatal(1);
  end

endmodule : tb_jacc
