{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626369767762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626369767762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 13:22:47 2021 " "Processing started: Thu Jul 15 13:22:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626369767762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369767762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4A -c Adil_EXERCISE_4A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4A -c Adil_EXERCISE_4A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369767762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626369768115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626369768116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adil_masterslave_dflipflop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adil_masterslave_dflipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adil_MASTERSLAVE_DFLIPFLOP " "Found entity 1: Adil_MASTERSLAVE_DFLIPFLOP" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP.bdf" "" { Schematic "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626369775131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369775131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adil_masterslave_dflipflop_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adil_masterslave_dflipflop_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adil_MASTERSLAVE_DFLIPFLOP_VHDL-bdf_type " "Found design unit 1: Adil_MASTERSLAVE_DFLIPFLOP_VHDL-bdf_type" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626369775630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adil_MASTERSLAVE_DFLIPFLOP_VHDL " "Found entity 1: Adil_MASTERSLAVE_DFLIPFLOP_VHDL" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626369775630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369775630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adil_MASTERSLAVE_DFLIPFLOP_VHDL " "Elaborating entity \"Adil_MASTERSLAVE_DFLIPFLOP_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626369775658 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SYNTHESIZED_WIRE_1 Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(46) " "VHDL Process Statement warning at Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(46): inferring latch(es) for signal or variable \"SYNTHESIZED_WIRE_1\", which holds its previous value in one or more paths through the process" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626369775660 "|Adil_MASTERSLAVE_DFLIPFLOP_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Adil_Q Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(58) " "VHDL Process Statement warning at Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(58): inferring latch(es) for signal or variable \"Adil_Q\", which holds its previous value in one or more paths through the process" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626369775660 "|Adil_MASTERSLAVE_DFLIPFLOP_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_Q Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(58) " "Inferred latch for \"Adil_Q\" at Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(58)" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369775660 "|Adil_MASTERSLAVE_DFLIPFLOP_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SYNTHESIZED_WIRE_1 Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(46) " "Inferred latch for \"SYNTHESIZED_WIRE_1\" at Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd(46)" {  } { { "Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4A_Adil_Ahmad/Adil_MASTERSLAVE_DFLIPFLOP_VHDL.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369775660 "|Adil_MASTERSLAVE_DFLIPFLOP_VHDL"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626369776115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626369776353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626369776353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626369776372 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626369776372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626369776372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626369776372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626369776381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 13:22:56 2021 " "Processing ended: Thu Jul 15 13:22:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626369776381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626369776381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626369776381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626369776381 ""}
