`default_nettype none
module top_module(
    input clk,
    input in,
    output out
);


    always @(posedge clk) begin
        out <= in ^ out;  
    end


endmodule