#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 18:50:21 2020
# Process ID: 26148
# Current directory: D:/Dev/CENG342/please work/please work.runs/synth_1
# Command line: vivado.exe -log wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl
# Log file: D:/Dev/CENG342/please work/please work.runs/synth_1/wrapper.vds
# Journal file: D:/Dev/CENG342/please work/please work.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 990.836 ; gain = 235.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/wrapper.vhd:26]
	Parameter Bits bound to: 2 - type: integer 
	Parameter Nsel bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LPU' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/LPU.vhd:32]
	Parameter Bits bound to: 2 - type: integer 
	Parameter Nsel bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MCR' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MCR.vhd:13]
INFO: [Synth 8-638] synthesizing module 'generic_register' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/generic_register.vhd:18]
	Parameter Bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_register' (1#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/generic_register.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MCR' (2#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MCR.vhd:13]
INFO: [Synth 8-638] synthesizing module 'MDR' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MDR.vhd:14]
	Parameter Bits bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_register__parameterized0' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/generic_register.vhd:18]
	Parameter Bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_register__parameterized0' (2#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/generic_register.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MDR' (3#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MDR.vhd:14]
INFO: [Synth 8-638] synthesizing module 'MAR' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MAR.vhd:14]
	Parameter Bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MAR' (4#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/MAR.vhd:14]
INFO: [Synth 8-638] synthesizing module 'CCR' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/CCR.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'CCR' (5#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/CCR.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Generic_ALU' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/Generic_ALU.vhd:22]
	Parameter N_Bit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_ALU' (6#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/Generic_ALU.vhd:22]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/PC.vhd:14]
	Parameter Bits bound to: 2 - type: integer 
	Parameter Increment bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PC' (7#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/PC.vhd:14]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/register_file.vhd:27]
	Parameter Bits bound to: 2 - type: integer 
	Parameter Nsel bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/decoder.vhd:15]
	Parameter Bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (8#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/decoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/register_file.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'LPU' (10#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/LPU.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (11#1) [D:/Dev/CENG342/please work/please work.srcs/sources_1/new/wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1063.820 ; gain = 308.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.820 ; gain = 308.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.820 ; gain = 308.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_in[2]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[3]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[0]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[1]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[2]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Address[3]'. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Dev/CENG342/please work/please work.srcs/constrs_1/new/LPU_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1153.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generic_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generic_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Generic_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
Module LPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LPU_wrapped/PC/current_count_reg[0] )
INFO: [Synth 8-3886] merging instance 'LPU_wrapped/MCR/MCR_register/latched_data_reg[0]' (FDRE) to 'LPU_wrapped/MCR/MCR_register/latched_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'LPU_wrapped/MCR/MCR_register/latched_data_reg[1]' (FDRE) to 'LPU_wrapped/MCR/MCR_register/latched_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LPU_wrapped/MCR/MCR_register/latched_data_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1153.543 ; gain = 397.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     3|
|4     |LUT3  |     5|
|5     |LUT5  |     8|
|6     |LUT6  |    19|
|7     |MUXF7 |     6|
|8     |MUXF8 |     2|
|9     |FDRE  |    18|
|10    |IBUF  |    17|
|11    |OBUF  |    12|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+-----------------------------------+------+
|      |Instance                          |Module                             |Cells |
+------+----------------------------------+-----------------------------------+------+
|1     |top                               |                                   |    92|
|2     |  LPU_wrapped                     |LPU                                |    62|
|3     |    CCR                           |CCR                                |     5|
|4     |      CCR_register                |generic_register_5                 |     5|
|5     |    MAR                           |MAR                                |     2|
|6     |      MAR_register                |generic_register__parameterized0_4 |     2|
|7     |    MCR                           |MCR                                |     1|
|8     |      MCR_register                |generic_register                   |     1|
|9     |    MDR                           |MDR                                |     2|
|10    |      MDR_register                |generic_register__parameterized0_3 |     2|
|11    |    PC                            |PC                                 |     3|
|12    |    RegisterFile                  |register_file                      |    49|
|13    |      \Registers[0].Register_num  |generic_register__parameterized0   |     3|
|14    |      \Registers[1].Register_num  |generic_register__parameterized0_0 |     3|
|15    |      \Registers[2].Register_num  |generic_register__parameterized0_1 |    39|
|16    |      \Registers[3].Register_num  |generic_register__parameterized0_2 |     4|
+------+----------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1167.875 ; gain = 322.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.875 ; gain = 412.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1179.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1179.945 ; gain = 731.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Dev/CENG342/please work/please work.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 18:50:54 2020...
