

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Aug 12 18:49:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2022|     2022|  10.110 us|  10.110 us|  2022|  2022|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     2020|     2020|        22|          1|          1|  2000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1270|    974|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     204|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1474|   1098|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |urem_16ns_12ns_11_20_1_U1  |urem_16ns_12ns_11_20_1  |        0|   0|  635|  487|    0|
    |urem_16ns_12ns_16_20_1_U2  |urem_16ns_12ns_16_20_1  |        0|   0|  635|  487|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0| 1270|  974|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_109_p2    |         +|   0|  0|  12|          11|           1|
    |icmp_ln18_fu_103_p2   |      icmp|   0|  0|  12|          11|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_156_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_168_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_3_fu_208_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_4_fu_214_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_5_fu_220_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_162_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          29|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i915_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_2               |   9|          2|   11|         22|
    |conv11_i915_fu_60                  |   9|          2|   16|         32|
    |i_fu_56                            |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   56|        112|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv11_i915_fu_60                  |  16|   0|   16|          0|
    |i_2_reg_290                        |  11|   0|   11|          0|
    |i_fu_56                            |  11|   0|   11|          0|
    |lshr_ln11_3_reg_299                |  15|   0|   15|          0|
    |or_ln11_1_reg_309                  |  16|   0|   16|          0|
    |urem_ln19_reg_319                  |  11|   0|   11|          0|
    |urem_ln20_reg_324                  |  16|   0|   16|          0|
    |xor_ln11_2_reg_304                 |   1|   0|    1|          0|
    |i_2_reg_290                        |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 204|  32|  151|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_18_1|  return value|
|M_address0         |  out|   11|   ap_memory|                              M|         array|
|M_ce0              |  out|    1|   ap_memory|                              M|         array|
|M_we0              |  out|    1|   ap_memory|                              M|         array|
|M_d0               |  out|   11|   ap_memory|                              M|         array|
|buffer_r_address0  |  out|   11|   ap_memory|                       buffer_r|         array|
|buffer_r_ce0       |  out|    1|   ap_memory|                       buffer_r|         array|
|buffer_r_we0       |  out|    1|   ap_memory|                       buffer_r|         array|
|buffer_r_d0        |  out|   32|   ap_memory|                       buffer_r|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv11_i915 = alloca i32 1"   --->   Operation 26 'alloca' 'conv11_i915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i915"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 28 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 30 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %i_2, i11 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 31 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln18 = add i11 %i_2, i11 1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 32 'add' 'add_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.inc.i.preheader.exitStub" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 33 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv11_i915_load = load i16 %conv11_i915" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 34 'load' 'conv11_i915_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i915_load" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 35 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 3" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 2" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 5" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 38 'bitselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i915_load, i32 1, i32 15" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 39 'partselect' 'lshr_ln11_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %tmp_4, i1 %tmp_5" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 40 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp_3" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 41 'xor' 'xor_ln11' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 42 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln18)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 1" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 6" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i915_load, i32 4" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 45 'bitselect' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %conv11_i915_load, i32 2, i32 15" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_3 = xor i1 %tmp_7, i1 %tmp_6" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 47 'xor' 'xor_ln11_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_4 = xor i1 %tmp_8, i1 %tmp_3" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 48 'xor' 'xor_ln11_4' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_5 = xor i1 %xor_ln11_4, i1 %xor_ln11_3" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 49 'xor' 'xor_ln11_5' <Predicate = (!icmp_ln18)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln11_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %xor_ln11_5, i1 %xor_ln11_2, i14 %tmp" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 50 'bitconcatenate' 'or_ln11_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln11_1, i16 %conv11_i915" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 51 'store' 'store_ln11' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 %add_ln18, i11 %i" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:11->benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 53 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [20/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 54 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [20/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 55 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.86>
ST_3 : Operation 56 [19/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 56 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [19/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 57 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.86>
ST_4 : Operation 58 [18/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 58 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [18/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 59 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.86>
ST_5 : Operation 60 [17/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 60 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [17/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 61 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 62 [16/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 62 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [16/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 63 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 64 [15/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 64 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [15/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 65 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 66 [14/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 66 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [14/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 67 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 68 [13/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 68 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [13/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 69 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 70 [12/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 70 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [12/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 71 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 72 [11/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 72 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [11/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 73 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 74 [10/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 74 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [10/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 75 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 76 [9/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 76 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [9/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 77 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 78 [8/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 78 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [8/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 79 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.86>
ST_15 : Operation 80 [7/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 80 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [7/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 81 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 82 [6/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 82 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [6/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 83 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 84 [5/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 84 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 85 [5/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 85 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.86>
ST_18 : Operation 86 [4/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 86 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 87 [4/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 87 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.86>
ST_19 : Operation 88 [3/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 88 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 89 [3/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 89 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.86>
ST_20 : Operation 90 [2/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 90 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 91 [2/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 91 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.86>
ST_21 : Operation 92 [1/20] (3.86ns)   --->   "%urem_ln19 = urem i16 %or_ln, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 92 'urem' 'urem_ln19' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 93 [1/20] (3.86ns)   --->   "%urem_ln20 = urem i16 %or_ln11_1, i16 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 93 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.86> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %i_2" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 94 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 95 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 97 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i11 %urem_ln19" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 98 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i11 %M, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 99 'getelementptr' 'M_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln19 = store i11 %trunc_ln19, i11 %M_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:19]   --->   Operation 100 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 2000> <RAM>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %urem_ln20" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 101 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i32 %buffer_r, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 102 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %zext_ln20, i11 %buffer_addr" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:20]   --->   Operation 103 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [benchmarks/jianyicheng/chaosNCG/src/chaosNCG_tb.cpp:18]   --->   Operation 104 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000000000000000000]
conv11_i915            (alloca           ) [ 01000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000]
i_2                    (load             ) [ 01111111111111111111111]
icmp_ln18              (icmp             ) [ 01111111111111111111110]
add_ln18               (add              ) [ 00000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000]
conv11_i915_load       (load             ) [ 00000000000000000000000]
trunc_ln11             (trunc            ) [ 00000000000000000000000]
tmp_3                  (bitselect        ) [ 00000000000000000000000]
tmp_4                  (bitselect        ) [ 00000000000000000000000]
tmp_5                  (bitselect        ) [ 00000000000000000000000]
lshr_ln11_3            (partselect       ) [ 01100000000000000000000]
xor_ln11_1             (xor              ) [ 00000000000000000000000]
xor_ln11               (xor              ) [ 00000000000000000000000]
xor_ln11_2             (xor              ) [ 01100000000000000000000]
tmp_6                  (bitselect        ) [ 00000000000000000000000]
tmp_7                  (bitselect        ) [ 00000000000000000000000]
tmp_8                  (bitselect        ) [ 00000000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000000]
xor_ln11_3             (xor              ) [ 00000000000000000000000]
xor_ln11_4             (xor              ) [ 00000000000000000000000]
xor_ln11_5             (xor              ) [ 00000000000000000000000]
or_ln11_1              (bitconcatenate   ) [ 01111111111111111111110]
store_ln11             (store            ) [ 00000000000000000000000]
store_ln18             (store            ) [ 00000000000000000000000]
or_ln                  (bitconcatenate   ) [ 01011111111111111111110]
urem_ln19              (urem             ) [ 01000000000000000000001]
urem_ln20              (urem             ) [ 01000000000000000000001]
zext_ln18              (zext             ) [ 00000000000000000000000]
specpipeline_ln18      (specpipeline     ) [ 00000000000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 00000000000000000000000]
specloopname_ln18      (specloopname     ) [ 00000000000000000000000]
trunc_ln19             (trunc            ) [ 00000000000000000000000]
M_addr                 (getelementptr    ) [ 00000000000000000000000]
store_ln19             (store            ) [ 00000000000000000000000]
zext_ln20              (zext             ) [ 00000000000000000000000]
buffer_addr            (getelementptr    ) [ 00000000000000000000000]
store_ln20             (store            ) [ 00000000000000000000000]
br_ln18                (br               ) [ 00000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="conv11_i915_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv11_i915/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="M_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/22 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln19_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="11" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/22 "/>
</bind>
</comp>

<comp id="77" class="1004" name="buffer_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/22 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln20_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/22 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln18_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="11" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_2_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln18_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="11" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln18_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv11_i915_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv11_i915_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln11_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lshr_ln11_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln11_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xor_ln11_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xor_ln11_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln11_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln11_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln11_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln11_5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln11_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="14" slack="0"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln11_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln11_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln18_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="1"/>
<pin id="249" dir="0" index="2" bw="15" slack="1"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln19/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln20/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln18_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="21"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/22 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln19_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/22 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln20_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/22 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="conv11_i915_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv11_i915 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="21"/>
<pin id="292" dir="1" index="1" bw="11" slack="21"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln18_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="20"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="299" class="1005" name="lshr_ln11_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="1"/>
<pin id="301" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln11_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="xor_ln11_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln11_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="or_ln11_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="or_ln11_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="or_ln_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="319" class="1005" name="urem_ln19_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="urem_ln20_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="54" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="115" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="115" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="115" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="130" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="138" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="118" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="115" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="115" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="115" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="115" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="182" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="174" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="190" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="122" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="208" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="168" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="198" pin="4"/><net_sink comp="226" pin=3"/></net>

<net id="240"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="109" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="279"><net_src comp="56" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="286"><net_src comp="60" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="293"><net_src comp="100" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="298"><net_src comp="103" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="146" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="307"><net_src comp="168" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="312"><net_src comp="226" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="317"><net_src comp="246" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="322"><net_src comp="252" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="327"><net_src comp="258" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {22 }
	Port: buffer_r | {22 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln18 : 1
		i_2 : 1
		icmp_ln18 : 2
		add_ln18 : 2
		br_ln18 : 3
		conv11_i915_load : 1
		trunc_ln11 : 2
		tmp_3 : 2
		tmp_4 : 2
		tmp_5 : 2
		lshr_ln11_3 : 2
		xor_ln11_1 : 3
		xor_ln11 : 3
		xor_ln11_2 : 3
		tmp_6 : 2
		tmp_7 : 2
		tmp_8 : 2
		tmp : 2
		xor_ln11_3 : 3
		xor_ln11_4 : 3
		xor_ln11_5 : 3
		or_ln11_1 : 3
		store_ln11 : 4
		store_ln18 : 3
	State 2
		urem_ln19 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		M_addr : 1
		store_ln19 : 2
		buffer_addr : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   urem   |     grp_fu_252     |   635   |   487   |
|          |     grp_fu_258     |   635   |   487   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln18_fu_103  |    0    |    12   |
|----------|--------------------|---------|---------|
|    add   |   add_ln18_fu_109  |    0    |    12   |
|----------|--------------------|---------|---------|
|          |  xor_ln11_1_fu_156 |    0    |    2    |
|          |   xor_ln11_fu_162  |    0    |    2    |
|    xor   |  xor_ln11_2_fu_168 |    0    |    2    |
|          |  xor_ln11_3_fu_208 |    0    |    2    |
|          |  xor_ln11_4_fu_214 |    0    |    2    |
|          |  xor_ln11_5_fu_220 |    0    |    2    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln11_fu_118 |    0    |    0    |
|          |  trunc_ln19_fu_268 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_3_fu_122    |    0    |    0    |
|          |    tmp_4_fu_130    |    0    |    0    |
| bitselect|    tmp_5_fu_138    |    0    |    0    |
|          |    tmp_6_fu_174    |    0    |    0    |
|          |    tmp_7_fu_182    |    0    |    0    |
|          |    tmp_8_fu_190    |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect| lshr_ln11_3_fu_146 |    0    |    0    |
|          |     tmp_fu_198     |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|  or_ln11_1_fu_226  |    0    |    0    |
|          |    or_ln_fu_246    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln18_fu_263  |    0    |    0    |
|          |  zext_ln20_fu_272  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   1270  |   1010  |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|conv11_i915_reg_283|   16   |
|    i_2_reg_290    |   11   |
|     i_reg_276     |   11   |
| icmp_ln18_reg_295 |    1   |
|lshr_ln11_3_reg_299|   15   |
| or_ln11_1_reg_309 |   16   |
|   or_ln_reg_314   |   16   |
| urem_ln19_reg_319 |   11   |
| urem_ln20_reg_324 |   16   |
| xor_ln11_2_reg_304|    1   |
+-------------------+--------+
|       Total       |   114  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_252 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1270  |  1010  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1384  |  1019  |
+-----------+--------+--------+--------+
