{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634484047592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634484047600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 20:50:46 2021 " "Processing started: Sun Oct 17 20:50:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634484047600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484047600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_test -c adc_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_test -c adc_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484047600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634484048043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634484048043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_test.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_test_package " "Found design unit 1: adc_test_package" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_test-intr " "Found design unit 2: adc_test-intr" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_test " "Found entity 1: adc_test" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pll-rtl " "Found design unit 1: test_pll-rtl" {  } { { "test_pll.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pll " "Found entity 1: test_pll" {  } { { "test_pll.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll/test_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pll/test_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pll_0002 " "Found entity 1: test_pll_0002" {  } { { "test_pll/test_pll_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/test_pll/test_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_test-SYN " "Found design unit 1: fifo_test-SYN" {  } { { "fifo_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_test " "Found entity 1: fifo_test" {  } { { "fifo_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_test.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_large.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_large.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_large-SYN " "Found design unit 1: fifo_large-SYN" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_large " "Found entity 1: fifo_large" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_proc-rtl " "Found design unit 1: clock_proc-rtl" {  } { { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_proc " "Found entity 1: clock_proc" {  } { { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_proc/clock_proc_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_proc/clock_proc_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_proc_0002 " "Found entity 1: clock_proc_0002" {  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "features.vhd 3 1 " "Found 3 design units, including 1 entities, in source file features.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 features_package " "Found design unit 1: features_package" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 features-feat " "Found design unit 2: features-feat" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""} { "Info" "ISGN_ENTITY_NAME" "1 features " "Found entity 1: features" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_small.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_small-SYN " "Found design unit 1: fifo_small-SYN" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_small " "Found entity 1: fifo_small" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484055894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055894 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_test " "Elaborating entity \"adc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_data adc_test.vhd(58) " "VHDL Signal Declaration warning at adc_test.vhd(58): used implicit default value for signal \"o_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked adc_test.vhd(77) " "Verilog HDL or VHDL warning at adc_test.vhd(77): object \"locked\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty adc_test.vhd(106) " "VHDL Process Statement warning at adc_test.vhd(106): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrfull adc_test.vhd(110) " "VHDL Process Statement warning at adc_test.vhd(110): signal \"wrfull\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag adc_test.vhd(102) " "VHDL Process Statement warning at adc_test.vhd(102): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag adc_test.vhd(102) " "Inferred latch for \"flag\" at adc_test.vhd(102)" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 "|adc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_proc clock_proc:clock_1 " "Elaborating entity \"clock_proc\" for hierarchy \"clock_proc:clock_1\"" {  } { { "adc_test.vhd" "clock_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_proc_0002 clock_proc:clock_1\|clock_proc_0002:clock_proc_inst " "Elaborating entity \"clock_proc_0002\" for hierarchy \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\"" {  } { { "clock_proc.vhd" "clock_proc_inst" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484055945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_proc/clock_proc_0002.v" "altera_pll_i" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484055976 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1634484055976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484055976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484055976 ""}  } { { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634484055976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_large fifo_large:fifo_1 " "Elaborating entity \"fifo_large\" for hierarchy \"fifo_large:fifo_1\"" {  } { { "adc_test.vhd" "fifo_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484055984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_large:fifo_1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_large.vhd" "dcfifo_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_large:fifo_1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_large:fifo_1\|dcfifo:dcfifo_component\"" {  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_large:fifo_1\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_large:fifo_1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056234 ""}  } { { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634484056234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qh6 " "Found entity 1: a_graycounter_qh6" {  } { { "db/a_graycounter_qh6.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_qh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qh6 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_qh6:rdptr_g1p " "Elaborating entity \"a_graycounter_qh6\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_qh6:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mvb " "Found entity 1: a_graycounter_mvb" {  } { { "db/a_graycounter_mvb.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_mvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mvb fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_mvb:wrptr_g1p " "Elaborating entity \"a_graycounter_mvb\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_mvb:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eia1 " "Found entity 1: altsyncram_eia1" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eia1 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram " "Elaborating entity \"altsyncram_eia1\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s07 " "Found entity 1: decode_s07" {  } { { "db/decode_s07.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/decode_s07.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s07 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|decode_s07:decode12 " "Elaborating entity \"decode_s07\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|decode_s07:decode12\"" {  } { { "db/altsyncram_eia1.tdf" "decode12" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cr7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cr7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cr7 " "Found entity 1: mux_cr7" {  } { { "db/mux_cr7.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/mux_cr7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cr7 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|mux_cr7:mux13 " "Elaborating entity \"mux_cr7\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|mux_cr7:mux13\"" {  } { { "db/altsyncram_eia1.tdf" "mux13" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_f09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe14" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_ual.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_g09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe17" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_val.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e06 " "Found entity 1: cmpr_e06" {  } { { "db/cmpr_e06.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_e06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e06 fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_e06:rdempty_eq_comp " "Elaborating entity \"cmpr_e06\" for hierarchy \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_e06:rdempty_eq_comp\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "features features:feat_block " "Elaborating entity \"features\" for hierarchy \"features:feat_block\"" {  } { { "adc_test.vhd" "feat_block" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_data features.vhd(58) " "VHDL Signal Declaration warning at features.vhd(58): used implicit default value for signal \"o_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout features.vhd(84) " "Verilog HDL or VHDL warning at features.vhd(84): object \"cout\" assigned a value but never read" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdreq features.vhd(111) " "VHDL Process Statement warning at features.vhd(111): signal \"rdreq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty features.vhd(114) " "VHDL Process Statement warning at features.vhd(114): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ready features.vhd(114) " "VHDL Process Statement warning at features.vhd(114): signal \"data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrfull features.vhd(122) " "VHDL Process Statement warning at features.vhd(122): signal \"wrfull\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_req features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"data_req\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wrreq features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"wrreq\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdreq features.vhd(105) " "VHDL Process Statement warning at features.vhd(105): inferring latch(es) for signal or variable \"rdreq\", which holds its previous value in one or more paths through the process" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdreq features.vhd(105) " "Inferred latch for \"rdreq\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq features.vhd(105) " "Inferred latch for \"wrreq\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_req features.vhd(105) " "Inferred latch for \"data_req\" at features.vhd(105)" {  } { { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056549 "|adc_test|features:feat_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier features:feat_block\|multiplier:mult_1 " "Elaborating entity \"multiplier\" for hierarchy \"features:feat_block\|multiplier:mult_1\"" {  } { { "features.vhd" "mult_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Elaborating entity \"altsquare\" for hierarchy \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\"" {  } { { "multiplier.vhd" "altsquare_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Elaborated megafunction instantiation \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\"" {  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component " "Instantiated megafunction \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 8 " "Parameter \"data_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQUARE " "Parameter \"lpm_type\" = \"ALTSQUARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment MSB " "Parameter \"result_alignment\" = \"MSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 16 " "Parameter \"result_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056828 ""}  } { { "multiplier.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/multiplier.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634484056828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_qrg " "Found entity 1: altsquare_qrg" {  } { { "db/altsquare_qrg.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsquare_qrg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_qrg features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\|altsquare_qrg:auto_generated " "Elaborating entity \"altsquare_qrg\" for hierarchy \"features:feat_block\|multiplier:mult_1\|altsquare:altsquare_component\|altsquare_qrg:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder features:feat_block\|adder:add_1 " "Elaborating entity \"adder\" for hierarchy \"features:feat_block\|adder:add_1\"" {  } { { "features.vhd" "add_1" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.vhd" "LPM_ADD_SUB_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484056891 ""}  } { { "adder.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adder.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634484056891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivj " "Found entity 1: add_sub_ivj" {  } { { "db/add_sub_ivj.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/add_sub_ivj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484056932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484056932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivj features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ivj:auto_generated " "Elaborating entity \"add_sub_ivj\" for hierarchy \"features:feat_block\|adder:add_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ivj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_small features:feat_block\|fifo_small:fifo_2 " "Elaborating entity \"fifo_small\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\"" {  } { { "features.vhd" "fifo_2" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484056940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\"" {  } { { "fifo_small.vhd" "dcfifo_component" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\"" {  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component " "Instantiated megafunction \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634484057157 ""}  } { { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634484057157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_khl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_khl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_khl1 " "Found entity 1: dcfifo_khl1" {  } { { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_khl1 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated " "Elaborating entity \"dcfifo_khl1\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dg6 " "Found entity 1: a_graycounter_dg6" {  } { { "db/a_graycounter_dg6.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_dg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dg6 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p " "Elaborating entity \"a_graycounter_dg6\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "rdptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9ub " "Found entity 1: a_graycounter_9ub" {  } { { "db/a_graycounter_9ub.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/a_graycounter_9ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9ub features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p " "Elaborating entity \"a_graycounter_9ub\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "wrptr_g1p" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfa1 " "Found entity 1: altsyncram_kfa1" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfa1 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram " "Elaborating entity \"altsyncram_kfa1\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\"" {  } { { "db/dcfifo_khl1.tdf" "fifo_ram" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_khl1.tdf" "rs_dgwp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_khl1.tdf" "ws_dgrp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634484057392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484057392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_khl1.tdf" "rdempty_eq_comp" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057392 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 41 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 73 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 105 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 137 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 169 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 201 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 233 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\] " "Synthesized away node \"features:feat_block\|fifo_small:fifo_2\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_kfa1.tdf" 265 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_small.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_small.vhd" 97 0 0 } } { "features.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/features.vhd" 98 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|features:feat_block|fifo_small:fifo_2|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a0 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a0\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 51 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a1 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a1\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 83 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a2 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a2\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 115 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a3 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a3\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 147 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a4 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a4\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 179 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a5 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a5\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 211 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a6 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a6\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 243 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a7 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a7\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 275 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a8 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a8\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 307 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a9 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a9\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 339 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a10 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a10\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 371 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a11 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a11\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 403 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a12 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a12\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 435 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a13 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a13\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 467 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a14 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a14\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 499 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a15 " "Synthesized away node \"fifo_large:fifo_1\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_eia1:fifo_ram\|ram_block11a15\"" {  } { { "db/altsyncram_eia1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/altsyncram_eia1.tdf" 531 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/db/dcfifo_nnl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo_large.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/fifo_large.vhd" 97 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|fifo_large:fifo_1|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_eia1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634484057495 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634484057495 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"clock_proc:clock_1\|clock_proc_0002:clock_proc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "clock_proc/clock_proc_0002.v" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc/clock_proc_0002.v" 85 0 0 } } { "clock_proc.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/clock_proc.vhd" 32 0 0 } } { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484057495 "|adc_test|clock_proc:clock_1|clock_proc_0002:clock_proc_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1634484057495 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1634484057495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[0\] GND " "Pin \"o_data\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[1\] GND " "Pin \"o_data\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[2\] GND " "Pin \"o_data\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[3\] GND " "Pin \"o_data\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[4\] GND " "Pin \"o_data\[4\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[5\] GND " "Pin \"o_data\[5\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[6\] GND " "Pin \"o_data\[6\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_data\[7\] GND " "Pin \"o_data\[7\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|o_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[0\] GND " "Pin \"fifo_out\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[1\] GND " "Pin \"fifo_out\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[2\] GND " "Pin \"fifo_out\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[3\] GND " "Pin \"fifo_out\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[4\] GND " "Pin \"fifo_out\[4\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[5\] GND " "Pin \"fifo_out\[5\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[6\] GND " "Pin \"fifo_out\[6\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_out\[7\] GND " "Pin \"fifo_out\[7\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634484057792 "|adc_test|fifo_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634484057792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "233 " "233 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634484057792 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll 16 " "Ignored 16 assignments for entity \"test_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634484057800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634484057800 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test_pll -sip test_pll.sip -library lib_test_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1634484057800 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1634484057800 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test_pll_0002 317 " "Ignored 317 assignments for entity \"test_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1634484057800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634484057975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634484057975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interr " "No output dependent on input pin \"interr\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|interr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[0\] " "No output dependent on input pin \"i_data\[0\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[1\] " "No output dependent on input pin \"i_data\[1\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[2\] " "No output dependent on input pin \"i_data\[2\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[3\] " "No output dependent on input pin \"i_data\[3\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[4\] " "No output dependent on input pin \"i_data\[4\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[5\] " "No output dependent on input pin \"i_data\[5\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[6\] " "No output dependent on input pin \"i_data\[6\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[7\] " "No output dependent on input pin \"i_data\[7\]\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|i_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "refclk " "No output dependent on input pin \"refclk\"" {  } { { "adc_test.vhd" "" { Text "F:/Academic/Semester 7/EDL/ADC_test/adc_test.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634484058009 "|adc_test|refclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634484058009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634484058009 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634484058009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634484058009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634484058025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 20:50:58 2021 " "Processing ended: Sun Oct 17 20:50:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634484058025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634484058025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634484058025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634484058025 ""}
