// Seed: 1992386752
module module_0 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2[-1'b0] = -1 + id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire id_13;
  localparam id_14 = $realtime;
  logic id_15, id_16, id_17, id_18 = -1 == id_18;
  wire  id_19;
  wire  id_20;
  logic id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_5
  );
  assign id_18 = id_20#(
      .id_15(1 - id_14),
      .id_1 ((-1'd0) == 'h0),
      .id_20(-1'b0),
      .id_6 (-1),
      .id_21((id_14) == -1),
      .id_21(id_14)
  );
  wire id_22;
  assign id_21 = -1 < id_1[""];
  always @(posedge id_20 or negedge id_1 == 1) begin : LABEL_0
    id_5[-1][-1 :-1'b0] <= -1;
  end
endmodule
