# Verilog Testbench - Instance Generator

![GitHub Workflow Status](https://img.shields.io/github/actions/workflow### Plugin structure

```
.
â”œâ”€â”€ lua
â”‚   â”œâ”€â”€ verilog_instance
â”‚   â”‚   â””â”€â”€ module.lua
â”‚   â””â”€â”€ verilog_instance.lua
â”œâ”€â”€ Makefile
â”œâ”€â”€ plugin
â”‚   â””â”€â”€ verilog_instance.lua
â”œâ”€â”€ README.md
â”œâ”€â”€ tests
â”‚   â”œâ”€â”€ minimal_init.lua
â”‚   â””â”€â”€ verilog_instance
â”‚       â””â”€â”€ verilog_instance_spec.lua
```ao/nvim-plugin-template/lint-test.yml?branch=main&style=for-the-badge)
![Lua](https://img.shields.io/badge/Made%20with%20Lua-blueviolet.svg?style=for-the-badge&logo=lua)

ä¸€ä¸ªç”¨äºåœ¨Neovimä¸­ç”ŸæˆVerilog/SystemVerilogæ¨¡å—ä¾‹åŒ–æ¨¡æ¿çš„æ’ä»¶ã€‚

## åŠŸèƒ½ç‰¹æ€§

- è‡ªåŠ¨è§£æå½“å‰Verilog/SystemVerilogæ–‡ä»¶ä¸­çš„æ¨¡å—å®šä¹‰
- ç”Ÿæˆæ ‡å‡†çš„ä¾‹åŒ–æ¨¡æ¿
- è‡ªåŠ¨å¤åˆ¶åˆ°ç³»ç»Ÿå‰ªè´´æ¿
- æ”¯æŒå¤æ‚çš„ç«¯å£å£°æ˜å’Œå‚æ•°åŒ–æ¨¡å—

## å®‰è£…

### ä½¿ç”¨ lazy.nvim

```lua
{
  "your-username/verilog-testbench",
  config = function()
    require("verilog_instance").setup({
      instance_prefix = "u_",  -- ä¾‹åŒ–å®ä¾‹åå‰ç¼€
      show_template = true,    -- æ˜¯å¦åœ¨å‘½ä»¤è¡Œæ˜¾ç¤ºç”Ÿæˆçš„æ¨¡æ¿
    })
  end
}
```

### ä½¿ç”¨ packer.nvim

```lua
use {
  "your-username/verilog-testbench",
  config = function()
    require("verilog_instance").setup()
  end
}
```

## ä½¿ç”¨æ–¹æ³•

1. åœ¨Neovimä¸­æ‰“å¼€ä¸€ä¸ªVerilogæ–‡ä»¶ (`.v`) æˆ–SystemVerilogæ–‡ä»¶ (`.sv`)
2. åœ¨å‘½ä»¤è¡Œä¸­è¾“å…¥ `:VerilogInstance`
3. æ’ä»¶ä¼šè‡ªåŠ¨è§£æå½“å‰æ–‡ä»¶ä¸­çš„æ¨¡å—å®šä¹‰å¹¶ç”Ÿæˆä¾‹åŒ–æ¨¡æ¿
4. ä¾‹åŒ–æ¨¡æ¿ä¼šè‡ªåŠ¨å¤åˆ¶åˆ°ç³»ç»Ÿå‰ªè´´æ¿
5. æ‚¨å¯ä»¥åœ¨å…¶ä»–æ–‡ä»¶ä¸­ç›´æ¥ç²˜è´´ä½¿ç”¨

## ç¤ºä¾‹

å¯¹äºä»¥ä¸‹Verilogæ¨¡å—ï¼š

```verilog
module counter (
    input wire clk,
    input wire rst_n,
    input wire enable,
    output reg [7:0] count,
    output wire overflow
);
// module implementation
endmodule
```

æ’ä»¶ä¼šç”Ÿæˆä»¥ä¸‹ä¾‹åŒ–æ¨¡æ¿ï¼š

```verilog
counter u_counter (
    .clk(clk),
    .rst_n(rst_n),
    .enable(enable),
    .count(count),
    .overflow(overflow)
);
```

## é…ç½®é€‰é¡¹

```lua
require("verilog_instance").setup({
  instance_prefix = "u_",  -- ä¾‹åŒ–å®ä¾‹åå‰ç¼€ï¼Œé»˜è®¤ä¸º "u_"
  show_template = true,    -- æ˜¯å¦åœ¨å‘½ä»¤è¡Œæ˜¾ç¤ºç”Ÿæˆçš„æ¨¡æ¿ï¼Œé»˜è®¤ä¸º true
})
```

## æ”¯æŒçš„ç‰¹æ€§

- âœ… åŸºæœ¬çš„ç«¯å£å£°æ˜è§£æ
- âœ… input/output/inoutæ–¹å‘æ£€æµ‹
- âœ… ä½å®½å£°æ˜æ”¯æŒ
- âœ… reg/wire/logicç±»å‹æ”¯æŒ
- âœ… è‡ªåŠ¨å¤åˆ¶åˆ°å‰ªè´´æ¿
- âœ… é”™è¯¯å¤„ç†å’Œç”¨æˆ·å‹å¥½çš„æç¤ºæ¶ˆæ¯
- ğŸ”„ å‚æ•°åŒ–æ¨¡å—æ”¯æŒ (è®¡åˆ’ä¸­)
- ğŸ”„ æ›´å¤æ‚çš„ç«¯å£å£°æ˜è§£æ (è®¡åˆ’ä¸­)

## æŠ€æœ¯ç‰¹æ€§

- 100% Luaå®ç°
  - luarocks release (LUAROCKS_API_KEY secret configuration required)

### Plugin structure

```
.
â”œâ”€â”€ lua
â”‚Â Â  â”œâ”€â”€ plugin_name
â”‚Â Â  â”‚Â Â  â””â”€â”€ module.lua
â”‚Â Â  â””â”€â”€ plugin_name.lua
â”œâ”€â”€ Makefile
â”œâ”€â”€ plugin
â”‚Â Â  â””â”€â”€ plugin_name.lua
â”œâ”€â”€ README.md
â”œâ”€â”€ tests
â”‚Â Â  â”œâ”€â”€ minimal_init.lua
â”‚Â Â  â””â”€â”€ plugin_name
â”‚Â Â      â””â”€â”€ plugin_name_spec.lua
```
