module EXE_Stage_Reg(
    input clk, rst, WB_en_in, MEM_R_EN_in, MEM_W_EN_in, 
    input [31:0] ALU_result_in, ST_val_in, 
    input [3:0] Dest_in, 
    output reg WB_en, MEM_R_EN, MEM_W_EN,
    output reg [31:0] ALU_result, ST_val, 
    output reg [3:0] Dest
);
    always @(posedge clk, posedge rst) begin
        if(rst) 
            {WB_en, MEM_R_EN, MEM_W_EN, Dest, ALU_result, ST_val} <= 71'b0;
        else begin
            WB_en <= WB_en_in;
            MEM_R_EN <= MEM_R_EN_in;
            MEM_W_EN <= MEM_W_EN_in;
            Dest <= Dest_in;
            ALU_result <= ALU_result_in;
            ST_val <= ST_val_in;
        end
    end
endmodule
