

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Dec  2 22:38:58 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.70|      1.88|        0.84|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080688|  2080688|  2080688|  2080688|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FillCacheRows   |     3846|     3846|      1923|          -|          -|     2|    no    |
        | + FillCacheCols  |     1920|     1920|         1|          1|          1|  1920|    yes   |
        |- FilterRows      |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + FilterCols     |     1920|     1920|         1|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / (tmp_4)
	3  / (!tmp_4)
4 --> 
	2  / true
5 --> 
	6  / (!tmp_3)
6 --> 
	7  / (tmp_s)
	6  / (!tmp_s)
7 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !23"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !29"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:99]
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [sobellab4/Sobel.cpp:109]

 <State 2> : 1.77ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %4 ]"
ST_2 : Operation 18 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %i, -2" [sobellab4/Sobel.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [sobellab4/Sobel.cpp:109]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:109]
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %3" [sobellab4/Sobel.cpp:110]
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:118]

 <State 3> : 1.88ns
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %2 ], [ %j_1, %branch4 ]"
ST_3 : Operation 27 [1/1] (1.88ns)   --->   "%tmp_4 = icmp eq i11 %j, -128" [sobellab4/Sobel.cpp:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_3 : Operation 29 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, 1" [sobellab4/Sobel.cpp:110]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %4, label %branch4" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:110]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:111]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_6) nounwind" [sobellab4/Sobel.cpp:114]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %3" [sobellab4/Sobel.cpp:110]

 <State 4> : 0.00ns
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_2) nounwind" [sobellab4/Sobel.cpp:115]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [sobellab4/Sobel.cpp:109]

 <State 5> : 1.88ns
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i1 = phi i11 [ %i_2, %7 ], [ 0, %.preheader.preheader ]"
ST_5 : Operation 39 [1/1] (1.88ns)   --->   "%tmp_3 = icmp eq i11 %i1, -968" [sobellab4/Sobel.cpp:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_5 : Operation 41 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i1, 1" [sobellab4/Sobel.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %8, label %5" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:118]
ST_5 : Operation 45 [1/1] (1.76ns)   --->   "br label %6" [sobellab4/Sobel.cpp:119]
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [sobellab4/Sobel.cpp:141]

 <State 6> : 1.88ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%j2 = phi i11 [ 0, %5 ], [ %j_2, %._crit_edge ]"
ST_6 : Operation 48 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %j2, -128" [sobellab4/Sobel.cpp:119]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_6 : Operation 50 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j2, 1" [sobellab4/Sobel.cpp:119]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %7, label %._crit_edge" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:119]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:120]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_1) nounwind" [sobellab4/Sobel.cpp:137]
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %6" [sobellab4/Sobel.cpp:119]

 <State 7> : 0.00ns
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_5) nounwind" [sobellab4/Sobel.cpp:138]
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:118]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.7ns, clock uncertainty: 0.837ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sobellab4/Sobel.cpp:109) [15]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', sobellab4/Sobel.cpp:110) [25]  (1.77 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', sobellab4/Sobel.cpp:110) [25]  (0 ns)
	'icmp' operation ('tmp_4', sobellab4/Sobel.cpp:110) [26]  (1.88 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobellab4/Sobel.cpp:118) [42]  (0 ns)
	'icmp' operation ('tmp_3', sobellab4/Sobel.cpp:118) [43]  (1.88 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', sobellab4/Sobel.cpp:119) [52]  (0 ns)
	'icmp' operation ('tmp_s', sobellab4/Sobel.cpp:119) [53]  (1.88 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
