ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB153:
  26              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM7/Core/Src/main.c **** 
  23:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/main.c **** 
  26:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/main.c **** 
  28:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM7/Core/Src/main.c **** 
  31:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM7/Core/Src/main.c **** 
  36:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM7/Core/Src/main.c **** #endif
  39:../../CM7/Core/Src/main.c **** 
  40:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM7/Core/Src/main.c **** 
  42:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM7/Core/Src/main.c **** 
  45:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM7/Core/Src/main.c **** 
  47:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM7/Core/Src/main.c **** 
  49:../../CM7/Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:../../CM7/Core/Src/main.c **** 
  51:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  52:../../CM7/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_rx;
  53:../../CM7/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_tx;
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Definitions for CM7StatusLED */
  56:../../CM7/Core/Src/main.c **** osThreadId_t CM7StatusLEDHandle;
  57:../../CM7/Core/Src/main.c **** const osThreadAttr_t CM7StatusLED_attributes = {
  58:../../CM7/Core/Src/main.c ****   .name = "CM7StatusLED",
  59:../../CM7/Core/Src/main.c ****   .stack_size = 128 * 4,
  60:../../CM7/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityBelowNormal,
  61:../../CM7/Core/Src/main.c **** };
  62:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:../../CM7/Core/Src/main.c **** 
  64:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  68:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  69:../../CM7/Core/Src/main.c **** static void MX_DMA_Init(void);
  70:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  71:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void);
  72:../../CM7/Core/Src/main.c **** void CM7StatusLEDTask(void *argument);
  73:../../CM7/Core/Src/main.c **** 
  74:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:../../CM7/Core/Src/main.c **** 
  76:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  77:../../CM7/Core/Src/main.c **** 
  78:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:../../CM7/Core/Src/main.c **** 
  81:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  82:../../CM7/Core/Src/main.c **** 
  83:../../CM7/Core/Src/main.c **** /**
  84:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  85:../../CM7/Core/Src/main.c ****   * @retval int
  86:../../CM7/Core/Src/main.c ****   */
  87:../../CM7/Core/Src/main.c **** int main(void)
  88:../../CM7/Core/Src/main.c **** {
  89:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 3


  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  92:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  93:../../CM7/Core/Src/main.c ****   int32_t timeout;
  94:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  95:../../CM7/Core/Src/main.c **** 
  96:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  97:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  98:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  99:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 100:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 101:../../CM7/Core/Src/main.c ****   {
 102:../../CM7/Core/Src/main.c ****   Error_Handler();
 103:../../CM7/Core/Src/main.c ****   }
 104:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 105:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:../../CM7/Core/Src/main.c **** 
 107:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:../../CM7/Core/Src/main.c ****   HAL_Init();
 109:../../CM7/Core/Src/main.c **** 
 110:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:../../CM7/Core/Src/main.c **** 
 112:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 113:../../CM7/Core/Src/main.c **** 
 114:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 115:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 116:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 117:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 118:../../CM7/Core/Src/main.c **** HSEM notification */
 119:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 120:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 121:../../CM7/Core/Src/main.c **** /*Take HSEM */
 122:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 123:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 124:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 125:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 126:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 127:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 128:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 129:../../CM7/Core/Src/main.c **** {
 130:../../CM7/Core/Src/main.c **** Error_Handler();
 131:../../CM7/Core/Src/main.c **** }
 132:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 133:../../CM7/Core/Src/main.c **** 
 134:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 137:../../CM7/Core/Src/main.c **** 
 138:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 139:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 140:../../CM7/Core/Src/main.c ****   MX_DMA_Init();
 141:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 142:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 143:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 144:../../CM7/Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"CORE 0: Initialization Romplete...\n", 38);
 145:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 146:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 4


 147:../../CM7/Core/Src/main.c ****   /* Init scheduler */
 148:../../CM7/Core/Src/main.c ****   osKernelInitialize();
 149:../../CM7/Core/Src/main.c **** 
 150:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 151:../../CM7/Core/Src/main.c ****   /* add mutexes, ... */
 152:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 155:../../CM7/Core/Src/main.c ****   /* add semaphores, ... */
 156:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 159:../../CM7/Core/Src/main.c ****   /* start timers, add new ones, ... */
 160:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 161:../../CM7/Core/Src/main.c **** 
 162:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 163:../../CM7/Core/Src/main.c ****   /* add queues, ... */
 164:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 165:../../CM7/Core/Src/main.c **** 
 166:../../CM7/Core/Src/main.c ****   /* Create the thread(s) */
 167:../../CM7/Core/Src/main.c ****   /* creation of CM7StatusLED */
 168:../../CM7/Core/Src/main.c ****   CM7StatusLEDHandle = osThreadNew(CM7StatusLEDTask, NULL, &CM7StatusLED_attributes);
 169:../../CM7/Core/Src/main.c **** 
 170:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 171:../../CM7/Core/Src/main.c ****   /* add threads, ... */
 172:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 173:../../CM7/Core/Src/main.c **** 
 174:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 175:../../CM7/Core/Src/main.c ****   /* add events, ... */
 176:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 177:../../CM7/Core/Src/main.c **** 
 178:../../CM7/Core/Src/main.c ****   /* Start scheduler */
 179:../../CM7/Core/Src/main.c ****   osKernelStart();
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 182:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 183:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 184:../../CM7/Core/Src/main.c ****   while (1)
 185:../../CM7/Core/Src/main.c ****   {
 186:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 187:../../CM7/Core/Src/main.c **** 
 188:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 189:../../CM7/Core/Src/main.c ****   }
 190:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 191:../../CM7/Core/Src/main.c **** }
 192:../../CM7/Core/Src/main.c **** 
 193:../../CM7/Core/Src/main.c **** /**
 194:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 195:../../CM7/Core/Src/main.c ****   * @retval None
 196:../../CM7/Core/Src/main.c ****   */
 197:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 198:../../CM7/Core/Src/main.c **** {
 199:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 201:../../CM7/Core/Src/main.c **** 
 202:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 203:../../CM7/Core/Src/main.c ****   */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 5


 204:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 205:../../CM7/Core/Src/main.c **** 
 206:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 207:../../CM7/Core/Src/main.c ****   */
 208:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 209:../../CM7/Core/Src/main.c **** 
 210:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 211:../../CM7/Core/Src/main.c **** 
 212:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 213:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 214:../../CM7/Core/Src/main.c ****   */
 215:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 216:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 219:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 220:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 221:../../CM7/Core/Src/main.c ****   {
 222:../../CM7/Core/Src/main.c ****     Error_Handler();
 223:../../CM7/Core/Src/main.c ****   }
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 226:../../CM7/Core/Src/main.c ****   */
 227:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 228:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 229:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 230:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 231:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 232:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 233:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 234:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 235:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 236:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 237:../../CM7/Core/Src/main.c **** 
 238:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 239:../../CM7/Core/Src/main.c ****   {
 240:../../CM7/Core/Src/main.c ****     Error_Handler();
 241:../../CM7/Core/Src/main.c ****   }
 242:../../CM7/Core/Src/main.c **** }
 243:../../CM7/Core/Src/main.c **** 
 244:../../CM7/Core/Src/main.c **** /**
 245:../../CM7/Core/Src/main.c ****   * @brief RTC Initialization Function
 246:../../CM7/Core/Src/main.c ****   * @param None
 247:../../CM7/Core/Src/main.c ****   * @retval None
 248:../../CM7/Core/Src/main.c ****   */
 249:../../CM7/Core/Src/main.c **** static void MX_RTC_Init(void)
 250:../../CM7/Core/Src/main.c **** {
 251:../../CM7/Core/Src/main.c **** 
 252:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 253:../../CM7/Core/Src/main.c **** 
 254:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 255:../../CM7/Core/Src/main.c **** 
 256:../../CM7/Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 257:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 258:../../CM7/Core/Src/main.c **** 
 259:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 260:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 6


 261:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 262:../../CM7/Core/Src/main.c **** 
 263:../../CM7/Core/Src/main.c ****   /** Initialize RTC Only
 264:../../CM7/Core/Src/main.c ****   */
 265:../../CM7/Core/Src/main.c ****   hrtc.Instance = RTC;
 266:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 267:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 268:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 269:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 270:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 271:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 272:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 273:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 274:../../CM7/Core/Src/main.c ****   {
 275:../../CM7/Core/Src/main.c ****     Error_Handler();
 276:../../CM7/Core/Src/main.c ****   }
 277:../../CM7/Core/Src/main.c **** 
 278:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 279:../../CM7/Core/Src/main.c **** 
 280:../../CM7/Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 281:../../CM7/Core/Src/main.c **** 
 282:../../CM7/Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 283:../../CM7/Core/Src/main.c ****   */
 284:../../CM7/Core/Src/main.c ****   sTime.Hours = 0x0;
 285:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 286:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 287:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 288:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 289:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 290:../../CM7/Core/Src/main.c ****   {
 291:../../CM7/Core/Src/main.c ****     Error_Handler();
 292:../../CM7/Core/Src/main.c ****   }
 293:../../CM7/Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 294:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 295:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 296:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 297:../../CM7/Core/Src/main.c **** 
 298:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 299:../../CM7/Core/Src/main.c ****   {
 300:../../CM7/Core/Src/main.c ****     Error_Handler();
 301:../../CM7/Core/Src/main.c ****   }
 302:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 303:../../CM7/Core/Src/main.c **** 
 304:../../CM7/Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 305:../../CM7/Core/Src/main.c **** 
 306:../../CM7/Core/Src/main.c **** }
 307:../../CM7/Core/Src/main.c **** 
 308:../../CM7/Core/Src/main.c **** /**
 309:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 310:../../CM7/Core/Src/main.c ****   * @param None
 311:../../CM7/Core/Src/main.c ****   * @retval None
 312:../../CM7/Core/Src/main.c ****   */
 313:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 314:../../CM7/Core/Src/main.c **** {
 315:../../CM7/Core/Src/main.c **** 
 316:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 317:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 7


 318:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 319:../../CM7/Core/Src/main.c **** 
 320:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 321:../../CM7/Core/Src/main.c **** 
 322:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 323:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 324:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 325:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 326:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 327:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 328:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 329:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 330:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 331:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 332:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 333:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 334:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 335:../../CM7/Core/Src/main.c ****   {
 336:../../CM7/Core/Src/main.c ****     Error_Handler();
 337:../../CM7/Core/Src/main.c ****   }
 338:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_7_8) != HAL_OK)
 339:../../CM7/Core/Src/main.c ****   {
 340:../../CM7/Core/Src/main.c ****     Error_Handler();
 341:../../CM7/Core/Src/main.c ****   }
 342:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_7_8) != HAL_OK)
 343:../../CM7/Core/Src/main.c ****   {
 344:../../CM7/Core/Src/main.c ****     Error_Handler();
 345:../../CM7/Core/Src/main.c ****   }
 346:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_EnableFifoMode(&huart3) != HAL_OK)
 347:../../CM7/Core/Src/main.c ****   {
 348:../../CM7/Core/Src/main.c ****     Error_Handler();
 349:../../CM7/Core/Src/main.c ****   }
 350:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 351:../../CM7/Core/Src/main.c **** 
 352:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 353:../../CM7/Core/Src/main.c **** 
 354:../../CM7/Core/Src/main.c **** }
 355:../../CM7/Core/Src/main.c **** 
 356:../../CM7/Core/Src/main.c **** /**
 357:../../CM7/Core/Src/main.c ****   * Enable DMA controller clock
 358:../../CM7/Core/Src/main.c ****   */
 359:../../CM7/Core/Src/main.c **** static void MX_DMA_Init(void)
 360:../../CM7/Core/Src/main.c **** {
 361:../../CM7/Core/Src/main.c **** 
 362:../../CM7/Core/Src/main.c ****   /* DMA controller clock enable */
 363:../../CM7/Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364:../../CM7/Core/Src/main.c **** 
 365:../../CM7/Core/Src/main.c ****   /* DMA interrupt init */
 366:../../CM7/Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 367:../../CM7/Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 368:../../CM7/Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 369:../../CM7/Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 370:../../CM7/Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 371:../../CM7/Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 372:../../CM7/Core/Src/main.c **** 
 373:../../CM7/Core/Src/main.c **** }
 374:../../CM7/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 8


 375:../../CM7/Core/Src/main.c **** /**
 376:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 377:../../CM7/Core/Src/main.c ****   * @param None
 378:../../CM7/Core/Src/main.c ****   * @retval None
 379:../../CM7/Core/Src/main.c ****   */
 380:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 381:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 381 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
 382:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 382 3 view .LVU1
  41              		.loc 1 382 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 383:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 384:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 385:../../CM7/Core/Src/main.c **** 
 386:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 387:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 387 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 387 3 view .LVU4
  51              		.loc 1 387 3 view .LVU5
  52 0010 204B     		ldr	r3, .L3
  53 0012 D3F8E020 		ldr	r2, [r3, #224]
  54 0016 42F00402 		orr	r2, r2, #4
  55 001a C3F8E020 		str	r2, [r3, #224]
  56              		.loc 1 387 3 view .LVU6
  57 001e D3F8E020 		ldr	r2, [r3, #224]
  58 0022 02F00402 		and	r2, r2, #4
  59 0026 0192     		str	r2, [sp, #4]
  60              		.loc 1 387 3 view .LVU7
  61 0028 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 387 3 view .LVU8
 388:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 388 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 388 3 view .LVU10
  67              		.loc 1 388 3 view .LVU11
  68 002a D3F8E020 		ldr	r2, [r3, #224]
  69 002e 42F08002 		orr	r2, r2, #128
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 9


  70 0032 C3F8E020 		str	r2, [r3, #224]
  71              		.loc 1 388 3 view .LVU12
  72 0036 D3F8E020 		ldr	r2, [r3, #224]
  73 003a 02F08002 		and	r2, r2, #128
  74 003e 0292     		str	r2, [sp, #8]
  75              		.loc 1 388 3 view .LVU13
  76 0040 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 388 3 view .LVU14
 389:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 389 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 389 3 view .LVU16
  82              		.loc 1 389 3 view .LVU17
  83 0042 D3F8E020 		ldr	r2, [r3, #224]
  84 0046 42F00202 		orr	r2, r2, #2
  85 004a C3F8E020 		str	r2, [r3, #224]
  86              		.loc 1 389 3 view .LVU18
  87 004e D3F8E020 		ldr	r2, [r3, #224]
  88 0052 02F00202 		and	r2, r2, #2
  89 0056 0392     		str	r2, [sp, #12]
  90              		.loc 1 389 3 view .LVU19
  91 0058 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 389 3 view .LVU20
 390:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  94              		.loc 1 390 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 390 3 view .LVU22
  97              		.loc 1 390 3 view .LVU23
  98 005a D3F8E020 		ldr	r2, [r3, #224]
  99 005e 42F00802 		orr	r2, r2, #8
 100 0062 C3F8E020 		str	r2, [r3, #224]
 101              		.loc 1 390 3 view .LVU24
 102 0066 D3F8E030 		ldr	r3, [r3, #224]
 103 006a 03F00803 		and	r3, r3, #8
 104 006e 0493     		str	r3, [sp, #16]
 105              		.loc 1 390 3 view .LVU25
 106 0070 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 390 3 view .LVU26
 391:../../CM7/Core/Src/main.c **** 
 392:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 393:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 109              		.loc 1 393 3 view .LVU27
 110 0072 094D     		ldr	r5, .L3+4
 111 0074 2246     		mov	r2, r4
 112 0076 0121     		movs	r1, #1
 113 0078 2846     		mov	r0, r5
 114 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL0:
 394:../../CM7/Core/Src/main.c **** 
 395:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LD1_Pin */
 396:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin;
 116              		.loc 1 396 3 view .LVU28
 117              		.loc 1 396 23 is_stmt 0 view .LVU29
 118 007e 0123     		movs	r3, #1
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 10


 119 0080 0593     		str	r3, [sp, #20]
 397:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 120              		.loc 1 397 3 is_stmt 1 view .LVU30
 121              		.loc 1 397 24 is_stmt 0 view .LVU31
 122 0082 0693     		str	r3, [sp, #24]
 398:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 398 3 is_stmt 1 view .LVU32
 124              		.loc 1 398 24 is_stmt 0 view .LVU33
 125 0084 0794     		str	r4, [sp, #28]
 399:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126              		.loc 1 399 3 is_stmt 1 view .LVU34
 127              		.loc 1 399 25 is_stmt 0 view .LVU35
 128 0086 0894     		str	r4, [sp, #32]
 400:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 129              		.loc 1 400 3 is_stmt 1 view .LVU36
 130 0088 05A9     		add	r1, sp, #20
 131 008a 2846     		mov	r0, r5
 132 008c FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
 401:../../CM7/Core/Src/main.c **** 
 402:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 403:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 404:../../CM7/Core/Src/main.c **** }
 134              		.loc 1 404 1 is_stmt 0 view .LVU37
 135 0090 0BB0     		add	sp, sp, #44
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 0092 30BD     		pop	{r4, r5, pc}
 140              	.L4:
 141              		.align	2
 142              	.L3:
 143 0094 00440258 		.word	1476543488
 144 0098 00040258 		.word	1476527104
 145              		.cfi_endproc
 146              	.LFE153:
 148              		.section	.text.MX_DMA_Init,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 154              	MX_DMA_Init:
 155              	.LFB152:
 360:../../CM7/Core/Src/main.c **** 
 156              		.loc 1 360 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 8
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 00B5     		push	{lr}
 161              	.LCFI3:
 162              		.cfi_def_cfa_offset 4
 163              		.cfi_offset 14, -4
 164 0002 83B0     		sub	sp, sp, #12
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 16
 363:../../CM7/Core/Src/main.c **** 
 167              		.loc 1 363 3 view .LVU39
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 11


 168              	.LBB8:
 363:../../CM7/Core/Src/main.c **** 
 169              		.loc 1 363 3 view .LVU40
 363:../../CM7/Core/Src/main.c **** 
 170              		.loc 1 363 3 view .LVU41
 171 0004 0F4B     		ldr	r3, .L7
 172 0006 D3F8D820 		ldr	r2, [r3, #216]
 173 000a 42F00102 		orr	r2, r2, #1
 174 000e C3F8D820 		str	r2, [r3, #216]
 363:../../CM7/Core/Src/main.c **** 
 175              		.loc 1 363 3 view .LVU42
 176 0012 D3F8D830 		ldr	r3, [r3, #216]
 177 0016 03F00103 		and	r3, r3, #1
 178 001a 0193     		str	r3, [sp, #4]
 363:../../CM7/Core/Src/main.c **** 
 179              		.loc 1 363 3 view .LVU43
 180 001c 019B     		ldr	r3, [sp, #4]
 181              	.LBE8:
 363:../../CM7/Core/Src/main.c **** 
 182              		.loc 1 363 3 view .LVU44
 367:../../CM7/Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 183              		.loc 1 367 3 view .LVU45
 184 001e 0022     		movs	r2, #0
 185 0020 0521     		movs	r1, #5
 186 0022 0B20     		movs	r0, #11
 187 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 188              	.LVL2:
 368:../../CM7/Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 189              		.loc 1 368 3 view .LVU46
 190 0028 0B20     		movs	r0, #11
 191 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 192              	.LVL3:
 370:../../CM7/Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 193              		.loc 1 370 3 view .LVU47
 194 002e 0022     		movs	r2, #0
 195 0030 0521     		movs	r1, #5
 196 0032 0C20     		movs	r0, #12
 197 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 198              	.LVL4:
 371:../../CM7/Core/Src/main.c **** 
 199              		.loc 1 371 3 view .LVU48
 200 0038 0C20     		movs	r0, #12
 201 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 202              	.LVL5:
 373:../../CM7/Core/Src/main.c **** 
 203              		.loc 1 373 1 is_stmt 0 view .LVU49
 204 003e 03B0     		add	sp, sp, #12
 205              	.LCFI5:
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 0040 5DF804FB 		ldr	pc, [sp], #4
 209              	.L8:
 210              		.align	2
 211              	.L7:
 212 0044 00440258 		.word	1476543488
 213              		.cfi_endproc
 214              	.LFE152:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 12


 216              		.section	.rodata.CM7StatusLEDTask.str1.4,"aMS",%progbits,1
 217              		.align	2
 218              	.LC0:
 219 0000 47726565 		.ascii	"Green\012\000"
 219      6E0A00
 220              		.section	.text.CM7StatusLEDTask,"ax",%progbits
 221              		.align	1
 222              		.global	CM7StatusLEDTask
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	CM7StatusLEDTask:
 228              	.LFB154:
 405:../../CM7/Core/Src/main.c **** 
 406:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 407:../../CM7/Core/Src/main.c **** 
 408:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 409:../../CM7/Core/Src/main.c **** 
 410:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_CM7StatusLEDTask */
 411:../../CM7/Core/Src/main.c **** /**
 412:../../CM7/Core/Src/main.c ****   * @brief  Function implementing the CM7StatusLEDTas thread.
 413:../../CM7/Core/Src/main.c ****   * @param  argument: Not used
 414:../../CM7/Core/Src/main.c ****   * @retval None
 415:../../CM7/Core/Src/main.c ****   */
 416:../../CM7/Core/Src/main.c **** /* USER CODE END Header_CM7StatusLEDTask */
 417:../../CM7/Core/Src/main.c **** void CM7StatusLEDTask(void *argument)
 418:../../CM7/Core/Src/main.c **** {
 229              		.loc 1 418 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ Volatile: function does not return.
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              	.LVL6:
 235              		.loc 1 418 1 is_stmt 0 view .LVU51
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI6:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
 241              	.LVL7:
 242              	.L10:
 419:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 420:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 421:../../CM7/Core/Src/main.c ****   for(;;)
 243              		.loc 1 421 3 is_stmt 1 discriminator 1 view .LVU52
 422:../../CM7/Core/Src/main.c ****   {
 423:../../CM7/Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 244              		.loc 1 423 5 discriminator 1 view .LVU53
 245 0002 0121     		movs	r1, #1
 246 0004 0648     		ldr	r0, .L12
 247 0006 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 248              	.LVL8:
 424:../../CM7/Core/Src/main.c ****     HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"Green\n", 6);
 249              		.loc 1 424 5 discriminator 1 view .LVU54
 250 000a 0622     		movs	r2, #6
 251 000c 0549     		ldr	r1, .L12+4
 252 000e 0648     		ldr	r0, .L12+8
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 13


 253 0010 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 254              	.LVL9:
 425:../../CM7/Core/Src/main.c ****     osDelay(1000);
 255              		.loc 1 425 5 discriminator 1 view .LVU55
 256 0014 4FF47A70 		mov	r0, #1000
 257 0018 FFF7FEFF 		bl	osDelay
 258              	.LVL10:
 421:../../CM7/Core/Src/main.c ****   {
 259              		.loc 1 421 8 discriminator 1 view .LVU56
 260 001c F1E7     		b	.L10
 261              	.L13:
 262 001e 00BF     		.align	2
 263              	.L12:
 264 0020 00040258 		.word	1476527104
 265 0024 00000000 		.word	.LC0
 266 0028 00000000 		.word	.LANCHOR0
 267              		.cfi_endproc
 268              	.LFE154:
 270              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 271              		.align	1
 272              		.global	HAL_TIM_PeriodElapsedCallback
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	HAL_TIM_PeriodElapsedCallback:
 278              	.LVL11:
 279              	.LFB155:
 426:../../CM7/Core/Src/main.c ****   }
 427:../../CM7/Core/Src/main.c ****   /* USER CODE END 5 */
 428:../../CM7/Core/Src/main.c **** }
 429:../../CM7/Core/Src/main.c **** 
 430:../../CM7/Core/Src/main.c **** /**
 431:../../CM7/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 432:../../CM7/Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 433:../../CM7/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 434:../../CM7/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 435:../../CM7/Core/Src/main.c ****   * @param  htim : TIM handle
 436:../../CM7/Core/Src/main.c ****   * @retval None
 437:../../CM7/Core/Src/main.c ****   */
 438:../../CM7/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 439:../../CM7/Core/Src/main.c **** {
 280              		.loc 1 439 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 439 1 is_stmt 0 view .LVU58
 285 0000 08B5     		push	{r3, lr}
 286              	.LCFI7:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 3, -8
 289              		.cfi_offset 14, -4
 440:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 441:../../CM7/Core/Src/main.c **** 
 442:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 443:../../CM7/Core/Src/main.c ****   if (htim->Instance == TIM1) {
 290              		.loc 1 443 3 is_stmt 1 view .LVU59
 291              		.loc 1 443 11 is_stmt 0 view .LVU60
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 14


 292 0002 0268     		ldr	r2, [r0]
 293              		.loc 1 443 6 view .LVU61
 294 0004 034B     		ldr	r3, .L18
 295 0006 9A42     		cmp	r2, r3
 296 0008 00D0     		beq	.L17
 297              	.LVL12:
 298              	.L14:
 444:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 445:../../CM7/Core/Src/main.c ****   }
 446:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 447:../../CM7/Core/Src/main.c **** 
 448:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 449:../../CM7/Core/Src/main.c **** }
 299              		.loc 1 449 1 view .LVU62
 300 000a 08BD     		pop	{r3, pc}
 301              	.LVL13:
 302              	.L17:
 444:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 303              		.loc 1 444 5 is_stmt 1 view .LVU63
 304 000c FFF7FEFF 		bl	HAL_IncTick
 305              	.LVL14:
 306              		.loc 1 449 1 is_stmt 0 view .LVU64
 307 0010 FBE7     		b	.L14
 308              	.L19:
 309 0012 00BF     		.align	2
 310              	.L18:
 311 0014 00000140 		.word	1073807360
 312              		.cfi_endproc
 313              	.LFE155:
 315              		.section	.text.Error_Handler,"ax",%progbits
 316              		.align	1
 317              		.global	Error_Handler
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	Error_Handler:
 323              	.LFB156:
 450:../../CM7/Core/Src/main.c **** 
 451:../../CM7/Core/Src/main.c **** /**
 452:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 453:../../CM7/Core/Src/main.c ****   * @retval None
 454:../../CM7/Core/Src/main.c ****   */
 455:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 456:../../CM7/Core/Src/main.c **** {
 324              		.loc 1 456 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ Volatile: function does not return.
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 457:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 458:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 459:../../CM7/Core/Src/main.c ****   __disable_irq();
 330              		.loc 1 459 3 view .LVU66
 331              	.LBB9:
 332              	.LBI9:
 333              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 15


   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 16


  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 17


 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 18


 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 334              		.loc 2 207 27 view .LVU67
 335              	.LBB10:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 336              		.loc 2 209 3 view .LVU68
 337              		.syntax unified
 338              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 339 0000 72B6     		cpsid i
 340              	@ 0 "" 2
 341              		.thumb
 342              		.syntax unified
 343              	.L21:
 344              	.LBE10:
 345              	.LBE9:
 460:../../CM7/Core/Src/main.c ****   while (1)
 346              		.loc 1 460 3 discriminator 1 view .LVU69
 461:../../CM7/Core/Src/main.c ****   {
 462:../../CM7/Core/Src/main.c ****   }
 347              		.loc 1 462 3 discriminator 1 view .LVU70
 460:../../CM7/Core/Src/main.c ****   while (1)
 348              		.loc 1 460 9 discriminator 1 view .LVU71
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 19


 349 0002 FEE7     		b	.L21
 350              		.cfi_endproc
 351              	.LFE156:
 353              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	MX_USART3_UART_Init:
 360              	.LFB151:
 314:../../CM7/Core/Src/main.c **** 
 361              		.loc 1 314 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              	.LCFI8:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 3, -8
 369              		.cfi_offset 14, -4
 323:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 370              		.loc 1 323 3 view .LVU73
 323:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 371              		.loc 1 323 19 is_stmt 0 view .LVU74
 372 0002 1648     		ldr	r0, .L32
 373 0004 164B     		ldr	r3, .L32+4
 374 0006 0360     		str	r3, [r0]
 324:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 375              		.loc 1 324 3 is_stmt 1 view .LVU75
 324:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 376              		.loc 1 324 24 is_stmt 0 view .LVU76
 377 0008 4FF4E133 		mov	r3, #115200
 378 000c 4360     		str	r3, [r0, #4]
 325:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 379              		.loc 1 325 3 is_stmt 1 view .LVU77
 325:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 380              		.loc 1 325 26 is_stmt 0 view .LVU78
 381 000e 0023     		movs	r3, #0
 382 0010 8360     		str	r3, [r0, #8]
 326:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 383              		.loc 1 326 3 is_stmt 1 view .LVU79
 326:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 384              		.loc 1 326 24 is_stmt 0 view .LVU80
 385 0012 C360     		str	r3, [r0, #12]
 327:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 386              		.loc 1 327 3 is_stmt 1 view .LVU81
 327:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 387              		.loc 1 327 22 is_stmt 0 view .LVU82
 388 0014 0361     		str	r3, [r0, #16]
 328:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 389              		.loc 1 328 3 is_stmt 1 view .LVU83
 328:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 390              		.loc 1 328 20 is_stmt 0 view .LVU84
 391 0016 0C22     		movs	r2, #12
 392 0018 4261     		str	r2, [r0, #20]
 329:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 393              		.loc 1 329 3 is_stmt 1 view .LVU85
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 20


 329:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 394              		.loc 1 329 25 is_stmt 0 view .LVU86
 395 001a 8361     		str	r3, [r0, #24]
 330:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 396              		.loc 1 330 3 is_stmt 1 view .LVU87
 330:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 397              		.loc 1 330 28 is_stmt 0 view .LVU88
 398 001c C361     		str	r3, [r0, #28]
 331:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 399              		.loc 1 331 3 is_stmt 1 view .LVU89
 331:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 400              		.loc 1 331 30 is_stmt 0 view .LVU90
 401 001e 0362     		str	r3, [r0, #32]
 332:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 402              		.loc 1 332 3 is_stmt 1 view .LVU91
 332:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 403              		.loc 1 332 30 is_stmt 0 view .LVU92
 404 0020 4362     		str	r3, [r0, #36]
 333:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 405              		.loc 1 333 3 is_stmt 1 view .LVU93
 333:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 406              		.loc 1 333 38 is_stmt 0 view .LVU94
 407 0022 8362     		str	r3, [r0, #40]
 334:../../CM7/Core/Src/main.c ****   {
 408              		.loc 1 334 3 is_stmt 1 view .LVU95
 334:../../CM7/Core/Src/main.c ****   {
 409              		.loc 1 334 7 is_stmt 0 view .LVU96
 410 0024 FFF7FEFF 		bl	HAL_UART_Init
 411              	.LVL15:
 334:../../CM7/Core/Src/main.c ****   {
 412              		.loc 1 334 6 view .LVU97
 413 0028 80B9     		cbnz	r0, .L28
 338:../../CM7/Core/Src/main.c ****   {
 414              		.loc 1 338 3 is_stmt 1 view .LVU98
 338:../../CM7/Core/Src/main.c ****   {
 415              		.loc 1 338 7 is_stmt 0 view .LVU99
 416 002a 4FF00041 		mov	r1, #-2147483648
 417 002e 0B48     		ldr	r0, .L32
 418 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 419              	.LVL16:
 338:../../CM7/Core/Src/main.c ****   {
 420              		.loc 1 338 6 view .LVU100
 421 0034 60B9     		cbnz	r0, .L29
 342:../../CM7/Core/Src/main.c ****   {
 422              		.loc 1 342 3 is_stmt 1 view .LVU101
 342:../../CM7/Core/Src/main.c ****   {
 423              		.loc 1 342 7 is_stmt 0 view .LVU102
 424 0036 4FF00061 		mov	r1, #134217728
 425 003a 0848     		ldr	r0, .L32
 426 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 427              	.LVL17:
 342:../../CM7/Core/Src/main.c ****   {
 428              		.loc 1 342 6 view .LVU103
 429 0040 40B9     		cbnz	r0, .L30
 346:../../CM7/Core/Src/main.c ****   {
 430              		.loc 1 346 3 is_stmt 1 view .LVU104
 346:../../CM7/Core/Src/main.c ****   {
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 21


 431              		.loc 1 346 7 is_stmt 0 view .LVU105
 432 0042 0648     		ldr	r0, .L32
 433 0044 FFF7FEFF 		bl	HAL_UARTEx_EnableFifoMode
 434              	.LVL18:
 346:../../CM7/Core/Src/main.c ****   {
 435              		.loc 1 346 6 view .LVU106
 436 0048 30B9     		cbnz	r0, .L31
 354:../../CM7/Core/Src/main.c **** 
 437              		.loc 1 354 1 view .LVU107
 438 004a 08BD     		pop	{r3, pc}
 439              	.L28:
 336:../../CM7/Core/Src/main.c ****   }
 440              		.loc 1 336 5 is_stmt 1 view .LVU108
 441 004c FFF7FEFF 		bl	Error_Handler
 442              	.LVL19:
 443              	.L29:
 340:../../CM7/Core/Src/main.c ****   }
 444              		.loc 1 340 5 view .LVU109
 445 0050 FFF7FEFF 		bl	Error_Handler
 446              	.LVL20:
 447              	.L30:
 344:../../CM7/Core/Src/main.c ****   }
 448              		.loc 1 344 5 view .LVU110
 449 0054 FFF7FEFF 		bl	Error_Handler
 450              	.LVL21:
 451              	.L31:
 348:../../CM7/Core/Src/main.c ****   }
 452              		.loc 1 348 5 view .LVU111
 453 0058 FFF7FEFF 		bl	Error_Handler
 454              	.LVL22:
 455              	.L33:
 456              		.align	2
 457              	.L32:
 458 005c 00000000 		.word	.LANCHOR0
 459 0060 00480040 		.word	1073760256
 460              		.cfi_endproc
 461              	.LFE151:
 463              		.section	.text.MX_RTC_Init,"ax",%progbits
 464              		.align	1
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	MX_RTC_Init:
 470              	.LFB150:
 250:../../CM7/Core/Src/main.c **** 
 471              		.loc 1 250 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 24
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475 0000 00B5     		push	{lr}
 476              	.LCFI9:
 477              		.cfi_def_cfa_offset 4
 478              		.cfi_offset 14, -4
 479 0002 87B0     		sub	sp, sp, #28
 480              	.LCFI10:
 481              		.cfi_def_cfa_offset 32
 256:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 22


 482              		.loc 1 256 3 view .LVU113
 256:../../CM7/Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 483              		.loc 1 256 19 is_stmt 0 view .LVU114
 484 0004 0023     		movs	r3, #0
 485 0006 0193     		str	r3, [sp, #4]
 486 0008 0293     		str	r3, [sp, #8]
 487 000a 0393     		str	r3, [sp, #12]
 488 000c 0493     		str	r3, [sp, #16]
 489 000e 0593     		str	r3, [sp, #20]
 257:../../CM7/Core/Src/main.c **** 
 490              		.loc 1 257 3 is_stmt 1 view .LVU115
 257:../../CM7/Core/Src/main.c **** 
 491              		.loc 1 257 19 is_stmt 0 view .LVU116
 492 0010 0093     		str	r3, [sp]
 265:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 493              		.loc 1 265 3 is_stmt 1 view .LVU117
 265:../../CM7/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 494              		.loc 1 265 17 is_stmt 0 view .LVU118
 495 0012 1C48     		ldr	r0, .L42
 496 0014 1C4A     		ldr	r2, .L42+4
 497 0016 0260     		str	r2, [r0]
 266:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 498              		.loc 1 266 3 is_stmt 1 view .LVU119
 266:../../CM7/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 499              		.loc 1 266 24 is_stmt 0 view .LVU120
 500 0018 4360     		str	r3, [r0, #4]
 267:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 501              		.loc 1 267 3 is_stmt 1 view .LVU121
 267:../../CM7/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 502              		.loc 1 267 26 is_stmt 0 view .LVU122
 503 001a 7F22     		movs	r2, #127
 504 001c 8260     		str	r2, [r0, #8]
 268:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 505              		.loc 1 268 3 is_stmt 1 view .LVU123
 268:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 506              		.loc 1 268 25 is_stmt 0 view .LVU124
 507 001e FF22     		movs	r2, #255
 508 0020 C260     		str	r2, [r0, #12]
 269:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 509              		.loc 1 269 3 is_stmt 1 view .LVU125
 269:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 510              		.loc 1 269 20 is_stmt 0 view .LVU126
 511 0022 0361     		str	r3, [r0, #16]
 270:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 512              		.loc 1 270 3 is_stmt 1 view .LVU127
 270:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 513              		.loc 1 270 28 is_stmt 0 view .LVU128
 514 0024 8361     		str	r3, [r0, #24]
 271:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 515              		.loc 1 271 3 is_stmt 1 view .LVU129
 271:../../CM7/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 516              		.loc 1 271 24 is_stmt 0 view .LVU130
 517 0026 C361     		str	r3, [r0, #28]
 272:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 518              		.loc 1 272 3 is_stmt 1 view .LVU131
 272:../../CM7/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 519              		.loc 1 272 25 is_stmt 0 view .LVU132
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 23


 520 0028 4361     		str	r3, [r0, #20]
 273:../../CM7/Core/Src/main.c ****   {
 521              		.loc 1 273 3 is_stmt 1 view .LVU133
 273:../../CM7/Core/Src/main.c ****   {
 522              		.loc 1 273 7 is_stmt 0 view .LVU134
 523 002a FFF7FEFF 		bl	HAL_RTC_Init
 524              	.LVL23:
 273:../../CM7/Core/Src/main.c ****   {
 525              		.loc 1 273 6 view .LVU135
 526 002e 10BB     		cbnz	r0, .L39
 284:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 527              		.loc 1 284 3 is_stmt 1 view .LVU136
 284:../../CM7/Core/Src/main.c ****   sTime.Minutes = 0x0;
 528              		.loc 1 284 15 is_stmt 0 view .LVU137
 529 0030 0023     		movs	r3, #0
 530 0032 8DF80430 		strb	r3, [sp, #4]
 285:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 531              		.loc 1 285 3 is_stmt 1 view .LVU138
 285:../../CM7/Core/Src/main.c ****   sTime.Seconds = 0x0;
 532              		.loc 1 285 17 is_stmt 0 view .LVU139
 533 0036 8DF80530 		strb	r3, [sp, #5]
 286:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 534              		.loc 1 286 3 is_stmt 1 view .LVU140
 286:../../CM7/Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 535              		.loc 1 286 17 is_stmt 0 view .LVU141
 536 003a 8DF80630 		strb	r3, [sp, #6]
 287:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 537              		.loc 1 287 3 is_stmt 1 view .LVU142
 287:../../CM7/Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 538              		.loc 1 287 24 is_stmt 0 view .LVU143
 539 003e 0493     		str	r3, [sp, #16]
 288:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 540              		.loc 1 288 3 is_stmt 1 view .LVU144
 288:../../CM7/Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 541              		.loc 1 288 24 is_stmt 0 view .LVU145
 542 0040 0593     		str	r3, [sp, #20]
 289:../../CM7/Core/Src/main.c ****   {
 543              		.loc 1 289 3 is_stmt 1 view .LVU146
 289:../../CM7/Core/Src/main.c ****   {
 544              		.loc 1 289 7 is_stmt 0 view .LVU147
 545 0042 0122     		movs	r2, #1
 546 0044 01A9     		add	r1, sp, #4
 547 0046 0F48     		ldr	r0, .L42
 548 0048 FFF7FEFF 		bl	HAL_RTC_SetTime
 549              	.LVL24:
 289:../../CM7/Core/Src/main.c ****   {
 550              		.loc 1 289 6 view .LVU148
 551 004c A8B9     		cbnz	r0, .L40
 293:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 552              		.loc 1 293 3 is_stmt 1 view .LVU149
 293:../../CM7/Core/Src/main.c ****   sDate.Month = RTC_MONTH_MARCH;
 553              		.loc 1 293 17 is_stmt 0 view .LVU150
 554 004e 0122     		movs	r2, #1
 555 0050 8DF80020 		strb	r2, [sp]
 294:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
 556              		.loc 1 294 3 is_stmt 1 view .LVU151
 294:../../CM7/Core/Src/main.c ****   sDate.Date = 0x13;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 24


 557              		.loc 1 294 15 is_stmt 0 view .LVU152
 558 0054 0323     		movs	r3, #3
 559 0056 8DF80130 		strb	r3, [sp, #1]
 295:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 560              		.loc 1 295 3 is_stmt 1 view .LVU153
 295:../../CM7/Core/Src/main.c ****   sDate.Year = 0x24;
 561              		.loc 1 295 14 is_stmt 0 view .LVU154
 562 005a 1323     		movs	r3, #19
 563 005c 8DF80230 		strb	r3, [sp, #2]
 296:../../CM7/Core/Src/main.c **** 
 564              		.loc 1 296 3 is_stmt 1 view .LVU155
 296:../../CM7/Core/Src/main.c **** 
 565              		.loc 1 296 14 is_stmt 0 view .LVU156
 566 0060 2423     		movs	r3, #36
 567 0062 8DF80330 		strb	r3, [sp, #3]
 298:../../CM7/Core/Src/main.c ****   {
 568              		.loc 1 298 3 is_stmt 1 view .LVU157
 298:../../CM7/Core/Src/main.c ****   {
 569              		.loc 1 298 7 is_stmt 0 view .LVU158
 570 0066 6946     		mov	r1, sp
 571 0068 0648     		ldr	r0, .L42
 572 006a FFF7FEFF 		bl	HAL_RTC_SetDate
 573              	.LVL25:
 298:../../CM7/Core/Src/main.c ****   {
 574              		.loc 1 298 6 view .LVU159
 575 006e 30B9     		cbnz	r0, .L41
 306:../../CM7/Core/Src/main.c **** 
 576              		.loc 1 306 1 view .LVU160
 577 0070 07B0     		add	sp, sp, #28
 578              	.LCFI11:
 579              		.cfi_remember_state
 580              		.cfi_def_cfa_offset 4
 581              		@ sp needed
 582 0072 5DF804FB 		ldr	pc, [sp], #4
 583              	.L39:
 584              	.LCFI12:
 585              		.cfi_restore_state
 275:../../CM7/Core/Src/main.c ****   }
 586              		.loc 1 275 5 is_stmt 1 view .LVU161
 587 0076 FFF7FEFF 		bl	Error_Handler
 588              	.LVL26:
 589              	.L40:
 291:../../CM7/Core/Src/main.c ****   }
 590              		.loc 1 291 5 view .LVU162
 591 007a FFF7FEFF 		bl	Error_Handler
 592              	.LVL27:
 593              	.L41:
 300:../../CM7/Core/Src/main.c ****   }
 594              		.loc 1 300 5 view .LVU163
 595 007e FFF7FEFF 		bl	Error_Handler
 596              	.LVL28:
 597              	.L43:
 598 0082 00BF     		.align	2
 599              	.L42:
 600 0084 00000000 		.word	.LANCHOR1
 601 0088 00400058 		.word	1476411392
 602              		.cfi_endproc
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 25


 603              	.LFE150:
 605              		.section	.text.SystemClock_Config,"ax",%progbits
 606              		.align	1
 607              		.global	SystemClock_Config
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	SystemClock_Config:
 613              	.LFB149:
 198:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 614              		.loc 1 198 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 112
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618 0000 00B5     		push	{lr}
 619              	.LCFI13:
 620              		.cfi_def_cfa_offset 4
 621              		.cfi_offset 14, -4
 622 0002 9DB0     		sub	sp, sp, #116
 623              	.LCFI14:
 624              		.cfi_def_cfa_offset 120
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 625              		.loc 1 199 3 view .LVU165
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 626              		.loc 1 199 22 is_stmt 0 view .LVU166
 627 0004 4C22     		movs	r2, #76
 628 0006 0021     		movs	r1, #0
 629 0008 09A8     		add	r0, sp, #36
 630 000a FFF7FEFF 		bl	memset
 631              	.LVL29:
 200:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 200 3 is_stmt 1 view .LVU167
 200:../../CM7/Core/Src/main.c **** 
 633              		.loc 1 200 22 is_stmt 0 view .LVU168
 634 000e 2022     		movs	r2, #32
 635 0010 0021     		movs	r1, #0
 636 0012 01A8     		add	r0, sp, #4
 637 0014 FFF7FEFF 		bl	memset
 638              	.LVL30:
 204:../../CM7/Core/Src/main.c **** 
 639              		.loc 1 204 3 is_stmt 1 view .LVU169
 640 0018 0420     		movs	r0, #4
 641 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 642              	.LVL31:
 208:../../CM7/Core/Src/main.c **** 
 643              		.loc 1 208 3 view .LVU170
 644              	.LBB11:
 208:../../CM7/Core/Src/main.c **** 
 645              		.loc 1 208 3 view .LVU171
 646 001e 0023     		movs	r3, #0
 647 0020 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 648              		.loc 1 208 3 view .LVU172
 208:../../CM7/Core/Src/main.c **** 
 649              		.loc 1 208 3 view .LVU173
 650 0022 1E4B     		ldr	r3, .L51
 651 0024 DA6A     		ldr	r2, [r3, #44]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 26


 652 0026 22F00102 		bic	r2, r2, #1
 653 002a DA62     		str	r2, [r3, #44]
 208:../../CM7/Core/Src/main.c **** 
 654              		.loc 1 208 3 view .LVU174
 655 002c DB6A     		ldr	r3, [r3, #44]
 656 002e 03F00103 		and	r3, r3, #1
 657 0032 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 658              		.loc 1 208 3 view .LVU175
 659 0034 1A4A     		ldr	r2, .L51+4
 660 0036 9369     		ldr	r3, [r2, #24]
 661 0038 23F44043 		bic	r3, r3, #49152
 662 003c 43F40043 		orr	r3, r3, #32768
 663 0040 9361     		str	r3, [r2, #24]
 208:../../CM7/Core/Src/main.c **** 
 664              		.loc 1 208 3 view .LVU176
 665 0042 9369     		ldr	r3, [r2, #24]
 666 0044 03F44043 		and	r3, r3, #49152
 667 0048 0093     		str	r3, [sp]
 208:../../CM7/Core/Src/main.c **** 
 668              		.loc 1 208 3 view .LVU177
 669 004a 009B     		ldr	r3, [sp]
 670              	.LBE11:
 208:../../CM7/Core/Src/main.c **** 
 671              		.loc 1 208 3 view .LVU178
 210:../../CM7/Core/Src/main.c **** 
 672              		.loc 1 210 3 view .LVU179
 673              	.L45:
 210:../../CM7/Core/Src/main.c **** 
 674              		.loc 1 210 48 discriminator 1 view .LVU180
 210:../../CM7/Core/Src/main.c **** 
 675              		.loc 1 210 8 discriminator 1 view .LVU181
 210:../../CM7/Core/Src/main.c **** 
 676              		.loc 1 210 10 is_stmt 0 discriminator 1 view .LVU182
 677 004c 144B     		ldr	r3, .L51+4
 678 004e 9B69     		ldr	r3, [r3, #24]
 210:../../CM7/Core/Src/main.c **** 
 679              		.loc 1 210 8 discriminator 1 view .LVU183
 680 0050 13F4005F 		tst	r3, #8192
 681 0054 FAD0     		beq	.L45
 215:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 682              		.loc 1 215 3 is_stmt 1 view .LVU184
 215:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 683              		.loc 1 215 36 is_stmt 0 view .LVU185
 684 0056 0A23     		movs	r3, #10
 685 0058 0993     		str	r3, [sp, #36]
 216:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 686              		.loc 1 216 3 is_stmt 1 view .LVU186
 216:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 687              		.loc 1 216 30 is_stmt 0 view .LVU187
 688 005a 0123     		movs	r3, #1
 689 005c 0C93     		str	r3, [sp, #48]
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 690              		.loc 1 217 3 is_stmt 1 view .LVU188
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 691              		.loc 1 217 41 is_stmt 0 view .LVU189
 692 005e 4022     		movs	r2, #64
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 27


 693 0060 0D92     		str	r2, [sp, #52]
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 694              		.loc 1 218 3 is_stmt 1 view .LVU190
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 695              		.loc 1 218 30 is_stmt 0 view .LVU191
 696 0062 0E93     		str	r3, [sp, #56]
 219:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 697              		.loc 1 219 3 is_stmt 1 view .LVU192
 219:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 698              		.loc 1 219 34 is_stmt 0 view .LVU193
 699 0064 0023     		movs	r3, #0
 700 0066 1293     		str	r3, [sp, #72]
 220:../../CM7/Core/Src/main.c ****   {
 701              		.loc 1 220 3 is_stmt 1 view .LVU194
 220:../../CM7/Core/Src/main.c ****   {
 702              		.loc 1 220 7 is_stmt 0 view .LVU195
 703 0068 09A8     		add	r0, sp, #36
 704 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 705              	.LVL32:
 220:../../CM7/Core/Src/main.c ****   {
 706              		.loc 1 220 6 view .LVU196
 707 006e 88B9     		cbnz	r0, .L49
 227:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 708              		.loc 1 227 3 is_stmt 1 view .LVU197
 227:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 709              		.loc 1 227 31 is_stmt 0 view .LVU198
 710 0070 3F23     		movs	r3, #63
 711 0072 0193     		str	r3, [sp, #4]
 230:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 712              		.loc 1 230 3 is_stmt 1 view .LVU199
 230:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 713              		.loc 1 230 34 is_stmt 0 view .LVU200
 714 0074 0023     		movs	r3, #0
 715 0076 0293     		str	r3, [sp, #8]
 231:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 716              		.loc 1 231 3 is_stmt 1 view .LVU201
 231:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 717              		.loc 1 231 35 is_stmt 0 view .LVU202
 718 0078 0393     		str	r3, [sp, #12]
 232:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 719              		.loc 1 232 3 is_stmt 1 view .LVU203
 232:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 720              		.loc 1 232 35 is_stmt 0 view .LVU204
 721 007a 0493     		str	r3, [sp, #16]
 233:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 722              		.loc 1 233 3 is_stmt 1 view .LVU205
 233:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 723              		.loc 1 233 36 is_stmt 0 view .LVU206
 724 007c 0593     		str	r3, [sp, #20]
 234:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 725              		.loc 1 234 3 is_stmt 1 view .LVU207
 234:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 726              		.loc 1 234 36 is_stmt 0 view .LVU208
 727 007e 0693     		str	r3, [sp, #24]
 235:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 728              		.loc 1 235 3 is_stmt 1 view .LVU209
 235:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 28


 729              		.loc 1 235 36 is_stmt 0 view .LVU210
 730 0080 0793     		str	r3, [sp, #28]
 236:../../CM7/Core/Src/main.c **** 
 731              		.loc 1 236 3 is_stmt 1 view .LVU211
 236:../../CM7/Core/Src/main.c **** 
 732              		.loc 1 236 36 is_stmt 0 view .LVU212
 733 0082 0893     		str	r3, [sp, #32]
 238:../../CM7/Core/Src/main.c ****   {
 734              		.loc 1 238 3 is_stmt 1 view .LVU213
 238:../../CM7/Core/Src/main.c ****   {
 735              		.loc 1 238 7 is_stmt 0 view .LVU214
 736 0084 0121     		movs	r1, #1
 737 0086 01A8     		add	r0, sp, #4
 738 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 739              	.LVL33:
 238:../../CM7/Core/Src/main.c ****   {
 740              		.loc 1 238 6 view .LVU215
 741 008c 20B9     		cbnz	r0, .L50
 242:../../CM7/Core/Src/main.c **** 
 742              		.loc 1 242 1 view .LVU216
 743 008e 1DB0     		add	sp, sp, #116
 744              	.LCFI15:
 745              		.cfi_remember_state
 746              		.cfi_def_cfa_offset 4
 747              		@ sp needed
 748 0090 5DF804FB 		ldr	pc, [sp], #4
 749              	.L49:
 750              	.LCFI16:
 751              		.cfi_restore_state
 222:../../CM7/Core/Src/main.c ****   }
 752              		.loc 1 222 5 is_stmt 1 view .LVU217
 753 0094 FFF7FEFF 		bl	Error_Handler
 754              	.LVL34:
 755              	.L50:
 240:../../CM7/Core/Src/main.c ****   }
 756              		.loc 1 240 5 view .LVU218
 757 0098 FFF7FEFF 		bl	Error_Handler
 758              	.LVL35:
 759              	.L52:
 760              		.align	2
 761              	.L51:
 762 009c 00040058 		.word	1476396032
 763 00a0 00480258 		.word	1476544512
 764              		.cfi_endproc
 765              	.LFE149:
 767              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 768              		.align	2
 769              	.LC1:
 770 0000 434F5245 		.ascii	"CORE 0: Initialization Romplete...\012\000"
 770      20303A20 
 770      496E6974 
 770      69616C69 
 770      7A617469 
 771              		.section	.text.main,"ax",%progbits
 772              		.align	1
 773              		.global	main
 774              		.syntax unified
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 29


 775              		.thumb
 776              		.thumb_func
 778              	main:
 779              	.LFB148:
  88:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 780              		.loc 1 88 1 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 8
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784 0000 00B5     		push	{lr}
 785              	.LCFI17:
 786              		.cfi_def_cfa_offset 4
 787              		.cfi_offset 14, -4
 788 0002 83B0     		sub	sp, sp, #12
 789              	.LCFI18:
 790              		.cfi_def_cfa_offset 16
  93:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 791              		.loc 1 93 3 view .LVU220
  98:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 792              		.loc 1 98 3 view .LVU221
 793              	.LVL36:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 794              		.loc 1 99 3 view .LVU222
  98:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 795              		.loc 1 98 11 is_stmt 0 view .LVU223
 796 0004 4FF6FF73 		movw	r3, #65535
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 797              		.loc 1 99 8 view .LVU224
 798 0008 00E0     		b	.L55
 799              	.LVL37:
 800              	.L61:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 801              		.loc 1 99 68 view .LVU225
 802 000a 1346     		mov	r3, r2
 803              	.LVL38:
 804              	.L55:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 805              		.loc 1 99 76 is_stmt 1 discriminator 2 view .LVU226
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 806              		.loc 1 99 8 discriminator 2 view .LVU227
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 807              		.loc 1 99 10 is_stmt 0 discriminator 2 view .LVU228
 808 000c 274A     		ldr	r2, .L66
 809 000e 1268     		ldr	r2, [r2]
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 810              		.loc 1 99 8 discriminator 2 view .LVU229
 811 0010 12F4004F 		tst	r2, #32768
 812 0014 03D0     		beq	.L54
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 813              		.loc 1 99 68 discriminator 1 view .LVU230
 814 0016 5A1E     		subs	r2, r3, #1
 815              	.LVL39:
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 816              		.loc 1 99 57 discriminator 1 view .LVU231
 817 0018 002B     		cmp	r3, #0
 818 001a F6DC     		bgt	.L61
  99:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 30


 819              		.loc 1 99 68 view .LVU232
 820 001c 1346     		mov	r3, r2
 821              	.LVL40:
 822              	.L54:
 100:../../CM7/Core/Src/main.c ****   {
 823              		.loc 1 100 3 is_stmt 1 view .LVU233
 100:../../CM7/Core/Src/main.c ****   {
 824              		.loc 1 100 6 is_stmt 0 view .LVU234
 825 001e 002B     		cmp	r3, #0
 826 0020 1ADB     		blt	.L64
 108:../../CM7/Core/Src/main.c **** 
 827              		.loc 1 108 3 is_stmt 1 view .LVU235
 828 0022 FFF7FEFF 		bl	HAL_Init
 829              	.LVL41:
 115:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 830              		.loc 1 115 3 view .LVU236
 831 0026 FFF7FEFF 		bl	SystemClock_Config
 832              	.LVL42:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 833              		.loc 1 120 1 view .LVU237
 834              	.LBB12:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 835              		.loc 1 120 1 view .LVU238
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 836              		.loc 1 120 1 view .LVU239
 837 002a 204B     		ldr	r3, .L66
 838 002c D3F8E020 		ldr	r2, [r3, #224]
 839 0030 42F00072 		orr	r2, r2, #33554432
 840 0034 C3F8E020 		str	r2, [r3, #224]
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 841              		.loc 1 120 1 view .LVU240
 842 0038 D3F8E030 		ldr	r3, [r3, #224]
 843 003c 03F00073 		and	r3, r3, #33554432
 844 0040 0193     		str	r3, [sp, #4]
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 845              		.loc 1 120 1 view .LVU241
 846 0042 019B     		ldr	r3, [sp, #4]
 847              	.LBE12:
 120:../../CM7/Core/Src/main.c **** /*Take HSEM */
 848              		.loc 1 120 1 view .LVU242
 122:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 849              		.loc 1 122 1 view .LVU243
 850 0044 0020     		movs	r0, #0
 851 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 852              	.LVL43:
 124:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 853              		.loc 1 124 1 view .LVU244
 854 004a 0021     		movs	r1, #0
 855 004c 0846     		mov	r0, r1
 856 004e FFF7FEFF 		bl	HAL_HSEM_Release
 857              	.LVL44:
 126:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 858              		.loc 1 126 1 view .LVU245
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 859              		.loc 1 127 1 view .LVU246
 126:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 860              		.loc 1 126 9 is_stmt 0 view .LVU247
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 31


 861 0052 4FF6FF73 		movw	r3, #65535
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 862              		.loc 1 127 6 view .LVU248
 863 0056 02E0     		b	.L58
 864              	.LVL45:
 865              	.L64:
 102:../../CM7/Core/Src/main.c ****   }
 866              		.loc 1 102 3 is_stmt 1 view .LVU249
 867 0058 FFF7FEFF 		bl	Error_Handler
 868              	.LVL46:
 869              	.L62:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 870              		.loc 1 127 66 is_stmt 0 view .LVU250
 871 005c 1346     		mov	r3, r2
 872              	.LVL47:
 873              	.L58:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 874              		.loc 1 127 74 is_stmt 1 discriminator 2 view .LVU251
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 875              		.loc 1 127 6 discriminator 2 view .LVU252
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 876              		.loc 1 127 8 is_stmt 0 discriminator 2 view .LVU253
 877 005e 134A     		ldr	r2, .L66
 878 0060 1268     		ldr	r2, [r2]
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 879              		.loc 1 127 6 discriminator 2 view .LVU254
 880 0062 12F4004F 		tst	r2, #32768
 881 0066 03D1     		bne	.L57
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 882              		.loc 1 127 66 discriminator 1 view .LVU255
 883 0068 5A1E     		subs	r2, r3, #1
 884              	.LVL48:
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 885              		.loc 1 127 55 discriminator 1 view .LVU256
 886 006a 002B     		cmp	r3, #0
 887 006c F6DC     		bgt	.L62
 127:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 888              		.loc 1 127 66 view .LVU257
 889 006e 1346     		mov	r3, r2
 890              	.LVL49:
 891              	.L57:
 128:../../CM7/Core/Src/main.c **** {
 892              		.loc 1 128 1 is_stmt 1 view .LVU258
 128:../../CM7/Core/Src/main.c **** {
 893              		.loc 1 128 4 is_stmt 0 view .LVU259
 894 0070 002B     		cmp	r3, #0
 895 0072 18DB     		blt	.L65
 139:../../CM7/Core/Src/main.c ****   MX_DMA_Init();
 896              		.loc 1 139 3 is_stmt 1 view .LVU260
 897 0074 FFF7FEFF 		bl	MX_GPIO_Init
 898              	.LVL50:
 140:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 899              		.loc 1 140 3 view .LVU261
 900 0078 FFF7FEFF 		bl	MX_DMA_Init
 901              	.LVL51:
 141:../../CM7/Core/Src/main.c ****   MX_RTC_Init();
 902              		.loc 1 141 3 view .LVU262
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 32


 903 007c FFF7FEFF 		bl	MX_USART3_UART_Init
 904              	.LVL52:
 142:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 905              		.loc 1 142 3 view .LVU263
 906 0080 FFF7FEFF 		bl	MX_RTC_Init
 907              	.LVL53:
 144:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 908              		.loc 1 144 3 view .LVU264
 909 0084 2622     		movs	r2, #38
 910 0086 0A49     		ldr	r1, .L66+4
 911 0088 0A48     		ldr	r0, .L66+8
 912 008a FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 913              	.LVL54:
 148:../../CM7/Core/Src/main.c **** 
 914              		.loc 1 148 3 view .LVU265
 915 008e FFF7FEFF 		bl	osKernelInitialize
 916              	.LVL55:
 168:../../CM7/Core/Src/main.c **** 
 917              		.loc 1 168 3 view .LVU266
 168:../../CM7/Core/Src/main.c **** 
 918              		.loc 1 168 24 is_stmt 0 view .LVU267
 919 0092 094A     		ldr	r2, .L66+12
 920 0094 0021     		movs	r1, #0
 921 0096 0948     		ldr	r0, .L66+16
 922 0098 FFF7FEFF 		bl	osThreadNew
 923              	.LVL56:
 168:../../CM7/Core/Src/main.c **** 
 924              		.loc 1 168 22 view .LVU268
 925 009c 084B     		ldr	r3, .L66+20
 926 009e 1860     		str	r0, [r3]
 179:../../CM7/Core/Src/main.c **** 
 927              		.loc 1 179 3 is_stmt 1 view .LVU269
 928 00a0 FFF7FEFF 		bl	osKernelStart
 929              	.LVL57:
 930              	.L60:
 184:../../CM7/Core/Src/main.c ****   {
 931              		.loc 1 184 3 discriminator 1 view .LVU270
 189:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 932              		.loc 1 189 3 discriminator 1 view .LVU271
 184:../../CM7/Core/Src/main.c ****   {
 933              		.loc 1 184 9 discriminator 1 view .LVU272
 934 00a4 FEE7     		b	.L60
 935              	.LVL58:
 936              	.L65:
 130:../../CM7/Core/Src/main.c **** }
 937              		.loc 1 130 1 view .LVU273
 938 00a6 FFF7FEFF 		bl	Error_Handler
 939              	.LVL59:
 940              	.L67:
 130:../../CM7/Core/Src/main.c **** }
 941              		.loc 1 130 1 is_stmt 0 view .LVU274
 942 00aa 00BF     		.align	2
 943              	.L66:
 944 00ac 00440258 		.word	1476543488
 945 00b0 00000000 		.word	.LC1
 946 00b4 00000000 		.word	.LANCHOR0
 947 00b8 00000000 		.word	.LANCHOR2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 33


 948 00bc 00000000 		.word	CM7StatusLEDTask
 949 00c0 00000000 		.word	.LANCHOR3
 950              		.cfi_endproc
 951              	.LFE148:
 953              		.global	CM7StatusLED_attributes
 954              		.section	.rodata.str1.4,"aMS",%progbits,1
 955              		.align	2
 956              	.LC2:
 957 0000 434D3753 		.ascii	"CM7StatusLED\000"
 957      74617475 
 957      734C4544 
 957      00
 958              		.global	CM7StatusLEDHandle
 959              		.global	hdma_usart3_tx
 960              		.global	hdma_usart3_rx
 961              		.global	huart3
 962              		.global	hrtc
 963              		.section	.bss.CM7StatusLEDHandle,"aw",%nobits
 964              		.align	2
 965              		.set	.LANCHOR3,. + 0
 968              	CM7StatusLEDHandle:
 969 0000 00000000 		.space	4
 970              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 971              		.align	2
 974              	hdma_usart3_rx:
 975 0000 00000000 		.space	120
 975      00000000 
 975      00000000 
 975      00000000 
 975      00000000 
 976              		.section	.bss.hdma_usart3_tx,"aw",%nobits
 977              		.align	2
 980              	hdma_usart3_tx:
 981 0000 00000000 		.space	120
 981      00000000 
 981      00000000 
 981      00000000 
 981      00000000 
 982              		.section	.bss.hrtc,"aw",%nobits
 983              		.align	2
 984              		.set	.LANCHOR1,. + 0
 987              	hrtc:
 988 0000 00000000 		.space	36
 988      00000000 
 988      00000000 
 988      00000000 
 988      00000000 
 989              		.section	.bss.huart3,"aw",%nobits
 990              		.align	2
 991              		.set	.LANCHOR0,. + 0
 994              	huart3:
 995 0000 00000000 		.space	148
 995      00000000 
 995      00000000 
 995      00000000 
 995      00000000 
 996              		.section	.rodata.CM7StatusLED_attributes,"a"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 34


 997              		.align	2
 998              		.set	.LANCHOR2,. + 0
 1001              	CM7StatusLED_attributes:
 1002 0000 00000000 		.word	.LC2
 1003 0004 00000000 		.space	16
 1003      00000000 
 1003      00000000 
 1003      00000000 
 1004 0014 00020000 		.word	512
 1005 0018 10000000 		.word	16
 1006 001c 00000000 		.space	8
 1006      00000000 
 1007              		.text
 1008              	.Letext0:
 1009              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1010              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1011              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1012              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1013              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1014              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 1015              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1016              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1017              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rtc.h"
 1018              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1019              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1020              		.file 14 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 1021              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1022              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1023              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1024              		.file 18 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1025              		.file 19 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 1026              		.file 20 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:143    .text.MX_GPIO_Init:00000094 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:149    .text.MX_DMA_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:154    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:212    .text.MX_DMA_Init:00000044 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:217    .rodata.CM7StatusLEDTask.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:221    .text.CM7StatusLEDTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:227    .text.CM7StatusLEDTask:00000000 CM7StatusLEDTask
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:264    .text.CM7StatusLEDTask:00000020 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:271    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:277    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:311    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:316    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:322    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:354    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:359    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:458    .text.MX_USART3_UART_Init:0000005c $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:464    .text.MX_RTC_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:469    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:600    .text.MX_RTC_Init:00000084 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:606    .text.SystemClock_Config:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:612    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:762    .text.SystemClock_Config:0000009c $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:768    .rodata.main.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:772    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:778    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:944    .text.main:000000ac $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:1001   .rodata.CM7StatusLED_attributes:00000000 CM7StatusLED_attributes
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:955    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:968    .bss.CM7StatusLEDHandle:00000000 CM7StatusLEDHandle
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:980    .bss.hdma_usart3_tx:00000000 hdma_usart3_tx
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:974    .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:994    .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:987    .bss.hrtc:00000000 hrtc
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:964    .bss.CM7StatusLEDHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:971    .bss.hdma_usart3_rx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:977    .bss.hdma_usart3_tx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:983    .bss.hrtc:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:990    .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s:997    .rodata.CM7StatusLED_attributes:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_TogglePin
HAL_UART_Transmit_DMA
osDelay
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_EnableFifoMode
ARM GAS  C:\Users\gigig\AppData\Local\Temp\cc4xyx90.s 			page 36


HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
osKernelInitialize
osThreadNew
osKernelStart
