

================================================================
== Vitis HLS Report for 'dut_Pipeline_8'
================================================================
* Date:           Sat Nov 12 21:20:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.573 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24530|    24530|  0.172 ms|  0.172 ms|  24530|  24530|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    24528|    24528|         1|          1|          1|  24528|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     59|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_23_fu_118_p2   |         +|   0|  0|  20|          15|           1|
    |exitcond3_fu_112_p2  |      icmp|   0|  0|  12|          15|          15|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          30|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   15|         30|
    |empty_fu_44              |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   31|         62|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_44  |  15|   0|   15|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  17|   0|   17|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dut_Pipeline_8|  return value|
|string_2_address0    |  out|   13|   ap_memory|        string_2|         array|
|string_2_ce0         |  out|    1|   ap_memory|        string_2|         array|
|string_2_we0         |  out|    1|   ap_memory|        string_2|         array|
|string_2_d0          |  out|    8|   ap_memory|        string_2|         array|
|string_2_1_address0  |  out|   13|   ap_memory|      string_2_1|         array|
|string_2_1_ce0       |  out|    1|   ap_memory|      string_2_1|         array|
|string_2_1_we0       |  out|    1|   ap_memory|      string_2_1|         array|
|string_2_1_d0        |  out|    8|   ap_memory|      string_2_1|         array|
|string_2_2_address0  |  out|   13|   ap_memory|      string_2_2|         array|
|string_2_2_ce0       |  out|    1|   ap_memory|      string_2_2|         array|
|string_2_2_we0       |  out|    1|   ap_memory|      string_2_2|         array|
|string_2_2_d0        |  out|    8|   ap_memory|      string_2_2|         array|
|string_2_3_address0  |  out|   13|   ap_memory|      string_2_3|         array|
|string_2_3_ce0       |  out|    1|   ap_memory|      string_2_3|         array|
|string_2_3_we0       |  out|    1|   ap_memory|      string_2_3|         array|
|string_2_3_d0        |  out|    8|   ap_memory|      string_2_3|         array|
+---------------------+-----+-----+------------+----------------+--------------+

