

================================================================
== Vitis HLS Report for 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2'
================================================================
* Date:           Fri Aug 29 16:37:29 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_eval
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1_VITIS_LOOP_86_2  |       17|       17|         3|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|        8|       33|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      176|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |cipher_Pipeline_VITIS_LOOP_136_1_sbox  |        0|  8|  33|    0|   256|    8|     1|         2048|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                       |        0|  8|  33|    0|   256|    8|     1|         2048|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_109_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln85_fu_121_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln86_fu_176_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln87_fu_165_p2       |         +|   0|  0|  12|           4|           4|
    |icmp_ln85_fu_103_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln86_fu_127_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln85_1_fu_141_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln85_fu_133_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  71|          26|          23|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_fu_46                                |   9|          2|    3|          6|
    |indvar_flatten7_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_46                           |  3|   0|    3|          0|
    |indvar_flatten7_fu_50             |  5|   0|    5|          0|
    |j_fu_42                           |  3|   0|    3|          0|
    |state_addr_reg_227                |  4|   0|    4|          0|
    |state_addr_reg_227_pp0_iter1_reg  |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 24|   0|   24|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2|  return value|
|state_address0  |  out|    4|   ap_memory|                                            state|         array|
|state_ce0       |  out|    1|   ap_memory|                                            state|         array|
|state_we0       |  out|    1|   ap_memory|                                            state|         array|
|state_d0        |  out|    8|   ap_memory|                                            state|         array|
|state_address1  |  out|    4|   ap_memory|                                            state|         array|
|state_ce1       |  out|    1|   ap_memory|                                            state|         array|
|state_q1        |   in|    8|   ap_memory|                                            state|         array|
+----------------+-----+-----+------------+-------------------------------------------------+--------------+

