INFO-FLOW: Workspace /home/handengke/HLS/sysArray_complex/solution1 opened at Wed Sep 28 12:27:53 CST 2022
Execute     ap_set_clock -name default -period 3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.84 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Command   open_solution done; 2.01 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
Execute   config_export -format xo 
INFO: [HLS 200-1510] Running: config_export -format xo 
Execute   source ./sysArray_complex/solution1/directives.tcl 
Execute     set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 316.447 MB.
INFO: [HLS 200-10] Analyzing design file 'sysArray_complex/sysArray.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sysArray_complex/sysArray.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang sysArray_complex/sysArray.cpp -foptimization-record-file=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.cpp.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top systolic_array -name=systolic_array 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.34 sec.
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: sysArray_complex/sysArray.cpp:94:9
Execute       clang_tidy xilinx-systemc-detector /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/.systemc_flag -fix-errors /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/all.directive.json -fix-errors /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang-tidy.sysArray.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang-tidy.sysArray.pp.0.cpp.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang-tidy.sysArray.pp.0.cpp.err.log 
Command         ap_eval done; 0.58 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.64 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/xilinx-dataflow-lawyer.sysArray.pp.0.cpp.diag.yml /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/xilinx-dataflow-lawyer.sysArray.pp.0.cpp.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/xilinx-dataflow-lawyer.sysArray.pp.0.cpp.err.log 
Command       ap_eval done; 0.24 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:116:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: sysArray_complex/sysArray.cpp:138:1
Execute       send_msg_by_id WARNING @200-471@%s%s 3 sysArray_complex/sysArray.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sysArray_complex/sysArray.cpp
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.pp.0.cpp.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.sysArray.pp.0.cpp.err.log 
Command       ap_eval done; 0.34 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.27 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.93 seconds; current allocated memory: 317.947 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/sysArray.g.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.0.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.14 sec.
Execute       run_link_or_opt -opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_array -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_array -reflow-float-conversion -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.12 sec.
Execute       run_link_or_opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_array 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=systolic_array -mllvm -hls-db-dir -mllvm /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.26 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-210] Disaggregating variable 'pe_array' (sysArray_complex/sysArray.cpp:101:24)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'Process_Element<unsigned int>::Process_Element()' (sysArray_complex/sysArray.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::reset() (.13)' into 'PE_Array<unsigned int, 4>::reset()' (sysArray_complex/sysArray.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::Process_Element()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'PE_Array<unsigned int, 4>::PE_Array()' (sysArray_complex/sysArray.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::process(unsigned int, unsigned int)' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Process_Element<unsigned int>::pass()' into 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' (sysArray_complex/sysArray.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::pulse(unsigned int*, unsigned int*)' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'PE_Array<unsigned int, 4>::reset()' into 'systolic_array(unsigned int*, unsigned int*, unsigned int, unsigned int, unsigned int, unsigned int*)' (sysArray_complex/sysArray.cpp:89:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159:13) in function 'systolic_array' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable 'this.pe.b_tmp' (sysArray_complex/sysArray.cpp:159:13)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_112_2'(sysArray_complex/sysArray.cpp:112:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:112:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_117_4'(sysArray_complex/sysArray.cpp:117:24) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:117:24)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_211_7'(sysArray_complex/sysArray.cpp:211:35) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (sysArray_complex/sysArray.cpp:211:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/../../../kernel.xml -> /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.2 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.71 seconds; current allocated memory: 321.153 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 321.154 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top systolic_array -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.0.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 323.726 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.1.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 324.362 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.g.1.bc to /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.1.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_2' (sysArray_complex/sysArray.cpp:112) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_4' (sysArray_complex/sysArray.cpp:117) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (sysArray_complex/sysArray.cpp:42) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sysarray_outer_loop1' (sysArray_complex/sysArray.cpp:159) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_6' (sysArray_complex/sysArray.cpp:210) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (sysArray_complex/sysArray.cpp:35) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'sysarray_inner_loop1' (sysArray_complex/sysArray.cpp:162) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_outer_loop' (sysArray_complex/sysArray.cpp:52) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'pe_array_inner_loop' (sysArray_complex/sysArray.cpp:55) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_79_1' (sysArray_complex/sysArray.cpp:79) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_2' (sysArray_complex/sysArray.cpp:80) in function 'systolic_array' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_211_7' (sysArray_complex/sysArray.cpp:211) in function 'systolic_array' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'a_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_vec' (sysArray_complex/sysArray.cpp:132) automatically.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_pass' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.a_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.b_tmp' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pe_array.pe.val' (sysArray_complex/sysArray.cpp:101) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:176:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M1' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) accessed through non-constant indices on dimension 1 (sysArray_complex/sysArray.cpp:177:53), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'M2' (sysArray_complex/sysArray.cpp:105) in dimension 1 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'systolic_array' (sysArray_complex/sysArray.cpp:89)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (sysArray_complex/sysArray.cpp:89), detected/extracted 1 process function(s): 
	 'Loop_1_proc1'.
Command         transform done; 5.54 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sysArray_complex/sysArray.cpp:159:22) in function 'Loop_1_proc1'... converting 9 basic blocks.
Command         transform done; 41.56 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 46.85 seconds. CPU system time: 0.25 seconds. Elapsed time: 47.1 seconds; current allocated memory: 454.045 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.2.bc -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (sysArray_complex/sysArray.cpp:112:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_3' (sysArray_complex/sysArray.cpp:117:32) in function 'Loop_1_proc1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (sysArray_complex/sysArray.cpp:41:29) in function 'Loop_1_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_5' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'top_outer_loop1' (sysArray_complex/sysArray.cpp:140:35) in function 'Loop_1_proc1'.
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:22:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[0]' (sysArray_complex/sysArray.cpp:27:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[0]' (sysArray_complex/sysArray.cpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.val[0]' (sysArray_complex/sysArray.cpp:14:6)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.a_pass[3]' (sysArray_complex/sysArray.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'pe_array.pe.b_pass[2]' (sysArray_complex/sysArray.cpp:13:9)
Command         transform done; 266.65 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 266.36 seconds. CPU system time: 0.27 seconds. Elapsed time: 266.66 seconds; current allocated memory: 735.191 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 313.87 sec.
Command     elaborate done; 322.51 sec.
Execute     ap_eval exec zip -j /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.17 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
Execute       ap_set_top_model systolic_array 
Execute       get_model_list systolic_array -filter all-wo-channel -topdown 
Execute       preproc_iomode -model systolic_array 
Execute       preproc_iomode -model Loop_1_proc1 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       preproc_iomode -model Loop_1_proc1_Pipeline_1 
Execute       get_model_list systolic_array -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_1 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_sysarray_outer_loop1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_sysarray_outer_loop1 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
INFO-FLOW: Configuring Module : Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       apply_spec_resource_limit Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
INFO-FLOW: Configuring Module : Loop_1_proc1 ...
Execute       set_default_model Loop_1_proc1 
Execute       apply_spec_resource_limit Loop_1_proc1 
INFO-FLOW: Configuring Module : systolic_array ...
Execute       set_default_model systolic_array 
Execute       apply_spec_resource_limit systolic_array 
INFO-FLOW: Model list for preprocess: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_1 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Command       cdfg_preprocess done; 10.08 sec.
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Command       cdfg_preprocess done; 9.92 sec.
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_sysarray_outer_loop1 ...
Execute       set_default_model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_sysarray_outer_loop1 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
INFO-FLOW: Preprocessing Module: Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 ...
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       cdfg_preprocess -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
INFO-FLOW: Preprocessing Module: Loop_1_proc1 ...
Execute       set_default_model Loop_1_proc1 
Execute       cdfg_preprocess -model Loop_1_proc1 
Command       cdfg_preprocess done; 13.19 sec.
Execute       rtl_gen_preprocess Loop_1_proc1 
INFO-FLOW: Preprocessing Module: systolic_array ...
Execute       set_default_model systolic_array 
Execute       cdfg_preprocess -model systolic_array 
Execute       rtl_gen_preprocess systolic_array 
WARNING: [SYN 201-107] Renaming port name 'systolic_array/out' to 'systolic_array/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       schedule -model Loop_1_proc1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('pe_array_pe_a_pass_2_addr_5_write_ln12', sysArray_complex/sysArray.cpp:12) of constant 0 on array 'pe_array_pe_a_pass_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_a_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.65 seconds. CPU system time: 0.1 seconds. Elapsed time: 33.76 seconds; current allocated memory: 749.309 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_1.
Execute       set_default_model Loop_1_proc1_Pipeline_1 
Execute       bind -model Loop_1_proc1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 749.806 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       schedule -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 750.052 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       bind -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 750.326 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       schedule -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 26.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 26.74 seconds; current allocated memory: 770.093 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.76 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.sched.adb -f 
Command       db_write done; 2.2 sec.
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       bind -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.52 seconds; current allocated memory: 816.322 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.7 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.bind.adb -f 
Command       db_write done; 2.31 sec.
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       schedule -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 26.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 30.42 seconds; current allocated memory: 836.995 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.82 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.sched.adb -f 
Command       db_write done; 2.22 sec.
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       bind -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.58 seconds; current allocated memory: 883.178 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.72 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.bind.adb -f 
Command       db_write done; 2.34 sec.
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       schedule -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sysarray_outer_loop1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('pe_array_pe_val_0_addr_write_ln22', sysArray_complex/sysArray.cpp:22) of variable 'add_ln22_3', sysArray_complex/sysArray.cpp:22 on array 'pe_array_pe_val_0' and 'load' operation ('pe_array_pe_val_0_load_3', sysArray_complex/sysArray.cpp:22) on array 'pe_array_pe_val_0'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' (loop 'sysarray_outer_loop1'): Unable to schedule 'store' operation ('pe_array_pe_b_pass_2_addr_1_write_ln28', sysArray_complex/sysArray.cpp:28) of variable 'pe_array_pe_b_pass_1_load_2', sysArray_complex/sysArray.cpp:71 on array 'pe_array_pe_b_pass_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pe_array_pe_b_pass_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'sysarray_outer_loop1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 20.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.5 seconds; current allocated memory: 890.884 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_sysarray_outer_loop1.
Execute       set_default_model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       bind -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 914.104 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.77 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.bind.adb -f 
Command       db_write done; 0.26 sec.
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_sysarray_outer_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       schedule -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_6'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' (loop 'VITIS_LOOP_210_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213) and bus write operation ('gmem_addr_write_ln213', sysArray_complex/sysArray.cpp:213) on port 'gmem' (sysArray_complex/sysArray.cpp:213).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_210_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 914.456 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       bind -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 914.838 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       schedule -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 915.086 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.
Execute       set_default_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       bind -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 915.344 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc1 
Execute       schedule -model Loop_1_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 16.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 16.28 seconds; current allocated memory: 939.291 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.sched.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling Loop_1_proc1.
Execute       set_default_model Loop_1_proc1 
Execute       bind -model Loop_1_proc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 20.88 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 21.9 seconds; current allocated memory: 984.144 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.06 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.bind.adb -f 
Command       db_write done; 0.76 sec.
INFO-FLOW: Finish binding Loop_1_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_array 
Execute       schedule -model systolic_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 984.446 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array.
Execute       set_default_model systolic_array 
Execute       bind -model systolic_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 984.697 MB.
Execute       syn_report -verbosereport -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.88 sec.
Execute       db_write -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.bind.adb -f 
INFO-FLOW: Finish binding systolic_array.
Execute       get_model_list systolic_array -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       rtl_gen_preprocess Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       rtl_gen_preprocess Loop_1_proc1 
Execute       rtl_gen_preprocess systolic_array 
INFO-FLOW: Model list for RTL generation: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_1 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 985.397 MB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_1 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_1 
Execute       gen_rtl Loop_1_proc1_Pipeline_1 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_1 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_1 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_1 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_1 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_1 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 988.217 MB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln112_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_112_2'.
Command       create_rtl_model done; 4.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.84 seconds; current allocated memory: 1.050 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.92 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.adb 
Command       db_write done; 2.54 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' pipeline 'VITIS_LOOP_117_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4' is 32768, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_01001) & (icmp_ln117_reg_44160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b0 == ap_block_pp0_stage0_11001), ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_117_4'.
Command       create_rtl_model done; 4.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.86 seconds. CPU system time: 0.25 seconds. Elapsed time: 11.25 seconds; current allocated memory: 1.240 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.95 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.adb 
Command       db_write done; 2.55 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_sysarray_outer_loop1' pipeline 'sysarray_outer_loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_102410_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_sysarray_outer_loop1'.
Command       create_rtl_model done; 1.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.84 seconds. CPU system time: 0.2 seconds. Elapsed time: 8.12 seconds; current allocated memory: 1.391 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_sysarray_outer_loop1 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       gen_rtl Loop_1_proc1_Pipeline_sysarray_outer_loop1 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_sysarray_outer_loop1 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_sysarray_outer_loop1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_sysarray_outer_loop1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.9 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.adb 
Command       db_write done; 0.37 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_sysarray_outer_loop1 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_sysarray_outer_loop1 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6' pipeline 'VITIS_LOOP_210_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_210_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.440 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.442 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       gen_rtl Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
Execute       syn_report -csynth -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.adb 
Execute       db_write -model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc1 -top_prefix systolic_array_ -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc1' is 32768, found 4 HDL expressions with this fanout: ((cmp121_reg_80794 == 1'd0) & (1'b1 == ap_CS_fsm_state15)), ((cmp816_reg_86980 == 1'd0) & (1'b1 == ap_CS_fsm_state26)), ((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13)), ((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state24))
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_3_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc1'.
Command       create_rtl_model done; 2.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.519 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc1 -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array_Loop_1_proc1 
Execute       gen_rtl Loop_1_proc1 -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array_Loop_1_proc1 
Execute       syn_report -csynth -model Loop_1_proc1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.71 sec.
Execute       syn_report -rtlxml -model Loop_1_proc1 -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/Loop_1_proc1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model Loop_1_proc1 -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.48 sec.
Execute       db_write -model Loop_1_proc1 -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.adb 
Command       db_write done; 1.18 sec.
Execute       db_write -model Loop_1_proc1 -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_1_proc1 -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model systolic_array -top_prefix  -sub_prefix systolic_array_ -mg_file /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/din_b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/ra' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/ca' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/cb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'din_a', 'din_b', 'ra', 'ca', 'cb', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.4 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.74 seconds; current allocated memory: 1.663 GB.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_array -istop -style xilinx -f -lang vhdl -o /home/handengke/HLS/sysArray_complex/solution1/syn/vhdl/systolic_array 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl systolic_array -istop -style xilinx -f -lang vlog -o /home/handengke/HLS/sysArray_complex/solution1/syn/verilog/systolic_array 
Execute       syn_report -csynth -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/systolic_array_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/systolic_array_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.94 sec.
Execute       db_write -model systolic_array -f -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.adb 
Execute       db_write -model systolic_array -bindview -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_array -p /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array 
Execute       export_constraint_db -f -tool general -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.constraint.tcl 
Execute       syn_report -designview -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.design.xml 
Command       syn_report done; 1.82 sec.
Execute       syn_report -csynthDesign -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model systolic_array -o /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks systolic_array 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain systolic_array 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_1] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.compgen.tcl 
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_VITIS_LOOP_112_2] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_VITIS_LOOP_117_4] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_sysarray_outer_loop1] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.compgen.tcl 
INFO-FLOW: Found component systolic_array_mux_102410_32_1_1.
INFO-FLOW: Append model systolic_array_mux_102410_32_1_1
INFO-FLOW: Found component systolic_array_mul_32s_32s_32_3_1.
INFO-FLOW: Append model systolic_array_mul_32s_32s_32_3_1
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_VITIS_LOOP_210_6] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.compgen.tcl 
INFO-FLOW: Found component systolic_array_mux_42_32_1_1.
INFO-FLOW: Append model systolic_array_mux_42_32_1_1
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.compgen.tcl 
INFO-FLOW: Found component systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_1_proc1] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.compgen.tcl 
INFO-FLOW: Found component systolic_array_mul_31ns_31ns_61_3_1.
INFO-FLOW: Append model systolic_array_mul_31ns_31ns_61_3_1
INFO-FLOW: Found component systolic_array_mul_30s_30s_30_3_1.
INFO-FLOW: Append model systolic_array_mul_30s_30s_30_3_1
INFO-FLOW: Handling components in module [systolic_array] ... 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO-FLOW: Found component systolic_array_pe_array_pe_a_pass_0.
INFO-FLOW: Append model systolic_array_pe_array_pe_a_pass_0
INFO-FLOW: Found component systolic_array_control_s_axi.
INFO-FLOW: Append model systolic_array_control_s_axi
INFO-FLOW: Found component systolic_array_gmem_m_axi.
INFO-FLOW: Append model systolic_array_gmem_m_axi
INFO-FLOW: Append model Loop_1_proc1_Pipeline_1
INFO-FLOW: Append model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
INFO-FLOW: Append model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: Append model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4
INFO-FLOW: Append model Loop_1_proc1_Pipeline_sysarray_outer_loop1
INFO-FLOW: Append model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6
INFO-FLOW: Append model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21
INFO-FLOW: Append model Loop_1_proc1
INFO-FLOW: Append model systolic_array
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: systolic_array_flow_control_loop_pipe_sequential_init systolic_array_flow_control_loop_pipe_sequential_init systolic_array_flow_control_loop_pipe_sequential_init systolic_array_flow_control_loop_pipe_sequential_init systolic_array_mux_102410_32_1_1 systolic_array_mul_32s_32s_32_3_1 systolic_array_flow_control_loop_pipe_sequential_init systolic_array_mux_42_32_1_1 systolic_array_flow_control_loop_pipe_sequential_init systolic_array_flow_control_loop_pipe_sequential_init systolic_array_mul_31ns_31ns_61_3_1 systolic_array_mul_30s_30s_30_3_1 systolic_array_pe_array_pe_a_pass_0 systolic_array_control_s_axi systolic_array_gmem_m_axi Loop_1_proc1_Pipeline_1 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2 Loop_1_proc1_Pipeline_VITIS_LOOP_112_2 Loop_1_proc1_Pipeline_VITIS_LOOP_117_4 Loop_1_proc1_Pipeline_sysarray_outer_loop1 Loop_1_proc1_Pipeline_VITIS_LOOP_210_6 Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21 Loop_1_proc1 systolic_array
INFO-FLOW: Generating /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_mux_102410_32_1_1
INFO-FLOW: To file: write model systolic_array_mul_32s_32s_32_3_1
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_mux_42_32_1_1
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_array_mul_31ns_31ns_61_3_1
INFO-FLOW: To file: write model systolic_array_mul_30s_30s_30_3_1
INFO-FLOW: To file: write model systolic_array_pe_array_pe_a_pass_0
INFO-FLOW: To file: write model systolic_array_control_s_axi
INFO-FLOW: To file: write model systolic_array_gmem_m_axi
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_1
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_VITIS_LOOP_112_2
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_VITIS_LOOP_117_4
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_sysarray_outer_loop1
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_VITIS_LOOP_210_6
INFO-FLOW: To file: write model Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21
INFO-FLOW: To file: write model Loop_1_proc1
INFO-FLOW: To file: write model systolic_array
INFO-FLOW: Generating /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/vhdl' dstVlogDir='/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/vlog' tclDir='/home/handengke/HLS/sysArray_complex/solution1/.autopilot/db' modelList='systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mux_102410_32_1_1
systolic_array_mul_32s_32s_32_3_1
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mux_42_32_1_1
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mul_31ns_31ns_61_3_1
systolic_array_mul_30s_30s_30_3_1
systolic_array_pe_array_pe_a_pass_0
systolic_array_control_s_axi
systolic_array_gmem_m_axi
Loop_1_proc1_Pipeline_1
Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
Loop_1_proc1_Pipeline_VITIS_LOOP_112_2
Loop_1_proc1_Pipeline_VITIS_LOOP_117_4
Loop_1_proc1_Pipeline_sysarray_outer_loop1
Loop_1_proc1_Pipeline_VITIS_LOOP_210_6
Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21
Loop_1_proc1
systolic_array
' expOnly='0'
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.compgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'systolic_array_pe_array_pe_a_pass_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.668 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/handengke/HLS/sysArray_complex/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mux_102410_32_1_1
systolic_array_mul_32s_32s_32_3_1
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mux_42_32_1_1
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_flow_control_loop_pipe_sequential_init
systolic_array_mul_31ns_31ns_61_3_1
systolic_array_mul_30s_30s_30_3_1
systolic_array_pe_array_pe_a_pass_0
systolic_array_control_s_axi
systolic_array_gmem_m_axi
Loop_1_proc1_Pipeline_1
Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
Loop_1_proc1_Pipeline_VITIS_LOOP_112_2
Loop_1_proc1_Pipeline_VITIS_LOOP_117_4
Loop_1_proc1_Pipeline_sysarray_outer_loop1
Loop_1_proc1_Pipeline_VITIS_LOOP_210_6
Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21
Loop_1_proc1
systolic_array
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.dataonly.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.dataonly.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.rtl_wrap.cfg.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_1.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_sysarray_outer_loop1.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/Loop_1_proc1.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/systolic_array.constraint.tcl 
Execute       sc_get_clocks systolic_array 
Execute       source /home/handengke/HLS/sysArray_complex/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 1.692 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array.
Execute       syn_report -model systolic_array -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
Command     autosyn done; 216.25 sec.
Command   csynth_design done; 538.94 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 536.15 seconds. CPU system time: 3.15 seconds. Elapsed time: 538.94 seconds; current allocated memory: 1.692 GB.
Command ap_source done; 541.14 sec.
Execute cleanup_all 
Command cleanup_all done; 0.66 sec.
