vendor_name = ModelSim
source_file = 1, /export/home/021/a0211195/simple/2023-simple-2023-team23/ctl/ctl.v
source_file = 1, /export/home/021/a0211195/simple/2023-simple-2023-team23/ctl/db/ctl.cbx.xml
design_name = ctl
instance = comp, \MemRead~output , MemRead~output, ctl, 1
instance = comp, \MemWrite~output , MemWrite~output, ctl, 1
instance = comp, \RegWrite~output , RegWrite~output, ctl, 1
instance = comp, \ALUSrc1~output , ALUSrc1~output, ctl, 1
instance = comp, \ALUSrc2~output , ALUSrc2~output, ctl, 1
instance = comp, \MemtoReg~output , MemtoReg~output, ctl, 1
instance = comp, \Output~output , Output~output, ctl, 1
instance = comp, \Input~output , Input~output, ctl, 1
instance = comp, \ALUorShifter~output , ALUorShifter~output, ctl, 1
instance = comp, \Halt~output , Halt~output, ctl, 1
instance = comp, \BranchCond~output , BranchCond~output, ctl, 1
instance = comp, \AS_BC~output , AS_BC~output, ctl, 1
instance = comp, \opcode[0]~output , opcode[0]~output, ctl, 1
instance = comp, \opcode[1]~output , opcode[1]~output, ctl, 1
instance = comp, \opcode[2]~output , opcode[2]~output, ctl, 1
instance = comp, \opcode[3]~output , opcode[3]~output, ctl, 1
instance = comp, \RegDst[0]~output , RegDst[0]~output, ctl, 1
instance = comp, \RegDst[1]~output , RegDst[1]~output, ctl, 1
instance = comp, \RegDst[2]~output , RegDst[2]~output, ctl, 1
instance = comp, \Branch[0]~output , Branch[0]~output, ctl, 1
instance = comp, \Branch[1]~output , Branch[1]~output, ctl, 1
instance = comp, \Branch[2]~output , Branch[2]~output, ctl, 1
instance = comp, \clk~input , clk~input, ctl, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, ctl, 1
instance = comp, \inst[14]~input , inst[14]~input, ctl, 1
instance = comp, \inst[15]~input , inst[15]~input, ctl, 1
instance = comp, \Equal9~0 , Equal9~0, ctl, 1
instance = comp, \rst_n~input , rst_n~input, ctl, 1
instance = comp, \Equal6~0 , Equal6~0, ctl, 1
instance = comp, \Equal6~1 , Equal6~1, ctl, 1
instance = comp, \inst[7]~input , inst[7]~input, ctl, 1
instance = comp, \inst[6]~input , inst[6]~input, ctl, 1
instance = comp, \inst[5]~input , inst[5]~input, ctl, 1
instance = comp, \inst[4]~input , inst[4]~input, ctl, 1
instance = comp, \always0~8 , always0~8, ctl, 1
instance = comp, \always0~6 , always0~6, ctl, 1
instance = comp, \inst[13]~input , inst[13]~input, ctl, 1
instance = comp, \inst[12]~input , inst[12]~input, ctl, 1
instance = comp, \inst[11]~input , inst[11]~input, ctl, 1
instance = comp, \always0~7 , always0~7, ctl, 1
instance = comp, \always0~9 , always0~9, ctl, 1
instance = comp, \always0~10 , always0~10, ctl, 1
instance = comp, \always0~11 , always0~11, ctl, 1
instance = comp, \always0~18 , always0~18, ctl, 1
instance = comp, \opcode_wire~4 , opcode_wire~4, ctl, 1
instance = comp, \always0~12 , always0~12, ctl, 1
instance = comp, \always0~19 , always0~19, ctl, 1
instance = comp, \always0~13 , always0~13, ctl, 1
instance = comp, \always0~14 , always0~14, ctl, 1
instance = comp, \always0~20 , always0~20, ctl, 1
instance = comp, \BranchCond_wire~0 , BranchCond_wire~0, ctl, 1
instance = comp, \BranchCond_wire~feeder , BranchCond_wire~feeder, ctl, 1
instance = comp, \always0~15 , always0~15, ctl, 1
instance = comp, \always0~16 , always0~16, ctl, 1
instance = comp, \opcode_wire~5 , opcode_wire~5, ctl, 1
instance = comp, \opcode_wire[0] , opcode_wire[0], ctl, 1
instance = comp, \opcode_wire~6 , opcode_wire~6, ctl, 1
instance = comp, \opcode_wire[1] , opcode_wire[1], ctl, 1
instance = comp, \opcode_wire~7 , opcode_wire~7, ctl, 1
instance = comp, \opcode_wire[2] , opcode_wire[2], ctl, 1
instance = comp, \opcode_wire[3] , opcode_wire[3], ctl, 1
instance = comp, \inst[8]~input , inst[8]~input, ctl, 1
instance = comp, \reg_dst_wire~0 , reg_dst_wire~0, ctl, 1
instance = comp, \reg_dst_wire[0] , reg_dst_wire[0], ctl, 1
instance = comp, \inst[9]~input , inst[9]~input, ctl, 1
instance = comp, \reg_dst_wire~1 , reg_dst_wire~1, ctl, 1
instance = comp, \reg_dst_wire[1] , reg_dst_wire[1], ctl, 1
instance = comp, \inst[10]~input , inst[10]~input, ctl, 1
instance = comp, \reg_dst_wire~2 , reg_dst_wire~2, ctl, 1
instance = comp, \reg_dst_wire[2] , reg_dst_wire[2], ctl, 1
instance = comp, \always0~17 , always0~17, ctl, 1
instance = comp, \brch_wire~0 , brch_wire~0, ctl, 1
instance = comp, \brch_wire[0] , brch_wire[0], ctl, 1
instance = comp, \brch_wire~1 , brch_wire~1, ctl, 1
instance = comp, \brch_wire[1] , brch_wire[1], ctl, 1
instance = comp, \brch_wire~2 , brch_wire~2, ctl, 1
instance = comp, \brch_wire[2] , brch_wire[2], ctl, 1
instance = comp, \inst[0]~input , inst[0]~input, ctl, 1
instance = comp, \inst[1]~input , inst[1]~input, ctl, 1
instance = comp, \inst[2]~input , inst[2]~input, ctl, 1
instance = comp, \inst[3]~input , inst[3]~input, ctl, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
