{
  "design": {
    "design_info": {
      "boundary_crc": "0xC2B9D68348D3A726",
      "device": "xczu29dr-ffvf1760-2-e",
      "name": "top_level",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "util_vector_logic_0": "",
      "axi_uartlite_0": "",
      "axi_gpio_0": "",
      "usp_rf_data_converter_0": "",
      "proc_sys_reset_0": "",
      "axis_data_fifo_0": "",
      "count_buffer_0": "",
      "gpio_trigger_breakin_0": "",
      "trigger_buffer_0": "",
      "rfsoc_data_pipeline_0": "",
      "rfsoc_data_pipeline_1": "",
      "rfsoc_data_pipeline_2": "",
      "rfsoc_data_pipeline_3": "",
      "gpio_buffer_0": "",
      "axis_data_fifo_1": "",
      "locking_sr_0": ""
    },
    "interface_ports": {
      "diff_clock_rtl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "4000000000.0"
          }
        }
      },
      "vout00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout01": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout02": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout03": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "rx_0": {
        "direction": "I"
      },
      "tx_0": {
        "direction": "O"
      },
      "ext_trigger_0_0": {
        "direction": "I"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "top_level_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_FSL_LINKS": {
            "value": "4"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_EXTENDED_FSL_INSTR": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > top_level microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "top_level_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "top_level_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "top_level_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > top_level microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "top_level_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "top_level_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "top_level_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "top_level_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "top_level_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_level_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "101.475"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "PRIM_IN_FREQ": {
            "value": "300.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_level_rst_clk_wiz_1_100M_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "top_level_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "top_level_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "top_level_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "0"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.1",
        "xci_name": "top_level_usp_rf_data_converter_0_0",
        "parameters": {
          "ADC_Slice00_Enable": {
            "value": "false"
          },
          "DAC0_Outclk_Freq": {
            "value": "250.000"
          },
          "DAC0_PLL_Enable": {
            "value": "true"
          },
          "DAC0_Refclk_Freq": {
            "value": "250.000"
          },
          "DAC0_Sampling_Rate": {
            "value": "4"
          },
          "DAC_Interpolation_Mode00": {
            "value": "1"
          },
          "DAC_Interpolation_Mode01": {
            "value": "1"
          },
          "DAC_Interpolation_Mode02": {
            "value": "1"
          },
          "DAC_Interpolation_Mode03": {
            "value": "1"
          },
          "DAC_Mixer_Type00": {
            "value": "0"
          },
          "DAC_Mixer_Type01": {
            "value": "0"
          },
          "DAC_Mixer_Type02": {
            "value": "0"
          },
          "DAC_Mixer_Type03": {
            "value": "0"
          },
          "DAC_Slice00_Enable": {
            "value": "true"
          },
          "DAC_Slice01_Enable": {
            "value": "true"
          },
          "DAC_Slice02_Enable": {
            "value": "true"
          },
          "DAC_Slice03_Enable": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_level_proc_sys_reset_0_0"
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "top_level_axis_data_fifo_0_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "count_buffer_0": {
        "vlnv": "xilinx.com:module_ref:count_buffer:1.0",
        "xci_name": "top_level_count_buffer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "count_buffer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "top_level_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "top_level_usp_rf_data_converter_0_0_clk_dac0",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s_axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axis_resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "top_level_usp_rf_data_converter_0_0_clk_dac0",
                "value_src": "default_prop"
              }
            }
          },
          "s_axis_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "top_level_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "gpio_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "gpio_trigger_breakin_0": {
        "vlnv": "xilinx.com:module_ref:gpio_trigger_breakin:1.0",
        "xci_name": "top_level_gpio_trigger_breakin_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gpio_trigger_breakin",
          "boundary_crc": "0x0"
        },
        "ports": {
          "trigger_in": {
            "direction": "I"
          },
          "gpio_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "trigger_buffer_0": {
        "vlnv": "xilinx.com:module_ref:trigger_buffer:1.0",
        "xci_name": "top_level_trigger_buffer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "trigger_buffer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "top_level_usp_rf_data_converter_0_0_clk_dac0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "trigger_in": {
            "direction": "I"
          },
          "pipeline_active_in_0": {
            "direction": "I"
          },
          "pipeline_active_in_1": {
            "direction": "I"
          },
          "pipeline_active_in_2": {
            "direction": "I"
          },
          "pipeline_active_in_3": {
            "direction": "I"
          },
          "trigger_out": {
            "direction": "O"
          }
        }
      },
      "rfsoc_data_pipeline_0": {
        "vlnv": "xilinx.com:user:rfsoc_data_pipeline:1.0",
        "xci_name": "top_level_rfsoc_data_pipeline_0_0"
      },
      "rfsoc_data_pipeline_1": {
        "vlnv": "xilinx.com:user:rfsoc_data_pipeline:1.0",
        "xci_name": "top_level_rfsoc_data_pipeline_1_0"
      },
      "rfsoc_data_pipeline_2": {
        "vlnv": "xilinx.com:user:rfsoc_data_pipeline:1.0",
        "xci_name": "top_level_rfsoc_data_pipeline_2_0"
      },
      "rfsoc_data_pipeline_3": {
        "vlnv": "xilinx.com:user:rfsoc_data_pipeline:1.0",
        "xci_name": "top_level_rfsoc_data_pipeline_3_0"
      },
      "gpio_buffer_0": {
        "vlnv": "xilinx.com:module_ref:gpio_buffer:1.0",
        "xci_name": "top_level_gpio_buffer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gpio_buffer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "250000000"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "gpio_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "gpio_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axis_data_fifo_1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "top_level_axis_data_fifo_1_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      },
      "locking_sr_0": {
        "vlnv": "xilinx.com:module_ref:locking_sr:1.0",
        "xci_name": "top_level_locking_sr_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "locking_sr",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rf_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rf_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "top_level_usp_rf_data_converter_0_0_clk_dac0",
                "value_src": "default_prop"
              }
            }
          },
          "rf_reset": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ch0": {
            "direction": "O"
          },
          "ch1": {
            "direction": "O"
          },
          "ch2": {
            "direction": "O"
          },
          "ch3": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_M0_AXIS": {
        "interface_ports": [
          "microblaze_0/M0_AXIS",
          "rfsoc_data_pipeline_0/S_AXIS_0"
        ]
      },
      "dac0_clk_1": {
        "interface_ports": [
          "dac0_clk",
          "usp_rf_data_converter_0/dac0_clk"
        ]
      },
      "rfsoc_data_pipeline_0_m_axis_0": {
        "interface_ports": [
          "rfsoc_data_pipeline_0/m_axis_0",
          "usp_rf_data_converter_0/s00_axis"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "usp_rf_data_converter_0_vout01": {
        "interface_ports": [
          "vout01",
          "usp_rf_data_converter_0/vout01"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_M3_AXIS": {
        "interface_ports": [
          "microblaze_0/M3_AXIS",
          "rfsoc_data_pipeline_3/S_AXIS_0"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0/sysref_in"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "diff_clock_rtl_1": {
        "interface_ports": [
          "diff_clock_rtl",
          "clk_wiz_1/CLK_IN1_D"
        ]
      },
      "usp_rf_data_converter_0_vout02": {
        "interface_ports": [
          "vout02",
          "usp_rf_data_converter_0/vout02"
        ]
      },
      "microblaze_0_mdm_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "mdm_1/S_AXI"
        ]
      },
      "rfsoc_data_pipeline_3_m_axis_0": {
        "interface_ports": [
          "rfsoc_data_pipeline_3/m_axis_0",
          "usp_rf_data_converter_0/s03_axis"
        ]
      },
      "usp_rf_data_converter_0_vout03": {
        "interface_ports": [
          "vout03",
          "usp_rf_data_converter_0/vout03"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_M1_AXIS": {
        "interface_ports": [
          "microblaze_0/M1_AXIS",
          "rfsoc_data_pipeline_1/S_AXIS_0"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "count_buffer_0/s_axis"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "rfsoc_data_pipeline_2_m_axis_0": {
        "interface_ports": [
          "rfsoc_data_pipeline_2/m_axis_0",
          "usp_rf_data_converter_0/s02_axis"
        ]
      },
      "microblaze_0_M2_AXIS": {
        "interface_ports": [
          "microblaze_0/M2_AXIS",
          "rfsoc_data_pipeline_2/S_AXIS_0"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "usp_rf_data_converter_0_vout00": {
        "interface_ports": [
          "vout00",
          "usp_rf_data_converter_0/vout00"
        ]
      },
      "rfsoc_data_pipeline_1_m_axis_0": {
        "interface_ports": [
          "rfsoc_data_pipeline_1/m_axis_0",
          "usp_rf_data_converter_0/s01_axis"
        ]
      },
      "count_buffer_0_m_axis": {
        "interface_ports": [
          "count_buffer_0/m_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "usp_rf_data_converter_0/s_axi"
        ]
      },
      "gpio_buffer_0_m_axis": {
        "interface_ports": [
          "gpio_buffer_0/m_axis",
          "axis_data_fifo_1/S_AXIS"
        ]
      },
      "axis_data_fifo_1_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_1/M_AXIS",
          "gpio_buffer_0/s_axis"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_local_memory/LMB_Clk",
          "mdm_1/S_AXI_ACLK",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M02_ACLK",
          "usp_rf_data_converter_0/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "axis_data_fifo_0/s_axis_aclk",
          "count_buffer_0/m_axis_clk",
          "rfsoc_data_pipeline_0/microblaze_clk",
          "rfsoc_data_pipeline_1/microblaze_clk",
          "rfsoc_data_pipeline_2/microblaze_clk",
          "rfsoc_data_pipeline_3/microblaze_clk",
          "axis_data_fifo_1/s_axis_aclk"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "mdm_1/S_AXI_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M02_ARESETN",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "axis_data_fifo_0/s_axis_aresetn",
          "rfsoc_data_pipeline_0/microblaze_resetn",
          "rfsoc_data_pipeline_1/microblaze_resetn",
          "rfsoc_data_pipeline_2/microblaze_resetn",
          "rfsoc_data_pipeline_3/microblaze_resetn",
          "axis_data_fifo_1/s_axis_aresetn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst",
          "clk_wiz_1/reset",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "rx_0_1": {
        "ports": [
          "rx_0",
          "axi_uartlite_0/rx"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "tx_0"
        ]
      },
      "ext_trigger_0_0_1": {
        "ports": [
          "ext_trigger_0_0",
          "gpio_trigger_breakin_0/trigger_in",
          "trigger_buffer_0/trigger_in"
        ]
      },
      "Net": {
        "ports": [
          "axi_gpio_0/gpio2_io_o",
          "rfsoc_data_pipeline_0/gpio_in",
          "rfsoc_data_pipeline_1/gpio_in",
          "rfsoc_data_pipeline_2/gpio_in",
          "rfsoc_data_pipeline_3/gpio_in",
          "gpio_buffer_0/gpio_in"
        ]
      },
      "Net3": {
        "ports": [
          "usp_rf_data_converter_0/clk_dac0",
          "usp_rf_data_converter_0/s0_axis_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "axis_data_fifo_0/m_axis_aclk",
          "count_buffer_0/s_axis_clk",
          "trigger_buffer_0/clk",
          "rfsoc_data_pipeline_0/rf_clock",
          "rfsoc_data_pipeline_1/rf_clock",
          "rfsoc_data_pipeline_2/rf_clock",
          "rfsoc_data_pipeline_3/rf_clock",
          "axis_data_fifo_1/m_axis_aclk",
          "locking_sr_0/rf_clk"
        ]
      },
      "Net4": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "usp_rf_data_converter_0/s0_axis_aresetn",
          "count_buffer_0/s_axis_resetn",
          "trigger_buffer_0/reset",
          "rfsoc_data_pipeline_0/rf_resetn",
          "rfsoc_data_pipeline_1/rf_resetn",
          "rfsoc_data_pipeline_2/rf_resetn",
          "rfsoc_data_pipeline_3/rf_resetn",
          "locking_sr_0/rf_reset"
        ]
      },
      "shift_register_0_data_out": {
        "ports": [
          "count_buffer_0/gpio_out",
          "rfsoc_data_pipeline_0/count_val_in_0",
          "rfsoc_data_pipeline_1/count_val_in_0",
          "rfsoc_data_pipeline_2/count_val_in_0",
          "rfsoc_data_pipeline_3/count_val_in_0"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "count_buffer_0/gpio_in"
        ]
      },
      "gpio_trigger_breakin_0_gpio_out": {
        "ports": [
          "gpio_trigger_breakin_0/gpio_out",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "trigger_buffer_0_trigger_out": {
        "ports": [
          "trigger_buffer_0/trigger_out",
          "rfsoc_data_pipeline_0/ext_trigger_0",
          "rfsoc_data_pipeline_1/ext_trigger_0",
          "rfsoc_data_pipeline_2/ext_trigger_0",
          "rfsoc_data_pipeline_3/ext_trigger_0"
        ]
      },
      "rfsoc_data_pipeline_1_pipeline_active": {
        "ports": [
          "rfsoc_data_pipeline_1/pipeline_active",
          "trigger_buffer_0/pipeline_active_in_1"
        ]
      },
      "rfsoc_data_pipeline_0_pipeline_active": {
        "ports": [
          "rfsoc_data_pipeline_0/pipeline_active",
          "trigger_buffer_0/pipeline_active_in_0"
        ]
      },
      "rfsoc_data_pipeline_2_pipeline_active": {
        "ports": [
          "rfsoc_data_pipeline_2/pipeline_active",
          "trigger_buffer_0/pipeline_active_in_2"
        ]
      },
      "rfsoc_data_pipeline_3_pipeline_active": {
        "ports": [
          "rfsoc_data_pipeline_3/pipeline_active",
          "trigger_buffer_0/pipeline_active_in_3"
        ]
      },
      "gpio_buffer_0_gpio_out": {
        "ports": [
          "gpio_buffer_0/gpio_out",
          "locking_sr_0/gpio_in"
        ]
      },
      "locking_sr_0_ch0": {
        "ports": [
          "locking_sr_0/ch0",
          "rfsoc_data_pipeline_0/is_locking"
        ]
      },
      "locking_sr_0_ch1": {
        "ports": [
          "locking_sr_0/ch1",
          "rfsoc_data_pipeline_1/is_locking"
        ]
      },
      "locking_sr_0_ch2": {
        "ports": [
          "locking_sr_0/ch2",
          "rfsoc_data_pipeline_2/is_locking"
        ]
      },
      "locking_sr_0_ch3": {
        "ports": [
          "locking_sr_0/ch3",
          "rfsoc_data_pipeline_3/is_locking"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x44A00000",
                "range": "256K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}