$date
	Mon Nov 04 21:11:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_testbench $end
$var wire 32 ! result [31:0] $end
$var reg 32 " operandA [31:0] $end
$var reg 32 # operandB [31:0] $end
$var reg 4 $ operation [3:0] $end
$scope module dut $end
$var wire 32 % operandA [31:0] $end
$var wire 32 & operandB [31:0] $end
$var wire 4 ' operation [3:0] $end
$var reg 32 ( result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 (
b0 '
b11 &
b101 %
b0 $
b11 #
b101 "
b1000 !
$end
#10
b10 !
b10 (
b1000 $
b1000 '
#20
b1111000000000000 !
b1111000000000000 (
b111 $
b111 '
b1111111100000000 #
b1111111100000000 &
b1111000011110000 "
b1111000011110000 %
#30
b1111111111111111 !
b1111111111111111 (
b110 $
b110 '
b111100001111 #
b111100001111 &
#40
b111100001111 !
b111100001111 (
b100 $
b100 '
b1111000011110000 #
b1111000011110000 &
b1111111111111111 "
b1111111111111111 %
#50
b100 !
b100 (
b1 $
b1 '
b10 #
b10 &
b1 "
b1 %
#60
b101 $
b101 '
b1 #
b1 &
b1000 "
b1000 %
#70
b1000000000000000000000000000000 !
b1000000000000000000000000000000 (
b1101 $
b1101 '
b10000000000000000000000000000000 "
b10000000000000000000000000000000 %
#80
b100 !
b100 (
b10 $
b10 '
b10 #
b10 &
b1 "
b1 %
#90
b1 !
b1 (
b11 $
b11 '
b1 #
b1 &
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#100
b101 !
b101 (
b1111 $
b1111 '
b11 #
b11 &
b101 "
b101 %
#110
