/-
Copyright (c) 2026 Pierre Senellart. All rights reserved.
Released under Apache 2.0 license as described in the file LICENSE.
Authors: Pierre Senellart
-/
import DescriptiveComplexity.Problems.Wide.RegChannel
import DescriptiveComplexity.Problems.Wide.Tape


-- @@ L9-24 verbatim
/-!
# Starting a run at the register channel

The two machines an instance describes – `DescriptiveComplexity.wideData` and
`DescriptiveComplexity.wideRegData` – differ in one field, the channel, and it
is read nowhere but in the *initial tape*: a step reads the transitions, the
order and the positions and nothing else. So every run lemma of the library
transfers by definition (`wideRegData_step`, `wideRegData_reachesIn`), and what
has to be redone is the pair of statements at the two ends of a run.

They are the segment channel's own with two changes: the cell of `x` is
`wmRegSeg x`, and only the elements that *carry* input have one. Where the
segment channel says “every cell holds its element's symbol, every other
address is blank”, the register channel says the same of the elements it writes
for, and an address that is nobody's cell is blank as before.
-/


-- @@ L26-26 verbatim
namespace DescriptiveComplexity


-- @@ L28-28 verbatim
open FirstOrder


-- @@ L30-30 verbatim
open Language Structure


-- @@ L32-32 verbatim
section RegRun


-- @@ L34-34 verbatim
variable {A : Type} [Language.wide.Structure A]


-- @@ L36-39 verbatim
/-- **The two machines take the same steps**: a step reads the transitions, the
order and the positions, and the channel is none of those. -/
theorem wideRegData_step (c c' : Config (WPoint A)) :
    (wideRegData A).Step c c' ↔ (wideData A).Step c c' := Iff.rfl


-- @@ L41-50 verbatim
/-- **And so they take the same runs.** -/
theorem wideRegData_stepsIn : ∀ (n : ℕ) (c c' : Config (WPoint A)),
    (wideRegData A).StepsIn n c c' ↔ (wideData A).StepsIn n c c'
  | 0, _, _ => Iff.rfl
  | n + 1, c, c' => by
    constructor
    · rintro ⟨d, hs, hr⟩
      exact ⟨d, hs, (wideRegData_stepsIn n d c').mp hr⟩
    · rintro ⟨d, hs, hr⟩
      exact ⟨d, hs, (wideRegData_stepsIn n d c').mpr hr⟩


-- @@ L52-55 verbatim
/-- **And the same bounded runs.** -/
theorem wideRegData_reachesIn (n : ℕ) (c c' : Config (WPoint A)) :
    (wideRegData A).ReachesIn n c c' ↔ (wideData A).ReachesIn n c c' :=
  exists_congr fun k => and_congr_right fun _ => wideRegData_stepsIn k c c'


-- @@ L57-60 verbatim
/-- **A register cell starts holding its element's symbol.** -/
theorem initTape_wmRegSeg {x a : A} (hinp : WMInp x a) :
    (wideRegData A).InitTape (Sum.inl (wmRegSeg x)) (Sum.inr a) :=
  Or.inl ⟨x, wmRegSeg_self x, hinp⟩


-- @@ L62-73 verbatim
/-- **Every other address starts blank**: one that is no writing element's
cell. -/
theorem initTape_of_not_wmRegSeg {s : A → Prop}
    (hno : ∀ x y : A, WMRegSeg s x → ¬WMInp x y) (a : WPoint A) :
    (wideRegData A).InitTape (Sum.inl s) a ↔ (wideRegData A).Blank a := by
  have hinp : ∀ b : WPoint A, ¬(wideRegData A).Inp (Sum.inl s) b := by
    rintro (t | y)
    · exact fun hc => hc
    · rintro ⟨x, hd, hi⟩
      exact hno x y hd hi
  exact ⟨fun hc => hc.elim (fun hc' => absurd hc' (hinp a)) fun hc' => hc'.2,
    fun hc => Or.inr ⟨hinp, hc⟩⟩


-- @@ L75-94 verbatim
/-- **The initial tape at the register channel**: the symbol of `x` at the cell
of `x` for every element the channel writes for, the blank at every address that
is no such element's cell. -/
theorem initTape_of_marksReg {b : A} (hb : WMBlank b) {sym : A → A}
    (hinp : ∀ x : A, WMHasInp x → WMInp x (sym x)) {tp : WPoint A → WPoint A}
    (hmark : ∀ x : A, WMHasInp x → tp (Sum.inl (wmRegSeg x)) = Sum.inr (sym x))
    (hrest : ∀ p : WPoint A, (∀ x : A, WMHasInp x → p ≠ Sum.inl (wmRegSeg x)) →
      tp p = Sum.inr b) :
    ∀ p, (wideRegData A).InitTape p (tp p) := by
  classical
  rintro (s | y)
  · by_cases hex : ∃ x : A, WMHasInp x ∧ s = wmRegSeg x
    · obtain ⟨x, hx, rfl⟩ := hex
      rw [hmark x hx]
      exact initTape_wmRegSeg (hinp x hx)
    · rw [hrest _ fun x hx hc => hex ⟨x, hx, Sum.inl_injective hc⟩]
      refine (initTape_of_not_wmRegSeg (fun z c hd hi => ?_) _).mpr hb
      exact hex ⟨z, ⟨c, hi⟩, (wmRegSeg_iff_eq _ z).mp hd⟩
  · rw [hrest _ fun x _ hc => Sum.inl_ne_inr hc.symm]
    exact Or.inr ⟨fun c hc => hc, hb⟩


-- @@ L96-96 verbatim
variable [Finite A]


-- @@ L98-133 verbatim
/-- **The promise of the register-channel machine is the same promise about the
instance**: a linear order, a functional input and a unique blank. The channel
enters only through the functionality of the input, and there two elements with
the same cell that both carry input are equal. -/
theorem wideRegData_wellFormed_iff : (wideRegData A).WellFormed ↔ WideWF A := by
  constructor
  · rintro ⟨hlin, -, hinp, ⟨b, hb⟩, huniq⟩
    have h1 : IsLinOrd (WMLe (A := A)) :=
      ⟨fun x => hlin.1 (Sum.inr x),
        fun x y z h1 h2 => hlin.2.1 (Sum.inr x) (Sum.inr y) (Sum.inr z) h1 h2,
        fun x y h1 h2 => Sum.inr_injective (hlin.2.2.1 (Sum.inr x) (Sum.inr y) h1 h2),
        fun x y => hlin.2.2.2 (Sum.inr x) (Sum.inr y)⟩
    refine ⟨h1, fun x a c ha hc => ?_, ?_, fun a c ha hc => ?_⟩
    · exact Sum.inr_injective (hinp (Sum.inl (wmRegSeg x)) (Sum.inr a) (Sum.inr c)
        ⟨x, wmRegSeg_self x, ha⟩ ⟨x, wmRegSeg_self x, hc⟩)
    · match b with
      | Sum.inl s => exact False.elim hb
      | Sum.inr y => exact ⟨y, hb⟩
    · exact Sum.inr_injective (huniq (Sum.inr a) (Sum.inr c) ha hc)
  · rintro ⟨hlin, hinp, ⟨b, hb⟩, huniq⟩
    refine ⟨isLinOrd_wpLe hlin, ⟨Sum.inl fun _ => False, trivial⟩, ?_, ⟨Sum.inr b, hb⟩, ?_⟩
    · rintro (s | x) (a | a) (c | c) h1 h2 <;>
        first
          | exact False.elim h1
          | exact False.elim h2
          | skip
      obtain ⟨u, hu, hau⟩ := h1
      obtain ⟨v, hv, hcv⟩ := h2
      have huv : u = v := wmRegSeg_injOn hlin ⟨a, hau⟩ ⟨c, hcv⟩
        (((wmRegSeg_iff_eq s u).mp hu).symm.trans ((wmRegSeg_iff_eq s v).mp hv))
      exact congrArg Sum.inr (hinp u a c hau (huv ▸ hcv))
    · rintro (s | x) (t | y) h1 h2 <;>
        first
          | exact False.elim h1
          | exact False.elim h2
          | exact congrArg Sum.inr (huniq x y h1 h2)


-- @@ L135-146 verbatim
/-- **The initial configuration at the register channel**: a start state, the
head on the empty address – which is no register's cell, a register's cell
holding its own element – and the marked tape. -/
theorem isInit_wideReg_marks (h : IsLinOrd (WMLe (A := A))) {b : A} (hb : WMBlank b)
    {sym : A → A} (hinp : ∀ x : A, WMHasInp x → WMInp x (sym x))
    {tp : WPoint A → WPoint A}
    (hmark : ∀ x : A, WMHasInp x → tp (Sum.inl (wmRegSeg x)) = Sum.inr (sym x))
    (hrest : ∀ p : WPoint A, (∀ x : A, WMHasInp x → p ≠ Sum.inl (wmRegSeg x)) →
      tp p = Sum.inr b)
    {q₀ : A} (hq : WMStart q₀) :
    (wideRegData A).IsInit ⟨Sum.inr q₀, Sum.inl fun _ => False, tp⟩ :=
  ⟨hq, minPos_wpLe h, initTape_of_marksReg hb hinp hmark hrest⟩


-- @@ L148-162 verbatim
/-- **The initial configuration of a program at the register channel**, its tape
given as a function of the addresses. -/
theorem isInit_wideRegTape (h : IsLinOrd (WMLe (A := A))) {b : A} (hb : WMBlank b)
    {sym : A → A} (hinp : ∀ x : A, WMHasInp x → WMInp x (sym x)) {f : (A → Prop) → A}
    (hmark : ∀ x : A, WMHasInp x → f (wmRegSeg x) = sym x)
    (hrest : ∀ s : A → Prop, (∀ x : A, WMHasInp x → s ≠ wmRegSeg x) → f s = b)
    {q₀ : A} (hq : WMStart q₀) :
    (wideRegData A).IsInit ⟨Sum.inr q₀, Sum.inl fun _ => False, wideTape f b⟩ :=
  isInit_wideReg_marks h hb hinp (fun x hx => congrArg Sum.inr (hmark x hx))
    (fun p hp => by
      match p with
      | Sum.inl s =>
        exact congrArg Sum.inr (hrest s fun x hx hc => hp x hx (congrArg Sum.inl hc))
      | Sum.inr _ => rfl)
    hq


-- @@ L164-181 verbatim
/-- **A program at the register channel accepts on its clock**: it starts as
`isInit_wideRegTape` says, runs for fewer steps than there are addresses, and
ends in an accepting state. -/
theorem accepts_of_wideRegTape (h : IsLinOrd (WMLe (A := A))) {b : A} (hb : WMBlank b)
    {sym : A → A} (hinp : ∀ x : A, WMHasInp x → WMInp x (sym x)) {f : (A → Prop) → A}
    (hmark : ∀ x : A, WMHasInp x → f (wmRegSeg x) = sym x)
    (hrest : ∀ s : A → Prop, (∀ x : A, WMHasInp x → s ≠ wmRegSeg x) → f s = b)
    {q₀ : A} (hq : WMStart q₀) {n : ℕ} {c : Config (WPoint A)}
    (hreach : (wideData A).ReachesIn n
      ⟨Sum.inr q₀, Sum.inl fun _ => False, wideTape f b⟩ c)
    (hlt : n < Nat.card {p : WPoint A // (wideData A).Posn p})
    {qa : A} (hstate : c.state = Sum.inr qa) (hacc : WMAcc qa) :
    (wideRegData A).Accepts := by
  refine TMData.accepts_of_reachesIn (isInit_wideRegTape h hb hinp hmark hrest hq)
    ((wideRegData_reachesIn n _ _).mpr hreach) hlt ?_
  change wpMark WMAcc c.state
  rw [hstate]
  exact hacc


-- @@ L183-195 verbatim
/-- **The same, with the budget compared against `2 ^ n`.** -/
theorem accepts_of_wideRegTape_lt_two_pow (h : IsLinOrd (WMLe (A := A))) {b : A}
    (hb : WMBlank b) {sym : A → A} (hinp : ∀ x : A, WMHasInp x → WMInp x (sym x))
    {f : (A → Prop) → A} (hmark : ∀ x : A, WMHasInp x → f (wmRegSeg x) = sym x)
    (hrest : ∀ s : A → Prop, (∀ x : A, WMHasInp x → s ≠ wmRegSeg x) → f s = b)
    {q₀ : A} (hq : WMStart q₀) {n : ℕ} {c : Config (WPoint A)}
    (hreach : (wideData A).ReachesIn n
      ⟨Sum.inr q₀, Sum.inl fun _ => False, wideTape f b⟩ c)
    (hlt : n < 2 ^ Nat.card A)
    {qa : A} (hstate : c.state = Sum.inr qa) (hacc : WMAcc qa) :
    (wideRegData A).Accepts :=
  accepts_of_wideRegTape h hb hinp hmark hrest hq hreach
    (by rw [card_wideAddr]; exact hlt) hstate hacc


-- @@ L197-197 verbatim
end RegRun


-- @@ L199-199 verbatim
end DescriptiveComplexity
