/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\operators\T_slice_2.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\testing.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_slice_2.h"
#include "T_slice_2-protos.c"

static attr_value_t get_runtest(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v3_value UNUSED ;
    memset((void *)&v3_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v6_value, 0, sizeof(attr_value_t ));
        {
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            attr_value_t v8_value UNUSED ;
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            memset((void *)&v8_value, 0, sizeof(attr_value_t ));
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            {
                bool v9_result UNUSED  = 1;
                {
                    #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                    bool v10_ok UNUSED  = 0;
                    #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                    {
                        uint32 v11_x UNUSED  = 0xff345678U;
                        uint8 v11_u1 UNUSED  = 0;
                        uint8 v11_u2 UNUSED  = 0;
                        uint8 v11_u8 UNUSED  = 0;
                        uint16 v11_u16 UNUSED  = 0;
                        uint32 v11_u32 UNUSED  = 0;
                        uint32 v11_ua32[1] UNUSED ;
                        #line 45 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        memset((void *)&v11_ua32, 0, sizeof(uint32 [1]));
                        int8 v11_s1 UNUSED  = 0;
                        int8 v11_s2 UNUSED  = 0;
                        int8 v11_s4 UNUSED  = 0;
                        int8 v11_s8 UNUSED  = 0;
                        int32 v11_s32 UNUSED  = 0;
                        u16_s v11_s UNUSED ;
                        #line 51 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        memset((void *)&v11_s, 0, sizeof(u16_s ));
                        #line 53 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v10_ok = 1;
                        #line 55 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s2 = 3;
                        {
                            #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v12_val1 UNUSED  = v11_s2;
                            #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v12_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v12_newok UNUSED  = 0;
                            if (v12_val1 == (3))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v12_val1, 3ULL);
                                v12_newok = v12_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v12_val1, 3ULL);
                                v12_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v12_newok;
                            #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 59 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s8 = 255;
                        {
                            #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v16_val1 UNUSED  = v11_s8;
                            #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v16_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v16_newok UNUSED  = 0;
                            if (v16_val1 == (-1))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v16_val1, 0xffffffffffffffffULL);
                                v16_newok = v16_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v16_val1, 0xffffffffffffffffULL);
                                v16_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v16_newok;
                            #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u1 = (uint8 )(v11_x >> 31 & 1);
                        {
                            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v20_val1 UNUSED  = v11_u1;
                            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v20_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v20_newok UNUSED  = 0;
                            if (v20_val1 == (1))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v20_val1, 1ULL);
                                v20_newok = v20_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v20_val1, 1ULL);
                                v20_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v20_newok;
                            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 66 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u1 = (uint8 )((uint8 )(v11_x >> 28 & 1));
                        {
                            #line 67 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v24_val1 UNUSED  = v11_u1;
                            #line 67 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v24_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v24_newok UNUSED  = 0;
                            if (v24_val1 == (1))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v24_val1, 1ULL);
                                v24_newok = v24_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v24_val1, 1ULL);
                                v24_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v24_newok;
                            #line 67 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s1 = (uint8 )(v11_x >> 31 & 1);
                        {
                            #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v28_val1 UNUSED  = v11_s1;
                            #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v28_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v28_newok UNUSED  = 0;
                            if (v28_val1 == (1))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v28_val1, 1ULL);
                                v28_newok = v28_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v28_val1, 1ULL);
                                v28_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v28_newok;
                            #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 73 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s1 = (uint8 )((uint8 )(v11_x >> 28 & 1));
                        {
                            #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v32_val1 UNUSED  = v11_s1;
                            #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v32_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v32_newok UNUSED  = 0;
                            if (v32_val1 == (1))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v32_val1, 1ULL);
                                v32_newok = v32_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v32_val1, 1ULL);
                                v32_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v32_newok;
                            #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 77 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s4 = (uint8 )(v11_x >> 3 & 15);
                        {
                            #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v36_val1 UNUSED  = v11_s4;
                            #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v36_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v36_newok UNUSED  = 0;
                            if (v36_val1 == (15))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v36_val1, 15ULL);
                                v36_newok = v36_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v36_val1, 15ULL);
                                v36_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v36_newok;
                            #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s4 = (uint8 )(v11_x >> 2 & 15);
                        {
                            #line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v40_val1 UNUSED  = v11_s4;
                            #line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v40_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v40_newok UNUSED  = 0;
                            if (v40_val1 == (14))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v40_val1, 14ULL);
                                v40_newok = v40_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v40_val1, 14ULL);
                                v40_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v40_newok;
                            #line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s8 = (uint8 )(v11_x >> 24 & 255);
                        {
                            #line 86 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            int8 v44_val1 UNUSED  = v11_s8;
                            #line 86 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v44_ok UNUSED  = v10_ok;
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v44_newok UNUSED  = 0;
                            if (v44_val1 == (-1))
                            #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld == %lld", (uint64 )v44_val1, 0xffffffffffffffffULL);
                                v44_newok = v44_ok;
                            }
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%lld != %lld", (uint64 )v44_val1, 0xffffffffffffffffULL);
                                v44_newok = 0;
                            }
                            #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v44_newok;
                            #line 86 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 88 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u32 = 0x12345678;
                        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = (uint16 )(v11_u32 >> 4 & 0xfff);
                        {
                            #line 91 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v48_val1 UNUSED  = v11_u16;
                            #line 91 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v48_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v48_newok UNUSED  = 0;
                            if (v48_val1 == (0x567))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v48_val1, 0x567ULL);
                                v48_newok = v48_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v48_val1, 0x567ULL);
                                v48_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v48_newok;
                            #line 91 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = (uint16 )(v11_u32 >> 4 & 0xfff);
                        {
                            #line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v52_val1 UNUSED  = v11_u16;
                            #line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v52_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v52_newok UNUSED  = 0;
                            if (v52_val1 == (0x567))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v52_val1, 0x567ULL);
                                v52_newok = v52_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v52_val1, 0x567ULL);
                                v52_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v52_newok;
                            #line 94 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = (uint16 )(v11_u32 >> 16 & 0xfff);
                        {
                            #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v56_val1 UNUSED  = v11_u16;
                            #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v56_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v56_newok UNUSED  = 0;
                            if (v56_val1 == (0x234))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v56_val1, 0x234ULL);
                                v56_newok = v56_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v56_val1, 0x234ULL);
                                v56_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v56_newok;
                            #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = (uint16 )((uint16 )v11_u32 & 0xfff);
                        {
                            #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v60_val1 UNUSED  = v11_u16;
                            #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v60_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v60_newok UNUSED  = 0;
                            if (v60_val1 == (0x678))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v60_val1, 0x678ULL);
                                v60_newok = v60_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v60_val1, 0x678ULL);
                                v60_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v60_newok;
                            #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = (uint16 )((uint64 )v11_u32 >> 20 & 0xfff);
                        {
                            #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v64_val1 UNUSED  = v11_u16;
                            #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v64_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v64_newok UNUSED  = 0;
                            if (v64_val1 == (0x123))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v64_val1, 0x123ULL);
                                v64_newok = v64_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v64_val1, 0x123ULL);
                                v64_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v64_newok;
                            #line 103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u16 = 0x1234;
                        #line 107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u8 = (uint8 )(v11_u16 >> 8 & 255);
                        {
                            #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v68_val1 UNUSED  = v11_u8;
                            #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v68_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v68_newok UNUSED  = 0;
                            if (v68_val1 == (18))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v68_val1, 18ULL);
                                v68_newok = v68_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v68_val1, 18ULL);
                                v68_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v68_newok;
                            #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 110 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_ua32[0] = 0x12345678;
                        v11_u8 = (uint8 )((uint8 )(v11_ua32[0] & 255));
                        {
                            #line 112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v72_val1 UNUSED  = v11_u8;
                            #line 112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v72_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v72_newok UNUSED  = 0;
                            if (v72_val1 == (120))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v72_val1, 120ULL);
                                v72_newok = v72_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v72_val1, 120ULL);
                                v72_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v72_newok;
                            #line 112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_s.u16 = 0;
                        v11_s.u16 = DML_combine_bits(v11_s.u16, 0x1200, 0xff00);
                        v11_s.u16 = DML_combine_bits(v11_s.u16, 52, 255);
                        {
                            #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint16 v76_val1 UNUSED  = v11_s.u16;
                            #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v76_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v76_newok UNUSED  = 0;
                            if (v76_val1 == (0x1234))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v76_val1, 0x1234ULL);
                                v76_newok = v76_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v76_val1, 0x1234ULL);
                                v76_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v76_newok;
                            #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        v11_u8 = (uint8 )(v11_s.u16 >> 8 & 255);
                        {
                            #line 120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v80_val1 UNUSED  = v11_u8;
                            #line 120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v80_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v80_newok UNUSED  = 0;
                            if (v80_val1 == (18))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v80_val1, 18ULL);
                                v80_newok = v80_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v80_val1, 18ULL);
                                v80_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v80_newok;
                            #line 120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        uint32 v11_bf UNUSED  = 0x12345678;
                        v11_u8 = (uint8 )(v11_bf >> 24 & 255);
                        {
                            #line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            uint8 v84_val1 UNUSED  = v11_u8;
                            #line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v84_ok UNUSED  = v10_ok;
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            bool v84_newok UNUSED  = 0;
                            if (v84_val1 == (18))
                            #line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu == %llu", (uint64 )v84_val1, 18ULL);
                                v84_newok = v84_ok;
                            }
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            else
                            #line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            {
                                SIM_LOG_INFO(1, &_dev->obj, 0, "%llu != %llu", (uint64 )v84_val1, 18ULL);
                                v84_newok = 0;
                            }
                            #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                            v10_ok = v84_newok;
                            #line 124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        }
                        #line 126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        _dev->d = DML_combine_bits(_dev->d, 0x800, 0x800);
                        v10_ok = v10_ok && ((uint8 )((uint8 )(_dev->d >> 11 & 1))) == 1;
                        #line 129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                        _dev->d = DML_combine_bits(_dev->d, 0x400, 0x400);
                        v10_ok = v10_ok && ((uint8 )((uint8 )(_dev->d >> 11 & 1))) == 1;
                    }
                    #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\operators\\\\T_slice_2.dml"
                    v9_result = v10_ok;
                    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
                }
                v8_value = SIM_make_attr_boolean(v9_result);
            }
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            v6_value = v8_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3_value = v6_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 651 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"
    _val0 = v3_value;
    return _val0;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[2] UNUSED = {
    {"dev", NULL, 0, 1},
    {"runtest", NULL, 0, 2}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[2] UNUSED = {(&_tr__dev__object), (&_tr_runtest__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 735 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 738 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 777 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\operators\\slice_2\\T_slice_2.c"

conf_class_t *
_initialize_T_slice_2(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _DML_register_attribute(class, "runtest", get_runtest, NULL, 0, NULL, Sim_Attr_Pseudo|Sim_Attr_Internal, "b", "Undocumented");

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_runtest__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 2; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}

