Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar 31 17:16:05 2025
| Host         : MUGEN running 64-bit major release  (build 9200)
| Command      : report_methodology -file parser_wrapper_methodology_drc_routed.rpt -pb parser_wrapper_methodology_drc_routed.pb -rpx parser_wrapper_methodology_drc_routed.rpx
| Design       : parser_wrapper
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell parser_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) parser_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on echo[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on echo[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on echo[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on echo[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on echo[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on echo[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on echo[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on echo[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on echo[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on echo[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on echo[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on echo[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on pwm_pan relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pwm_tilt relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on trig relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>


