13:52:27 INFO  : Platform repository initialization has completed.
13:52:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\benfetima\Desktop\DID\LCD\VITIS24\temp_xsdb_launch_script.tcl
13:52:27 INFO  : Registering command handlers for Vitis TCF services
13:52:29 INFO  : XSCT server has started successfully.
13:52:30 INFO  : plnx-install-location is set to ''
13:52:30 INFO  : Successfully done setting XSCT server connection channel  
13:52:30 INFO  : Successfully done query RDI_DATADIR 
13:52:30 INFO  : Successfully done setting workspace for the tool. 
13:52:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:52:50 INFO  : Result from executing command 'getPlatforms': 
13:52:50 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:52:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:52:53 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:53:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:53:23 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:53:24 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
13:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:36 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
13:53:36 INFO  : 'jtag frequency' command is executed.
13:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
13:53:43 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
13:53:43 INFO  : Context for processor 'microblaze_0' is selected.
13:53:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:53:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:53:44 INFO  : Context for processor 'microblaze_0' is selected.
13:53:44 INFO  : System reset is completed.
13:53:47 INFO  : 'after 3000' command is executed.
13:53:47 INFO  : Context for processor 'microblaze_0' is selected.
13:53:47 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
13:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

13:53:47 INFO  : Context for processor 'microblaze_0' is selected.
13:53:48 INFO  : 'con' command is executed.
13:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:53:48 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
14:32:42 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
14:32:48 INFO  : Disconnected from the channel tcfchan#2.
14:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:49 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
14:32:49 INFO  : 'jtag frequency' command is executed.
14:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
14:32:56 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
14:32:56 INFO  : Context for processor 'microblaze_0' is selected.
14:32:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:32:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:32:56 INFO  : Context for processor 'microblaze_0' is selected.
14:32:56 INFO  : System reset is completed.
14:32:59 INFO  : 'after 3000' command is executed.
14:32:59 INFO  : Context for processor 'microblaze_0' is selected.
14:32:59 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
14:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

14:32:59 INFO  : Context for processor 'microblaze_0' is selected.
14:33:00 INFO  : 'con' command is executed.
14:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:33:00 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
14:40:17 INFO  : Disconnected from the channel tcfchan#3.
14:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
14:40:19 INFO  : 'jtag frequency' command is executed.
14:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
14:40:26 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
14:40:26 INFO  : Context for processor 'microblaze_0' is selected.
14:40:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:40:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:40:26 INFO  : Context for processor 'microblaze_0' is selected.
14:40:26 INFO  : System reset is completed.
14:40:29 INFO  : 'after 3000' command is executed.
14:40:29 INFO  : Context for processor 'microblaze_0' is selected.
14:40:29 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
14:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

14:40:29 INFO  : Context for processor 'microblaze_0' is selected.
14:40:29 INFO  : 'con' command is executed.
14:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:40:29 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
14:46:59 INFO  : Disconnected from the channel tcfchan#4.
14:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:47:09 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:33 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
14:47:33 INFO  : 'jtag frequency' command is executed.
14:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
14:47:40 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
14:47:40 INFO  : Context for processor 'microblaze_0' is selected.
14:47:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:47:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:47:40 INFO  : Context for processor 'microblaze_0' is selected.
14:47:40 INFO  : System reset is completed.
14:47:43 INFO  : 'after 3000' command is executed.
14:47:44 INFO  : Context for processor 'microblaze_0' is selected.
14:47:44 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
14:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

14:47:44 INFO  : Context for processor 'microblaze_0' is selected.
14:47:44 INFO  : 'con' command is executed.
14:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:47:44 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
14:50:16 INFO  : Disconnected from the channel tcfchan#5.
14:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:18 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
14:50:18 INFO  : 'jtag frequency' command is executed.
14:50:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
14:50:24 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
14:50:24 INFO  : Context for processor 'microblaze_0' is selected.
14:50:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:50:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:50:25 INFO  : Context for processor 'microblaze_0' is selected.
14:50:25 INFO  : System reset is completed.
14:50:28 INFO  : 'after 3000' command is executed.
14:50:28 INFO  : Context for processor 'microblaze_0' is selected.
14:50:28 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
14:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

14:50:28 INFO  : Context for processor 'microblaze_0' is selected.
14:50:28 INFO  : 'con' command is executed.
14:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:50:28 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
14:58:56 INFO  : Disconnected from the channel tcfchan#6.
14:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
14:58:57 INFO  : 'jtag frequency' command is executed.
14:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
14:59:04 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
14:59:04 INFO  : Context for processor 'microblaze_0' is selected.
14:59:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:59:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:59:04 INFO  : Context for processor 'microblaze_0' is selected.
14:59:04 INFO  : System reset is completed.
14:59:07 INFO  : 'after 3000' command is executed.
14:59:07 INFO  : Context for processor 'microblaze_0' is selected.
14:59:07 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
14:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

14:59:07 INFO  : Context for processor 'microblaze_0' is selected.
14:59:08 INFO  : 'con' command is executed.
14:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:59:08 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:00:14 INFO  : Disconnected from the channel tcfchan#7.
15:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:00:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:00:39 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:41 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:00:42 INFO  : 'jtag frequency' command is executed.
15:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:00:48 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:00:48 INFO  : Context for processor 'microblaze_0' is selected.
15:00:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:00:48 INFO  : Context for processor 'microblaze_0' is selected.
15:00:48 INFO  : System reset is completed.
15:00:51 INFO  : 'after 3000' command is executed.
15:00:52 INFO  : Context for processor 'microblaze_0' is selected.
15:00:52 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:00:52 INFO  : Context for processor 'microblaze_0' is selected.
15:00:52 INFO  : 'con' command is executed.
15:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:00:52 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:01:33 INFO  : Disconnected from the channel tcfchan#8.
15:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:01:34 INFO  : 'jtag frequency' command is executed.
15:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:01:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
15:01:42 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
15:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:01:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
15:04:01 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:04:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:04 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:04:04 INFO  : 'jtag frequency' command is executed.
15:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:04:11 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:04:11 INFO  : Context for processor 'microblaze_0' is selected.
15:04:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:04:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:04:11 INFO  : Context for processor 'microblaze_0' is selected.
15:04:11 INFO  : System reset is completed.
15:04:14 INFO  : 'after 3000' command is executed.
15:04:14 INFO  : Context for processor 'microblaze_0' is selected.
15:04:14 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:04:15 INFO  : Context for processor 'microblaze_0' is selected.
15:04:15 INFO  : 'con' command is executed.
15:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:04:15 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:05:40 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:05:46 INFO  : Disconnected from the channel tcfchan#9.
15:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:05:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:03 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:06:03 INFO  : 'jtag frequency' command is executed.
15:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:06:10 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:06:10 INFO  : Context for processor 'microblaze_0' is selected.
15:06:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:06:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:06:10 INFO  : Context for processor 'microblaze_0' is selected.
15:06:10 INFO  : System reset is completed.
15:06:13 INFO  : 'after 3000' command is executed.
15:06:13 INFO  : Context for processor 'microblaze_0' is selected.
15:06:14 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:06:14 INFO  : Context for processor 'microblaze_0' is selected.
15:06:14 INFO  : 'con' command is executed.
15:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:06:14 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
09:24:53 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
09:25:11 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
09:25:26 INFO  : Disconnected from the channel tcfchan#10.
09:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:10 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
09:26:18 INFO  : 'jtag frequency' command is executed.
09:26:18 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
09:26:18 INFO  : 'jtag frequency' command is executed.
09:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
09:26:33 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
09:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
09:26:40 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
09:26:40 INFO  : Context for processor 'microblaze_0' is selected.
09:26:40 INFO  : Context for processor 'microblaze_0' is selected.
09:26:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:26:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:26:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:26:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:26:48 INFO  : Context for processor 'microblaze_0' is selected.
09:26:48 INFO  : Context for processor 'microblaze_0' is selected.
09:26:48 INFO  : System reset is completed.
09:26:48 INFO  : System reset is completed.
09:26:51 INFO  : 'after 3000' command is executed.
09:26:54 INFO  : 'after 3000' command is executed.
09:27:05 INFO  : Context for processor 'microblaze_0' is selected.
09:27:05 INFO  : Context for processor 'microblaze_0' is selected.
09:27:22 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
09:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

09:27:22 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
09:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

09:27:39 INFO  : Context for processor 'microblaze_0' is selected.
09:27:39 INFO  : Context for processor 'microblaze_0' is selected.
09:27:48 INFO  : 'con' command is executed.
09:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

09:27:48 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
09:27:48 ERROR : Already running
13:32:47 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
13:33:06 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
13:33:18 INFO  : Disconnected from the channel tcfchan#11.
13:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:26 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
13:33:34 INFO  : 'jtag frequency' command is executed.
13:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
13:33:49 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
13:33:49 INFO  : Context for processor 'microblaze_0' is selected.
13:33:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:33:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:33:58 INFO  : Context for processor 'microblaze_0' is selected.
13:33:58 INFO  : System reset is completed.
13:34:01 INFO  : 'after 3000' command is executed.
13:34:15 INFO  : Context for processor 'microblaze_0' is selected.
13:34:23 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
13:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

13:34:40 INFO  : Context for processor 'microblaze_0' is selected.
13:34:57 INFO  : 'con' command is executed.
13:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:34:57 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:07:34 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:07:39 INFO  : Disconnected from the channel tcfchan#12.
15:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:42 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:07:50 INFO  : 'jtag frequency' command is executed.
15:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:08:05 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:08:06 INFO  : Context for processor 'microblaze_0' is selected.
15:08:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:08:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:08:14 INFO  : Context for processor 'microblaze_0' is selected.
15:08:14 INFO  : System reset is completed.
15:08:17 INFO  : 'after 3000' command is executed.
15:08:31 INFO  : Context for processor 'microblaze_0' is selected.
15:08:37 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:08:40 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:08:57 INFO  : Context for processor 'microblaze_0' is selected.
15:09:05 INFO  : 'con' command is executed.
15:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:09:05 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:09:18 INFO  : Disconnected from the channel tcfchan#13.
15:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:31 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:09:39 INFO  : 'jtag frequency' command is executed.
15:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:09:54 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:09:54 INFO  : Context for processor 'microblaze_0' is selected.
15:10:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:10:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:03 INFO  : Context for processor 'microblaze_0' is selected.
15:10:03 INFO  : System reset is completed.
15:10:06 INFO  : 'after 3000' command is executed.
15:10:20 INFO  : Context for processor 'microblaze_0' is selected.
15:10:37 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:10:45 INFO  : Context for processor 'microblaze_0' is selected.
15:10:53 INFO  : 'con' command is executed.
15:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:53 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:55:55 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:56:15 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:56:18 INFO  : Disconnected from the channel tcfchan#14.
15:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:21 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:56:30 INFO  : 'jtag frequency' command is executed.
15:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:56:45 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:56:45 INFO  : Context for processor 'microblaze_0' is selected.
15:56:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:56:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:53 INFO  : Context for processor 'microblaze_0' is selected.
15:56:53 INFO  : System reset is completed.
15:56:56 INFO  : 'after 3000' command is executed.
15:57:10 INFO  : Context for processor 'microblaze_0' is selected.
15:57:10 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:57:19 INFO  : Context for processor 'microblaze_0' is selected.
15:57:27 INFO  : 'con' command is executed.
15:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:57:27 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:27:29 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:28:07 INFO  : Disconnected from the channel tcfchan#15.
15:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:18 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:28:35 INFO  : 'jtag frequency' command is executed.
15:28:45 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:28:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:33:49 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:34:18 INFO  : 'jtag frequency' command is executed.
15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:34:43 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:34:43 INFO  : Context for processor 'microblaze_0' is selected.
15:35:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:35:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:01 INFO  : Context for processor 'microblaze_0' is selected.
15:35:01 INFO  : System reset is completed.
15:35:04 INFO  : 'after 3000' command is executed.
15:35:37 INFO  : Context for processor 'microblaze_0' is selected.
15:35:55 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:35:55 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:36:31 INFO  : 'jtag frequency' command is executed.
15:36:31 INFO  : Context for processor 'microblaze_0' is selected.
15:36:31 INFO  : 'con' command is executed.
15:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:36:31 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:37:32 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:37:32 INFO  : Context for processor 'microblaze_0' is selected.
15:37:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:37:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:50 INFO  : Context for processor 'microblaze_0' is selected.
15:37:50 INFO  : System reset is completed.
15:37:53 INFO  : 'after 3000' command is executed.
15:38:26 INFO  : Context for processor 'microblaze_0' is selected.
15:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:02 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:39:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:39:08 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:39:38 INFO  : 'jtag frequency' command is executed.
15:39:59 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets:
  1  whole scan chain (FT_Write failed: io error)
15:40:08 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:40:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:40:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\benfetima\Desktop\DID\LCD\VITIS24\temp_xsdb_launch_script.tcl
15:40:37 INFO  : Platform repository initialization has completed.
15:40:38 INFO  : XSCT server has started successfully.
15:40:38 INFO  : Registering command handlers for Vitis TCF services
15:40:38 INFO  : Successfully done setting XSCT server connection channel  
15:40:38 INFO  : plnx-install-location is set to ''
15:40:38 INFO  : Successfully done query RDI_DATADIR 
15:40:38 INFO  : Successfully done setting workspace for the tool. 
15:40:50 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:45 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:42:02 INFO  : 'jtag frequency' command is executed.
15:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:42:27 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:42:27 INFO  : Context for processor 'microblaze_0' is selected.
15:42:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:42:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:42:45 INFO  : Context for processor 'microblaze_0' is selected.
15:42:45 INFO  : System reset is completed.
15:42:48 INFO  : 'after 3000' command is executed.
15:43:21 INFO  : Context for processor 'microblaze_0' is selected.
15:43:57 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:44:51 INFO  : Context for processor 'microblaze_0' is selected.
15:45:27 INFO  : 'con' command is executed.
15:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:45:27 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
15:49:14 INFO  : Disconnected from the channel tcfchan#1.
15:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:00 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:50:34 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:50:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
15:50:51 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
15:51:10 INFO  : 'jtag frequency' command is executed.
15:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
15:51:34 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
15:51:34 INFO  : Context for processor 'microblaze_0' is selected.
15:51:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:51:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:51:52 INFO  : Context for processor 'microblaze_0' is selected.
15:52:10 INFO  : System reset is completed.
15:52:13 INFO  : 'after 3000' command is executed.
15:52:46 INFO  : Context for processor 'microblaze_0' is selected.
15:53:04 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
15:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

15:53:22 INFO  : Context for processor 'microblaze_0' is selected.
15:53:40 INFO  : 'con' command is executed.
15:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:53:40 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
16:02:47 INFO  : Disconnected from the channel tcfchan#2.
16:05:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\benfetima\Desktop\DID\LCD\VITIS24\temp_xsdb_launch_script.tcl
16:05:32 INFO  : XSCT server has started successfully.
16:05:32 INFO  : plnx-install-location is set to ''
16:05:32 INFO  : Successfully done setting XSCT server connection channel  
16:05:32 INFO  : Successfully done setting workspace for the tool. 
16:05:32 INFO  : Platform repository initialization has completed.
16:05:32 INFO  : Registering command handlers for Vitis TCF services
16:05:33 INFO  : Successfully done query RDI_DATADIR 
16:06:04 INFO  : Checking for BSP changes to sync application flags for project 'horloge'...
16:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
16:07:23 INFO  : 'jtag frequency' command is executed.
16:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
16:07:51 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
16:07:51 INFO  : Context for processor 'microblaze_0' is selected.
16:08:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:08:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:08:13 INFO  : Context for processor 'microblaze_0' is selected.
16:08:13 INFO  : System reset is completed.
16:08:16 INFO  : 'after 3000' command is executed.
16:08:56 INFO  : Context for processor 'microblaze_0' is selected.
16:09:18 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
16:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

16:10:22 INFO  : Context for processor 'microblaze_0' is selected.
16:10:44 INFO  : 'con' command is executed.
16:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:10:44 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
16:12:49 INFO  : Disconnected from the channel tcfchan#1.
16:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:15 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203B1C862A' is selected.
16:13:36 INFO  : 'jtag frequency' command is executed.
16:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}' command is executed.
16:14:04 INFO  : Device configured successfully with "C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit"
16:14:04 INFO  : Context for processor 'microblaze_0' is selected.
16:14:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:14:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:14:26 INFO  : Context for processor 'microblaze_0' is selected.
16:14:26 INFO  : System reset is completed.
16:14:29 INFO  : 'after 3000' command is executed.
16:15:09 INFO  : Context for processor 'microblaze_0' is selected.
16:15:31 INFO  : The application 'C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf' is downloaded to processor 'microblaze_0'.
16:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203B1C862A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203B1C862A-43651093-0"}
fpga -file C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/benfetima/Desktop/DID/LCD/VITIS24/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/benfetima/Desktop/DID/LCD/VITIS24/horloge/Debug/horloge.elf
----------------End of Script----------------

16:15:31 INFO  : Context for processor 'microblaze_0' is selected.
16:15:52 INFO  : 'con' command is executed.
16:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:52 INFO  : Launch script is exported to file 'C:\Users\benfetima\Desktop\DID\LCD\VITIS24\horloge_system\_ide\scripts\debugger_horloge-default.tcl'
17:08:57 INFO  : Disconnected from the channel tcfchan#2.
