{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705155219117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705155219124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 15:13:39 2024 " "Processing started: Sat Jan 13 15:13:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705155219124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155219124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_top_level -c dac_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac_top_level -c dac_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155219124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705155219783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705155219784 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "da_converter.qsys " "Elaborating Qsys system entity \"da_converter.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705155225793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Loading top_level/da_converter.qsys " "2024.01.13.15:13:48 Progress: Loading top_level/da_converter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Reading input file " "2024.01.13.15:13:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Adding HEX0 \[altera_avalon_pio 16.1\] " "2024.01.13.15:13:48 Progress: Adding HEX0 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Parameterizing module HEX0 " "2024.01.13.15:13:48 Progress: Parameterizing module HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Adding LEDS \[altera_avalon_pio 16.1\] " "2024.01.13.15:13:48 Progress: Adding LEDS \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Parameterizing module LEDS " "2024.01.13.15:13:48 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:48 Progress: Adding clk_0 \[clock_source 16.1\] " "2024.01.13.15:13:48 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155228686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module clk_0 " "2024.01.13.15:13:49 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2024.01.13.15:13:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module jtag_uart_0 " "2024.01.13.15:13:49 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 16.1\] " "2024.01.13.15:13:49 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module new_sdram_controller_0 " "2024.01.13.15:13:49 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2024.01.13.15:13:49 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module nios2_qsys_0 " "2024.01.13.15:13:49 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2024.01.13.15:13:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module onchip_memory2_0 " "2024.01.13.15:13:49 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Adding timer_0 \[altera_avalon_timer 16.1\] " "2024.01.13.15:13:49 Progress: Adding timer_0 \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing module timer_0 " "2024.01.13.15:13:49 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Building connections " "2024.01.13.15:13:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Parameterizing connections " "2024.01.13.15:13:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Validating " "2024.01.13.15:13:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.13.15:13:49 Progress: Done reading input file " "2024.01.13.15:13:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155229964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Da_converter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155230393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Da_converter.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155230393 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Da_converter.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Da_converter.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155230393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter: Generating da_converter \"da_converter\" for QUARTUS_SYNTH " "Da_converter: Generating da_converter \"da_converter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155230957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Starting RTL generation for module 'da_converter_HEX0' " "HEX0: Starting RTL generation for module 'da_converter_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_HEX0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0001_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0001_HEX0_gen//da_converter_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_HEX0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0001_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0001_HEX0_gen//da_converter_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Done RTL generation for module 'da_converter_HEX0' " "HEX0: Done RTL generation for module 'da_converter_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: \"da_converter\" instantiated altera_avalon_pio \"HEX0\" " "HEX0: \"da_converter\" instantiated altera_avalon_pio \"HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'da_converter_LEDS' " "LEDS: Starting RTL generation for module 'da_converter_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_LEDS --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0002_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0002_LEDS_gen//da_converter_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_LEDS --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0002_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0002_LEDS_gen//da_converter_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'da_converter_LEDS' " "LEDS: Done RTL generation for module 'da_converter_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"da_converter\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"da_converter\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'da_converter_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'da_converter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=da_converter_jtag_uart_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0003_jtag_uart_0_gen//da_converter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=da_converter_jtag_uart_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0003_jtag_uart_0_gen//da_converter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'da_converter_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'da_converter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"da_converter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"da_converter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'da_converter_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'da_converter_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=da_converter_new_sdram_controller_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0004_new_sdram_controller_0_gen//da_converter_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=da_converter_new_sdram_controller_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0004_new_sdram_controller_0_gen//da_converter_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155234961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'da_converter_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'da_converter_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155235260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"da_converter\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"da_converter\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155235294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'da_converter_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'da_converter_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155235310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=da_converter_nios2_qsys_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0005_nios2_qsys_0_gen//da_converter_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=da_converter_nios2_qsys_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0005_nios2_qsys_0_gen//da_converter_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155235310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:55 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.01.13 15:13:55 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:55 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.01.13 15:13:55 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.01.13 15:13:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:57 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.01.13 15:13:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:57 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2024.01.13 15:13:57 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.13 15:13:57 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.01.13 15:13:57 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'da_converter_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'da_converter_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"da_converter\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"da_converter\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'da_converter_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'da_converter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=da_converter_onchip_memory2_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0006_onchip_memory2_0_gen//da_converter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=da_converter_onchip_memory2_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0006_onchip_memory2_0_gen//da_converter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155237856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'da_converter_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'da_converter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"da_converter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"da_converter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'da_converter_timer_0' " "Timer_0: Starting RTL generation for module 'da_converter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=da_converter_timer_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0007_timer_0_gen//da_converter_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=da_converter_timer_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9735_7498708540439113843.dir/0007_timer_0_gen//da_converter_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'da_converter_timer_0' " "Timer_0: Done RTL generation for module 'da_converter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"da_converter\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"da_converter\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155238516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155241540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155241797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155242051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155242311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155242564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155242823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155243081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"da_converter\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"da_converter\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"da_converter\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"da_converter\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"da_converter\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"da_converter\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter: Done \"da_converter\" with 30 modules, 44 files " "Da_converter: Done \"da_converter\" with 30 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155245686 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "da_converter.qsys " "Finished elaborating Qsys system entity \"da_converter.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705155246494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/da_converter_hd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_converter/synthesis/da_converter_hd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 da_converter_hd-rtl " "Found design unit 1: da_converter_hd-rtl" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/da_converter_hd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246808 ""} { "Info" "ISGN_ENTITY_NAME" "1 da_converter_hd " "Found entity 1: da_converter_hd" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/da_converter_hd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246808 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement top_level_dac.vhd(43) " "VHDL syntax error at top_level_dac.vhd(43) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "top_level_dac.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/top_level_dac.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_dac.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level_dac.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/two_display_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/two_display_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_display_hex-behavior " "Found design unit 1: two_display_hex-behavior" {  } { { "../two_display_hex.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/two_display_hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246811 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_display_hex " "Found entity 1: two_display_hex" {  } { { "../two_display_hex.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/two_display_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/decoder7seghex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/decoder7seghex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7SegHex-behavior " "Found design unit 1: decoder7SegHex-behavior" {  } { { "../decoder7SegHex.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/decoder7SegHex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246813 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7SegHex " "Found entity 1: decoder7SegHex" {  } { { "../decoder7SegHex.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/decoder7SegHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/ppm_converter/ppm_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/ppm_converter/ppm_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ppm_converter-behavior " "Found design unit 1: ppm_converter-behavior" {  } { { "../ppm_converter/ppm_converter.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/ppm_converter/ppm_converter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ppm_converter " "Found entity 1: ppm_converter" {  } { { "../ppm_converter/ppm_converter.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/ppm_converter/ppm_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/ppm_converter/accumulation_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/ppm_converter/accumulation_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulation_register-behavior " "Found design unit 1: accumulation_register-behavior" {  } { { "../ppm_converter/accumulation_register.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/ppm_converter/accumulation_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246815 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulation_register " "Found entity 1: accumulation_register" {  } { { "../ppm_converter/accumulation_register.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/ppm_converter/accumulation_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/pwm_converter/ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/pwm_converter/ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_counter-behavior " "Found design unit 1: UD_counter-behavior" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/UD_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246817 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_counter " "Found entity 1: UD_counter" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/UD_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/pwm_converter/pwm_da_conversion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/pwm_converter/pwm_da_conversion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_da_conversion-behavior " "Found design unit 1: PWM_da_conversion-behavior" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/PWM_da_conversion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246818 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_da_conversion " "Found entity 1: PWM_da_conversion" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/PWM_da_conversion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/onedrive/desktop/da_converter/pwm_converter/clk_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/onedrive/desktop/da_converter/pwm_converter/clk_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-behavior " "Found design unit 1: clk_generator-behavior" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/clk_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246820 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/pwm_converter/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_timer_0 " "Found entity 1: da_converter_timer_0" {  } { { "da_converter/synthesis/submodules/da_converter_timer_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_onchip_memory2_0 " "Found entity 1: da_converter_onchip_memory2_0" {  } { { "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_test_bench " "Found entity 1: da_converter_nios2_qsys_0_test_bench" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_oci_test_bench " "Found entity 1: da_converter_nios2_qsys_0_oci_test_bench" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_tck" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_register_bank_a_module " "Found entity 1: da_converter_nios2_qsys_0_register_bank_a_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_nios2_qsys_0_register_bank_b_module " "Found entity 2: da_converter_nios2_qsys_0_register_bank_b_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "3 da_converter_nios2_qsys_0_nios2_oci_debug " "Found entity 3: da_converter_nios2_qsys_0_nios2_oci_debug" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "4 da_converter_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: da_converter_nios2_qsys_0_ociram_sp_ram_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "5 da_converter_nios2_qsys_0_nios2_ocimem " "Found entity 5: da_converter_nios2_qsys_0_nios2_ocimem" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "6 da_converter_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: da_converter_nios2_qsys_0_nios2_avalon_reg" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "7 da_converter_nios2_qsys_0_nios2_oci_break " "Found entity 7: da_converter_nios2_qsys_0_nios2_oci_break" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "8 da_converter_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: da_converter_nios2_qsys_0_nios2_oci_xbrk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "9 da_converter_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: da_converter_nios2_qsys_0_nios2_oci_dbrk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "10 da_converter_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: da_converter_nios2_qsys_0_nios2_oci_itrace" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "11 da_converter_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: da_converter_nios2_qsys_0_nios2_oci_td_mode" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "12 da_converter_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: da_converter_nios2_qsys_0_nios2_oci_dtrace" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "13 da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "14 da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "15 da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "16 da_converter_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: da_converter_nios2_qsys_0_nios2_oci_fifo" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "17 da_converter_nios2_qsys_0_nios2_oci_pib " "Found entity 17: da_converter_nios2_qsys_0_nios2_oci_pib" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "18 da_converter_nios2_qsys_0_nios2_oci_im " "Found entity 18: da_converter_nios2_qsys_0_nios2_oci_im" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "19 da_converter_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: da_converter_nios2_qsys_0_nios2_performance_monitors" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "20 da_converter_nios2_qsys_0_nios2_oci " "Found entity 20: da_converter_nios2_qsys_0_nios2_oci" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""} { "Info" "ISGN_ENTITY_NAME" "21 da_converter_nios2_qsys_0 " "Found entity 21: da_converter_nios2_qsys_0" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_mux_001 " "Found entity 1: da_converter_mm_interconnect_0_rsp_mux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_mux " "Found entity 1: da_converter_mm_interconnect_0_rsp_mux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_demux " "Found entity 1: da_converter_mm_interconnect_0_rsp_demux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_003_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_003_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246846 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_003 " "Found entity 2: da_converter_mm_interconnect_0_router_003" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_002_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_002_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246848 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_002 " "Found entity 2: da_converter_mm_interconnect_0_router_002" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_001_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_001_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246849 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_001 " "Found entity 2: da_converter_mm_interconnect_0_router_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705155246851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246851 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router " "Found entity 2: da_converter_mm_interconnect_0_router" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_mux_001 " "Found entity 1: da_converter_mm_interconnect_0_cmd_mux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_mux " "Found entity 1: da_converter_mm_interconnect_0_cmd_mux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_demux_001 " "Found entity 1: da_converter_mm_interconnect_0_cmd_demux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_demux " "Found entity 1: da_converter_mm_interconnect_0_cmd_demux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_avalon_st_adapter " "Found entity 1: da_converter_mm_interconnect_0_avalon_st_adapter" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0 " "Found entity 1: da_converter_mm_interconnect_0" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_LEDS " "Found entity 1: da_converter_LEDS" {  } { { "da_converter/synthesis/submodules/da_converter_LEDS.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_jtag_uart_0_sim_scfifo_w " "Found entity 1: da_converter_jtag_uart_0_sim_scfifo_w" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246869 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_jtag_uart_0_scfifo_w " "Found entity 2: da_converter_jtag_uart_0_scfifo_w" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246869 ""} { "Info" "ISGN_ENTITY_NAME" "3 da_converter_jtag_uart_0_sim_scfifo_r " "Found entity 3: da_converter_jtag_uart_0_sim_scfifo_r" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246869 ""} { "Info" "ISGN_ENTITY_NAME" "4 da_converter_jtag_uart_0_scfifo_r " "Found entity 4: da_converter_jtag_uart_0_scfifo_r" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246869 ""} { "Info" "ISGN_ENTITY_NAME" "5 da_converter_jtag_uart_0 " "Found entity 5: da_converter_jtag_uart_0" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_irq_mapper " "Found entity 1: da_converter_irq_mapper" {  } { { "da_converter/synthesis/submodules/da_converter_irq_mapper.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_HEX0 " "Found entity 1: da_converter_HEX0" {  } { { "da_converter/synthesis/submodules/da_converter_HEX0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "da_converter/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "da_converter/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "da_converter/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "da_converter/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246885 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246887 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "da_converter/synthesis/da_converter.vhd " "Can't analyze file -- file da_converter/synthesis/da_converter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705155246891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_demux_001 " "Found entity 1: da_converter_mm_interconnect_0_rsp_demux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_new_sdram_controller_0_input_efifo_module " "Found entity 1: da_converter_new_sdram_controller_0_input_efifo_module" {  } { { "da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246894 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_new_sdram_controller_0 " "Found entity 2: da_converter_new_sdram_controller_0" {  } { { "da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/da_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/da_converter/da_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter " "Found entity 1: da_converter" {  } { { "db/ip/da_converter/da_converter.v" "" { Text "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/db/ip/da_converter/da_converter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705155246896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246896 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_avalon_sc_fifo.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_master_agent.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246901 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_master_translator.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_slave_agent.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246903 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_slave_translator.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246904 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_reset_controller.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246906 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_reset_synchronizer.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246906 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_hex0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_HEX0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_hex0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_HEX0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_leds.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_LEDS.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_leds.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_LEDS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246908 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_irq_mapper.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246909 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_jtag_uart_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246913 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246915 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246916 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246918 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246919 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246921 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246922 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246923 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246924 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246925 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246926 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_new_sdram_controller_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_new_sdram_controller_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_new_sdram_controller_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_new_sdram_controller_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_new_sdram_controller_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246928 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246932 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_timer_0.v C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_timer_0.v " "File \"c:/users/maxgi/onedrive/desktop/da_converter/top_level/db/ip/da_converter/submodules/da_converter_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/da_converter/synthesis/submodules/da_converter_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705155246936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155246937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/output_files/dac_top_level.map.smsg " "Generated suppressed messages file C:/Users/maxgi/OneDrive/Desktop/da_converter/top_level/output_files/dac_top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155247068 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705155247134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 13 15:14:07 2024 " "Processing ended: Sat Jan 13 15:14:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705155247134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705155247134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705155247134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155247134 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705155247786 ""}
