INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ALUsrcAMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUsrcAMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ALUsrcBMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUsrcBMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchAddressGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchConditionGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ControlUnitDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnitDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ControlUnitFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnitFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ImmdGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmdGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Downloads/OtterMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OtterMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounterMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.srcs/sources_1/new/RegFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/RegFileMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sim_1/new/MCU_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_TB
