V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 852
N 597
J 850 1170 3
J 850 1230 2
J 740 1170 2
J 790 1170 5
J 790 1380 3
J 340 1380 1
S 1 2
S 4 1
S 3 4
S 6 5
L 350 1380 10 0 3 0 1 0 FLASH_CF_B
Q 12 5 0
S 4 5
N 588
J 850 1300 2
J 850 1320 5
J 885 1420 2
J 885 1320 5
J 810 1320 5
J 810 1305 2
J 740 1290 2
J 760 1290 3
J 740 1300 2
J 760 1300 5
J 740 1310 2
J 760 1310 5
J 760 1320 5
J 740 1320 2
J 885 1305 2
S 1 2
S 5 2
S 4 3
S 2 4
S 6 5
S 7 8
S 8 10
S 9 10
S 10 12
S 11 12
S 12 13
S 14 13
S 13 5
S 15 4
N 598
J 220 1005 2
J 220 1025 2
S 1 2
N 589
J 480 1150 2
J 220 1150 3
J 220 1095 2
S 3 2
S 2 1
L 300 1150 10 0 3 0 1 0 FLASH_EN_EXT_SEL_B
N 808
J 1690 1150 3
J 1690 1180 2
J 1795 1310 2
J 1910 1210 2
J 1795 1210 5
J 1795 1150 3
S 1 6
S 1 2
S 5 3
S 5 4
L 1850 1210 10 0 3 0 1 0 JTAG_TDO
Q 2 5 0
S 6 5
N 743
J 1470 1040 2
J 1470 1050 2
J 1470 1060 2
J 1470 1070 2
J 1470 1080 2
J 1470 1090 2
J 1470 1100 2
J 1490 1100 3
J 1490 1090 5
J 1490 1080 5
J 1490 1070 5
J 1490 1060 5
J 1490 1050 5
J 1490 1040 5
J 1490 1030 2
S 15 14
S 14 13
S 13 12
S 12 11
S 11 10
S 10 9
S 9 8
S 7 8
S 6 9
S 5 10
S 4 11
S 3 12
S 2 13
S 1 14
N 751
J 1470 1230 2
J 1505 1230 3
J 1470 1250 2
J 1505 1250 5
J 1470 1260 2
J 1505 1260 5
J 1470 1270 2
J 1505 1270 5
J 1505 1430 2
S 8 9
L 705 520 9 0 3 0 0 0 DDR2_VCC1V8
Q 12 5 0
S 7 8
S 6 8
S 5 6
S 4 6
S 3 4
S 2 4
S 1 2
N 753
J 1545 1295 2
J 1470 1290 2
J 1490 1290 3
J 1470 1300 2
J 1490 1300 5
J 1470 1310 2
J 1490 1310 5
J 1470 1320 2
J 1490 1320 5
J 1545 1320 5
J 1545 1405 2
S 10 11
S 9 10
S 8 9
S 7 9
S 6 7
S 5 7
S 4 5
S 3 5
S 2 3
S 1 10
N 768
J 1120 1320 1
J 1210 1320 2
S 1 2
L 1130 1320 10 0 3 0 1 0 FLASH_D0
N 767
J 1120 1310 1
J 1210 1310 2
S 1 2
L 1130 1310 10 0 3 0 1 0 FLASH_D1
N 766
J 1120 1300 1
J 1210 1300 2
S 1 2
L 1130 1300 10 0 3 0 1 0 FLASH_D2
N 765
J 1120 1290 1
J 1210 1290 2
S 1 2
L 1130 1290 10 0 3 0 1 0 FLASH_D3
N 764
J 1120 1280 1
J 1210 1280 2
S 1 2
L 1130 1280 10 0 3 0 1 0 FLASH_D4
N 746
J 1210 1270 2
J 1120 1270 1
S 2 1
L 1130 1270 10 0 3 0 1 0 FLASH_D5
N 769
J 1120 1260 1
J 1210 1260 2
S 1 2
L 1130 1260 10 0 3 0 1 0 FLASH_D6
N 770
J 1120 1250 1
J 1210 1250 2
S 1 2
L 1130 1250 10 0 3 0 1 0 FLASH_D7
N 760
J 1070 1190 1
J 1210 1190 2
S 1 2
L 1080 1190 10 0 3 0 1 0 FLASH_CE1_B
Q 12 5 0
N 758
J 1070 1230 1
J 1210 1230 2
S 1 2
L 1080 1230 10 0 3 0 1 0 FLASH_CLKIN
Q 12 5 0
N 761
J 1070 1170 1
J 1210 1170 2
S 1 2
L 1080 1170 10 0 3 0 1 0 FLASH_OE_RESET_B
Q 12 5 0
N 759
J 1070 1210 1
J 1210 1210 2
S 1 2
L 1080 1210 10 0 3 0 1 0 FLASH_BUSY_B
Q 12 5 0
N 777
J 1550 1130 1
J 1470 1130 2
S 2 1
L 1490 1130 10 0 3 0 1 0 JTAG_TCK
Q 2 5 0
N 776
J 1550 1120 1
J 1470 1120 2
S 2 1
L 1490 1120 10 0 3 0 1 0 JTAG_TMS
Q 2 5 0
I 748 ML555_Production_REV01:GND 1 1480 1010 0 1 '
|R 20:19_12-11-03
C 743 15 1 0
I 756 ML555_Production_REV01:VCC2V5 1 1535 1405 0 1 '
C 753 11 2 0
I 757 ML555_Production_REV01:DDR2_VCC1V8 1 1495 1430 0 1 '
|R 18:27_11-11-05
C 751 9 2 0
N 713
J 1590 630 3
J 1590 620 2
J 1560 630 3
J 1560 610 2
S 2 1
S 3 1
S 4 3
N 714
J 1730 630 3
J 1730 620 2
J 1760 610 2
J 1760 630 3
S 2 1
S 1 4
S 3 4
N 692
J 1590 550 2
J 1590 490 5
J 1200 490 2
J 1800 490 1
J 1630 550 2
J 1630 490 5
S 2 1
S 3 2
S 2 6
S 6 5
S 6 4
L 1340 490 10 0 3 0 1 0 FPGA_L19_GCLK_33MHZ
N 619
J 1730 550 2
J 1730 400 5
J 1310 450 2
J 1330 450 3
J 1800 400 1
J 1690 550 2
J 1690 400 5
J 1330 400 3
S 2 1
S 7 2
L 1340 400 10 0 3 0 1 0 CPLD_CLK_33MHZ
S 3 4
S 8 4
S 2 5
S 7 6
S 8 7
I 715 ML555_Production_REV01:R0402 1 1750 620 5 1 '
|R 17:16_9-9-04
A 1740 600 10 5 2 3 VALUE=100R
A 1720 590 10 5 5 3 REFDES=R232
C 619 1 2 0
A 1729 560 10 5 3 3 #=2
C 714 2 1 0
A 1729 606 10 5 9 3 #=1
I 711 ML555_Production_REV01:GND 1 1750 590 0 1 '
|R 20:19_12-11-03
C 714 3 1 0
I 712 ML555_Production_REV01:GND 1 1550 590 0 1 '
|R 20:19_12-11-03
C 713 4 1 0
N 622
J 700 310 1
J 840 310 2
S 1 2
L 710 310 10 0 3 0 1 0 FLASH_CLKIN
Q 12 5 0
N 623
J 700 270 1
J 840 270 2
S 1 2
L 710 270 10 0 3 0 1 0 FLASH0_CLKOUT
Q 12 5 0
N 624
J 980 290 5
J 940 290 2
J 940 270 2
J 980 270 3
J 940 310 2
J 980 310 5
J 1060 310 1
S 6 7
S 5 6
L 1000 310 10 0 3 0 1 0 FPGA_CCLK
Q 12 5 0
S 1 6
S 4 1
S 3 4
S 2 1
N 705
J 1630 640 2
J 1630 620 2
S 2 1
I 707 ML555_Production_REV01:VCC2V5 1 1620 640 0 1 '
C 705 1 2 0
N 617
J 1690 640 2
J 1690 620 2
S 2 1
N 693
J 1130 490 2
J 980 490 2
S 2 1
N 621
J 690 470 2
J 680 640 2
J 680 470 5
J 840 290 2
J 680 290 3
J 680 460 5
J 640 460 2
S 3 1
S 3 2
S 6 3
S 5 4
L 710 290 10 0 3 0 1 0 SLAVE_SELECTMAP_CLK
Q 12 5 0
S 5 6
S 7 6
N 625
J 1240 450 2
J 980 450 2
S 2 1
N 626
J 530 430 2
J 530 460 3
J 570 460 2
S 1 2
S 2 3
N 628
J 760 470 2
J 780 470 2
S 1 2
N 629
J 550 580 2
J 440 650 2
J 350 650 2
J 350 620 3
J 440 620 5
J 550 620 5
J 550 650 2
S 1 6
S 5 2
S 4 3
S 4 5
L 60 410 9 0 3 1 0 0 GND
Q 12 5 0
S 5 6
S 6 7
N 630
J 680 710 2
J 680 750 2
S 1 2
N 631
J 840 580 2
J 750 580 3
J 750 490 3
J 780 490 2
S 2 1
S 3 2
S 3 4
N 632
J 1040 600 2
J 910 580 2
J 1040 580 5
J 1040 470 3
J 980 470 2
S 3 1
S 2 3
S 4 3
S 5 4
N 633
J 750 410 2
J 750 450 3
J 780 450 2
S 1 2
S 2 3
N 638
J 150 510 2
J 140 510 3
J 140 480 2
S 2 1
S 3 2
N 644
J 270 540 2
J 290 540 3
J 140 750 2
J 350 685 2
J 550 680 2
J 550 700 3
J 440 680 2
J 440 700 5
J 350 700 5
J 290 700 5
J 140 700 5
J 140 670 2
S 1 2
S 2 10
L 280 540 10 0 5 1 0 0 VCC3V3
S 11 3
S 4 9
S 5 6
S 8 6
S 7 8
S 9 8
S 10 9
S 11 10
S 12 11
N 648
J 370 510 2
J 780 510 2
S 1 2
L 430 510 8 0 3 0 1 0 33MHZ
I 620 ML555_Production_REV01:VCC2V5 1 1680 640 0 1 '
C 617 1 2 0
I 634 ML555_Production_REV01:GND 1 740 390 0 1 '
|R 20:19_12-11-03
C 633 1 1 0
I 635 ML555_Production_REV01:PCK2002PLPW 1 780 410 0 1 '
|R 19:41_8-1-04
A 880 540 10 4 5 3 REFDES=U9
C 693 2 22 0
A 970 490 10 4 9 3 #=7
C 625 2 21 0
A 970 450 10 4 9 3 #=5
C 632 5 27 0
A 970 470 10 4 9 3 #=6
X 28 0
A 970 510 10 4 9 3 #=8
C 633 3 25 0
A 790 450 10 4 3 3 #=4
C 628 2 26 0
A 790 470 10 4 3 3 #=3
C 631 4 30 0
A 790 490 10 4 3 3 #=2
C 648 2 29 0
A 790 510 10 4 3 3 #=1
I 636 ML555_Production_REV01:PCI_VCC 1 1030 600 0 1 '
|R 17:27_8-11-04
C 632 1 2 0
I 637 ML555_Production_REV01:R0402 1 840 560 0 1 '
|R 17:16_9-9-04
A 870 570 10 0 2 3 VALUE=4.7K
A 870 590 10 0 5 3 REFDES=R13
C 632 2 2 0
A 900 581 10 0 3 3 #=2
C 631 1 1 0
A 854 581 10 0 9 3 #=1
I 641 ML555_Production_REV01:GND 1 130 460 0 1 '
|R 20:19_12-11-03
C 638 3 1 0
I 642 ML555_Production_REV01:CAPT_A_3216 1 340 650 0 1 '
|R 17:56_11-10-03
A 365 665 10 0 3 3 VALUE=3.3UF
A 365 675 10 0 3 3 REFDES=C18
C 644 4 4 0
A 335 675 10 0 3 3 #=1
C 629 3 3 0
A 335 650 10 0 3 3 #=2
I 643 ML555_Production_REV01:CAP_0402 1 420 650 0 1 '
|R 21:36_5-24-04
A 470 660 10 0 3 3 VALUE=0.1UF
A 470 670 10 0 3 3 REFDES=C6
C 629 2 6 0
A 440 660 10 5 1 3 #=2
C 644 7 5 0
A 440 670 10 1 1 3 #=1
I 645 ML555_Production_REV01:VCC3V3 1 130 750 0 1 '
|R 1:54_12-11-01
C 644 3 2 0
I 646 ML555_Production_REV01:CAP_0402 1 530 650 0 1 '
|R 21:36_5-24-04
A 580 660 10 0 3 3 VALUE=0.01UF
A 580 670 10 0 3 3 REFDES=C5
C 629 7 6 0
A 550 660 10 5 1 3 #=2
C 644 5 5 0
A 550 670 10 1 1 3 #=1
I 647 ML555_Production_REV01:GND 1 540 560 0 1 '
|R 20:19_12-11-03
C 629 1 1 0
I 652 ML555_Production_REV01:R0402 1 160 600 1 1 '
|R 17:16_9-9-04
A 150 620 10 1 2 3 VALUE=4.7K
A 130 630 10 1 5 3 REFDES=R9
C 644 12 2 0
A 139 660 10 1 3 3 #=2
C 640 3 1 0
A 139 614 10 1 9 3 #=1
I 656 ML555_Production_REV01:VCC2V5 1 670 750 0 1 '
C 630 2 2 0
I 657 ML555_Production_REV01:GND 1 520 410 0 1 '
|R 20:19_12-11-03
C 626 1 1 0
N 581
J 760 1030 2
J 740 1040 2
J 760 1040 5
J 740 1050 2
J 760 1050 5
J 740 1060 2
J 760 1060 5
J 740 1070 2
J 760 1070 5
J 740 1080 2
J 760 1080 5
J 740 1090 2
J 760 1090 5
J 760 1100 3
J 740 1100 2
S 1 3
S 2 3
S 3 5
S 4 5
S 5 7
S 6 7
S 7 9
S 8 9
S 9 11
S 10 11
S 11 13
S 12 13
S 13 14
S 15 14
N 600
J 2030 1160 2
J 2010 1190 2
J 2010 1200 2
J 2010 1210 2
J 2010 1220 2
J 2010 1230 2
J 2010 1240 2
J 2030 1240 3
J 2030 1230 5
J 2030 1220 5
J 2030 1210 5
J 2030 1200 5
J 2030 1190 5
J 2030 1180 5
J 2010 1180 2
S 1 14
S 2 13
S 3 12
S 4 11
S 5 10
S 6 9
S 7 8
S 9 8
S 10 9
S 11 10
S 12 11
S 13 12
S 14 13
S 15 14
N 607
J 1910 1200 2
J 1840 1200 3
J 1840 1120 3
J 2040 1120 1
S 2 1
L 1850 1200 10 0 3 0 1 0 JTAG_TDI
Q 2 5 0
S 3 2
S 3 4
I 601 ML555_Production_REV01:GND 1 2020 1140 0 1 '
|R 20:19_12-11-03
C 600 1 1 0
I 602 ML555_Production_REV01:GND 1 750 1010 0 1 '
|R 20:19_12-11-03
C 581 1 1 0
I 606 ML555_Production_REV01:GND 1 210 985 0 1 '
|R 20:19_12-11-03
C 598 1 1 0
I 613 ML555_Production_REV01:HEADER_7X2_2MM 1 1940 1150 0 1 '
|R 18:15_8-11-04
A 1940 1140 9 0 1 3 VALUE=SMT_SHROUDED
Q 1 5 0
A 1940 1150 9 0 3 3 REFDES=P5
C 600 3 13 0
A 1987 1201 9 0 3 3 #=9
C 808 4 4 0
A 1933 1211 9 0 9 3 #=8
C 600 4 12 0
A 1987 1211 9 0 3 3 #=7
C 583 1 3 0
A 1933 1221 9 0 9 3 #=6
C 600 5 11 0
A 1987 1221 9 0 3 3 #=5
C 582 1 2 0
A 1933 1231 9 0 9 3 #=4
C 600 6 10 0
A 1987 1231 9 0 3 3 #=3
C 599 7 1 0
A 1933 1241 9 0 9 3 #=2
X 7 0
A 1933 1181 9 0 9 3 #=14
C 600 15 15 0
A 1987 1181 9 0 3 3 #=13
X 6 0
A 1933 1191 9 0 9 3 #=12
C 600 2 14 0
A 1987 1191 9 0 3 3 #=11
C 607 1 5 0
A 1933 1201 9 0 9 3 #=10
C 600 7 9 0
A 1987 1241 9 0 3 3 #=1
I 235 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=12
A 1872 52 15 0 3 3 @DATETIME=9-8-2006_14:28
A 1702 52 10 0 3 3 @SHEETTOTAL=37
N 587
J 775 1430 2
J 775 1270 5
J 740 1230 2
J 775 1230 3
J 740 1250 2
J 775 1250 5
J 740 1260 2
J 775 1260 5
J 740 1270 2
S 2 1
L -25 520 9 0 3 1 0 0 DDR2_VCC1V8
Q 12 5 0
S 3 4
S 4 6
S 5 6
S 6 8
S 7 8
S 8 2
S 9 2
I 688 ML555_Production_REV01:SG_8002CA_0 1 180 500 0 1 '
|R 19:19_12-5-05
A 188 496 9 0 1 3 VALUE=33.0000MHZ
Q 1 5 0
L 150 550 10 0 3 0 0 0 Y2
A 190 550 16 0 3 3 REFDES=Y2
C 644 1 4 0
A 247 541 9 0 3 3 #=4
C 639 1 3 0
A 247 511 9 0 3 3 #=3
C 638 1 2 0
A 173 511 9 0 9 3 #=2
C 640 1 1 0
A 173 541 9 0 9 3 #=1
I 649 ML555_Production_REV01:R0402 1 300 490 0 1 '
|R 17:16_9-9-04
A 330 500 10 0 2 3 VALUE=15R
A 330 520 10 0 5 3 REFDES=R10
C 648 1 2 0
A 360 511 10 0 3 3 #=2
C 639 2 1 0
A 314 511 10 0 9 3 #=1
I 650 ML555_Production_REV01:R0402 1 690 450 0 1 '
|R 17:16_9-9-04
A 720 460 10 0 2 3 VALUE=15R
A 720 480 10 0 5 3 REFDES=R15
C 628 1 2 0
A 750 471 10 0 3 3 #=2
C 621 1 1 0
A 704 471 10 0 9 3 #=1
I 660 ML555_Production_REV01:R0402 1 1240 430 0 1 '
|R 17:16_9-9-04
A 1270 440 10 0 2 3 VALUE=15R
A 1270 460 10 0 5 3 REFDES=R17
C 619 3 2 0
A 1300 451 10 0 3 3 #=2
C 625 1 1 0
A 1254 451 10 0 9 3 #=1
I 694 ML555_Production_REV01:R0402 1 1130 470 0 1 '
|R 17:16_9-9-04
A 1160 480 10 0 2 3 VALUE=15R
A 1160 500 10 0 5 3 REFDES=R39
C 692 3 2 0
A 1190 491 10 0 3 3 #=2
C 693 1 1 0
A 1144 491 10 0 9 3 #=1
I 654 ML555_Production_REV01:R0402 1 700 640 1 1 '
|R 17:16_9-9-04
A 690 660 10 1 2 3 VALUE=100R
A 670 670 10 1 5 3 REFDES=R14
C 630 1 2 0
A 679 700 10 1 3 3 #=2
C 621 2 1 0
A 679 654 10 1 9 3 #=1
I 627 ML555_Production_REV01:R0402 1 570 440 0 1 '
|R 17:16_9-9-04
A 600 470 10 0 5 3 REFDES=R16
A 600 450 10 0 2 3 VALUE=100R
C 621 7 2 0
A 630 461 10 0 3 3 #=2
C 626 3 1 0
A 584 461 10 0 9 3 #=1
I 708 ML555_Production_REV01:R0402 1 1650 550 1 1 '
|R 17:16_9-9-04
A 1640 570 10 1 2 3 VALUE=100R
A 1620 580 10 1 5 3 REFDES=R40
C 705 2 2 0
A 1629 610 10 1 3 3 #=2
C 692 5 1 0
A 1629 564 10 1 9 3 #=1
I 655 ML555_Production_REV01:R0402 1 1710 550 1 1 '
|R 17:16_9-9-04
A 1700 570 10 1 2 3 VALUE=100R
A 1680 580 10 1 5 3 REFDES=R231
C 617 2 2 0
A 1689 610 10 1 3 3 #=2
C 619 6 1 0
A 1689 564 10 1 9 3 #=1
N 640
J 150 540 2
J 140 540 3
J 140 600 2
S 2 1
S 2 3
L 40 330 9 0 3 0 0 0 Y2_OE
Q 12 5 0
N 639
J 270 510 2
J 300 510 2
S 1 2
L 60 310 9 0 3 0 0 0 Y2_OUT
Q 12 5 0
I 710 ML555_Production_REV01:HEADER3X2 1 870 260 0 1 '
|R 14:05_12-20-05
A 870 320 16 0 3 3 REFDES=P2
C 624 3 12 0
A 917 271 9 0 3 3 #=6
C 623 2 5 0
A 863 271 9 0 9 3 #=5
C 624 2 11 0
A 917 291 9 0 3 3 #=4
C 621 4 3 0
A 863 291 9 0 9 3 #=3
C 624 5 10 0
A 917 311 9 0 3 3 #=2
C 622 2 1 0
A 863 311 9 0 9 3 #=1
I 701 ML555_Production_REV01:R0402 1 1610 620 5 1 '
|R 17:16_9-9-04
A 1600 600 10 5 2 3 VALUE=100R
A 1580 590 10 5 5 3 REFDES=R41
C 692 1 2 0
A 1589 560 10 5 3 3 #=2
C 713 2 1 0
A 1589 606 10 5 9 3 #=1
I 611 ML555_Production_REV01:R0402 1 830 1235 1 1 '
|R 17:16_9-9-04
A 820 1255 10 1 2 3 VALUE=4.7K
A 800 1265 10 1 5 3 REFDES=R11
C 588 6 2 0
A 809 1295 10 1 3 3 #=2
C 586 3 1 0
A 809 1249 10 1 9 3 #=1
I 663 ML555_Production_REV01:DDR2_VCC1V8 1 765 1430 0 1 '
|R 18:27_11-11-05
C 587 1 2 0
N 594
J 480 1230 2
J 340 1230 1
S 2 1
L 350 1230 10 0 3 0 1 0 FLASH_CLKIN
Q 12 5 0
N 596
J 480 1210 2
J 340 1210 1
S 2 1
L 350 1210 10 0 3 0 1 0 FLASH_BUSY_B
Q 12 5 0
N 591
J 480 1190 2
J 340 1190 1
S 2 1
L 350 1190 10 0 3 0 1 0 FLASH_CE0_B
Q 12 5 0
N 595
J 480 1170 2
J 340 1170 1
S 2 1
L 350 1170 10 0 3 0 1 0 FLASH_OE_RESET_B
Q 12 5 0
N 593
J 290 1130 1
J 480 1130 2
S 1 2
L 300 1130 10 0 3 0 1 0 FLASH_REV_SEL1
N 592
J 290 1140 1
J 480 1140 2
S 1 2
L 300 1140 10 0 3 0 1 0 FLASH_REV_SEL0
N 773
J 740 1130 2
J 805 1130 1
S 1 2
L 755 1130 10 0 3 0 1 0 JTAG_TCK
Q 2 5 0
N 772
J 740 1120 2
J 805 1120 1
S 1 2
L 755 1120 10 0 3 0 1 0 JTAG_TMS
Q 2 5 0
I 754 ML555_Production_REV01:R0402 1 1565 1225 1 1 '
|R 17:16_9-9-04
A 1555 1245 10 1 2 3 VALUE=4.7K
A 1535 1255 10 1 5 3 REFDES=R36
C 753 1 2 0
A 1544 1285 10 1 3 3 #=2
C 744 3 1 0
A 1544 1239 10 1 9 3 #=1
N 590
J 480 1260 2
J 480 1270 2
J 480 1280 2
J 480 1290 2
J 480 1300 2
J 480 1310 2
J 480 1320 2
J 340 1330 7
J 390 1330 9
J 390 1320 11
J 390 1310 11
J 390 1300 11
J 390 1290 11
J 390 1280 11
J 390 1270 11
J 390 1260 11
J 390 1250 9
J 480 1250 2
S 16 1
L 400 1260 10 0 3 0 1 0 FLASH_D6
S 15 2
L 400 1270 10 0 3 0 1 0 FLASH_D5
S 14 3
L 400 1280 10 0 3 0 1 0 FLASH_D4
S 13 4
L 400 1290 10 0 3 0 1 0 FLASH_D3
S 12 5
L 400 1300 10 0 3 0 1 0 FLASH_D2
S 11 6
L 400 1310 10 0 3 0 1 0 FLASH_D1
B 8 9
L 280 1330 10 0 5 0 1 0 FLASH_D[7:0]
B 10 9
B 11 10
B 12 11
B 13 12
B 14 13
B 15 14
B 16 15
B 17 16
S 17 18
L 400 1250 10 0 3 0 1 0 FLASH_D7
S 10 7
L 400 1320 10 0 3 0 1 0 FLASH_D0
I 802 ML555_Production_REV01:R0402 1 1815 1310 1 1 '
|R 17:16_9-9-04
A 1805 1330 10 1 2 3 VALUE=4.7K
A 1785 1340 10 1 5 3 REFDES=R422
C 599 5 2 0
A 1794 1370 10 1 3 3 #=2
C 808 3 1 0
A 1794 1324 10 1 9 3 #=1
N 583
J 1910 1220 2
J 1915 1060 1
J 1810 1060 3
J 1810 1220 3
S 3 4
S 4 1
L 1850 1220 10 0 3 0 1 0 JTAG_TCK
Q 2 5 0
S 3 2
N 582
J 1910 1230 2
J 1820 1230 3
J 1915 1080 1
J 1820 1080 3
S 4 2
S 2 1
L 1850 1230 10 0 3 0 1 0 JTAG_TMS
Q 2 5 0
S 4 3
I 605 ML555_Production_REV01:VCC2V5 1 1830 1450 0 1 '
C 599 3 2 0
N 755
J 1070 1380 1
J 1520 1380 3
J 1520 1170 3
J 1470 1170 2
S 4 3
S 1 2
L 1080 1380 10 0 3 0 1 0 FLASH_CF_B
Q 12 5 0
S 3 2
N 744
J 1470 1210 2
J 1545 1210 3
J 1545 1225 2
S 2 3
S 1 2
N 599
J 1610 1295 2
J 1610 1430 3
J 1840 1450 2
J 1840 1430 5
J 1795 1380 2
J 1795 1430 5
J 1910 1240 2
J 1840 1240 3
S 1 2
S 2 6
S 4 3
L 1840 1440 10 0 5 1 0 0 VCC2V5
S 5 6
S 8 7
S 8 4
S 6 4
I 798 ML555_Production_REV01:R0402 1 1630 1225 1 1 '
|R 17:16_9-9-04
A 1620 1245 10 1 2 3 VALUE=4.7K
A 1600 1255 10 1 5 3 REFDES=R23
C 599 1 2 0
A 1609 1285 10 1 3 3 #=2
C 815 2 1 0
A 1609 1239 10 1 9 3 #=1
N 745
J 1005 1150 1
J 1210 1150 2
S 1 2
L 1020 1150 10 0 3 0 1 0 FLASH_EN_EXT_SEL_B
N 763
J 1210 1140 2
J 1005 1140 1
S 2 1
L 1020 1140 10 0 3 0 1 0 FLASH_REV_SEL0
N 762
J 1210 1130 2
J 1005 1130 1
S 2 1
L 1020 1130 10 0 3 0 1 0 FLASH_REV_SEL1
N 774
J 930 1195 2
J 740 1150 2
J 930 1150 3
S 3 1
S 2 3
L 755 1150 10 0 3 0 1 0 PF0_TDO
Q 2 5 0
N 833
J 960 1140 3
J 885 1235 2
J 885 1140 5
J 740 1140 2
J 960 1195 2
S 1 5
S 3 1
S 3 2
S 4 3
L 755 1140 10 0 3 0 1 0 PF0_TDI
Q 2 5 0
N 813
J 1700 1180 2
J 1700 940 3
J 940 940 3
J 940 1195 2
S 2 1
S 3 2
L 1570 940 10 0 3 0 1 0 FROM_PF0_TDO
S 3 4
N 781
J 1680 1150 3
J 1470 1150 2
J 1680 1180 2
S 2 1
L 1490 1150 10 0 3 0 1 0 PF1_TDO
Q 2 5 0
S 1 3
N 815
J 1710 1140 3
J 1610 1225 2
J 1610 1140 5
J 1470 1140 2
J 1710 1180 2
S 3 1
S 1 5
S 3 2
S 4 3
L 1490 1140 10 0 3 0 1 0 PF1_TDI
Q 2 5 0
I 612 ML555_Production_REV01:R0402 1 240 1025 1 1 '
|R 17:16_9-9-04
A 230 1045 10 1 2 3 VALUE=100R
A 210 1055 10 1 5 3 REFDES=R12
C 589 3 2 0
A 219 1085 10 1 3 3 #=2
C 598 2 1 0
A 219 1039 10 1 9 3 #=1
I 821 ML555_Production_REV01:R0402 1 905 1235 1 1 '
|R 17:16_9-9-04
A 895 1255 10 1 2 3 VALUE=4.7K
A 875 1265 10 1 5 3 REFDES=R424
C 588 15 2 0
A 884 1295 10 1 3 3 #=2
C 833 2 1 0
A 884 1249 10 1 9 3 #=1
I 603 ML555_Production_REV01:VCC2V5 1 875 1420 0 1 '
C 588 3 2 0
I 848 ML555_Production_REV01:R0402 1 870 1230 1 1 '
|R 17:16_9-9-04
A 860 1250 10 1 2 3 VALUE=4.7K
A 840 1260 10 1 5 3 REFDES=R7
C 588 1 2 0
A 849 1290 10 1 3 3 #=2
C 597 2 1 0
A 849 1244 10 1 9 3 #=1
I 832 ML555_Production_REV01:HDR_1X4 1 965 1235 5 1 '
|R 20:15_6-26-06
A 915 1230 10 0 2 3 REFDES=P38
C 833 5 153 0
A 960 1205 10 0 3 3 #=4
C 840 2 152 0
A 950 1205 10 0 3 3 #=3
C 813 4 151 0
A 940 1205 10 0 3 3 #=2
C 774 1 39 0
A 930 1205 10 0 3 3 #=1
I 843 ML555_Production_REV01:HDR_1X4 1 1715 1220 5 1 '
|R 20:15_6-26-06
A 1665 1215 10 0 2 3 REFDES=P20
C 815 5 153 0
A 1710 1190 10 0 3 3 #=4
C 813 1 152 0
A 1700 1190 10 0 3 3 #=3
C 808 2 151 0
A 1690 1190 10 0 3 3 #=2
C 781 3 39 0
A 1680 1190 10 0 3 3 #=1
N 840
J 950 910 3
J 950 1195 2
J 1915 910 1
S 1 2
S 1 3
L 1775 910 10 0 3 0 1 0 FROM_CPLD_TDO
N 586
J 835 890 1
J 835 1210 3
J 810 1235 2
J 810 1210 5
J 740 1210 2
S 4 2
S 4 3
S 5 4
S 1 2
L 835 895 10 0 3 0 1 0 FLASH0_CLKOUT
l 2 1695 1220 1740 1490
l 2 945 1230 985 1480
T 860 840 20 0 3 (Bypassable)
Q 5 5 0
T 720 840 20 0 3 (Bypassable)
Q 5 5 0
l 2 1820 520 1800 510
l 2 1780 520 1800 510
l 2 1800 510 1820 700
T 580 479 9 0 3 constraint R's
Q 0 5 0
T 690 631 9 0 3 FLASH_CLK 2.5V signal excursion
Q 0 5 0
T 200 471 10 0 3 SG-8002CA 3.3V CMOS Single-Ended
Q 0 5 0
T 200 461 10 0 3 15pF max loading
Q 0 5 0
l 2 730 140 730 230
l 2 830 140 830 230
l 2 880 140 880 230
l 2 1100 210 680 210
l 2 680 230 1100 230
l 2 1100 230 1100 140
l 2 1100 140 680 140
l 2 680 140 680 230
T 840 151 9 0 3 1
Q 0 5 0
T 850 151 9 0 3 1
Q 0 5 0
T 860 151 9 0 3 0
Q 0 5 0
T 840 181 9 0 3 1
Q 0 5 0
T 850 181 9 0 3 1
Q 0 5 0
T 860 181 9 0 3 0
Q 0 5 0
T 840 201 9 0 3 0
Q 0 5 0
T 850 201 9 0 3 1
Q 0 5 0
T 860 201 9 0 3 1
Q 0 5 0
T 840 211 9 0 3 2
Q 0 5 0
T 850 211 9 0 3 1
Q 0 5 0
T 860 211 9 0 3 0
Q 0 5 0
T 890 141 9 0 3 Flash CLKOUT drives FPGA CCLK
Q 0 5 0
T 890 151 9 0 3 OSC drives Flash CLKIN and
Q 0 5 0
T 740 151 9 0 3 Slave SelectMAP
Q 0 5 0
T 690 141 9 0 3 5 - 6
Q 0 5 0
T 690 151 9 0 3 1 - 3
Q 0 5 0
T 890 181 9 0 3 OSC drives both FPGA CCLK and Flash CLKIN
Q 0 5 0
T 890 201 9 0 3 FPGA CCLK drives Flash CLKIN
Q 0 5 0
T 950 211 9 0 3 Comment
Q 0 5 0
T 740 181 9 0 3 Slave SelectMAP
Q 0 5 0
T 690 171 9 0 3 3 - 4
Q 0 5 0
T 690 181 9 0 3 1 - 2
Q 0 5 0
T 740 201 9 0 3 Master SelectMAP
Q 0 5 0
T 690 201 9 0 3 1 - 2
Q 0 5 0
T 840 221 9 0 3 Mode SW
Q 0 5 0
T 740 211 9 0 3 Function
Q 0 5 0
T 690 211 9 0 3 Jump
Q 0 5 0
T 700 221 9 0 3 P2
Q 0 5 0
T 1650 380 16 0 3 to CPLD U6.1 Sheet13
T 1570 700 16 0 3 to GCLK Bank3.L19 Sheet16
T 1070 300 16 0 3 to Bank0 pin N15 Sheet23
T 120 80 36 0 3 Platform Flash Clock Select
T 180 1346 14 0 3 FLASH_D[7:0], Control I/F Bank2 2.5V Vcco
Q 0 5 0
T 1220 1340 16 0 3 U15
T 510 1340 16 0 3 U1
T 1920 1120 9 0 3 TO FPGA_TDI
l 2 2130 800 70 800
T 130 810 30 0 3 Loop=JTAG P5=>LX50T U10=>CPLD U6=>PF0 U1=>PF1 U15=>JTAG P5
Q 5 5 0
T 570 840 20 0 3 (Bypassable)
Q 5 5 0
T 1280 810 20 0 3 Cable IV or Platform USB Cable compatible
T 1280 840 20 0 3 P5 2mm JTAG conn. is Xilinx Parallel
T 90 1610 36 0 3 Platform Flash, JTAG I/F
T 1620 1545 20 0 3 JTAG U15 Bypass P20
Q 5 5 0
T 1835 1080 9 0 3 FPGA_TMS
T 1835 1060 9 0 3 FPGA_TCK
T 1925 1105 14 0 3 Bank0 Sheet23
Q 5 5 0
T 1925 1070 14 0 3 To U1,U6,U10,U15
Q 5 5 0
T 1950 1055 14 0 3 in parallel
Q 5 5 0
T 1620 1515 20 0 3 1-2 & 3-4 =  PF U15 in chain
Q 5 5 0
T 910 1530 20 0 3 JTAG U1 Bypass P38
Q 5 5 0
T 885 1505 20 0 3 1-2 & 3-4 =  PF U1 in chain
Q 5 5 0
T 1925 905 9 0 3 FROM CPLD_TDO U6 Sheet13
Q 5 5 0
T 960 910 10 0 3 FROM CPLD_TDO U6 Sheet13
Q 5 5 0
T 885 1485 20 0 3 2-3 PF U1 bypassed
Q 5 5 0
T 1620 1495 20 0 3 2-3 PF U15 bypassed
Q 5 5 0
T 180 1265 21 0 3 Bank2 Sheet15
Q 5 5 0
T 205 1285 20 0 3 FPGA I/F
Q 5 5 0
T 200 1195 20 0 3 CPLD I/F
Q 5 5 0
I 615 ML555_Production_REV01:XCF32PFS48C 1 510 990 0 1 '
|R 20:26_9-8-06

A 560 1360 22 0 1 3 VALUE=XCF32PFSG48C
Q 1 5 0
A 510 990 9 0 3 0 REFDES=U1
C 772 1 48 0
A 717 1121 9 0 3 3 #=E2
C 773 1 47 0
A 717 1131 9 0 3 3 #=H3
C 774 2 46 0
A 717 1151 9 0 3 3 #=E6
C 833 4 45 0
A 717 1141 9 0 3 3 #=G1
C 597 3 44 0
A 717 1171 9 0 3 3 #=D1
X 43 0
A 717 1191 9 0 3 3 #=D2
C 586 5 42 0
A 717 1211 9 0 3 3 #=C2
C 587 5 41 0
A 717 1251 9 0 3 3 #=G6
C 587 9 40 0
A 717 1271 9 0 3 3 #=B1
C 587 7 39 0
A 717 1261 9 0 3 3 #=E1
C 588 9 38 0
A 717 1301 9 0 3 3 #=D6
C 589 1 37 0
A 503 1151 9 0 9 3 #=H4
C 581 15 36 0
A 717 1101 9 0 3 3 #=A1
C 581 12 35 0
A 717 1091 9 0 3 3 #=A2
C 581 10 34 0
A 717 1081 9 0 3 3 #=B6
C 581 8 33 0
A 717 1071 9 0 3 3 #=F1
X 32 0
A 659 983 9 1 9 3 #=G2
X 31 0
A 649 983 9 1 9 3 #=F4
X 30 0
A 639 983 9 1 9 3 #=F3
X 29 0
A 629 983 9 1 9 3 #=F2
X 28 0
A 589 983 9 1 9 3 #=D3
X 27 0
A 619 983 9 1 9 3 #=E4
X 26 0
A 609 983 9 1 9 3 #=E3
X 25 0
A 599 983 9 1 9 3 #=D4
X 24 0
A 579 983 9 1 9 3 #=C4
X 23 0
A 569 983 9 1 9 3 #=C3
X 22 0
A 559 983 9 1 9 3 #=A4
C 596 1 21 0
A 503 1211 9 0 9 3 #=C1
C 595 1 20 0
A 503 1171 9 0 9 3 #=A3
C 594 1 19 0
A 503 1231 9 0 9 3 #=B3
C 593 2 18 0
A 503 1131 9 0 9 3 #=G4
C 592 2 17 0
A 503 1141 9 0 9 3 #=G3
C 591 1 16 0
A 503 1191 9 0 9 3 #=B4
C 581 2 15 0
A 717 1041 9 0 3 3 #=H1
C 581 4 14 0
A 717 1051 9 0 3 3 #=F6
C 581 6 13 0
A 717 1061 9 0 3 3 #=F5
C 587 3 12 0
A 717 1231 9 0 3 3 #=H2
C 588 7 11 0
A 717 1291 9 0 3 3 #=G5
C 588 11 10 0
A 717 1311 9 0 3 3 #=C6
C 588 14 9 0
A 717 1321 9 0 3 3 #=B2
C 590 18 8 0
A 503 1251 9 0 9 3 #=A6
C 590 1 7 0
A 503 1261 9 0 9 3 #=A5
C 590 2 6 0
A 503 1271 9 0 9 3 #=B5
C 590 3 5 0
A 503 1281 9 0 9 3 #=C5
C 590 4 4 0
A 503 1291 9 0 9 3 #=D5
C 590 5 3 0
A 503 1301 9 0 9 3 #=E5
C 590 6 2 0
A 503 1311 9 0 9 3 #=H5
C 590 7 1 0
A 503 1321 9 0 9 3 #=H6
I 750 ML555_Production_REV01:XCF32PFS48C 1 1240 990 0 1 '
|R 20:26_9-8-06

A 1290 1360 22 0 1 3 VALUE=XCF32PFSG48C
Q 1 5 0
A 1240 990 9 0 3 0 REFDES=U15
C 776 2 48 0
A 1447 1121 9 0 3 3 #=E2
C 777 2 47 0
A 1447 1131 9 0 3 3 #=H3
C 781 2 46 0
A 1447 1151 9 0 3 3 #=E6
C 815 4 45 0
A 1447 1141 9 0 3 3 #=G1
C 755 4 44 0
A 1447 1171 9 0 3 3 #=D1
X 43 0
A 1447 1191 9 0 3 3 #=D2
C 744 1 42 0
A 1447 1211 9 0 3 3 #=C2
C 751 3 41 0
A 1447 1251 9 0 3 3 #=G6
C 751 7 40 0
A 1447 1271 9 0 3 3 #=B1
C 751 5 39 0
A 1447 1261 9 0 3 3 #=E1
C 753 4 38 0
A 1447 1301 9 0 3 3 #=D6
C 745 2 37 0
A 1233 1151 9 0 9 3 #=H4
C 743 7 36 0
A 1447 1101 9 0 3 3 #=A1
C 743 6 35 0
A 1447 1091 9 0 3 3 #=A2
C 743 5 34 0
A 1447 1081 9 0 3 3 #=B6
C 743 4 33 0
A 1447 1071 9 0 3 3 #=F1
X 32 0
A 1389 983 9 1 9 3 #=G2
X 31 0
A 1379 983 9 1 9 3 #=F4
X 30 0
A 1369 983 9 1 9 3 #=F3
X 29 0
A 1359 983 9 1 9 3 #=F2
X 28 0
A 1319 983 9 1 9 3 #=D3
X 27 0
A 1349 983 9 1 9 3 #=E4
X 26 0
A 1339 983 9 1 9 3 #=E3
X 25 0
A 1329 983 9 1 9 3 #=D4
X 24 0
A 1309 983 9 1 9 3 #=C4
X 23 0
A 1299 983 9 1 9 3 #=C3
X 22 0
A 1289 983 9 1 9 3 #=A4
C 759 2 21 0
A 1233 1211 9 0 9 3 #=C1
C 761 2 20 0
A 1233 1171 9 0 9 3 #=A3
C 758 2 19 0
A 1233 1231 9 0 9 3 #=B3
C 762 1 18 0
A 1233 1131 9 0 9 3 #=G4
C 763 1 17 0
A 1233 1141 9 0 9 3 #=G3
C 760 2 16 0
A 1233 1191 9 0 9 3 #=B4
C 743 1 15 0
A 1447 1041 9 0 3 3 #=H1
C 743 2 14 0
A 1447 1051 9 0 3 3 #=F6
C 743 3 13 0
A 1447 1061 9 0 3 3 #=F5
C 751 1 12 0
A 1447 1231 9 0 3 3 #=H2
C 753 2 11 0
A 1447 1291 9 0 3 3 #=G5
C 753 6 10 0
A 1447 1311 9 0 3 3 #=C6
C 753 8 9 0
A 1447 1321 9 0 3 3 #=B2
C 770 2 8 0
A 1233 1251 9 0 9 3 #=A6
C 769 2 7 0
A 1233 1261 9 0 9 3 #=A5
C 746 1 6 0
A 1233 1271 9 0 9 3 #=B5
C 764 2 5 0
A 1233 1281 9 0 9 3 #=C5
C 765 2 4 0
A 1233 1291 9 0 9 3 #=D5
C 766 2 3 0
A 1233 1301 9 0 9 3 #=E5
C 767 2 2 0
A 1233 1311 9 0 9 3 #=H5
C 768 2 1 0
A 1233 1321 9 0 9 3 #=H6
E
