+incdir+/home/cjh/codebox/optimsoc/external/mor1kx/rtl/verilog
+incdir+/home/cjh/codebox/optimsoc/src/soc/hw/bootrom/verilog
+incdir+/home/cjh/codebox/optimsoc/external/lisnoc/rtl/dma
+incdir+/home/cjh/codebox/optimsoc/external/lisnoc/rtl
src/external/mor1kx/rtl/verilog/mor1kx_branch_predictor_gshare.v
src/external/mor1kx/rtl/verilog/mor1kx_branch_predictor_simple.v
src/external/mor1kx/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v
src/external/mor1kx/rtl/verilog/mor1kx_branch_prediction.v
src/external/mor1kx/rtl/verilog/mor1kx_bus_if_wb32.v
src/external/mor1kx/rtl/verilog/mor1kx_cache_lru.v
src/external/mor1kx/rtl/verilog/mor1kx_cfgrs.v
src/external/mor1kx/rtl/verilog/mor1kx_cpu_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_cpu_espresso.v
src/external/mor1kx/rtl/verilog/mor1kx_cpu_prontoespresso.v
src/external/mor1kx/rtl/verilog/mor1kx_cpu.v
src/external/mor1kx/rtl/verilog/mor1kx_ctrl_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_ctrl_espresso.v
src/external/mor1kx/rtl/verilog/mor1kx_ctrl_prontoespresso.v
src/external/mor1kx/rtl/verilog/mor1kx_dcache.v
src/external/mor1kx/rtl/verilog/mor1kx_decode_execute_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_decode.v
src/external/mor1kx/rtl/verilog/mor1kx_dmmu.v
src/external/mor1kx/rtl/verilog/mor1kx_execute_alu.v
src/external/mor1kx/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_fetch_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_fetch_espresso.v
src/external/mor1kx/rtl/verilog/mor1kx_fetch_prontoespresso.v
src/external/mor1kx/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
src/external/mor1kx/rtl/verilog/mor1kx_icache.v
src/external/mor1kx/rtl/verilog/mor1kx_immu.v
src/external/mor1kx/rtl/verilog/mor1kx_lsu_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_lsu_espresso.v
src/external/mor1kx/rtl/verilog/mor1kx_pcu.v
src/external/mor1kx/rtl/verilog/mor1kx_pic.v
src/external/mor1kx/rtl/verilog/mor1kx_rf_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_rf_espresso.v
src/external/mor1kx/rtl/verilog/mor1kx_simple_dpram_sclk.v
src/external/mor1kx/rtl/verilog/mor1kx_store_buffer.v
src/external/mor1kx/rtl/verilog/mor1kx_ticktimer.v
src/external/mor1kx/rtl/verilog/mor1kx_true_dpram_sclk.v
src/external/mor1kx/rtl/verilog/mor1kx.v
src/external/mor1kx/rtl/verilog/mor1kx_wb_mux_cappuccino.v
src/external/mor1kx/rtl/verilog/mor1kx_wb_mux_espresso.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_addsub.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_cmp.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_f2i.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_i2f.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_muldiv.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_rnd.v
src/external/mor1kx/rtl/verilog/pfpu32/pfpu32_top.v
src/external/opensocdebug/hardware/blocks/tracesample/common/osd_tracesample.sv
src/external/opensocdebug/hardware/interfaces/common/dii_channel.sv
src/external/opensocdebug/hardware/interfaces/common/dii_channel_flat.sv
src/external/opensocdebug/hardware/interfaces/or1k/mor1kx_trace_exec.sv
src/src/soc/hw/util/optimsoc_constants.sv
src/src/soc/hw/util/optimsoc_functions.sv
src/src/soc/hw/bootrom/verilog/bootrom.v
src/src/soc/hw/debug_system/verilog/mam_wb_adapter.sv
src/external/lisnoc/rtl/lisnoc_arb_rr.v
src/src/soc/hw/wb_interconnect/verilog/wb_decode.sv
src/src/soc/hw/wb_interconnect/verilog/wb_mux.sv
src/src/soc/hw/wb_interconnect/verilog/wb_interconnect_arb_rr.v
src/src/soc/hw/arbiter/arb_rr.sv
src/external/opensocdebug/hardware/blocks/buffer/common/dii_buffer.sv
src/external/opensocdebug/hardware/blocks/buffer/common/osd_fifo.sv
src/external/opensocdebug/hardware/blocks/eventpacket/common/osd_event_packetization.sv
src/external/opensocdebug/hardware/blocks/timestamp/common/osd_timestamp.sv
src/external/opensocdebug/hardware/interconnect/common/debug_ring.sv
src/external/opensocdebug/hardware/interconnect/common/debug_ring_expand.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_demux.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_mux.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_mux_rr.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_gateway.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_gateway_demux.sv
src/external/opensocdebug/hardware/interconnect/common/ring_router_gateway_mux.sv
src/external/opensocdebug/hardware/modules/dem_uart/common/osd_dem_uart_wb.sv
src/external/opensocdebug/hardware/modules/dem_uart/common/osd_dem_uart_16550.sv
src/external/opensocdebug/hardware/modules/dem_uart/common/osd_dem_uart.sv
src/external/opensocdebug/hardware/modules/mam/common/osd_mam.sv
src/src/soc/hw/util/optimsoc_config.sv
src/src/soc/hw/mor1kx_module/verilog/mor1kx_module.sv
src/external/lisnoc/rtl/dma/lisnoc_dma.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_target.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_initiator.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_initiator_wbreq.v
src/external/lisnoc/rtl/dma/lisnoc_dma_initiator_nocreq.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_initiator_nocresp.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_request_table.sv
src/external/lisnoc/rtl/dma/lisnoc_dma_wbinterface.v
src/external/lisnoc/rtl/infrastructure/lisnoc_packet_buffer.sv
src/external/lisnoc/rtl/router/lisnoc_router.v
src/external/lisnoc/rtl/router/lisnoc_fifo.v
src/external/lisnoc/rtl/router/lisnoc_router_arbiter.sv
src/external/lisnoc/rtl/router/lisnoc_router_input.v
src/external/lisnoc/rtl/router/lisnoc_router_input_route.v
src/external/lisnoc/rtl/router/lisnoc_router_output.v
src/external/lisnoc/rtl/router/lisnoc_router_output_arbiter.sv
src/external/lisnoc/rtl/router/lisnoc_router_arbiter_prio.sv
src/src/soc/hw/mpbuffer/verilog/mpbuffer.sv
src/src/soc/hw/mpbuffer/verilog/mpbuffer_wb.sv
src/src/soc/hw/mpbuffer/verilog/mpbuffer_endpoint.sv
src/src/soc/hw/noc/verilog/noc_mux.sv
src/src/soc/hw/noc/verilog/noc_vchannel_mux.sv
src/src/soc/hw/sram/verilog/wb_sram_sp.sv
src/src/soc/hw/sram/verilog/wb2sram.sv
src/src/soc/hw/sram/verilog/sram_sp.sv
src/src/soc/hw/sram/verilog/sram_sp_impl_plain.sv
src/src/soc/hw/wb_interconnect/verilog/wb_bus_b3.sv
src/external/opensocdebug/hardware/blocks/eventpacket/common/osd_event_packetization_fixedwidth.sv
src/external/opensocdebug/hardware/blocks/regaccess/common/osd_regaccess.sv
src/external/opensocdebug/hardware/blocks/regaccess/common/osd_regaccess_layer.sv
src/external/opensocdebug/hardware/blocks/regaccess/common/osd_regaccess_demux.sv
src/external/opensocdebug/hardware/modules/him/common/osd_him.sv
src/external/opensocdebug/hardware/modules/mam/wishbone/osd_mam_wb.sv
src/external/opensocdebug/hardware/modules/mam/wishbone/osd_mam_wb_if.sv
src/src/soc/hw/noc/verilog/noc_buffer.sv
src/src/soc/hw/noc/verilog/noc_demux.sv
src/src/soc/hw/noc/verilog/router/noc_router.sv
src/src/soc/hw/noc/verilog/router/noc_router_input.sv
src/src/soc/hw/noc/verilog/router/noc_router_lookup.sv
src/src/soc/hw/noc/verilog/router/noc_router_lookup_slice.sv
src/src/soc/hw/noc/verilog/router/noc_router_output.sv
src/external/opensocdebug/hardware/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
src/external/opensocdebug/hardware/modules/ctm/common/osd_ctm.sv
src/external/opensocdebug/hardware/modules/scm/common/osd_scm.sv
src/external/opensocdebug/hardware/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
src/external/opensocdebug/hardware/modules/stm/common/osd_stm.sv
src/src/soc/hw/networkadapter_ct/verilog/networkadapter_ct.sv
src/src/soc/hw/networkadapter_ct/verilog/networkadapter_conf.sv
src/src/soc/hw/noc/verilog/topology/noc_mesh.sv
src/src/soc/hw/debug_interface/verilog/debug_interface.sv
src/src/soc/hw/compute_tile_dm/verilog/compute_tile_dm.sv
src/src/soc/hw/system_10x10_c100_dm/verilog/system_10x10_c100_dm.sv
