// Seed: 1072576002
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7
);
  assign id_3 = id_1++ || id_0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output tri   id_3,
    output tri0  id_4,
    output tri   id_5,
    input  uwire id_6,
    output tri1  id_7,
    input  wire  id_8,
    output wand  id_9,
    input  tri   id_10,
    output tri   id_11,
    input  wire  id_12,
    input  uwire id_13
    , id_15
);
  wire id_16;
  assign id_15 = id_6 < id_6;
  module_0(
      id_6, id_5, id_0, id_5, id_1, id_1, id_11, id_12
  );
  wire id_17;
endmodule
