$date
	Mon Apr  3 04:18:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! XY_4 $end
$var wire 1 " XY_3 $end
$var wire 1 # XY_2 $end
$var wire 1 $ XY_1 $end
$var reg 1 % X $end
$var reg 1 & Y $end
$scope module uut $end
$var wire 1 % x $end
$var wire 1 $ xy_1 $end
$var wire 1 ! xy_4 $end
$var wire 1 & y $end
$var reg 1 # xy_2 $end
$var reg 1 " xy_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1%
#20
1&
0%
#30
1#
1$
1!
1"
1%
#40
