
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17768
WARNING: [Synth 8-992] trap is already implicitly declared earlier [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:3]
	Parameter FAST_MEMORY bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'firmware.hex' is read successfully [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:73]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b1 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b1 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_fast_mul' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2313]
	Parameter EXTRA_MUL_FFS bound to: 0 - type: integer 
	Parameter EXTRA_INSN_FFS bound to: 0 - type: integer 
	Parameter MUL_CLKGATE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2350]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_fast_mul' (1#1) [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2313]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2440]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (2#1) [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:439]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:455]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:509]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:437]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:902]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:984]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:900]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1264]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1310]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1493]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1493]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1579]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (3#1) [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/picorv32.v:62]
WARNING: [Synth 8-7071] port 'pcpi_valid' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_insn' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_rs1' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_rs2' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_wr' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_rd' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_wait' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'pcpi_ready' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'irq' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'eoi' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'picorv32_core' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-7023] instance 'picorv32_core' of module 'picorv32' has 27 connections declared, but only 15 given [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:69]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/RISC-V.runs/synth_1/.Xil/Vivado-19668-DESKTOP-VFUE6H9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/RISC-V.runs/synth_1/.Xil/Vivado-19668-DESKTOP-VFUE6H9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_ila_0'. This will prevent further optimization [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:69]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/hdl/system.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1014.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/ip/ila_0/ila_0_in_context.xdc] for cell 'inst_ila_0'
Finished Parsing XDC File [c:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/ip/ila_0/ila_0_in_context.xdc] for cell 'inst_ila_0'
Parsing XDC File [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/cmod-artix7-15t.xdc]
Finished Parsing XDC File [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/cmod-artix7-15t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/cmod-artix7-15t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1109.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1109.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.816 ; gain = 95.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.816 ; gain = 95.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1109.816 ; gain = 95.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1109.816 ; gain = 95.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 96    
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 38    
	   4 Input   32 Bit        Muxes := 14    
	   8 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 3     
	   9 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 61    
	   4 Input    1 Bit        Muxes := 34    
	   9 Input    1 Bit        Muxes := 26    
	   8 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rs1_reg is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rs1_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1109.816 ; gain = 95.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system      | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-------------+-----------+----------------------+--------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-------------+-----------+----------------------+--------------+
|picorv32_core | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1126.465 ; gain = 111.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1297.480 ; gain = 282.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system      | memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------+-------------+-----------+----------------------+--------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-------------+-----------+----------------------+--------------+
|picorv32_core | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   157|
|4     |DSP48E1  |     4|
|8     |LUT1     |   157|
|9     |LUT2     |   228|
|10    |LUT3     |   187|
|11    |LUT4     |   364|
|12    |LUT5     |   252|
|13    |LUT6     |   710|
|14    |RAM32M   |    12|
|15    |RAMB36E1 |     4|
|19    |FDRE     |   814|
|20    |FDSE     |    32|
|21    |IBUF     |     2|
|22    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:29 . Memory (MB): peak = 1307.551 ; gain = 197.734
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1307.551 ; gain = 292.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1307.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1307.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 1307.551 ; gain = 292.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/jwolf/OneDrive/Documents/GitHub/ECE562_Project/xilinx-risc-v-main/vivado/cmod_artix7-15t/RISC-V.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 16 21:50:13 2023...
