lib_name: bag_serdes_ec
cell_name: qdr_tap1_summer
pins: [ "VDD", "VSS", "inp", "inn", "clkp", "clkn", "en1_m", "en0_f", "en1_f", "clkp_m", "clkp_f", "clkp_d", "outp_f", "en_div", "outp_d", "outn_d", "en0_m", "outn_m", "outn_f", "scan_div", "div", "divb", "outp_m" ]
instances:
  XFB:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_feedback
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      fb_outp:
        direction: output
        net_name: "outp_f"
        num_bits: 1
      fb_outn:
        direction: output
        net_name: "outn_f"
        num_bits: 1
      lat_outp:
        direction: output
        net_name: "outp_d"
        num_bits: 1
      lat_outn:
        direction: output
        net_name: "outn_d"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "outp_m"
        num_bits: 1
      inn:
        direction: input
        net_name: "outn_m"
        num_bits: 1
      en0:
        direction: input
        net_name: "en0_f"
        num_bits: 1
      en1:
        direction: input
        net_name: "en1_f"
        num_bits: 1
      fb_clkp:
        direction: input
        net_name: "clkp_f"
        num_bits: 1
      lat_clkp:
        direction: input
        net_name: "clkp_d"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN20:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN19:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN22:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN21:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XMAIN:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_main_row
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      scan_div:
        direction: input
        net_name: "scan_div"
        num_bits: 1
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      en1:
        direction: input
        net_name: "en1_m"
        num_bits: 1
      en0:
        direction: input
        net_name: "en0_m"
        num_bits: 1
      bias_clkp:
        direction: input
        net_name: "clkp_m"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp_m"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn_m"
        num_bits: 1
      divb:
        direction: output
        net_name: "divb"
        num_bits: 1
      div:
        direction: output
        net_name: "div"
        num_bits: 1
