m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/HalfAdderDataFlowLevel
vtwoANDNOTORGateLevel
!s110 1597129333
!i10b 1
!s100 ^`7>W33AXa__eOi;UPne13
I@fdFJ9aLRzdB`lmP>WK3N0
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/twoANDNOTORGateLevel
w1597129328
8/home/sriram/Documents/Verilog/twoANDNOTORGateLevel/twoANDNOTORGateLevel.v
F/home/sriram/Documents/Verilog/twoANDNOTORGateLevel/twoANDNOTORGateLevel.v
L0 5
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597129332.000000
!s107 /home/sriram/Documents/Verilog/twoANDNOTORGateLevel/twoANDNOTORGateLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/twoANDNOTORGateLevel/twoANDNOTORGateLevel.v|
!i113 1
o-work work
tCvgOpt 0
ntwo@a@n@d@n@o@t@o@r@gate@level
