 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 200
Design : top
Version: G-2012.06-SP5
Date   : Fri Dec 26 03:49:06 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff_v1p1_-40c   Library: scc65nll_hs_lvt_ff_v1p1_-40c_basic
Wire Load Model Mode: top

  Startpoint: pe0/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u12/out[0] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[0] (PE_10)                                    0.00       0.21 f
  pe1/a_in[0] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[0] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u12/out[1] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[1] (PE_10)                                    0.00       0.21 f
  pe1/a_in[1] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[1] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u13/out[0] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[0] (PE_10)                                    0.00       0.21 f
  pe1/g_in[0] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[0] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u13/out[1] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[1] (PE_10)                                    0.00       0.21 f
  pe1/g_in[1] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[1] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[1] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[1] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[1] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[1] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[3] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[3] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[3] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[3] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[5] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[5] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[5] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[5] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe0/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe0/u14/out[12] (regist_15bit_40)                       0.00       0.21 f
  pe0/t_i_1_out[12] (PE_10)                               0.00       0.21 f
  pe1/t_i_1_in[12] (PE_9)                                 0.00       0.21 f
  pe1/u5/in[12] (regist_15bit_39)                         0.00       0.21 f
  pe1/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u12/out[0] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[0] (PE_9)                                     0.00       0.21 f
  pe2/a_in[0] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[0] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u12/out[1] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[1] (PE_9)                                     0.00       0.21 f
  pe2/a_in[1] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[1] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u13/out[0] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[0] (PE_9)                                     0.00       0.21 f
  pe2/g_in[0] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[0] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u13/out[1] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[1] (PE_9)                                     0.00       0.21 f
  pe2/g_in[1] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[1] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u14/out[0] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[0] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[0] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[0] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe1/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe1/u14/out[10] (regist_15bit_36)                       0.00       0.21 f
  pe1/t_i_1_out[10] (PE_9)                                0.00       0.21 f
  pe2/t_i_1_in[10] (PE_8)                                 0.00       0.21 f
  pe2/u5/in[10] (regist_15bit_35)                         0.00       0.21 f
  pe2/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe1/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe1/u14/out[11] (regist_15bit_36)                       0.00       0.21 f
  pe1/t_i_1_out[11] (PE_9)                                0.00       0.21 f
  pe2/t_i_1_in[11] (PE_8)                                 0.00       0.21 f
  pe2/u5/in[11] (regist_15bit_35)                         0.00       0.21 f
  pe2/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u12/out[0] (regist_16bit_49)                        0.00       0.21 f
  pe2/a_out[0] (PE_8)                                     0.00       0.21 f
  pe3/a_in[0] (PE_7)                                      0.00       0.21 f
  pe3/u0/in[0] (regist_16bit_47)                          0.00       0.21 f
  pe3/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u12/out[1] (regist_16bit_49)                        0.00       0.21 f
  pe2/a_out[1] (PE_8)                                     0.00       0.21 f
  pe3/a_in[1] (PE_7)                                      0.00       0.21 f
  pe3/u0/in[1] (regist_16bit_47)                          0.00       0.21 f
  pe3/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u13/out[0] (regist_16bit_48)                        0.00       0.21 f
  pe2/g_out[0] (PE_8)                                     0.00       0.21 f
  pe3/g_in[0] (PE_7)                                      0.00       0.21 f
  pe3/u2/in[0] (regist_16bit_45)                          0.00       0.21 f
  pe3/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u13/out[1] (regist_16bit_48)                        0.00       0.21 f
  pe2/g_out[1] (PE_8)                                     0.00       0.21 f
  pe3/g_in[1] (PE_7)                                      0.00       0.21 f
  pe3/u2/in[1] (regist_16bit_45)                          0.00       0.21 f
  pe3/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u12/out[0] (regist_16bit_43)                        0.00       0.21 f
  pe3/a_out[0] (PE_7)                                     0.00       0.21 f
  pe4/a_in[0] (PE_6)                                      0.00       0.21 f
  pe4/u0/in[0] (regist_16bit_41)                          0.00       0.21 f
  pe4/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u12/out[1] (regist_16bit_43)                        0.00       0.21 f
  pe3/a_out[1] (PE_7)                                     0.00       0.21 f
  pe4/a_in[1] (PE_6)                                      0.00       0.21 f
  pe4/u0/in[1] (regist_16bit_41)                          0.00       0.21 f
  pe4/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u13/out[0] (regist_16bit_42)                        0.00       0.21 f
  pe3/g_out[0] (PE_7)                                     0.00       0.21 f
  pe4/g_in[0] (PE_6)                                      0.00       0.21 f
  pe4/u2/in[0] (regist_16bit_39)                          0.00       0.21 f
  pe4/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u13/out[1] (regist_16bit_42)                        0.00       0.21 f
  pe3/g_out[1] (PE_7)                                     0.00       0.21 f
  pe4/g_in[1] (PE_6)                                      0.00       0.21 f
  pe4/u2/in[1] (regist_16bit_39)                          0.00       0.21 f
  pe4/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[0] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[0] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[0] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[0] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[1] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[1] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[1] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[1] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[2] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[2] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[2] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[2] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[3] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[3] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[3] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[3] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[4] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[4] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[4] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[4] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[5] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[5] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[5] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[5] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[6] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[6] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[6] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[6] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[7] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[7] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[7] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[7] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[8] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[8] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[8] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[8] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[9] (regist_15bit_28)                        0.00       0.21 f
  pe3/t_i_1_out[9] (PE_7)                                 0.00       0.21 f
  pe4/t_i_1_in[9] (PE_6)                                  0.00       0.21 f
  pe4/u5/in[9] (regist_15bit_27)                          0.00       0.21 f
  pe4/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[10] (regist_15bit_28)                       0.00       0.21 f
  pe3/t_i_1_out[10] (PE_7)                                0.00       0.21 f
  pe4/t_i_1_in[10] (PE_6)                                 0.00       0.21 f
  pe4/u5/in[10] (regist_15bit_27)                         0.00       0.21 f
  pe4/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[11] (regist_15bit_28)                       0.00       0.21 f
  pe3/t_i_1_out[11] (PE_7)                                0.00       0.21 f
  pe4/t_i_1_in[11] (PE_6)                                 0.00       0.21 f
  pe4/u5/in[11] (regist_15bit_27)                         0.00       0.21 f
  pe4/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[12] (regist_15bit_28)                       0.00       0.21 f
  pe3/t_i_1_out[12] (PE_7)                                0.00       0.21 f
  pe4/t_i_1_in[12] (PE_6)                                 0.00       0.21 f
  pe4/u5/in[12] (regist_15bit_27)                         0.00       0.21 f
  pe4/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[13] (regist_15bit_28)                       0.00       0.21 f
  pe3/t_i_1_out[13] (PE_7)                                0.00       0.21 f
  pe4/t_i_1_in[13] (PE_6)                                 0.00       0.21 f
  pe4/u5/in[13] (regist_15bit_27)                         0.00       0.21 f
  pe4/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe3/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe3/u14/out[14] (regist_15bit_28)                       0.00       0.21 f
  pe3/t_i_1_out[14] (PE_7)                                0.00       0.21 f
  pe4/t_i_1_in[14] (PE_6)                                 0.00       0.21 f
  pe4/u5/in[14] (regist_15bit_27)                         0.00       0.21 f
  pe4/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u12/out[0] (regist_16bit_37)                        0.00       0.21 f
  pe4/a_out[0] (PE_6)                                     0.00       0.21 f
  pe5/a_in[0] (PE_5)                                      0.00       0.21 f
  pe5/u0/in[0] (regist_16bit_35)                          0.00       0.21 f
  pe5/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u12/out[1] (regist_16bit_37)                        0.00       0.21 f
  pe4/a_out[1] (PE_6)                                     0.00       0.21 f
  pe5/a_in[1] (PE_5)                                      0.00       0.21 f
  pe5/u0/in[1] (regist_16bit_35)                          0.00       0.21 f
  pe5/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u13/out[0] (regist_16bit_36)                        0.00       0.21 f
  pe4/g_out[0] (PE_6)                                     0.00       0.21 f
  pe5/g_in[0] (PE_5)                                      0.00       0.21 f
  pe5/u2/in[0] (regist_16bit_33)                          0.00       0.21 f
  pe5/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u13/out[1] (regist_16bit_36)                        0.00       0.21 f
  pe4/g_out[1] (PE_6)                                     0.00       0.21 f
  pe5/g_in[1] (PE_5)                                      0.00       0.21 f
  pe5/u2/in[1] (regist_16bit_33)                          0.00       0.21 f
  pe5/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe4/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe4/u14/out[14] (regist_15bit_24)                       0.00       0.21 f
  pe4/t_i_1_out[14] (PE_6)                                0.00       0.21 f
  pe5/t_i_1_in[14] (PE_5)                                 0.00       0.21 f
  pe5/u5/in[14] (regist_15bit_23)                         0.00       0.21 f
  pe5/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u12/out[0] (regist_16bit_31)                        0.00       0.21 f
  pe5/a_out[0] (PE_5)                                     0.00       0.21 f
  pe6/a_in[0] (PE_4)                                      0.00       0.21 f
  pe6/u0/in[0] (regist_16bit_29)                          0.00       0.21 f
  pe6/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u12/out[1] (regist_16bit_31)                        0.00       0.21 f
  pe5/a_out[1] (PE_5)                                     0.00       0.21 f
  pe6/a_in[1] (PE_4)                                      0.00       0.21 f
  pe6/u0/in[1] (regist_16bit_29)                          0.00       0.21 f
  pe6/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u13/out[0] (regist_16bit_30)                        0.00       0.21 f
  pe5/g_out[0] (PE_5)                                     0.00       0.21 f
  pe6/g_in[0] (PE_4)                                      0.00       0.21 f
  pe6/u2/in[0] (regist_16bit_27)                          0.00       0.21 f
  pe6/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u13/out[1] (regist_16bit_30)                        0.00       0.21 f
  pe5/g_out[1] (PE_5)                                     0.00       0.21 f
  pe6/g_in[1] (PE_4)                                      0.00       0.21 f
  pe6/u2/in[1] (regist_16bit_27)                          0.00       0.21 f
  pe6/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[0] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[0] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[0] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[0] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[1] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[1] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[1] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[1] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[2] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[2] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[2] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[2] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[3] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[3] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[3] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[3] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[4] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[4] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[4] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[4] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[5] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[5] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[5] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[5] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[6] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[6] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[6] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[6] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[7] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[7] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[7] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[7] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[8] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[8] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[8] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[8] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[9] (regist_15bit_20)                        0.00       0.21 f
  pe5/t_i_1_out[9] (PE_5)                                 0.00       0.21 f
  pe6/t_i_1_in[9] (PE_4)                                  0.00       0.21 f
  pe6/u5/in[9] (regist_15bit_19)                          0.00       0.21 f
  pe6/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe5/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe5/u14/out[10] (regist_15bit_20)                       0.00       0.21 f
  pe5/t_i_1_out[10] (PE_5)                                0.00       0.21 f
  pe6/t_i_1_in[10] (PE_4)                                 0.00       0.21 f
  pe6/u5/in[10] (regist_15bit_19)                         0.00       0.21 f
  pe6/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe5/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe5/u14/out[11] (regist_15bit_20)                       0.00       0.21 f
  pe5/t_i_1_out[11] (PE_5)                                0.00       0.21 f
  pe6/t_i_1_in[11] (PE_4)                                 0.00       0.21 f
  pe6/u5/in[11] (regist_15bit_19)                         0.00       0.21 f
  pe6/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe5/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe5/u14/out[12] (regist_15bit_20)                       0.00       0.21 f
  pe5/t_i_1_out[12] (PE_5)                                0.00       0.21 f
  pe6/t_i_1_in[12] (PE_4)                                 0.00       0.21 f
  pe6/u5/in[12] (regist_15bit_19)                         0.00       0.21 f
  pe6/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe5/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe5/u14/out[13] (regist_15bit_20)                       0.00       0.21 f
  pe5/t_i_1_out[13] (PE_5)                                0.00       0.21 f
  pe6/t_i_1_in[13] (PE_4)                                 0.00       0.21 f
  pe6/u5/in[13] (regist_15bit_19)                         0.00       0.21 f
  pe6/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe5/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe5/u14/out[14] (regist_15bit_20)                       0.00       0.21 f
  pe5/t_i_1_out[14] (PE_5)                                0.00       0.21 f
  pe6/t_i_1_in[14] (PE_4)                                 0.00       0.21 f
  pe6/u5/in[14] (regist_15bit_19)                         0.00       0.21 f
  pe6/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u12/out[0] (regist_16bit_25)                        0.00       0.21 f
  pe6/a_out[0] (PE_4)                                     0.00       0.21 f
  pe7/a_in[0] (PE_3)                                      0.00       0.21 f
  pe7/u0/in[0] (regist_16bit_23)                          0.00       0.21 f
  pe7/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u12/out[1] (regist_16bit_25)                        0.00       0.21 f
  pe6/a_out[1] (PE_4)                                     0.00       0.21 f
  pe7/a_in[1] (PE_3)                                      0.00       0.21 f
  pe7/u0/in[1] (regist_16bit_23)                          0.00       0.21 f
  pe7/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u13/out[0] (regist_16bit_24)                        0.00       0.21 f
  pe6/g_out[0] (PE_4)                                     0.00       0.21 f
  pe7/g_in[0] (PE_3)                                      0.00       0.21 f
  pe7/u2/in[0] (regist_16bit_21)                          0.00       0.21 f
  pe7/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u13/out[1] (regist_16bit_24)                        0.00       0.21 f
  pe6/g_out[1] (PE_4)                                     0.00       0.21 f
  pe7/g_in[1] (PE_3)                                      0.00       0.21 f
  pe7/u2/in[1] (regist_16bit_21)                          0.00       0.21 f
  pe7/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[0] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[0] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[0] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[0] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[2] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[2] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[2] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[2] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[3] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[3] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[3] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[3] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[4] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[4] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[4] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[4] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[5] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[5] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[5] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[5] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[6] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[6] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[6] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[6] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[7] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[7] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[7] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[7] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[8] (regist_15bit_16)                        0.00       0.21 f
  pe6/t_i_1_out[8] (PE_4)                                 0.00       0.21 f
  pe7/t_i_1_in[8] (PE_3)                                  0.00       0.21 f
  pe7/u5/in[8] (regist_15bit_15)                          0.00       0.21 f
  pe7/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u12/out[0] (regist_16bit_19)                        0.00       0.21 f
  pe7/a_out[0] (PE_3)                                     0.00       0.21 f
  pe8/a_in[0] (PE_2)                                      0.00       0.21 f
  pe8/u0/in[0] (regist_16bit_17)                          0.00       0.21 f
  pe8/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u12/out[1] (regist_16bit_19)                        0.00       0.21 f
  pe7/a_out[1] (PE_3)                                     0.00       0.21 f
  pe8/a_in[1] (PE_2)                                      0.00       0.21 f
  pe8/u0/in[1] (regist_16bit_17)                          0.00       0.21 f
  pe8/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u13/out[0] (regist_16bit_18)                        0.00       0.21 f
  pe7/g_out[0] (PE_3)                                     0.00       0.21 f
  pe8/g_in[0] (PE_2)                                      0.00       0.21 f
  pe8/u2/in[0] (regist_16bit_15)                          0.00       0.21 f
  pe8/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u13/out[1] (regist_16bit_18)                        0.00       0.21 f
  pe7/g_out[1] (PE_3)                                     0.00       0.21 f
  pe8/g_in[1] (PE_2)                                      0.00       0.21 f
  pe8/u2/in[1] (regist_16bit_15)                          0.00       0.21 f
  pe8/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u14/out[0] (regist_15bit_12)                        0.00       0.21 f
  pe7/t_i_1_out[0] (PE_3)                                 0.00       0.21 f
  pe8/t_i_1_in[0] (PE_2)                                  0.00       0.21 f
  pe8/u5/in[0] (regist_15bit_11)                          0.00       0.21 f
  pe8/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u14/out[1] (regist_15bit_12)                        0.00       0.21 f
  pe7/t_i_1_out[1] (PE_3)                                 0.00       0.21 f
  pe8/t_i_1_in[1] (PE_2)                                  0.00       0.21 f
  pe8/u5/in[1] (regist_15bit_11)                          0.00       0.21 f
  pe8/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe7/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe7/u14/out[14] (regist_15bit_12)                       0.00       0.21 f
  pe7/t_i_1_out[14] (PE_3)                                0.00       0.21 f
  pe8/t_i_1_in[14] (PE_2)                                 0.00       0.21 f
  pe8/u5/in[14] (regist_15bit_11)                         0.00       0.21 f
  pe8/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u12/out[0] (regist_16bit_13)                        0.00       0.21 f
  pe8/a_out[0] (PE_2)                                     0.00       0.21 f
  pe9/a_in[0] (PE_1)                                      0.00       0.21 f
  pe9/u0/in[0] (regist_16bit_11)                          0.00       0.21 f
  pe9/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u12/out[1] (regist_16bit_13)                        0.00       0.21 f
  pe8/a_out[1] (PE_2)                                     0.00       0.21 f
  pe9/a_in[1] (PE_1)                                      0.00       0.21 f
  pe9/u0/in[1] (regist_16bit_11)                          0.00       0.21 f
  pe9/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u13/out[0] (regist_16bit_12)                        0.00       0.21 f
  pe8/g_out[0] (PE_2)                                     0.00       0.21 f
  pe9/g_in[0] (PE_1)                                      0.00       0.21 f
  pe9/u2/in[0] (regist_16bit_9)                           0.00       0.21 f
  pe9/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u13/out[1] (regist_16bit_12)                        0.00       0.21 f
  pe8/g_out[1] (PE_2)                                     0.00       0.21 f
  pe9/g_in[1] (PE_1)                                      0.00       0.21 f
  pe9/u2/in[1] (regist_16bit_9)                           0.00       0.21 f
  pe9/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[0] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[0] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[0] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[0] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[1] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[1] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[1] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[1] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[2] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[2] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[2] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[2] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[3] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[3] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[3] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[3] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[4] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[4] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[4] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[4] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[5] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[5] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[5] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[5] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[6] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[6] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[6] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[6] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[7] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[7] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[7] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[7] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[8] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[8] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[8] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[8] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[9] (regist_15bit_8)                         0.00       0.21 f
  pe8/t_i_1_out[9] (PE_2)                                 0.00       0.21 f
  pe9/t_i_1_in[9] (PE_1)                                  0.00       0.21 f
  pe9/u5/in[9] (regist_15bit_7)                           0.00       0.21 f
  pe9/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe8/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe8/u14/out[10] (regist_15bit_8)                        0.00       0.21 f
  pe8/t_i_1_out[10] (PE_2)                                0.00       0.21 f
  pe9/t_i_1_in[10] (PE_1)                                 0.00       0.21 f
  pe9/u5/in[10] (regist_15bit_7)                          0.00       0.21 f
  pe9/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe8/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe8/u14/out[11] (regist_15bit_8)                        0.00       0.21 f
  pe8/t_i_1_out[11] (PE_2)                                0.00       0.21 f
  pe9/t_i_1_in[11] (PE_1)                                 0.00       0.21 f
  pe9/u5/in[11] (regist_15bit_7)                          0.00       0.21 f
  pe9/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe8/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe8/u14/out[12] (regist_15bit_8)                        0.00       0.21 f
  pe8/t_i_1_out[12] (PE_2)                                0.00       0.21 f
  pe9/t_i_1_in[12] (PE_1)                                 0.00       0.21 f
  pe9/u5/in[12] (regist_15bit_7)                          0.00       0.21 f
  pe9/u5/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe8/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe8/u14/out[13] (regist_15bit_8)                        0.00       0.21 f
  pe8/t_i_1_out[13] (PE_2)                                0.00       0.21 f
  pe9/t_i_1_in[13] (PE_1)                                 0.00       0.21 f
  pe9/u5/in[13] (regist_15bit_7)                          0.00       0.21 f
  pe9/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe8/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe8/u14/out[14] (regist_15bit_8)                        0.00       0.21 f
  pe8/t_i_1_out[14] (PE_2)                                0.00       0.21 f
  pe9/t_i_1_in[14] (PE_1)                                 0.00       0.21 f
  pe9/u5/in[14] (regist_15bit_7)                          0.00       0.21 f
  pe9/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u12/out[0] (regist_16bit_7)                         0.00       0.21 f
  pe9/a_out[0] (PE_1)                                     0.00       0.21 f
  pe10/a_in[0] (PE_0)                                     0.00       0.21 f
  pe10/u0/in[0] (regist_16bit_5)                          0.00       0.21 f
  pe10/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u12/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u12/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u12/out[1] (regist_16bit_7)                         0.00       0.21 f
  pe9/a_out[1] (PE_1)                                     0.00       0.21 f
  pe10/a_in[1] (PE_0)                                     0.00       0.21 f
  pe10/u0/in[1] (regist_16bit_5)                          0.00       0.21 f
  pe10/u0/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u0/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u13/out[0] (regist_16bit_6)                         0.00       0.21 f
  pe9/g_out[0] (PE_1)                                     0.00       0.21 f
  pe10/g_in[0] (PE_0)                                     0.00       0.21 f
  pe10/u2/in[0] (regist_16bit_3)                          0.00       0.21 f
  pe10/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u13/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u13/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u13/out[1] (regist_16bit_6)                         0.00       0.21 f
  pe9/g_out[1] (PE_1)                                     0.00       0.21 f
  pe10/g_in[1] (PE_0)                                     0.00       0.21 f
  pe10/u2/in[1] (regist_16bit_3)                          0.00       0.21 f
  pe10/u2/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u2/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[0] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[0] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[0] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[0] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[1] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[1] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[1] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[1] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[2] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[2] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[2] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[2] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[3] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[3] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[3] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[3] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[3]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[4] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[4] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[4] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[4] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[4]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[5] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[5] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[5] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[5] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[5]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[6] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[6] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[6] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[6] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[7]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[7] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[7] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[7] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[7] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[7]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[7]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[8]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[8] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[8] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[8] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[8] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[8]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[8]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[9]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[9] (regist_15bit_4)                         0.00       0.21 f
  pe9/t_i_1_out[9] (PE_1)                                 0.00       0.21 f
  pe10/t_i_1_in[9] (PE_0)                                 0.00       0.21 f
  pe10/u5/in[9] (regist_15bit_3)                          0.00       0.21 f
  pe10/u5/out_reg[9]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[9]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe9/u14/out_reg[10]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe9/u14/out[10] (regist_15bit_4)                        0.00       0.21 f
  pe9/t_i_1_out[10] (PE_1)                                0.00       0.21 f
  pe10/t_i_1_in[10] (PE_0)                                0.00       0.21 f
  pe10/u5/in[10] (regist_15bit_3)                         0.00       0.21 f
  pe10/u5/out_reg[10]/D (LVT_DRNQHSV2)                    0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[10]/CK (LVT_DRNQHSV2)                   0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe9/u14/out_reg[11]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe9/u14/out[11] (regist_15bit_4)                        0.00       0.21 f
  pe9/t_i_1_out[11] (PE_1)                                0.00       0.21 f
  pe10/t_i_1_in[11] (PE_0)                                0.00       0.21 f
  pe10/u5/in[11] (regist_15bit_3)                         0.00       0.21 f
  pe10/u5/out_reg[11]/D (LVT_DRNQHSV2)                    0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[11]/CK (LVT_DRNQHSV2)                   0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe9/u14/out_reg[12]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe9/u14/out[12] (regist_15bit_4)                        0.00       0.21 f
  pe9/t_i_1_out[12] (PE_1)                                0.00       0.21 f
  pe10/t_i_1_in[12] (PE_0)                                0.00       0.21 f
  pe10/u5/in[12] (regist_15bit_3)                         0.00       0.21 f
  pe10/u5/out_reg[12]/D (LVT_DRNQHSV2)                    0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[12]/CK (LVT_DRNQHSV2)                   0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe9/u14/out_reg[13]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe9/u14/out[13] (regist_15bit_4)                        0.00       0.21 f
  pe9/t_i_1_out[13] (PE_1)                                0.00       0.21 f
  pe10/t_i_1_in[13] (PE_0)                                0.00       0.21 f
  pe10/u5/in[13] (regist_15bit_3)                         0.00       0.21 f
  pe10/u5/out_reg[13]/D (LVT_DRNQHSV2)                    0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[13]/CK (LVT_DRNQHSV2)                   0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe9/u14/out_reg[14]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe9/u14/out[14] (regist_15bit_4)                        0.00       0.21 f
  pe9/t_i_1_out[14] (PE_1)                                0.00       0.21 f
  pe10/t_i_1_in[14] (PE_0)                                0.00       0.21 f
  pe10/u5/in[14] (regist_15bit_3)                         0.00       0.21 f
  pe10/u5/out_reg[14]/D (LVT_DRNQHSV2)                    0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[14]/CK (LVT_DRNQHSV2)                   0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[15] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[15] (PE_10)                                   0.00       0.21 f
  pe1/g_in[15] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[15] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe2/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe2/u13/out[15] (regist_16bit_48)                       0.00       0.21 f
  pe2/g_out[15] (PE_8)                                    0.00       0.21 f
  pe3/g_in[15] (PE_7)                                     0.00       0.21 f
  pe3/u2/in[15] (regist_16bit_45)                         0.00       0.21 f
  pe3/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe3/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe3/u13/out[15] (regist_16bit_42)                       0.00       0.21 f
  pe3/g_out[15] (PE_7)                                    0.00       0.21 f
  pe4/g_in[15] (PE_6)                                     0.00       0.21 f
  pe4/u2/in[15] (regist_16bit_39)                         0.00       0.21 f
  pe4/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe4/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe4/u13/out[15] (regist_16bit_36)                       0.00       0.21 f
  pe4/g_out[15] (PE_6)                                    0.00       0.21 f
  pe5/g_in[15] (PE_5)                                     0.00       0.21 f
  pe5/u2/in[15] (regist_16bit_33)                         0.00       0.21 f
  pe5/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe5/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe5/u13/out[15] (regist_16bit_30)                       0.00       0.21 f
  pe5/g_out[15] (PE_5)                                    0.00       0.21 f
  pe6/g_in[15] (PE_4)                                     0.00       0.21 f
  pe6/u2/in[15] (regist_16bit_27)                         0.00       0.21 f
  pe6/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe6/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe6/u13/out[15] (regist_16bit_24)                       0.00       0.21 f
  pe6/g_out[15] (PE_4)                                    0.00       0.21 f
  pe7/g_in[15] (PE_3)                                     0.00       0.21 f
  pe7/u2/in[15] (regist_16bit_21)                         0.00       0.21 f
  pe7/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe7/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe7/u13/out[15] (regist_16bit_18)                       0.00       0.21 f
  pe7/g_out[15] (PE_3)                                    0.00       0.21 f
  pe8/g_in[15] (PE_2)                                     0.00       0.21 f
  pe8/u2/in[15] (regist_16bit_15)                         0.00       0.21 f
  pe8/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe8/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe8/u13/out[15] (regist_16bit_12)                       0.00       0.21 f
  pe8/g_out[15] (PE_2)                                    0.00       0.21 f
  pe9/g_in[15] (PE_1)                                     0.00       0.21 f
  pe9/u2/in[15] (regist_16bit_9)                          0.00       0.21 f
  pe9/u2/out_reg[15]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u2/out_reg[15]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[2] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[2] (PE_10)                                    0.00       0.21 f
  pe1/a_in[2] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[2] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[3] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[3] (PE_10)                                    0.00       0.21 f
  pe1/a_in[3] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[3] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[4] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[4] (PE_10)                                    0.00       0.21 f
  pe1/a_in[4] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[4] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[5] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[5] (PE_10)                                    0.00       0.21 f
  pe1/a_in[5] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[5] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[6] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[6] (PE_10)                                    0.00       0.21 f
  pe1/a_in[6] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[6] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[7] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[7] (PE_10)                                    0.00       0.21 f
  pe1/a_in[7] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[7] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[8] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[8] (PE_10)                                    0.00       0.21 f
  pe1/a_in[8] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[8] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[9] (regist_16bit_61)                        0.00       0.21 f
  pe0/a_out[9] (PE_10)                                    0.00       0.21 f
  pe1/a_in[9] (PE_9)                                      0.00       0.21 f
  pe1/u0/in[9] (regist_16bit_59)                          0.00       0.21 f
  pe1/u0/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[10] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[10] (PE_10)                                   0.00       0.21 f
  pe1/a_in[10] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[10] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[11] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[11] (PE_10)                                   0.00       0.21 f
  pe1/a_in[11] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[11] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[12] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[12] (PE_10)                                   0.00       0.21 f
  pe1/a_in[12] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[12] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[13] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[13] (PE_10)                                   0.00       0.21 f
  pe1/a_in[13] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[13] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[14] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[14] (PE_10)                                   0.00       0.21 f
  pe1/a_in[14] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[14] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u12/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u12/out[15] (regist_16bit_61)                       0.00       0.21 f
  pe0/a_out[15] (PE_10)                                   0.00       0.21 f
  pe1/a_in[15] (PE_9)                                     0.00       0.21 f
  pe1/u0/in[15] (regist_16bit_59)                         0.00       0.21 f
  pe1/u0/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[2] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[2] (PE_10)                                    0.00       0.21 f
  pe1/g_in[2] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[2] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[3] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[3] (PE_10)                                    0.00       0.21 f
  pe1/g_in[3] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[3] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[4] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[4] (PE_10)                                    0.00       0.21 f
  pe1/g_in[4] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[4] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[5] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[5] (PE_10)                                    0.00       0.21 f
  pe1/g_in[5] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[5] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[6] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[6] (PE_10)                                    0.00       0.21 f
  pe1/g_in[6] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[6] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[7] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[7] (PE_10)                                    0.00       0.21 f
  pe1/g_in[7] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[7] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[8] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[8] (PE_10)                                    0.00       0.21 f
  pe1/g_in[8] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[8] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[9] (regist_16bit_60)                        0.00       0.21 f
  pe0/g_out[9] (PE_10)                                    0.00       0.21 f
  pe1/g_in[9] (PE_9)                                      0.00       0.21 f
  pe1/u2/in[9] (regist_16bit_57)                          0.00       0.21 f
  pe1/u2/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[10] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[10] (PE_10)                                   0.00       0.21 f
  pe1/g_in[10] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[10] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[11] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[11] (PE_10)                                   0.00       0.21 f
  pe1/g_in[11] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[11] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[12] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[12] (PE_10)                                   0.00       0.21 f
  pe1/g_in[12] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[12] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[13] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[13] (PE_10)                                   0.00       0.21 f
  pe1/g_in[13] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[13] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u13/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u13/out[14] (regist_16bit_60)                       0.00       0.21 f
  pe0/g_out[14] (PE_10)                                   0.00       0.21 f
  pe1/g_in[14] (PE_9)                                     0.00       0.21 f
  pe1/u2/in[14] (regist_16bit_57)                         0.00       0.21 f
  pe1/u2/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[0]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[0]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[0] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[0] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[0] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[0] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[2] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[2] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[2] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[2] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[4] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[4] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[4] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[4] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[6] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[6] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[6] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[6] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[7] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[7] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[7] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[7] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[8] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[8] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[8] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[8] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[9] (regist_15bit_40)                        0.00       0.21 f
  pe0/t_i_1_out[9] (PE_10)                                0.00       0.21 f
  pe1/t_i_1_in[9] (PE_9)                                  0.00       0.21 f
  pe1/u5/in[9] (regist_15bit_39)                          0.00       0.21 f
  pe1/u5/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[10] (regist_15bit_40)                       0.00       0.21 f
  pe0/t_i_1_out[10] (PE_10)                               0.00       0.21 f
  pe1/t_i_1_in[10] (PE_9)                                 0.00       0.21 f
  pe1/u5/in[10] (regist_15bit_39)                         0.00       0.21 f
  pe1/u5/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[11] (regist_15bit_40)                       0.00       0.21 f
  pe0/t_i_1_out[11] (PE_10)                               0.00       0.21 f
  pe1/t_i_1_in[11] (PE_9)                                 0.00       0.21 f
  pe1/u5/in[11] (regist_15bit_39)                         0.00       0.21 f
  pe1/u5/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[13] (regist_15bit_40)                       0.00       0.21 f
  pe0/t_i_1_out[13] (PE_10)                               0.00       0.21 f
  pe1/t_i_1_in[13] (PE_9)                                 0.00       0.21 f
  pe1/u5/in[13] (regist_15bit_39)                         0.00       0.21 f
  pe1/u5/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe0/u14/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe0/u14/out[14] (regist_15bit_40)                       0.00       0.21 f
  pe0/t_i_1_out[14] (PE_10)                               0.00       0.21 f
  pe1/t_i_1_in[14] (PE_9)                                 0.00       0.21 f
  pe1/u5/in[14] (regist_15bit_39)                         0.00       0.21 f
  pe1/u5/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[2] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[2] (PE_9)                                     0.00       0.21 f
  pe2/a_in[2] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[2] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[3] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[3] (PE_9)                                     0.00       0.21 f
  pe2/a_in[3] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[3] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[4] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[4] (PE_9)                                     0.00       0.21 f
  pe2/a_in[4] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[4] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[5] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[5] (PE_9)                                     0.00       0.21 f
  pe2/a_in[5] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[5] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[6] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[6] (PE_9)                                     0.00       0.21 f
  pe2/a_in[6] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[6] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[7] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[7] (PE_9)                                     0.00       0.21 f
  pe2/a_in[7] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[7] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[8] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[8] (PE_9)                                     0.00       0.21 f
  pe2/a_in[8] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[8] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[9] (regist_16bit_55)                        0.00       0.21 f
  pe1/a_out[9] (PE_9)                                     0.00       0.21 f
  pe2/a_in[9] (PE_8)                                      0.00       0.21 f
  pe2/u0/in[9] (regist_16bit_53)                          0.00       0.21 f
  pe2/u0/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[10] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[10] (PE_9)                                    0.00       0.21 f
  pe2/a_in[10] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[10] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[11] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[11] (PE_9)                                    0.00       0.21 f
  pe2/a_in[11] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[11] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[12] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[12] (PE_9)                                    0.00       0.21 f
  pe2/a_in[12] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[12] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[13] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[13] (PE_9)                                    0.00       0.21 f
  pe2/a_in[13] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[13] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[14] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[14] (PE_9)                                    0.00       0.21 f
  pe2/a_in[14] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[14] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u12/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u12/out[15] (regist_16bit_55)                       0.00       0.21 f
  pe1/a_out[15] (PE_9)                                    0.00       0.21 f
  pe2/a_in[15] (PE_8)                                     0.00       0.21 f
  pe2/u0/in[15] (regist_16bit_53)                         0.00       0.21 f
  pe2/u0/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[2] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[2] (PE_9)                                     0.00       0.21 f
  pe2/g_in[2] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[2] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[3] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[3] (PE_9)                                     0.00       0.21 f
  pe2/g_in[3] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[3] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[4] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[4] (PE_9)                                     0.00       0.21 f
  pe2/g_in[4] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[4] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[5] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[5] (PE_9)                                     0.00       0.21 f
  pe2/g_in[5] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[5] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[6] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[6] (PE_9)                                     0.00       0.21 f
  pe2/g_in[6] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[6] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[7] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[7] (PE_9)                                     0.00       0.21 f
  pe2/g_in[7] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[7] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[8]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[8]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[8] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[8] (PE_9)                                     0.00       0.21 f
  pe2/g_in[8] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[8] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[8]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[8]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[9]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[9]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[9] (regist_16bit_54)                        0.00       0.21 f
  pe1/g_out[9] (PE_9)                                     0.00       0.21 f
  pe2/g_in[9] (PE_8)                                      0.00       0.21 f
  pe2/u2/in[9] (regist_16bit_51)                          0.00       0.21 f
  pe2/u2/out_reg[9]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[9]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[10]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[10]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[10] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[10] (PE_9)                                    0.00       0.21 f
  pe2/g_in[10] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[10] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[10]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[10]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[11]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[11]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[11] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[11] (PE_9)                                    0.00       0.21 f
  pe2/g_in[11] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[11] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[11]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[11]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[12]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[12]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[12] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[12] (PE_9)                                    0.00       0.21 f
  pe2/g_in[12] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[12] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[12]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[12]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[13]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[13]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[13] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[13] (PE_9)                                    0.00       0.21 f
  pe2/g_in[13] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[13] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[13]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[13]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[14]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[14]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[14] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[14] (PE_9)                                    0.00       0.21 f
  pe2/g_in[14] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[14] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[14]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[14]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[15]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe1/u13/out_reg[15]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe1/u13/out[15] (regist_16bit_54)                       0.00       0.21 f
  pe1/g_out[15] (PE_9)                                    0.00       0.21 f
  pe2/g_in[15] (PE_8)                                     0.00       0.21 f
  pe2/u2/in[15] (regist_16bit_51)                         0.00       0.21 f
  pe2/u2/out_reg[15]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[15]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[1] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[1] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[1] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[1] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[2] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[2] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[2] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[2] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[3] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[3] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[3] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[3] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[4] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[4] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[4] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[4] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[5] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[5] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[5] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[5] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[6] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[6] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[6] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[6] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[7] (regist_15bit_36)                        0.00       0.21 f
  pe1/t_i_1_out[7] (PE_9)                                 0.00       0.21 f
  pe2/t_i_1_in[7] (PE_8)                                  0.00       0.21 f
  pe2/u5/in[7] (regist_15bit_35)                          0.00       0.21 f
  pe2/u5/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
