
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001607c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08016138  08016138  00017138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016468  08016468  000181b4  2**0
                  CONTENTS
  4 .ARM          00000008  08016468  08016468  00017468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016470  08016470  000181b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016470  08016470  00017470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016474  08016474  00017474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001b4  20000000  08016478  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002344  200001b4  0801662c  000181b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200024f8  0801662c  000184f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000181b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e9a2  00000000  00000000  000181e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000071eb  00000000  00000000  00046b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a58  00000000  00000000  0004dd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002083  00000000  00000000  000507c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000288a2  00000000  00000000  0005284b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00034baa  00000000  00000000  0007b0ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4712  00000000  00000000  000afc97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  001943a9  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  00198590  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  001988cc  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000ab04  00000000  00000000  001988f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005c  00000000  00000000  001a33f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001b4 	.word	0x200001b4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08016120 	.word	0x08016120

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001b8 	.word	0x200001b8
 8000100:	08016120 	.word	0x08016120

08000104 <USBPD_CAD_Init>:
 8000104:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8000106:	b082      	sub	sp, #8
 8000108:	0015      	movs	r5, r2
 800010a:	001e      	movs	r6, r3
 800010c:	2400      	movs	r4, #0
 800010e:	4668      	mov	r0, sp
 8000110:	7a00      	ldrb	r0, [r0, #8]
 8000112:	2803      	cmp	r0, #3
 8000114:	d301      	bcc.n	800011a <USBPD_CAD_Init+0x16>
 8000116:	2401      	movs	r4, #1
 8000118:	e01f      	b.n	800015a <USBPD_CAD_Init+0x56>
 800011a:	9100      	str	r1, [sp, #0]
 800011c:	2900      	cmp	r1, #0
 800011e:	d101      	bne.n	8000124 <USBPD_CAD_Init+0x20>
 8000120:	2402      	movs	r4, #2
 8000122:	e01a      	b.n	800015a <USBPD_CAD_Init+0x56>
 8000124:	200c      	movs	r0, #12
 8000126:	f015 fedf 	bl	8015ee8 <malloc>
 800012a:	0007      	movs	r7, r0
 800012c:	d101      	bne.n	8000132 <USBPD_CAD_Init+0x2e>
 800012e:	2403      	movs	r4, #3
 8000130:	e013      	b.n	800015a <USBPD_CAD_Init+0x56>
 8000132:	210c      	movs	r1, #12
 8000134:	f015 ffe5 	bl	8016102 <__aeabi_memclr>
 8000138:	603e      	str	r6, [r7, #0]
 800013a:	723c      	strb	r4, [r7, #8]
 800013c:	9800      	ldr	r0, [sp, #0]
 800013e:	6078      	str	r0, [r7, #4]
 8000140:	484a      	ldr	r0, [pc, #296]	@ (800026c <.text_6>)
 8000142:	4669      	mov	r1, sp
 8000144:	7a09      	ldrb	r1, [r1, #8]
 8000146:	0089      	lsls	r1, r1, #2
 8000148:	5047      	str	r7, [r0, r1]
 800014a:	9800      	ldr	r0, [sp, #0]
 800014c:	6843      	ldr	r3, [r0, #4]
 800014e:	0032      	movs	r2, r6
 8000150:	0029      	movs	r1, r5
 8000152:	4668      	mov	r0, sp
 8000154:	7a00      	ldrb	r0, [r0, #8]
 8000156:	f00f fa39 	bl	800f5cc <CAD_Init>
 800015a:	0020      	movs	r0, r4
 800015c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800015e <USBPD_CAD_PortEnable>:
 800015e:	2803      	cmp	r0, #3
 8000160:	d203      	bcs.n	800016a <USBPD_CAD_PortEnable+0xc>
 8000162:	4a42      	ldr	r2, [pc, #264]	@ (800026c <.text_6>)
 8000164:	0080      	lsls	r0, r0, #2
 8000166:	5810      	ldr	r0, [r2, r0]
 8000168:	7201      	strb	r1, [r0, #8]
 800016a:	4770      	bx	lr

0800016c <USBPD_CAD_Process>:
 800016c:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800016e:	2400      	movs	r4, #0
 8000170:	4669      	mov	r1, sp
 8000172:	700c      	strb	r4, [r1, #0]
 8000174:	9401      	str	r4, [sp, #4]
 8000176:	2500      	movs	r5, #0
 8000178:	43ed      	mvns	r5, r5
 800017a:	4f3d      	ldr	r7, [pc, #244]	@ (8000270 <.text_7>)
 800017c:	483b      	ldr	r0, [pc, #236]	@ (800026c <.text_6>)
 800017e:	00a1      	lsls	r1, r4, #2
 8000180:	1846      	adds	r6, r0, r1
 8000182:	6830      	ldr	r0, [r6, #0]
 8000184:	2800      	cmp	r0, #0
 8000186:	d06c      	beq.n	8000262 <USBPD_CAD_Process+0xf6>
 8000188:	7a00      	ldrb	r0, [r0, #8]
 800018a:	2801      	cmp	r0, #1
 800018c:	d169      	bne.n	8000262 <USBPD_CAD_Process+0xf6>
 800018e:	aa01      	add	r2, sp, #4
 8000190:	4669      	mov	r1, sp
 8000192:	b2e0      	uxtb	r0, r4
 8000194:	f00f fbc2 	bl	800f91c <CAD_StateMachine>
 8000198:	42a8      	cmp	r0, r5
 800019a:	d800      	bhi.n	800019e <USBPD_CAD_Process+0x32>
 800019c:	0005      	movs	r5, r0
 800019e:	4668      	mov	r0, sp
 80001a0:	7800      	ldrb	r0, [r0, #0]
 80001a2:	2801      	cmp	r0, #1
 80001a4:	d004      	beq.n	80001b0 <USBPD_CAD_Process+0x44>
 80001a6:	2802      	cmp	r0, #2
 80001a8:	d012      	beq.n	80001d0 <USBPD_CAD_Process+0x64>
 80001aa:	2804      	cmp	r0, #4
 80001ac:	d010      	beq.n	80001d0 <USBPD_CAD_Process+0x64>
 80001ae:	e040      	b.n	8000232 <USBPD_CAD_Process+0xc6>
 80001b0:	6830      	ldr	r0, [r6, #0]
 80001b2:	6801      	ldr	r1, [r0, #0]
 80001b4:	680a      	ldr	r2, [r1, #0]
 80001b6:	4b2f      	ldr	r3, [pc, #188]	@ (8000274 <.text_8>)
 80001b8:	4013      	ands	r3, r2
 80001ba:	600b      	str	r3, [r1, #0]
 80001bc:	6801      	ldr	r1, [r0, #0]
 80001be:	680a      	ldr	r2, [r1, #0]
 80001c0:	23c0      	movs	r3, #192	@ 0xc0
 80001c2:	439a      	bics	r2, r3
 80001c4:	600a      	str	r2, [r1, #0]
 80001c6:	6800      	ldr	r0, [r0, #0]
 80001c8:	6801      	ldr	r1, [r0, #0]
 80001ca:	4039      	ands	r1, r7
 80001cc:	6001      	str	r1, [r0, #0]
 80001ce:	e034      	b.n	800023a <USBPD_CAD_Process+0xce>
 80001d0:	6830      	ldr	r0, [r6, #0]
 80001d2:	9901      	ldr	r1, [sp, #4]
 80001d4:	2901      	cmp	r1, #1
 80001d6:	6801      	ldr	r1, [r0, #0]
 80001d8:	680a      	ldr	r2, [r1, #0]
 80001da:	d103      	bne.n	80001e4 <USBPD_CAD_Process+0x78>
 80001dc:	403a      	ands	r2, r7
 80001de:	2380      	movs	r3, #128	@ 0x80
 80001e0:	01db      	lsls	r3, r3, #7
 80001e2:	e002      	b.n	80001ea <USBPD_CAD_Process+0x7e>
 80001e4:	403a      	ands	r2, r7
 80001e6:	2380      	movs	r3, #128	@ 0x80
 80001e8:	019b      	lsls	r3, r3, #6
 80001ea:	4313      	orrs	r3, r2
 80001ec:	600b      	str	r3, [r1, #0]
 80001ee:	6801      	ldr	r1, [r0, #0]
 80001f0:	680b      	ldr	r3, [r1, #0]
 80001f2:	22c0      	movs	r2, #192	@ 0xc0
 80001f4:	4393      	bics	r3, r2
 80001f6:	469c      	mov	ip, r3
 80001f8:	9a01      	ldr	r2, [sp, #4]
 80001fa:	0193      	lsls	r3, r2, #6
 80001fc:	22c0      	movs	r2, #192	@ 0xc0
 80001fe:	401a      	ands	r2, r3
 8000200:	4663      	mov	r3, ip
 8000202:	431a      	orrs	r2, r3
 8000204:	600a      	str	r2, [r1, #0]
 8000206:	6801      	ldr	r1, [r0, #0]
 8000208:	680a      	ldr	r2, [r1, #0]
 800020a:	2380      	movs	r3, #128	@ 0x80
 800020c:	015b      	lsls	r3, r3, #5
 800020e:	4313      	orrs	r3, r2
 8000210:	600b      	str	r3, [r1, #0]
 8000212:	6800      	ldr	r0, [r0, #0]
 8000214:	6801      	ldr	r1, [r0, #0]
 8000216:	074a      	lsls	r2, r1, #29
 8000218:	0fd2      	lsrs	r2, r2, #31
 800021a:	d103      	bne.n	8000224 <USBPD_CAD_Process+0xb8>
 800021c:	2208      	movs	r2, #8
 800021e:	4391      	bics	r1, r2
 8000220:	6001      	str	r1, [r0, #0]
 8000222:	e002      	b.n	800022a <USBPD_CAD_Process+0xbe>
 8000224:	2208      	movs	r2, #8
 8000226:	430a      	orrs	r2, r1
 8000228:	6002      	str	r2, [r0, #0]
 800022a:	2168      	movs	r1, #104	@ 0x68
 800022c:	b2e0      	uxtb	r0, r4
 800022e:	f000 f925 	bl	800047c <USBPD_PE_Notification>
 8000232:	4668      	mov	r0, sp
 8000234:	7800      	ldrb	r0, [r0, #0]
 8000236:	2800      	cmp	r0, #0
 8000238:	d013      	beq.n	8000262 <USBPD_CAD_Process+0xf6>
 800023a:	9a01      	ldr	r2, [sp, #4]
 800023c:	4668      	mov	r0, sp
 800023e:	7801      	ldrb	r1, [r0, #0]
 8000240:	b2e0      	uxtb	r0, r4
 8000242:	6833      	ldr	r3, [r6, #0]
 8000244:	685b      	ldr	r3, [r3, #4]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4798      	blx	r3
 800024a:	4668      	mov	r0, sp
 800024c:	7800      	ldrb	r0, [r0, #0]
 800024e:	2801      	cmp	r0, #1
 8000250:	d003      	beq.n	800025a <USBPD_CAD_Process+0xee>
 8000252:	4668      	mov	r0, sp
 8000254:	7800      	ldrb	r0, [r0, #0]
 8000256:	2803      	cmp	r0, #3
 8000258:	d103      	bne.n	8000262 <USBPD_CAD_Process+0xf6>
 800025a:	2169      	movs	r1, #105	@ 0x69
 800025c:	b2e0      	uxtb	r0, r4
 800025e:	f000 f90d 	bl	800047c <USBPD_PE_Notification>
 8000262:	1c64      	adds	r4, r4, #1
 8000264:	2c03      	cmp	r4, #3
 8000266:	d389      	bcc.n	800017c <USBPD_CAD_Process+0x10>
 8000268:	0028      	movs	r0, r5
 800026a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800026c <.text_6>:
 800026c:	200001d0 	.word	0x200001d0

08000270 <.text_7>:
 8000270:	ffff9fff 	.word	0xffff9fff

08000274 <.text_8>:
 8000274:	ffffefff 	.word	0xffffefff

08000278 <USBPD_CAD_AssertRd>:
 8000278:	b510      	push	{r4, lr}
 800027a:	0004      	movs	r4, r0
 800027c:	f010 ffe0 	bl	8011240 <USBPDM1_DeAssertRp>
 8000280:	0020      	movs	r0, r4
 8000282:	f010 ffe7 	bl	8011254 <USBPDM1_AssertRd>
 8000286:	bd10      	pop	{r4, pc}

08000288 <USBPD_CAD_AssertRp>:
 8000288:	b510      	push	{r4, lr}
 800028a:	0004      	movs	r4, r0
 800028c:	f011 f888 	bl	80113a0 <USBPDM1_DeAssertRd>
 8000290:	0020      	movs	r0, r4
 8000292:	f010 ff1d 	bl	80110d0 <USBPDM1_AssertRp>
 8000296:	bd10      	pop	{r4, pc}

08000298 <USBPD_CAD_EnterErrorRecovery>:
 8000298:	b580      	push	{r7, lr}
 800029a:	f00f fa79 	bl	800f790 <CAD_Enter_ErrorRecovery>
 800029e:	bd01      	pop	{r0, pc}

080002a0 <USBPD_CAD_SRC_SetRpResistor>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	2404      	movs	r4, #4
 80002a4:	f00f fade 	bl	800f864 <CAD_Set_ResistorRp>
 80002a8:	2800      	cmp	r0, #0
 80002aa:	d100      	bne.n	80002ae <USBPD_CAD_SRC_SetRpResistor+0xe>
 80002ac:	2400      	movs	r4, #0
 80002ae:	0020      	movs	r0, r4
 80002b0:	bd10      	pop	{r4, pc}

080002b2 <USBPD_CAD_SetRpResistor>:
 80002b2:	b580      	push	{r7, lr}
 80002b4:	f7ff fff4 	bl	80002a0 <USBPD_CAD_SRC_SetRpResistor>
 80002b8:	bd02      	pop	{r1, pc}

080002ba <USBPD_CAD_GetMemoryConsumption>:
 80002ba:	2024      	movs	r0, #36	@ 0x24
 80002bc:	4770      	bx	lr
	...

080002c0 <USBPD_PE_Init>:
 80002c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c2:	000e      	movs	r6, r1
 80002c4:	0017      	movs	r7, r2
 80002c6:	001c      	movs	r4, r3
 80002c8:	6871      	ldr	r1, [r6, #4]
 80002ca:	070a      	lsls	r2, r1, #28
 80002cc:	0fd2      	lsrs	r2, r2, #31
 80002ce:	d002      	beq.n	80002d6 <USBPD_PE_Init+0x16>
 80002d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80002d2:	2900      	cmp	r1, #0
 80002d4:	d002      	beq.n	80002dc <USBPD_PE_Init+0x1c>
 80002d6:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80002d8:	2900      	cmp	r1, #0
 80002da:	d101      	bne.n	80002e0 <USBPD_PE_Init+0x20>
 80002dc:	241b      	movs	r4, #27
 80002de:	e04a      	b.n	8000376 <USBPD_PE_Init+0xb6>
 80002e0:	4669      	mov	r1, sp
 80002e2:	7008      	strb	r0, [r1, #0]
 80002e4:	4668      	mov	r0, sp
 80002e6:	7800      	ldrb	r0, [r0, #0]
 80002e8:	2803      	cmp	r0, #3
 80002ea:	d301      	bcc.n	80002f0 <USBPD_PE_Init+0x30>
 80002ec:	2417      	movs	r4, #23
 80002ee:	e042      	b.n	8000376 <USBPD_PE_Init+0xb6>
 80002f0:	2096      	movs	r0, #150	@ 0x96
 80002f2:	00c0      	lsls	r0, r0, #3
 80002f4:	f015 fdf8 	bl	8015ee8 <malloc>
 80002f8:	0005      	movs	r5, r0
 80002fa:	d101      	bne.n	8000300 <USBPD_PE_Init+0x40>
 80002fc:	2416      	movs	r4, #22
 80002fe:	e03a      	b.n	8000376 <USBPD_PE_Init+0xb6>
 8000300:	2196      	movs	r1, #150	@ 0x96
 8000302:	00c9      	lsls	r1, r1, #3
 8000304:	f015 fefd 	bl	8016102 <__aeabi_memclr>
 8000308:	487a      	ldr	r0, [pc, #488]	@ (80004f4 <.text_16>)
 800030a:	4669      	mov	r1, sp
 800030c:	7809      	ldrb	r1, [r1, #0]
 800030e:	0089      	lsls	r1, r1, #2
 8000310:	5045      	str	r5, [r0, r1]
 8000312:	602e      	str	r6, [r5, #0]
 8000314:	606f      	str	r7, [r5, #4]
 8000316:	4668      	mov	r0, sp
 8000318:	7800      	ldrb	r0, [r0, #0]
 800031a:	7428      	strb	r0, [r5, #16]
 800031c:	60ac      	str	r4, [r5, #8]
 800031e:	4876      	ldr	r0, [pc, #472]	@ (80004f8 <.text_17>)
 8000320:	182b      	adds	r3, r5, r0
 8000322:	4876      	ldr	r0, [pc, #472]	@ (80004fc <.text_18>)
 8000324:	182a      	adds	r2, r5, r0
 8000326:	0031      	movs	r1, r6
 8000328:	4668      	mov	r0, sp
 800032a:	7800      	ldrb	r0, [r0, #0]
 800032c:	f005 f98c 	bl	8005648 <USBPD_PRL_Init>
 8000330:	0004      	movs	r4, r0
 8000332:	d120      	bne.n	8000376 <USBPD_PE_Init+0xb6>
 8000334:	6868      	ldr	r0, [r5, #4]
 8000336:	6801      	ldr	r1, [r0, #0]
 8000338:	2703      	movs	r7, #3
 800033a:	682a      	ldr	r2, [r5, #0]
 800033c:	6852      	ldr	r2, [r2, #4]
 800033e:	0753      	lsls	r3, r2, #29
 8000340:	0fdb      	lsrs	r3, r3, #31
 8000342:	d006      	beq.n	8000352 <USBPD_PE_Init+0x92>
 8000344:	2208      	movs	r2, #8
 8000346:	430a      	orrs	r2, r1
 8000348:	6002      	str	r2, [r0, #0]
 800034a:	6873      	ldr	r3, [r6, #4]
 800034c:	403b      	ands	r3, r7
 800034e:	2201      	movs	r2, #1
 8000350:	e005      	b.n	800035e <USBPD_PE_Init+0x9e>
 8000352:	2208      	movs	r2, #8
 8000354:	4391      	bics	r1, r2
 8000356:	6001      	str	r1, [r0, #0]
 8000358:	6873      	ldr	r3, [r6, #4]
 800035a:	403b      	ands	r3, r7
 800035c:	2200      	movs	r2, #0
 800035e:	4611      	mov	r1, r2
 8000360:	4668      	mov	r0, sp
 8000362:	7800      	ldrb	r0, [r0, #0]
 8000364:	f005 f9ab 	bl	80056be <USBPD_PRL_SetHeader>
 8000368:	6870      	ldr	r0, [r6, #4]
 800036a:	4007      	ands	r7, r0
 800036c:	0039      	movs	r1, r7
 800036e:	4668      	mov	r0, sp
 8000370:	7800      	ldrb	r0, [r0, #0]
 8000372:	f005 f9e2 	bl	800573a <USBPD_PRL_CBL_SetHeaderSpecification>
 8000376:	0020      	movs	r0, r4
 8000378:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800037a <USBPD_PE_TimerCounter>:
 800037a:	495e      	ldr	r1, [pc, #376]	@ (80004f4 <.text_16>)
 800037c:	0080      	lsls	r0, r0, #2
 800037e:	5808      	ldr	r0, [r1, r0]
 8000380:	49b4      	ldr	r1, [pc, #720]	@ (8000654 <.text_20>)
 8000382:	084a      	lsrs	r2, r1, #1
 8000384:	8bc3      	ldrh	r3, [r0, #30]
 8000386:	4213      	tst	r3, r2
 8000388:	d002      	beq.n	8000390 <USBPD_PE_TimerCounter+0x16>
 800038a:	8bc3      	ldrh	r3, [r0, #30]
 800038c:	185b      	adds	r3, r3, r1
 800038e:	83c3      	strh	r3, [r0, #30]
 8000390:	8c03      	ldrh	r3, [r0, #32]
 8000392:	4213      	tst	r3, r2
 8000394:	d002      	beq.n	800039c <USBPD_PE_TimerCounter+0x22>
 8000396:	8c03      	ldrh	r3, [r0, #32]
 8000398:	185b      	adds	r3, r3, r1
 800039a:	8403      	strh	r3, [r0, #32]
 800039c:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800039e:	4213      	tst	r3, r2
 80003a0:	d002      	beq.n	80003a8 <USBPD_PE_TimerCounter+0x2e>
 80003a2:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 80003a4:	185b      	adds	r3, r3, r1
 80003a6:	84c3      	strh	r3, [r0, #38]	@ 0x26
 80003a8:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80003aa:	4213      	tst	r3, r2
 80003ac:	d002      	beq.n	80003b4 <USBPD_PE_TimerCounter+0x3a>
 80003ae:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80003b0:	185b      	adds	r3, r3, r1
 80003b2:	8443      	strh	r3, [r0, #34]	@ 0x22
 80003b4:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 80003b6:	4213      	tst	r3, r2
 80003b8:	d002      	beq.n	80003c0 <USBPD_PE_TimerCounter+0x46>
 80003ba:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 80003bc:	1851      	adds	r1, r2, r1
 80003be:	8481      	strh	r1, [r0, #36]	@ 0x24
 80003c0:	4770      	bx	lr

080003c2 <USBPD_PE_TimerCounteUpdate>:
 80003c2:	b570      	push	{r4, r5, r6, lr}
 80003c4:	000e      	movs	r6, r1
 80003c6:	494b      	ldr	r1, [pc, #300]	@ (80004f4 <.text_16>)
 80003c8:	0080      	lsls	r0, r0, #2
 80003ca:	580c      	ldr	r4, [r1, r0]
 80003cc:	2180      	movs	r1, #128	@ 0x80
 80003ce:	0209      	lsls	r1, r1, #8
 80003d0:	428e      	cmp	r6, r1
 80003d2:	da28      	bge.n	8000426 <USBPD_PE_TimerCounteUpdate+0x64>
 80003d4:	1e4d      	subs	r5, r1, #1
 80003d6:	8be0      	ldrh	r0, [r4, #30]
 80003d8:	4228      	tst	r0, r5
 80003da:	d004      	beq.n	80003e6 <USBPD_PE_TimerCounteUpdate+0x24>
 80003dc:	0031      	movs	r1, r6
 80003de:	8be0      	ldrh	r0, [r4, #30]
 80003e0:	f000 ffcb 	bl	800137a <PE_UpdateTimer>
 80003e4:	83e0      	strh	r0, [r4, #30]
 80003e6:	8c20      	ldrh	r0, [r4, #32]
 80003e8:	4228      	tst	r0, r5
 80003ea:	d004      	beq.n	80003f6 <USBPD_PE_TimerCounteUpdate+0x34>
 80003ec:	0031      	movs	r1, r6
 80003ee:	8c20      	ldrh	r0, [r4, #32]
 80003f0:	f000 ffc3 	bl	800137a <PE_UpdateTimer>
 80003f4:	8420      	strh	r0, [r4, #32]
 80003f6:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 80003f8:	4228      	tst	r0, r5
 80003fa:	d004      	beq.n	8000406 <USBPD_PE_TimerCounteUpdate+0x44>
 80003fc:	0031      	movs	r1, r6
 80003fe:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000400:	f000 ffbb 	bl	800137a <PE_UpdateTimer>
 8000404:	84e0      	strh	r0, [r4, #38]	@ 0x26
 8000406:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000408:	4228      	tst	r0, r5
 800040a:	d004      	beq.n	8000416 <USBPD_PE_TimerCounteUpdate+0x54>
 800040c:	0031      	movs	r1, r6
 800040e:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000410:	f000 ffb3 	bl	800137a <PE_UpdateTimer>
 8000414:	8460      	strh	r0, [r4, #34]	@ 0x22
 8000416:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000418:	4228      	tst	r0, r5
 800041a:	d004      	beq.n	8000426 <USBPD_PE_TimerCounteUpdate+0x64>
 800041c:	0031      	movs	r1, r6
 800041e:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000420:	f000 ffab 	bl	800137a <PE_UpdateTimer>
 8000424:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8000426:	bd70      	pop	{r4, r5, r6, pc}

08000428 <USBPD_PE_IsCableConnected>:
 8000428:	b510      	push	{r4, lr}
 800042a:	4a32      	ldr	r2, [pc, #200]	@ (80004f4 <.text_16>)
 800042c:	0080      	lsls	r0, r0, #2
 800042e:	5810      	ldr	r0, [r2, r0]
 8000430:	6842      	ldr	r2, [r0, #4]
 8000432:	6813      	ldr	r3, [r2, #0]
 8000434:	4cb2      	ldr	r4, [pc, #712]	@ (8000700 <.text_22>)
 8000436:	401c      	ands	r4, r3
 8000438:	0309      	lsls	r1, r1, #12
 800043a:	2380      	movs	r3, #128	@ 0x80
 800043c:	015b      	lsls	r3, r3, #5
 800043e:	4019      	ands	r1, r3
 8000440:	4321      	orrs	r1, r4
 8000442:	6011      	str	r1, [r2, #0]
 8000444:	2148      	movs	r1, #72	@ 0x48
 8000446:	7441      	strb	r1, [r0, #17]
 8000448:	bd10      	pop	{r4, pc}

0800044a <USBPD_PE_StateMachine_Reset>:
 800044a:	2148      	movs	r1, #72	@ 0x48
 800044c:	4a29      	ldr	r2, [pc, #164]	@ (80004f4 <.text_16>)
 800044e:	0080      	lsls	r0, r0, #2
 8000450:	5810      	ldr	r0, [r2, r0]
 8000452:	7441      	strb	r1, [r0, #17]
 8000454:	4770      	bx	lr

08000456 <USBPD_PE_StateMachine_Stop>:
 8000456:	b580      	push	{r7, lr}
 8000458:	f005 fc34 	bl	8005cc4 <USBPD_PRL_Stop>
 800045c:	bd01      	pop	{r0, pc}

0800045e <USBPD_PE_StateMachine_DRP>:
 800045e:	b580      	push	{r7, lr}
 8000460:	4924      	ldr	r1, [pc, #144]	@ (80004f4 <.text_16>)
 8000462:	0082      	lsls	r2, r0, #2
 8000464:	5889      	ldr	r1, [r1, r2]
 8000466:	6849      	ldr	r1, [r1, #4]
 8000468:	6809      	ldr	r1, [r1, #0]
 800046a:	074a      	lsls	r2, r1, #29
 800046c:	0fd2      	lsrs	r2, r2, #31
 800046e:	d002      	beq.n	8000476 <USBPD_PE_StateMachine_DRP+0x18>
 8000470:	f002 fb8a 	bl	8002b88 <USBPD_PE_StateMachine_SRC>
 8000474:	bd02      	pop	{r1, pc}
 8000476:	f001 fcd5 	bl	8001e24 <USBPD_PE_StateMachine_SNK>
 800047a:	bd02      	pop	{r1, pc}

0800047c <USBPD_PE_Notification>:
 800047c:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 800047e:	0004      	movs	r4, r0
 8000480:	2803      	cmp	r0, #3
 8000482:	d211      	bcs.n	80004a8 <USBPD_PE_Notification+0x2c>
 8000484:	000d      	movs	r5, r1
 8000486:	2000      	movs	r0, #0
 8000488:	9000      	str	r0, [sp, #0]
 800048a:	2300      	movs	r3, #0
 800048c:	002a      	movs	r2, r5
 800048e:	0021      	movs	r1, r4
 8000490:	2009      	movs	r0, #9
 8000492:	4eb2      	ldr	r6, [pc, #712]	@ (800075c <.text_24>)
 8000494:	6836      	ldr	r6, [r6, #0]
 8000496:	47b0      	blx	r6
 8000498:	0029      	movs	r1, r5
 800049a:	0020      	movs	r0, r4
 800049c:	4ab0      	ldr	r2, [pc, #704]	@ (8000760 <.text_25>)
 800049e:	00a3      	lsls	r3, r4, #2
 80004a0:	58d2      	ldr	r2, [r2, r3]
 80004a2:	6892      	ldr	r2, [r2, #8]
 80004a4:	68d2      	ldr	r2, [r2, #12]
 80004a6:	4790      	blx	r2
 80004a8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

080004aa <USBPD_PE_InitVDM_Callback>:
 80004aa:	4aad      	ldr	r2, [pc, #692]	@ (8000760 <.text_25>)
 80004ac:	0080      	lsls	r0, r0, #2
 80004ae:	5810      	ldr	r0, [r2, r0]
 80004b0:	60c1      	str	r1, [r0, #12]
 80004b2:	4770      	bx	lr

080004b4 <USBPD_PE_Request_HardReset>:
 80004b4:	b580      	push	{r7, lr}
 80004b6:	49aa      	ldr	r1, [pc, #680]	@ (8000760 <.text_25>)
 80004b8:	0082      	lsls	r2, r0, #2
 80004ba:	5889      	ldr	r1, [r1, r2]
 80004bc:	220f      	movs	r2, #15
 80004be:	2332      	movs	r3, #50	@ 0x32
 80004c0:	54ca      	strb	r2, [r1, r3]
 80004c2:	6889      	ldr	r1, [r1, #8]
 80004c4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80004c6:	4788      	blx	r1
 80004c8:	2000      	movs	r0, #0
 80004ca:	bd02      	pop	{r1, pc}

080004cc <USBPD_PE_Request_CableReset>:
 80004cc:	b580      	push	{r7, lr}
 80004ce:	4909      	ldr	r1, [pc, #36]	@ (80004f4 <.text_16>)
 80004d0:	0082      	lsls	r2, r0, #2
 80004d2:	5889      	ldr	r1, [r1, r2]
 80004d4:	684a      	ldr	r2, [r1, #4]
 80004d6:	6812      	ldr	r2, [r2, #0]
 80004d8:	4ba2      	ldr	r3, [pc, #648]	@ (8000764 <.text_26>)
 80004da:	4013      	ands	r3, r2
 80004dc:	4aa2      	ldr	r2, [pc, #648]	@ (8000768 <.text_27>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d105      	bne.n	80004ee <USBPD_PE_Request_CableReset+0x22>
 80004e2:	2299      	movs	r2, #153	@ 0x99
 80004e4:	2332      	movs	r3, #50	@ 0x32
 80004e6:	54ca      	strb	r2, [r1, r3]
 80004e8:	6889      	ldr	r1, [r1, #8]
 80004ea:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80004ec:	4788      	blx	r1
 80004ee:	2010      	movs	r0, #16
 80004f0:	bd02      	pop	{r1, pc}
	...

080004f4 <.text_16>:
 80004f4:	200001dc 	.word	0x200001dc

080004f8 <.text_17>:
 80004f8:	0000048e 	.word	0x0000048e

080004fc <.text_18>:
 80004fc:	00000281 	.word	0x00000281

08000500 <USBPD_PE_Request_CtrlMessage>:
 8000500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000502:	b096      	sub	sp, #88	@ 0x58
 8000504:	4896      	ldr	r0, [pc, #600]	@ (8000760 <.text_25>)
 8000506:	a916      	add	r1, sp, #88	@ 0x58
 8000508:	7809      	ldrb	r1, [r1, #0]
 800050a:	0089      	lsls	r1, r1, #2
 800050c:	5840      	ldr	r0, [r0, r1]
 800050e:	9001      	str	r0, [sp, #4]
 8000510:	2400      	movs	r4, #0
 8000512:	a802      	add	r0, sp, #8
 8000514:	4995      	ldr	r1, [pc, #596]	@ (800076c <.text_28>)
 8000516:	224c      	movs	r2, #76	@ 0x4c
 8000518:	f015 fde8 	bl	80160ec <__aeabi_memcpy>
 800051c:	2303      	movs	r3, #3
 800051e:	9801      	ldr	r0, [sp, #4]
 8000520:	2132      	movs	r1, #50	@ 0x32
 8000522:	5c40      	ldrb	r0, [r0, r1]
 8000524:	2800      	cmp	r0, #0
 8000526:	d105      	bne.n	8000534 <USBPD_PE_Request_CtrlMessage+0x34>
 8000528:	9801      	ldr	r0, [sp, #4]
 800052a:	6840      	ldr	r0, [r0, #4]
 800052c:	6800      	ldr	r0, [r0, #0]
 800052e:	04c1      	lsls	r1, r0, #19
 8000530:	0fc9      	lsrs	r1, r1, #31
 8000532:	d101      	bne.n	8000538 <USBPD_PE_Request_CtrlMessage+0x38>
 8000534:	2403      	movs	r4, #3
 8000536:	e089      	b.n	800064c <USBPD_PE_Request_CtrlMessage+0x14c>
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	6809      	ldr	r1, [r1, #0]
 800053c:	684a      	ldr	r2, [r1, #4]
 800053e:	0712      	lsls	r2, r2, #28
 8000540:	0fd5      	lsrs	r5, r2, #31
 8000542:	466a      	mov	r2, sp
 8000544:	7055      	strb	r5, [r2, #1]
 8000546:	2201      	movs	r2, #1
 8000548:	0885      	lsrs	r5, r0, #2
 800054a:	4015      	ands	r5, r2
 800054c:	d103      	bne.n	8000556 <USBPD_PE_Request_CtrlMessage+0x56>
 800054e:	2502      	movs	r5, #2
 8000550:	466f      	mov	r7, sp
 8000552:	703c      	strb	r4, [r7, #0]
 8000554:	e003      	b.n	800055e <USBPD_PE_Request_CtrlMessage+0x5e>
 8000556:	2500      	movs	r5, #0
 8000558:	2604      	movs	r6, #4
 800055a:	466f      	mov	r7, sp
 800055c:	703e      	strb	r6, [r7, #0]
 800055e:	0546      	lsls	r6, r0, #21
 8000560:	0f76      	lsrs	r6, r6, #29
 8000562:	2e03      	cmp	r6, #3
 8000564:	d101      	bne.n	800056a <USBPD_PE_Request_CtrlMessage+0x6a>
 8000566:	2608      	movs	r6, #8
 8000568:	e000      	b.n	800056c <USBPD_PE_Request_CtrlMessage+0x6c>
 800056a:	2600      	movs	r6, #0
 800056c:	4018      	ands	r0, r3
 800056e:	2802      	cmp	r0, #2
 8000570:	d101      	bne.n	8000576 <USBPD_PE_Request_CtrlMessage+0x76>
 8000572:	2040      	movs	r0, #64	@ 0x40
 8000574:	e000      	b.n	8000578 <USBPD_PE_Request_CtrlMessage+0x78>
 8000576:	2000      	movs	r0, #0
 8000578:	787f      	ldrb	r7, [r7, #1]
 800057a:	433d      	orrs	r5, r7
 800057c:	466f      	mov	r7, sp
 800057e:	783f      	ldrb	r7, [r7, #0]
 8000580:	432f      	orrs	r7, r5
 8000582:	433e      	orrs	r6, r7
 8000584:	4330      	orrs	r0, r6
 8000586:	4003      	ands	r3, r0
 8000588:	d002      	beq.n	8000590 <USBPD_PE_Request_CtrlMessage+0x90>
 800058a:	0003      	movs	r3, r0
 800058c:	2010      	movs	r0, #16
 800058e:	4318      	orrs	r0, r3
 8000590:	2505      	movs	r5, #5
 8000592:	4228      	tst	r0, r5
 8000594:	d002      	beq.n	800059c <USBPD_PE_Request_CtrlMessage+0x9c>
 8000596:	0003      	movs	r3, r0
 8000598:	2020      	movs	r0, #32
 800059a:	4318      	orrs	r0, r3
 800059c:	ab17      	add	r3, sp, #92	@ 0x5c
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	005e      	lsls	r6, r3, #1
 80005a2:	18f3      	adds	r3, r6, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	ab02      	add	r3, sp, #8
 80005a8:	9e00      	ldr	r6, [sp, #0]
 80005aa:	5d9e      	ldrb	r6, [r3, r6]
 80005ac:	4030      	ands	r0, r6
 80005ae:	42b0      	cmp	r0, r6
 80005b0:	d11f      	bne.n	80005f2 <USBPD_PE_Request_CtrlMessage+0xf2>
 80005b2:	9e01      	ldr	r6, [sp, #4]
 80005b4:	2733      	movs	r7, #51	@ 0x33
 80005b6:	55f4      	strb	r4, [r6, r7]
 80005b8:	9801      	ldr	r0, [sp, #4]
 80005ba:	4eb2      	ldr	r6, [pc, #712]	@ (8000884 <.text_30>)
 80005bc:	1980      	adds	r0, r0, r6
 80005be:	ae17      	add	r6, sp, #92	@ 0x5c
 80005c0:	7836      	ldrb	r6, [r6, #0]
 80005c2:	2e05      	cmp	r6, #5
 80005c4:	d031      	beq.n	800062a <USBPD_PE_Request_CtrlMessage+0x12a>
 80005c6:	2e0b      	cmp	r6, #11
 80005c8:	d00e      	beq.n	80005e8 <USBPD_PE_Request_CtrlMessage+0xe8>
 80005ca:	2e0d      	cmp	r6, #13
 80005cc:	d028      	beq.n	8000620 <USBPD_PE_Request_CtrlMessage+0x120>
 80005ce:	2e11      	cmp	r6, #17
 80005d0:	d011      	beq.n	80005f6 <USBPD_PE_Request_CtrlMessage+0xf6>
 80005d2:	2e12      	cmp	r6, #18
 80005d4:	d013      	beq.n	80005fe <USBPD_PE_Request_CtrlMessage+0xfe>
 80005d6:	2e14      	cmp	r6, #20
 80005d8:	d013      	beq.n	8000602 <USBPD_PE_Request_CtrlMessage+0x102>
 80005da:	2e15      	cmp	r6, #21
 80005dc:	d017      	beq.n	800060e <USBPD_PE_Request_CtrlMessage+0x10e>
 80005de:	2e16      	cmp	r6, #22
 80005e0:	d00b      	beq.n	80005fa <USBPD_PE_Request_CtrlMessage+0xfa>
 80005e2:	2e18      	cmp	r6, #24
 80005e4:	d01c      	beq.n	8000620 <USBPD_PE_Request_CtrlMessage+0x120>
 80005e6:	e021      	b.n	800062c <USBPD_PE_Request_CtrlMessage+0x12c>
 80005e8:	9901      	ldr	r1, [sp, #4]
 80005ea:	6889      	ldr	r1, [r1, #8]
 80005ec:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d11c      	bne.n	800062c <USBPD_PE_Request_CtrlMessage+0x12c>
 80005f2:	2402      	movs	r4, #2
 80005f4:	e02a      	b.n	800064c <USBPD_PE_Request_CtrlMessage+0x14c>
 80005f6:	2111      	movs	r1, #17
 80005f8:	e010      	b.n	800061c <USBPD_PE_Request_CtrlMessage+0x11c>
 80005fa:	2116      	movs	r1, #22
 80005fc:	e00e      	b.n	800061c <USBPD_PE_Request_CtrlMessage+0x11c>
 80005fe:	2112      	movs	r1, #18
 8000600:	e00c      	b.n	800061c <USBPD_PE_Request_CtrlMessage+0x11c>
 8000602:	8909      	ldrh	r1, [r1, #8]
 8000604:	0889      	lsrs	r1, r1, #2
 8000606:	4211      	tst	r1, r2
 8000608:	d110      	bne.n	800062c <USBPD_PE_Request_CtrlMessage+0x12c>
 800060a:	2410      	movs	r4, #16
 800060c:	e01e      	b.n	800064c <USBPD_PE_Request_CtrlMessage+0x14c>
 800060e:	8909      	ldrh	r1, [r1, #8]
 8000610:	09c9      	lsrs	r1, r1, #7
 8000612:	4211      	tst	r1, r2
 8000614:	d101      	bne.n	800061a <USBPD_PE_Request_CtrlMessage+0x11a>
 8000616:	2010      	movs	r0, #16
 8000618:	e019      	b.n	800064e <USBPD_PE_Request_CtrlMessage+0x14e>
 800061a:	2115      	movs	r1, #21
 800061c:	7001      	strb	r1, [r0, #0]
 800061e:	e005      	b.n	800062c <USBPD_PE_Request_CtrlMessage+0x12c>
 8000620:	a918      	add	r1, sp, #96	@ 0x60
 8000622:	7809      	ldrb	r1, [r1, #0]
 8000624:	9a01      	ldr	r2, [sp, #4]
 8000626:	55d1      	strb	r1, [r2, r7]
 8000628:	e000      	b.n	800062c <USBPD_PE_Request_CtrlMessage+0x12c>
 800062a:	7005      	strb	r5, [r0, #0]
 800062c:	9900      	ldr	r1, [sp, #0]
 800062e:	1859      	adds	r1, r3, r1
 8000630:	7849      	ldrb	r1, [r1, #1]
 8000632:	7041      	strb	r1, [r0, #1]
 8000634:	9800      	ldr	r0, [sp, #0]
 8000636:	1818      	adds	r0, r3, r0
 8000638:	7880      	ldrb	r0, [r0, #2]
 800063a:	9901      	ldr	r1, [sp, #4]
 800063c:	2232      	movs	r2, #50	@ 0x32
 800063e:	5488      	strb	r0, [r1, r2]
 8000640:	a816      	add	r0, sp, #88	@ 0x58
 8000642:	7800      	ldrb	r0, [r0, #0]
 8000644:	9901      	ldr	r1, [sp, #4]
 8000646:	6889      	ldr	r1, [r1, #8]
 8000648:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800064a:	4788      	blx	r1
 800064c:	0020      	movs	r0, r4
 800064e:	b019      	add	sp, #100	@ 0x64
 8000650:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000654 <.text_20>:
 8000654:	0000ffff 	.word	0x0000ffff

08000658 <USBPD_PE_Request_DataMessage>:
 8000658:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	000b      	movs	r3, r1
 800065e:	0017      	movs	r7, r2
 8000660:	483f      	ldr	r0, [pc, #252]	@ (8000760 <.text_25>)
 8000662:	4669      	mov	r1, sp
 8000664:	7a09      	ldrb	r1, [r1, #8]
 8000666:	0089      	lsls	r1, r1, #2
 8000668:	5841      	ldr	r1, [r0, r1]
 800066a:	2402      	movs	r4, #2
 800066c:	2032      	movs	r0, #50	@ 0x32
 800066e:	5c08      	ldrb	r0, [r1, r0]
 8000670:	2800      	cmp	r0, #0
 8000672:	d105      	bne.n	8000680 <USBPD_PE_Request_DataMessage+0x28>
 8000674:	2001      	movs	r0, #1
 8000676:	684a      	ldr	r2, [r1, #4]
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	0b12      	lsrs	r2, r2, #12
 800067c:	4002      	ands	r2, r0
 800067e:	d101      	bne.n	8000684 <USBPD_PE_Request_DataMessage+0x2c>
 8000680:	2403      	movs	r4, #3
 8000682:	e021      	b.n	80006c8 <USBPD_PE_Request_DataMessage+0x70>
 8000684:	466a      	mov	r2, sp
 8000686:	7013      	strb	r3, [r2, #0]
 8000688:	2200      	movs	r2, #0
 800068a:	2533      	movs	r5, #51	@ 0x33
 800068c:	554a      	strb	r2, [r1, r5]
 800068e:	000b      	movs	r3, r1
 8000690:	3332      	adds	r3, #50	@ 0x32
 8000692:	4dc0      	ldr	r5, [pc, #768]	@ (8000994 <.text_36>)
 8000694:	4ec0      	ldr	r6, [pc, #768]	@ (8000998 <.text_37>)
 8000696:	9701      	str	r7, [sp, #4]
 8000698:	466f      	mov	r7, sp
 800069a:	783f      	ldrb	r7, [r7, #0]
 800069c:	2f01      	cmp	r7, #1
 800069e:	d004      	beq.n	80006aa <USBPD_PE_Request_DataMessage+0x52>
 80006a0:	2f06      	cmp	r7, #6
 80006a2:	d013      	beq.n	80006cc <USBPD_PE_Request_DataMessage+0x74>
 80006a4:	2f07      	cmp	r7, #7
 80006a6:	d01b      	beq.n	80006e0 <USBPD_PE_Request_DataMessage+0x88>
 80006a8:	e027      	b.n	80006fa <USBPD_PE_Request_DataMessage+0xa2>
 80006aa:	684d      	ldr	r5, [r1, #4]
 80006ac:	682d      	ldr	r5, [r5, #0]
 80006ae:	08ad      	lsrs	r5, r5, #2
 80006b0:	4005      	ands	r5, r0
 80006b2:	d009      	beq.n	80006c8 <USBPD_PE_Request_DataMessage+0x70>
 80006b4:	4cc1      	ldr	r4, [pc, #772]	@ (80009bc <.text_39>)
 80006b6:	5508      	strb	r0, [r1, r4]
 80006b8:	2007      	movs	r0, #7
 80006ba:	7018      	strb	r0, [r3, #0]
 80006bc:	2400      	movs	r4, #0
 80006be:	4668      	mov	r0, sp
 80006c0:	7a00      	ldrb	r0, [r0, #8]
 80006c2:	6889      	ldr	r1, [r1, #8]
 80006c4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80006c6:	4788      	blx	r1
 80006c8:	0020      	movs	r0, r4
 80006ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80006cc:	6848      	ldr	r0, [r1, #4]
 80006ce:	6800      	ldr	r0, [r0, #0]
 80006d0:	4006      	ands	r6, r0
 80006d2:	42ae      	cmp	r6, r5
 80006d4:	d1f8      	bne.n	80006c8 <USBPD_PE_Request_DataMessage+0x70>
 80006d6:	9801      	ldr	r0, [sp, #4]
 80006d8:	6800      	ldr	r0, [r0, #0]
 80006da:	6288      	str	r0, [r1, #40]	@ 0x28
 80006dc:	202b      	movs	r0, #43	@ 0x2b
 80006de:	e7ec      	b.n	80006ba <USBPD_PE_Request_DataMessage+0x62>
 80006e0:	6848      	ldr	r0, [r1, #4]
 80006e2:	6800      	ldr	r0, [r0, #0]
 80006e4:	4006      	ands	r6, r0
 80006e6:	42ae      	cmp	r6, r5
 80006e8:	d1ee      	bne.n	80006c8 <USBPD_PE_Request_DataMessage+0x70>
 80006ea:	9801      	ldr	r0, [sp, #4]
 80006ec:	6800      	ldr	r0, [r0, #0]
 80006ee:	6288      	str	r0, [r1, #40]	@ 0x28
 80006f0:	205d      	movs	r0, #93	@ 0x5d
 80006f2:	4cb2      	ldr	r4, [pc, #712]	@ (80009bc <.text_39>)
 80006f4:	5508      	strb	r0, [r1, r4]
 80006f6:	2062      	movs	r0, #98	@ 0x62
 80006f8:	e7df      	b.n	80006ba <USBPD_PE_Request_DataMessage+0x62>
 80006fa:	2410      	movs	r4, #16
 80006fc:	e7e4      	b.n	80006c8 <USBPD_PE_Request_DataMessage+0x70>
	...

08000700 <.text_22>:
 8000700:	ffffefff 	.word	0xffffefff

08000704 <USBPD_PE_Send_Request>:
 8000704:	b570      	push	{r4, r5, r6, lr}
 8000706:	000b      	movs	r3, r1
 8000708:	4915      	ldr	r1, [pc, #84]	@ (8000760 <.text_25>)
 800070a:	0084      	lsls	r4, r0, #2
 800070c:	590d      	ldr	r5, [r1, r4]
 800070e:	2102      	movs	r1, #2
 8000710:	2432      	movs	r4, #50	@ 0x32
 8000712:	5d2c      	ldrb	r4, [r5, r4]
 8000714:	2c00      	cmp	r4, #0
 8000716:	d104      	bne.n	8000722 <USBPD_PE_Send_Request+0x1e>
 8000718:	686c      	ldr	r4, [r5, #4]
 800071a:	6824      	ldr	r4, [r4, #0]
 800071c:	04e6      	lsls	r6, r4, #19
 800071e:	0ff6      	lsrs	r6, r6, #31
 8000720:	d101      	bne.n	8000726 <USBPD_PE_Send_Request+0x22>
 8000722:	2103      	movs	r1, #3
 8000724:	e017      	b.n	8000756 <USBPD_PE_Send_Request+0x52>
 8000726:	4ea6      	ldr	r6, [pc, #664]	@ (80009c0 <.text_40>)
 8000728:	4026      	ands	r6, r4
 800072a:	24c0      	movs	r4, #192	@ 0xc0
 800072c:	00a4      	lsls	r4, r4, #2
 800072e:	42a6      	cmp	r6, r4
 8000730:	d111      	bne.n	8000756 <USBPD_PE_Send_Request+0x52>
 8000732:	2145      	movs	r1, #69	@ 0x45
 8000734:	2432      	movs	r4, #50	@ 0x32
 8000736:	5529      	strb	r1, [r5, r4]
 8000738:	61ab      	str	r3, [r5, #24]
 800073a:	6969      	ldr	r1, [r5, #20]
 800073c:	2318      	movs	r3, #24
 800073e:	4399      	bics	r1, r3
 8000740:	00d2      	lsls	r2, r2, #3
 8000742:	4013      	ands	r3, r2
 8000744:	430b      	orrs	r3, r1
 8000746:	616b      	str	r3, [r5, #20]
 8000748:	2400      	movs	r4, #0
 800074a:	2233      	movs	r2, #51	@ 0x33
 800074c:	54ac      	strb	r4, [r5, r2]
 800074e:	68a9      	ldr	r1, [r5, #8]
 8000750:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000752:	4788      	blx	r1
 8000754:	2100      	movs	r1, #0
 8000756:	0008      	movs	r0, r1
 8000758:	bd70      	pop	{r4, r5, r6, pc}
	...

0800075c <.text_24>:
 800075c:	20000000 	.word	0x20000000

08000760 <.text_25>:
 8000760:	200001dc 	.word	0x200001dc

08000764 <.text_26>:
 8000764:	00008708 	.word	0x00008708

08000768 <.text_27>:
 8000768:	00008308 	.word	0x00008308

0800076c <.text_28>:
 800076c:	08016188 	.word	0x08016188

08000770 <USBPD_PE_SendExtendedMessage>:
 8000770:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000772:	b083      	sub	sp, #12
 8000774:	001f      	movs	r7, r3
 8000776:	2400      	movs	r4, #0
 8000778:	2500      	movs	r5, #0
 800077a:	48b5      	ldr	r0, [pc, #724]	@ (8000a50 <.text_43>)
 800077c:	4669      	mov	r1, sp
 800077e:	7b09      	ldrb	r1, [r1, #12]
 8000780:	0089      	lsls	r1, r1, #2
 8000782:	5846      	ldr	r6, [r0, r1]
 8000784:	2003      	movs	r0, #3
 8000786:	2132      	movs	r1, #50	@ 0x32
 8000788:	5c71      	ldrb	r1, [r6, r1]
 800078a:	2900      	cmp	r1, #0
 800078c:	d107      	bne.n	800079e <USBPD_PE_SendExtendedMessage+0x2e>
 800078e:	6871      	ldr	r1, [r6, #4]
 8000790:	6809      	ldr	r1, [r1, #0]
 8000792:	9100      	str	r1, [sp, #0]
 8000794:	2101      	movs	r1, #1
 8000796:	9b00      	ldr	r3, [sp, #0]
 8000798:	0b1b      	lsrs	r3, r3, #12
 800079a:	400b      	ands	r3, r1
 800079c:	d101      	bne.n	80007a2 <USBPD_PE_SendExtendedMessage+0x32>
 800079e:	2503      	movs	r5, #3
 80007a0:	e06c      	b.n	800087c <USBPD_PE_SendExtendedMessage+0x10c>
 80007a2:	9b00      	ldr	r3, [sp, #0]
 80007a4:	055b      	lsls	r3, r3, #21
 80007a6:	0f5b      	lsrs	r3, r3, #29
 80007a8:	2b03      	cmp	r3, #3
 80007aa:	d10b      	bne.n	80007c4 <USBPD_PE_SendExtendedMessage+0x54>
 80007ac:	9b00      	ldr	r3, [sp, #0]
 80007ae:	4018      	ands	r0, r3
 80007b0:	2801      	cmp	r0, #1
 80007b2:	d801      	bhi.n	80007b8 <USBPD_PE_SendExtendedMessage+0x48>
 80007b4:	2501      	movs	r5, #1
 80007b6:	e061      	b.n	800087c <USBPD_PE_SendExtendedMessage+0x10c>
 80007b8:	4668      	mov	r0, sp
 80007ba:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 80007bc:	21ff      	movs	r1, #255	@ 0xff
 80007be:	1d89      	adds	r1, r1, #6
 80007c0:	4288      	cmp	r0, r1
 80007c2:	d301      	bcc.n	80007c8 <USBPD_PE_SendExtendedMessage+0x58>
 80007c4:	2502      	movs	r5, #2
 80007c6:	e059      	b.n	800087c <USBPD_PE_SendExtendedMessage+0x10c>
 80007c8:	4668      	mov	r0, sp
 80007ca:	7002      	strb	r2, [r0, #0]
 80007cc:	6970      	ldr	r0, [r6, #20]
 80007ce:	2120      	movs	r1, #32
 80007d0:	4388      	bics	r0, r1
 80007d2:	6170      	str	r0, [r6, #20]
 80007d4:	2020      	movs	r0, #32
 80007d6:	4669      	mov	r1, sp
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	2903      	cmp	r1, #3
 80007dc:	d008      	beq.n	80007f0 <USBPD_PE_SendExtendedMessage+0x80>
 80007de:	2904      	cmp	r1, #4
 80007e0:	d020      	beq.n	8000824 <USBPD_PE_SendExtendedMessage+0xb4>
 80007e2:	2906      	cmp	r1, #6
 80007e4:	d020      	beq.n	8000828 <USBPD_PE_SendExtendedMessage+0xb8>
 80007e6:	2908      	cmp	r1, #8
 80007e8:	d020      	beq.n	800082c <USBPD_PE_SendExtendedMessage+0xbc>
 80007ea:	290a      	cmp	r1, #10
 80007ec:	d023      	beq.n	8000836 <USBPD_PE_SendExtendedMessage+0xc6>
 80007ee:	e024      	b.n	800083a <USBPD_PE_SendExtendedMessage+0xca>
 80007f0:	210c      	movs	r1, #12
 80007f2:	4aac      	ldr	r2, [pc, #688]	@ (8000aa4 <.text_45>)
 80007f4:	18b2      	adds	r2, r6, r2
 80007f6:	7091      	strb	r1, [r2, #2]
 80007f8:	6971      	ldr	r1, [r6, #20]
 80007fa:	4308      	orrs	r0, r1
 80007fc:	6170      	str	r0, [r6, #20]
 80007fe:	4668      	mov	r0, sp
 8000800:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000802:	2800      	cmp	r0, #0
 8000804:	d027      	beq.n	8000856 <USBPD_PE_SendExtendedMessage+0xe6>
 8000806:	9401      	str	r4, [sp, #4]
 8000808:	4668      	mov	r0, sp
 800080a:	7b00      	ldrb	r0, [r0, #12]
 800080c:	f000 fa98 	bl	8000d40 <PE_Get_UnchunkedSupport>
 8000810:	2801      	cmp	r0, #1
 8000812:	d101      	bne.n	8000818 <USBPD_PE_SendExtendedMessage+0xa8>
 8000814:	2004      	movs	r0, #4
 8000816:	9001      	str	r0, [sp, #4]
 8000818:	9702      	str	r7, [sp, #8]
 800081a:	9801      	ldr	r0, [sp, #4]
 800081c:	4669      	mov	r1, sp
 800081e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000820:	4fa1      	ldr	r7, [pc, #644]	@ (8000aa8 <.text_46>)
 8000822:	e012      	b.n	800084a <USBPD_PE_SendExtendedMessage+0xda>
 8000824:	210d      	movs	r1, #13
 8000826:	e7e4      	b.n	80007f2 <USBPD_PE_SendExtendedMessage+0x82>
 8000828:	210e      	movs	r1, #14
 800082a:	e7e2      	b.n	80007f2 <USBPD_PE_SendExtendedMessage+0x82>
 800082c:	205b      	movs	r0, #91	@ 0x5b
 800082e:	499d      	ldr	r1, [pc, #628]	@ (8000aa4 <.text_45>)
 8000830:	1871      	adds	r1, r6, r1
 8000832:	7088      	strb	r0, [r1, #2]
 8000834:	e7e3      	b.n	80007fe <USBPD_PE_SendExtendedMessage+0x8e>
 8000836:	205c      	movs	r0, #92	@ 0x5c
 8000838:	e7f9      	b.n	800082e <USBPD_PE_SendExtendedMessage+0xbe>
 800083a:	2510      	movs	r5, #16
 800083c:	e01e      	b.n	800087c <USBPD_PE_SendExtendedMessage+0x10c>
 800083e:	9a02      	ldr	r2, [sp, #8]
 8000840:	5d12      	ldrb	r2, [r2, r4]
 8000842:	1823      	adds	r3, r4, r0
 8000844:	18f3      	adds	r3, r6, r3
 8000846:	55da      	strb	r2, [r3, r7]
 8000848:	1c64      	adds	r4, r4, #1
 800084a:	428c      	cmp	r4, r1
 800084c:	d3f7      	bcc.n	800083e <USBPD_PE_SendExtendedMessage+0xce>
 800084e:	2092      	movs	r0, #146	@ 0x92
 8000850:	00c0      	lsls	r0, r0, #3
 8000852:	5231      	strh	r1, [r6, r0]
 8000854:	e002      	b.n	800085c <USBPD_PE_SendExtendedMessage+0xec>
 8000856:	2092      	movs	r0, #146	@ 0x92
 8000858:	00c0      	lsls	r0, r0, #3
 800085a:	5234      	strh	r4, [r6, r0]
 800085c:	4668      	mov	r0, sp
 800085e:	7c00      	ldrb	r0, [r0, #16]
 8000860:	2133      	movs	r1, #51	@ 0x33
 8000862:	5470      	strb	r0, [r6, r1]
 8000864:	4668      	mov	r0, sp
 8000866:	7800      	ldrb	r0, [r0, #0]
 8000868:	498e      	ldr	r1, [pc, #568]	@ (8000aa4 <.text_45>)
 800086a:	5470      	strb	r0, [r6, r1]
 800086c:	2031      	movs	r0, #49	@ 0x31
 800086e:	2132      	movs	r1, #50	@ 0x32
 8000870:	5470      	strb	r0, [r6, r1]
 8000872:	4668      	mov	r0, sp
 8000874:	7b00      	ldrb	r0, [r0, #12]
 8000876:	68b1      	ldr	r1, [r6, #8]
 8000878:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800087a:	4788      	blx	r1
 800087c:	0028      	movs	r0, r5
 800087e:	b005      	add	sp, #20
 8000880:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000884 <.text_30>:
 8000884:	0000025e 	.word	0x0000025e

08000888 <PE_Send_RESET>:
 8000888:	b538      	push	{r3, r4, r5, lr}
 800088a:	0005      	movs	r5, r0
 800088c:	000c      	movs	r4, r1
 800088e:	2c05      	cmp	r4, #5
 8000890:	d101      	bne.n	8000896 <PE_Send_RESET+0xe>
 8000892:	211f      	movs	r1, #31
 8000894:	e000      	b.n	8000898 <PE_Send_RESET+0x10>
 8000896:	215e      	movs	r1, #94	@ 0x5e
 8000898:	7c28      	ldrb	r0, [r5, #16]
 800089a:	f7ff fdef 	bl	800047c <USBPD_PE_Notification>
 800089e:	0021      	movs	r1, r4
 80008a0:	7c28      	ldrb	r0, [r5, #16]
 80008a2:	f005 f9ab 	bl	8005bfc <USBPD_PRL_ResetRequestProcess>
 80008a6:	f3ef 8010 	mrs	r0, PRIMASK
 80008aa:	b672      	cpsid	i
 80008ac:	2100      	movs	r1, #0
 80008ae:	223c      	movs	r2, #60	@ 0x3c
 80008b0:	54a9      	strb	r1, [r5, r2]
 80008b2:	f380 8810 	msr	PRIMASK, r0
 80008b6:	bd31      	pop	{r0, r4, r5, pc}

080008b8 <PE_Get_SpecRevision>:
 80008b8:	4965      	ldr	r1, [pc, #404]	@ (8000a50 <.text_43>)
 80008ba:	0080      	lsls	r0, r0, #2
 80008bc:	5808      	ldr	r0, [r1, r0]
 80008be:	6840      	ldr	r0, [r0, #4]
 80008c0:	7800      	ldrb	r0, [r0, #0]
 80008c2:	0780      	lsls	r0, r0, #30
 80008c4:	0f80      	lsrs	r0, r0, #30
 80008c6:	4770      	bx	lr

080008c8 <PE_ChangePowerRole>:
 80008c8:	b538      	push	{r3, r4, r5, lr}
 80008ca:	6842      	ldr	r2, [r0, #4]
 80008cc:	6813      	ldr	r3, [r2, #0]
 80008ce:	2404      	movs	r4, #4
 80008d0:	43a3      	bics	r3, r4
 80008d2:	008c      	lsls	r4, r1, #2
 80008d4:	2504      	movs	r5, #4
 80008d6:	402c      	ands	r4, r5
 80008d8:	431c      	orrs	r4, r3
 80008da:	6014      	str	r4, [r2, #0]
 80008dc:	7c00      	ldrb	r0, [r0, #16]
 80008de:	f004 ff0a 	bl	80056f6 <USBPD_PRL_SetHeaderPowerRole>
 80008e2:	bd31      	pop	{r0, r4, r5, pc}

080008e4 <PE_Get_RxEvent>:
 80008e4:	b530      	push	{r4, r5, lr}
 80008e6:	0001      	movs	r1, r0
 80008e8:	2014      	movs	r0, #20
 80008ea:	f3ef 8210 	mrs	r2, PRIMASK
 80008ee:	b672      	cpsid	i
 80008f0:	233c      	movs	r3, #60	@ 0x3c
 80008f2:	5ccc      	ldrb	r4, [r1, r3]
 80008f4:	2c00      	cmp	r4, #0
 80008f6:	d029      	beq.n	800094c <PE_Get_RxEvent+0x68>
 80008f8:	2393      	movs	r3, #147	@ 0x93
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	18cb      	adds	r3, r1, r3
 80008fe:	5d1d      	ldrb	r5, [r3, r4]
 8000900:	066d      	lsls	r5, r5, #25
 8000902:	d401      	bmi.n	8000908 <PE_Get_RxEvent+0x24>
 8000904:	2003      	movs	r0, #3
 8000906:	e021      	b.n	800094c <PE_Get_RxEvent+0x68>
 8000908:	2584      	movs	r5, #132	@ 0x84
 800090a:	006d      	lsls	r5, r5, #1
 800090c:	436c      	muls	r4, r5
 800090e:	190c      	adds	r4, r1, r4
 8000910:	3ccb      	subs	r4, #203	@ 0xcb
 8000912:	638c      	str	r4, [r1, #56]	@ 0x38
 8000914:	7825      	ldrb	r5, [r4, #0]
 8000916:	7864      	ldrb	r4, [r4, #1]
 8000918:	0224      	lsls	r4, r4, #8
 800091a:	192c      	adds	r4, r5, r4
 800091c:	868c      	strh	r4, [r1, #52]	@ 0x34
 800091e:	000c      	movs	r4, r1
 8000920:	3430      	adds	r4, #48	@ 0x30
 8000922:	253c      	movs	r5, #60	@ 0x3c
 8000924:	5d49      	ldrb	r1, [r1, r5]
 8000926:	5c59      	ldrb	r1, [r3, r1]
 8000928:	06c9      	lsls	r1, r1, #27
 800092a:	0ec9      	lsrs	r1, r1, #27
 800092c:	2901      	cmp	r1, #1
 800092e:	d004      	beq.n	800093a <PE_Get_RxEvent+0x56>
 8000930:	2902      	cmp	r1, #2
 8000932:	d005      	beq.n	8000940 <PE_Get_RxEvent+0x5c>
 8000934:	2904      	cmp	r1, #4
 8000936:	d006      	beq.n	8000946 <PE_Get_RxEvent+0x62>
 8000938:	e008      	b.n	800094c <PE_Get_RxEvent+0x68>
 800093a:	2011      	movs	r0, #17
 800093c:	2100      	movs	r1, #0
 800093e:	e004      	b.n	800094a <PE_Get_RxEvent+0x66>
 8000940:	2012      	movs	r0, #18
 8000942:	2101      	movs	r1, #1
 8000944:	e001      	b.n	800094a <PE_Get_RxEvent+0x66>
 8000946:	2013      	movs	r0, #19
 8000948:	2102      	movs	r1, #2
 800094a:	7021      	strb	r1, [r4, #0]
 800094c:	f382 8810 	msr	PRIMASK, r2
 8000950:	bd30      	pop	{r4, r5, pc}

08000952 <PE_Clear_RxEvent>:
 8000952:	b510      	push	{r4, lr}
 8000954:	0001      	movs	r1, r0
 8000956:	f3ef 8010 	mrs	r0, PRIMASK
 800095a:	b672      	cpsid	i
 800095c:	223c      	movs	r2, #60	@ 0x3c
 800095e:	5c8a      	ldrb	r2, [r1, r2]
 8000960:	2a00      	cmp	r2, #0
 8000962:	d014      	beq.n	800098e <PE_Clear_RxEvent+0x3c>
 8000964:	1e53      	subs	r3, r2, #1
 8000966:	b2db      	uxtb	r3, r3
 8000968:	4acb      	ldr	r2, [pc, #812]	@ (8000c98 <.text_56>)
 800096a:	188c      	adds	r4, r1, r2
 800096c:	2200      	movs	r2, #0
 800096e:	54e2      	strb	r2, [r4, r3]
 8000970:	1e5b      	subs	r3, r3, #1
 8000972:	419b      	sbcs	r3, r3
 8000974:	0fdb      	lsrs	r3, r3, #31
 8000976:	5ce4      	ldrb	r4, [r4, r3]
 8000978:	0664      	lsls	r4, r4, #25
 800097a:	d506      	bpl.n	800098a <PE_Clear_RxEvent+0x38>
 800097c:	1c5b      	adds	r3, r3, #1
 800097e:	223c      	movs	r2, #60	@ 0x3c
 8000980:	548b      	strb	r3, [r1, r2]
 8000982:	f380 8810 	msr	PRIMASK, r0
 8000986:	7c08      	ldrb	r0, [r1, #16]
 8000988:	e168      	b.n	8000c5c <.text_54>
 800098a:	233c      	movs	r3, #60	@ 0x3c
 800098c:	54ca      	strb	r2, [r1, r3]
 800098e:	f380 8810 	msr	PRIMASK, r0
 8000992:	bd10      	pop	{r4, pc}

08000994 <.text_36>:
 8000994:	00000302 	.word	0x00000302

08000998 <.text_37>:
 8000998:	00000703 	.word	0x00000703

0800099c <PE_PRL_Control_RxEvent>:
 800099c:	492c      	ldr	r1, [pc, #176]	@ (8000a50 <.text_43>)
 800099e:	0080      	lsls	r0, r0, #2
 80009a0:	580a      	ldr	r2, [r1, r0]
 80009a2:	2000      	movs	r0, #0
 80009a4:	f3ef 8110 	mrs	r1, PRIMASK
 80009a8:	b672      	cpsid	i
 80009aa:	233c      	movs	r3, #60	@ 0x3c
 80009ac:	5cd2      	ldrb	r2, [r2, r3]
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d000      	beq.n	80009b4 <PE_PRL_Control_RxEvent+0x18>
 80009b2:	2001      	movs	r0, #1
 80009b4:	f381 8810 	msr	PRIMASK, r1
 80009b8:	4770      	bx	lr
	...

080009bc <.text_39>:
 80009bc:	0000025f 	.word	0x0000025f

080009c0 <.text_40>:
 80009c0:	00000704 	.word	0x00000704

080009c4 <PE_Convert_SOPRxEvent>:
 80009c4:	2800      	cmp	r0, #0
 80009c6:	d003      	beq.n	80009d0 <PE_Convert_SOPRxEvent+0xc>
 80009c8:	2802      	cmp	r0, #2
 80009ca:	d005      	beq.n	80009d8 <PE_Convert_SOPRxEvent+0x14>
 80009cc:	d302      	bcc.n	80009d4 <PE_Convert_SOPRxEvent+0x10>
 80009ce:	e005      	b.n	80009dc <PE_Convert_SOPRxEvent+0x18>
 80009d0:	2011      	movs	r0, #17
 80009d2:	4770      	bx	lr
 80009d4:	2012      	movs	r0, #18
 80009d6:	4770      	bx	lr
 80009d8:	2013      	movs	r0, #19
 80009da:	4770      	bx	lr
 80009dc:	2014      	movs	r0, #20
 80009de:	4770      	bx	lr

080009e0 <PE_Check_AMSConflict>:
 80009e0:	b570      	push	{r4, r5, r6, lr}
 80009e2:	0005      	movs	r5, r0
 80009e4:	2400      	movs	r4, #0
 80009e6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80009e8:	49b7      	ldr	r1, [pc, #732]	@ (8000cc8 <.text_58>)
 80009ea:	4001      	ands	r1, r0
 80009ec:	290d      	cmp	r1, #13
 80009ee:	d101      	bne.n	80009f4 <PE_Check_AMSConflict+0x14>
 80009f0:	2010      	movs	r0, #16
 80009f2:	e01b      	b.n	8000a2c <PE_Check_AMSConflict+0x4c>
 80009f4:	2603      	movs	r6, #3
 80009f6:	200f      	movs	r0, #15
 80009f8:	7f29      	ldrb	r1, [r5, #28]
 80009fa:	2900      	cmp	r1, #0
 80009fc:	d011      	beq.n	8000a22 <PE_Check_AMSConflict+0x42>
 80009fe:	1e49      	subs	r1, r1, #1
 8000a00:	2901      	cmp	r1, #1
 8000a02:	d912      	bls.n	8000a2a <PE_Check_AMSConflict+0x4a>
 8000a04:	1e89      	subs	r1, r1, #2
 8000a06:	d011      	beq.n	8000a2c <PE_Check_AMSConflict+0x4c>
 8000a08:	1e49      	subs	r1, r1, #1
 8000a0a:	d01d      	beq.n	8000a48 <PE_Check_AMSConflict+0x68>
 8000a0c:	1e49      	subs	r1, r1, #1
 8000a0e:	2909      	cmp	r1, #9
 8000a10:	d90b      	bls.n	8000a2a <PE_Check_AMSConflict+0x4a>
 8000a12:	390b      	subs	r1, #11
 8000a14:	2901      	cmp	r1, #1
 8000a16:	d908      	bls.n	8000a2a <PE_Check_AMSConflict+0x4a>
 8000a18:	1e89      	subs	r1, r1, #2
 8000a1a:	d004      	beq.n	8000a26 <PE_Check_AMSConflict+0x46>
 8000a1c:	394d      	subs	r1, #77	@ 0x4d
 8000a1e:	d004      	beq.n	8000a2a <PE_Check_AMSConflict+0x4a>
 8000a20:	e006      	b.n	8000a30 <PE_Check_AMSConflict+0x50>
 8000a22:	746e      	strb	r6, [r5, #17]
 8000a24:	e011      	b.n	8000a4a <PE_Check_AMSConflict+0x6a>
 8000a26:	7468      	strb	r0, [r5, #17]
 8000a28:	e00f      	b.n	8000a4a <PE_Check_AMSConflict+0x6a>
 8000a2a:	2011      	movs	r0, #17
 8000a2c:	7468      	strb	r0, [r5, #17]
 8000a2e:	e00b      	b.n	8000a48 <PE_Check_AMSConflict+0x68>
 8000a30:	215c      	movs	r1, #92	@ 0x5c
 8000a32:	7c28      	ldrb	r0, [r5, #16]
 8000a34:	f7ff fd22 	bl	800047c <USBPD_PE_Notification>
 8000a38:	746e      	strb	r6, [r5, #17]
 8000a3a:	6868      	ldr	r0, [r5, #4]
 8000a3c:	6800      	ldr	r0, [r0, #0]
 8000a3e:	49c4      	ldr	r1, [pc, #784]	@ (8000d50 <.text_62>)
 8000a40:	4001      	ands	r1, r0
 8000a42:	0230      	lsls	r0, r6, #8
 8000a44:	4281      	cmp	r1, r0
 8000a46:	d000      	beq.n	8000a4a <PE_Check_AMSConflict+0x6a>
 8000a48:	2415      	movs	r4, #21
 8000a4a:	0020      	movs	r0, r4
 8000a4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a50 <.text_43>:
 8000a50:	200001dc 	.word	0x200001dc

08000a54 <PE_PRL_ResetReceived>:
 8000a54:	b538      	push	{r3, r4, r5, lr}
 8000a56:	0004      	movs	r4, r0
 8000a58:	48be      	ldr	r0, [pc, #760]	@ (8000d54 <.text_63>)
 8000a5a:	00a2      	lsls	r2, r4, #2
 8000a5c:	5885      	ldr	r5, [r0, r2]
 8000a5e:	2905      	cmp	r1, #5
 8000a60:	d115      	bne.n	8000a8e <PE_PRL_ResetReceived+0x3a>
 8000a62:	6868      	ldr	r0, [r5, #4]
 8000a64:	6801      	ldr	r1, [r0, #0]
 8000a66:	2210      	movs	r2, #16
 8000a68:	4391      	bics	r1, r2
 8000a6a:	6001      	str	r1, [r0, #0]
 8000a6c:	6968      	ldr	r0, [r5, #20]
 8000a6e:	49ba      	ldr	r1, [pc, #744]	@ (8000d58 <.text_64>)
 8000a70:	4001      	ands	r1, r0
 8000a72:	0150      	lsls	r0, r2, #5
 8000a74:	4308      	orrs	r0, r1
 8000a76:	6168      	str	r0, [r5, #20]
 8000a78:	2014      	movs	r0, #20
 8000a7a:	2132      	movs	r1, #50	@ 0x32
 8000a7c:	5468      	strb	r0, [r5, r1]
 8000a7e:	2000      	movs	r0, #0
 8000a80:	213c      	movs	r1, #60	@ 0x3c
 8000a82:	5468      	strb	r0, [r5, r1]
 8000a84:	211e      	movs	r1, #30
 8000a86:	7c28      	ldrb	r0, [r5, #16]
 8000a88:	f7ff fcf8 	bl	800047c <USBPD_PE_Notification>
 8000a8c:	e004      	b.n	8000a98 <PE_PRL_ResetReceived+0x44>
 8000a8e:	6968      	ldr	r0, [r5, #20]
 8000a90:	2180      	movs	r1, #128	@ 0x80
 8000a92:	02c9      	lsls	r1, r1, #11
 8000a94:	4301      	orrs	r1, r0
 8000a96:	6169      	str	r1, [r5, #20]
 8000a98:	0020      	movs	r0, r4
 8000a9a:	68a9      	ldr	r1, [r5, #8]
 8000a9c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000a9e:	4788      	blx	r1
 8000aa0:	bd31      	pop	{r0, r4, r5, pc}
	...

08000aa4 <.text_45>:
 8000aa4:	0000025d 	.word	0x0000025d

08000aa8 <.text_46>:
 8000aa8:	00000385 	.word	0x00000385

08000aac <PE_PRL_BistCompleted>:
 8000aac:	4770      	bx	lr

08000aae <PE_Reset_HardReset>:
 8000aae:	b538      	push	{r3, r4, r5, lr}
 8000ab0:	0004      	movs	r4, r0
 8000ab2:	2032      	movs	r0, #50	@ 0x32
 8000ab4:	5c20      	ldrb	r0, [r4, r0]
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	d003      	beq.n	8000ac2 <PE_Reset_HardReset+0x14>
 8000aba:	215b      	movs	r1, #91	@ 0x5b
 8000abc:	7c20      	ldrb	r0, [r4, #16]
 8000abe:	f7ff fcdd 	bl	800047c <USBPD_PE_Notification>
 8000ac2:	0020      	movs	r0, r4
 8000ac4:	f000 f82c 	bl	8000b20 <PE_Reset_ZI>
 8000ac8:	2503      	movs	r5, #3
 8000aca:	6820      	ldr	r0, [r4, #0]
 8000acc:	6843      	ldr	r3, [r0, #4]
 8000ace:	402b      	ands	r3, r5
 8000ad0:	7c20      	ldrb	r0, [r4, #16]
 8000ad2:	6861      	ldr	r1, [r4, #4]
 8000ad4:	6809      	ldr	r1, [r1, #0]
 8000ad6:	074a      	lsls	r2, r1, #29
 8000ad8:	0fd2      	lsrs	r2, r2, #31
 8000ada:	d008      	beq.n	8000aee <PE_Reset_HardReset+0x40>
 8000adc:	2101      	movs	r1, #1
 8000ade:	f004 fdee 	bl	80056be <USBPD_PRL_SetHeader>
 8000ae2:	6860      	ldr	r0, [r4, #4]
 8000ae4:	6801      	ldr	r1, [r0, #0]
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	6002      	str	r2, [r0, #0]
 8000aec:	e007      	b.n	8000afe <PE_Reset_HardReset+0x50>
 8000aee:	2100      	movs	r1, #0
 8000af0:	f004 fde5 	bl	80056be <USBPD_PRL_SetHeader>
 8000af4:	6860      	ldr	r0, [r4, #4]
 8000af6:	6801      	ldr	r1, [r0, #0]
 8000af8:	2208      	movs	r2, #8
 8000afa:	4391      	bics	r1, r2
 8000afc:	6001      	str	r1, [r0, #0]
 8000afe:	6820      	ldr	r0, [r4, #0]
 8000b00:	6840      	ldr	r0, [r0, #4]
 8000b02:	4005      	ands	r5, r0
 8000b04:	6860      	ldr	r0, [r4, #4]
 8000b06:	6801      	ldr	r1, [r0, #0]
 8000b08:	2203      	movs	r2, #3
 8000b0a:	4391      	bics	r1, r2
 8000b0c:	430d      	orrs	r5, r1
 8000b0e:	6005      	str	r5, [r0, #0]
 8000b10:	2101      	movs	r1, #1
 8000b12:	7c20      	ldrb	r0, [r4, #16]
 8000b14:	f004 fe44 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8000b18:	7c20      	ldrb	r0, [r4, #16]
 8000b1a:	f005 f8ad 	bl	8005c78 <USBPD_PRL_Reset>
 8000b1e:	bd31      	pop	{r0, r4, r5, pc}

08000b20 <PE_Reset_ZI>:
 8000b20:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000b22:	0004      	movs	r4, r0
 8000b24:	2000      	movs	r0, #0
 8000b26:	9001      	str	r0, [sp, #4]
 8000b28:	6860      	ldr	r0, [r4, #4]
 8000b2a:	6801      	ldr	r1, [r0, #0]
 8000b2c:	2210      	movs	r2, #16
 8000b2e:	4391      	bics	r1, r2
 8000b30:	6001      	str	r1, [r0, #0]
 8000b32:	2100      	movs	r1, #0
 8000b34:	0020      	movs	r0, r4
 8000b36:	f000 fc34 	bl	80013a2 <PE_SetPowerNegotiation>
 8000b3a:	2193      	movs	r1, #147	@ 0x93
 8000b3c:	0089      	lsls	r1, r1, #2
 8000b3e:	0020      	movs	r0, r4
 8000b40:	3014      	adds	r0, #20
 8000b42:	f015 fade 	bl	8016102 <__aeabi_memclr>
 8000b46:	2304      	movs	r3, #4
 8000b48:	aa01      	add	r2, sp, #4
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	7c20      	ldrb	r0, [r4, #16]
 8000b4e:	68a5      	ldr	r5, [r4, #8]
 8000b50:	69ad      	ldr	r5, [r5, #24]
 8000b52:	47a8      	blx	r5
 8000b54:	2080      	movs	r0, #128	@ 0x80
 8000b56:	0440      	lsls	r0, r0, #17
 8000b58:	9000      	str	r0, [sp, #0]
 8000b5a:	2304      	movs	r3, #4
 8000b5c:	466a      	mov	r2, sp
 8000b5e:	2106      	movs	r1, #6
 8000b60:	7c20      	ldrb	r0, [r4, #16]
 8000b62:	68a5      	ldr	r5, [r4, #8]
 8000b64:	69ad      	ldr	r5, [r5, #24]
 8000b66:	47a8      	blx	r5
 8000b68:	2503      	movs	r5, #3
 8000b6a:	6820      	ldr	r0, [r4, #0]
 8000b6c:	6841      	ldr	r1, [r0, #4]
 8000b6e:	4029      	ands	r1, r5
 8000b70:	7c20      	ldrb	r0, [r4, #16]
 8000b72:	f004 fde2 	bl	800573a <USBPD_PRL_CBL_SetHeaderSpecification>
 8000b76:	6820      	ldr	r0, [r4, #0]
 8000b78:	6840      	ldr	r0, [r0, #4]
 8000b7a:	4005      	ands	r5, r0
 8000b7c:	6860      	ldr	r0, [r4, #4]
 8000b7e:	6801      	ldr	r1, [r0, #0]
 8000b80:	4a76      	ldr	r2, [pc, #472]	@ (8000d5c <.text_65>)
 8000b82:	400a      	ands	r2, r1
 8000b84:	06a9      	lsls	r1, r5, #26
 8000b86:	4311      	orrs	r1, r2
 8000b88:	6001      	str	r1, [r0, #0]
 8000b8a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000b8c <PE_Reset_Counter>:
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	2103      	movs	r1, #3
 8000b90:	2298      	movs	r2, #152	@ 0x98
 8000b92:	0092      	lsls	r2, r2, #2
 8000b94:	1880      	adds	r0, r0, r2
 8000b96:	f015 fab4 	bl	8016102 <__aeabi_memclr>
 8000b9a:	bd01      	pop	{r0, pc}

08000b9c <PE_Reset_StateMachine>:
 8000b9c:	b538      	push	{r3, r4, r5, lr}
 8000b9e:	0004      	movs	r4, r0
 8000ba0:	2032      	movs	r0, #50	@ 0x32
 8000ba2:	5c20      	ldrb	r0, [r4, r0]
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d003      	beq.n	8000bb0 <PE_Reset_StateMachine+0x14>
 8000ba8:	215b      	movs	r1, #91	@ 0x5b
 8000baa:	7c20      	ldrb	r0, [r4, #16]
 8000bac:	f7ff fc66 	bl	800047c <USBPD_PE_Notification>
 8000bb0:	0020      	movs	r0, r4
 8000bb2:	f7ff ffb5 	bl	8000b20 <PE_Reset_ZI>
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	0020      	movs	r0, r4
 8000bba:	f000 fbf2 	bl	80013a2 <PE_SetPowerNegotiation>
 8000bbe:	7c20      	ldrb	r0, [r4, #16]
 8000bc0:	f005 f85a 	bl	8005c78 <USBPD_PRL_Reset>
 8000bc4:	6860      	ldr	r0, [r4, #4]
 8000bc6:	6801      	ldr	r1, [r0, #0]
 8000bc8:	2501      	movs	r5, #1
 8000bca:	08ca      	lsrs	r2, r1, #3
 8000bcc:	402a      	ands	r2, r5
 8000bce:	078b      	lsls	r3, r1, #30
 8000bd0:	0f9b      	lsrs	r3, r3, #30
 8000bd2:	7c20      	ldrb	r0, [r4, #16]
 8000bd4:	0889      	lsrs	r1, r1, #2
 8000bd6:	400d      	ands	r5, r1
 8000bd8:	d004      	beq.n	8000be4 <PE_Reset_StateMachine+0x48>
 8000bda:	2101      	movs	r1, #1
 8000bdc:	f004 fd6f 	bl	80056be <USBPD_PRL_SetHeader>
 8000be0:	2002      	movs	r0, #2
 8000be2:	e003      	b.n	8000bec <PE_Reset_StateMachine+0x50>
 8000be4:	2100      	movs	r1, #0
 8000be6:	f004 fd6a 	bl	80056be <USBPD_PRL_SetHeader>
 8000bea:	203e      	movs	r0, #62	@ 0x3e
 8000bec:	7460      	strb	r0, [r4, #17]
 8000bee:	bd31      	pop	{r0, r4, r5, pc}

08000bf0 <PE_ExtRevisionInteroperability>:
 8000bf0:	b570      	push	{r4, r5, r6, lr}
 8000bf2:	000a      	movs	r2, r1
 8000bf4:	4957      	ldr	r1, [pc, #348]	@ (8000d54 <.text_63>)
 8000bf6:	0083      	lsls	r3, r0, #2
 8000bf8:	58cb      	ldr	r3, [r1, r3]
 8000bfa:	685c      	ldr	r4, [r3, #4]
 8000bfc:	6825      	ldr	r5, [r4, #0]
 8000bfe:	2103      	movs	r1, #3
 8000c00:	2603      	movs	r6, #3
 8000c02:	402e      	ands	r6, r5
 8000c04:	42b2      	cmp	r2, r6
 8000c06:	db00      	blt.n	8000c0a <PE_ExtRevisionInteroperability+0x1a>
 8000c08:	0032      	movs	r2, r6
 8000c0a:	438d      	bics	r5, r1
 8000c0c:	400a      	ands	r2, r1
 8000c0e:	432a      	orrs	r2, r5
 8000c10:	6022      	str	r2, [r4, #0]
 8000c12:	685a      	ldr	r2, [r3, #4]
 8000c14:	6814      	ldr	r4, [r2, #0]
 8000c16:	2503      	movs	r5, #3
 8000c18:	4025      	ands	r5, r4
 8000c1a:	2d01      	cmp	r5, #1
 8000c1c:	d101      	bne.n	8000c22 <PE_ExtRevisionInteroperability+0x32>
 8000c1e:	2500      	movs	r5, #0
 8000c20:	e000      	b.n	8000c24 <PE_ExtRevisionInteroperability+0x34>
 8000c22:	2520      	movs	r5, #32
 8000c24:	2620      	movs	r6, #32
 8000c26:	43b4      	bics	r4, r6
 8000c28:	4325      	orrs	r5, r4
 8000c2a:	6015      	str	r5, [r2, #0]
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	6812      	ldr	r2, [r2, #0]
 8000c30:	4011      	ands	r1, r2
 8000c32:	f004 fd76 	bl	8005722 <USBPD_PRL_SetHeaderSpecification>
 8000c36:	bd70      	pop	{r4, r5, r6, pc}

08000c38 <PE_PRL_FastRoleSwapReception>:
 8000c38:	4946      	ldr	r1, [pc, #280]	@ (8000d54 <.text_63>)
 8000c3a:	0082      	lsls	r2, r0, #2
 8000c3c:	5889      	ldr	r1, [r1, r2]
 8000c3e:	7f0a      	ldrb	r2, [r1, #28]
 8000c40:	2a09      	cmp	r2, #9
 8000c42:	d100      	bne.n	8000c46 <PE_PRL_FastRoleSwapReception+0xe>
 8000c44:	4770      	bx	lr
 8000c46:	b510      	push	{r4, lr}
 8000c48:	684a      	ldr	r2, [r1, #4]
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	2410      	movs	r4, #16
 8000c4e:	431c      	orrs	r4, r3
 8000c50:	6014      	str	r4, [r2, #0]
 8000c52:	694a      	ldr	r2, [r1, #20]
 8000c54:	2380      	movs	r3, #128	@ 0x80
 8000c56:	029b      	lsls	r3, r3, #10
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	614b      	str	r3, [r1, #20]

08000c5c <.text_54>:
 8000c5c:	6889      	ldr	r1, [r1, #8]
 8000c5e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000c60:	4788      	blx	r1
 8000c62:	bd10      	pop	{r4, pc}

08000c64 <PE_PRL_PostReceiveEvent>:
 8000c64:	b530      	push	{r4, r5, lr}
 8000c66:	4a3b      	ldr	r2, [pc, #236]	@ (8000d54 <.text_63>)
 8000c68:	0080      	lsls	r0, r0, #2
 8000c6a:	5813      	ldr	r3, [r2, r0]
 8000c6c:	2400      	movs	r4, #0
 8000c6e:	2000      	movs	r0, #0
 8000c70:	191a      	adds	r2, r3, r4
 8000c72:	4d09      	ldr	r5, [pc, #36]	@ (8000c98 <.text_56>)
 8000c74:	1952      	adds	r2, r2, r5
 8000c76:	7815      	ldrb	r5, [r2, #0]
 8000c78:	2d00      	cmp	r5, #0
 8000c7a:	d004      	beq.n	8000c86 <PE_PRL_PostReceiveEvent+0x22>
 8000c7c:	1c64      	adds	r4, r4, #1
 8000c7e:	b2e4      	uxtb	r4, r4
 8000c80:	2c01      	cmp	r4, #1
 8000c82:	d9f5      	bls.n	8000c70 <PE_PRL_PostReceiveEvent+0xc>
 8000c84:	bd30      	pop	{r4, r5, pc}
 8000c86:	2020      	movs	r0, #32
 8000c88:	7010      	strb	r0, [r2, #0]
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	7813      	ldrb	r3, [r2, #0]
 8000c8e:	2401      	movs	r4, #1
 8000c90:	408c      	lsls	r4, r1
 8000c92:	431c      	orrs	r4, r3
 8000c94:	7014      	strb	r4, [r2, #0]
 8000c96:	bd30      	pop	{r4, r5, pc}

08000c98 <.text_56>:
 8000c98:	0000024d 	.word	0x0000024d

08000c9c <PE_PRL_PostReceiveEventError>:
 8000c9c:	b530      	push	{r4, r5, lr}
 8000c9e:	492d      	ldr	r1, [pc, #180]	@ (8000d54 <.text_63>)
 8000ca0:	0080      	lsls	r0, r0, #2
 8000ca2:	5809      	ldr	r1, [r1, r0]
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	b2d3      	uxtb	r3, r2
 8000caa:	18cb      	adds	r3, r1, r3
 8000cac:	4c2c      	ldr	r4, [pc, #176]	@ (8000d60 <.text_66>)
 8000cae:	191b      	adds	r3, r3, r4
 8000cb0:	781c      	ldrb	r4, [r3, #0]
 8000cb2:	2560      	movs	r5, #96	@ 0x60
 8000cb4:	4025      	ands	r5, r4
 8000cb6:	2d20      	cmp	r5, #32
 8000cb8:	d004      	beq.n	8000cc4 <PE_PRL_PostReceiveEventError+0x28>
 8000cba:	1c52      	adds	r2, r2, #1
 8000cbc:	b2d3      	uxtb	r3, r2
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d3f2      	bcc.n	8000ca8 <PE_PRL_PostReceiveEventError+0xc>
 8000cc2:	bd30      	pop	{r4, r5, pc}
 8000cc4:	7018      	strb	r0, [r3, #0]
 8000cc6:	bd30      	pop	{r4, r5, pc}

08000cc8 <.text_58>:
 8000cc8:	0000f01f 	.word	0x0000f01f

08000ccc <PE_PRL_PostReceiveEventCopy>:
 8000ccc:	b538      	push	{r3, r4, r5, lr}
 8000cce:	4a21      	ldr	r2, [pc, #132]	@ (8000d54 <.text_63>)
 8000cd0:	0080      	lsls	r0, r0, #2
 8000cd2:	5813      	ldr	r3, [r2, r0]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	b2d0      	uxtb	r0, r2
 8000cd8:	181c      	adds	r4, r3, r0
 8000cda:	4d21      	ldr	r5, [pc, #132]	@ (8000d60 <.text_66>)
 8000cdc:	5d64      	ldrb	r4, [r4, r5]
 8000cde:	2560      	movs	r5, #96	@ 0x60
 8000ce0:	4025      	ands	r5, r4
 8000ce2:	2d20      	cmp	r5, #32
 8000ce4:	d004      	beq.n	8000cf0 <PE_PRL_PostReceiveEventCopy+0x24>
 8000ce6:	1c52      	adds	r2, r2, #1
 8000ce8:	b2d0      	uxtb	r0, r2
 8000cea:	2802      	cmp	r0, #2
 8000cec:	d3f3      	bcc.n	8000cd6 <PE_PRL_PostReceiveEventCopy+0xa>
 8000cee:	bd31      	pop	{r0, r4, r5, pc}
 8000cf0:	2284      	movs	r2, #132	@ 0x84
 8000cf2:	0052      	lsls	r2, r2, #1
 8000cf4:	4350      	muls	r0, r2
 8000cf6:	1818      	adds	r0, r3, r0
 8000cf8:	303d      	adds	r0, #61	@ 0x3d
 8000cfa:	f015 f9f7 	bl	80160ec <__aeabi_memcpy>
 8000cfe:	bd31      	pop	{r0, r4, r5, pc}

08000d00 <PE_PRL_PostReceiveEventComplete>:
 8000d00:	b538      	push	{r3, r4, r5, lr}
 8000d02:	4914      	ldr	r1, [pc, #80]	@ (8000d54 <.text_63>)
 8000d04:	0082      	lsls	r2, r0, #2
 8000d06:	5889      	ldr	r1, [r1, r2]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	1c5a      	adds	r2, r3, #1
 8000d0c:	18cb      	adds	r3, r1, r3
 8000d0e:	4c14      	ldr	r4, [pc, #80]	@ (8000d60 <.text_66>)
 8000d10:	191b      	adds	r3, r3, r4
 8000d12:	781c      	ldrb	r4, [r3, #0]
 8000d14:	2560      	movs	r5, #96	@ 0x60
 8000d16:	4025      	ands	r5, r4
 8000d18:	2d20      	cmp	r5, #32
 8000d1a:	d003      	beq.n	8000d24 <PE_PRL_PostReceiveEventComplete+0x24>
 8000d1c:	b2d3      	uxtb	r3, r2
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d3f3      	bcc.n	8000d0a <PE_PRL_PostReceiveEventComplete+0xa>
 8000d22:	bd31      	pop	{r0, r4, r5, pc}
 8000d24:	781c      	ldrb	r4, [r3, #0]
 8000d26:	2540      	movs	r5, #64	@ 0x40
 8000d28:	4325      	orrs	r5, r4
 8000d2a:	701d      	strb	r5, [r3, #0]
 8000d2c:	233c      	movs	r3, #60	@ 0x3c
 8000d2e:	5ccb      	ldrb	r3, [r1, r3]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <PE_PRL_PostReceiveEventComplete+0x38>
 8000d34:	233c      	movs	r3, #60	@ 0x3c
 8000d36:	54ca      	strb	r2, [r1, r3]
 8000d38:	6889      	ldr	r1, [r1, #8]
 8000d3a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d3c:	4788      	blx	r1
 8000d3e:	bd31      	pop	{r0, r4, r5, pc}

08000d40 <PE_Get_UnchunkedSupport>:
 8000d40:	4904      	ldr	r1, [pc, #16]	@ (8000d54 <.text_63>)
 8000d42:	0080      	lsls	r0, r0, #2
 8000d44:	5808      	ldr	r0, [r1, r0]
 8000d46:	6840      	ldr	r0, [r0, #4]
 8000d48:	6800      	ldr	r0, [r0, #0]
 8000d4a:	0181      	lsls	r1, r0, #6
 8000d4c:	0fc8      	lsrs	r0, r1, #31
 8000d4e:	4770      	bx	lr

08000d50 <.text_62>:
 8000d50:	00000704 	.word	0x00000704

08000d54 <.text_63>:
 8000d54:	200001dc 	.word	0x200001dc

08000d58 <.text_64>:
 8000d58:	fffff9ff 	.word	0xfffff9ff

08000d5c <.text_65>:
 8000d5c:	f3ffffff 	.word	0xf3ffffff

08000d60 <.text_66>:
 8000d60:	0000024d 	.word	0x0000024d

08000d64 <PE_SubStateMachine_Generic>:
 8000d64:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000d66:	b08d      	sub	sp, #52	@ 0x34
 8000d68:	0004      	movs	r4, r0
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	9004      	str	r0, [sp, #16]
 8000d6e:	2500      	movs	r5, #0
 8000d70:	9503      	str	r5, [sp, #12]
 8000d72:	2601      	movs	r6, #1
 8000d74:	2714      	movs	r7, #20
 8000d76:	7c61      	ldrb	r1, [r4, #17]
 8000d78:	2901      	cmp	r1, #1
 8000d7a:	d100      	bne.n	8000d7e <PE_SubStateMachine_Generic+0x1a>
 8000d7c:	e195      	b.n	80010aa <PE_SubStateMachine_Generic+0x346>
 8000d7e:	2918      	cmp	r1, #24
 8000d80:	d03f      	beq.n	8000e02 <PE_SubStateMachine_Generic+0x9e>
 8000d82:	2919      	cmp	r1, #25
 8000d84:	d050      	beq.n	8000e28 <PE_SubStateMachine_Generic+0xc4>
 8000d86:	291d      	cmp	r1, #29
 8000d88:	d100      	bne.n	8000d8c <PE_SubStateMachine_Generic+0x28>
 8000d8a:	e092      	b.n	8000eb2 <PE_SubStateMachine_Generic+0x14e>
 8000d8c:	2927      	cmp	r1, #39	@ 0x27
 8000d8e:	d100      	bne.n	8000d92 <PE_SubStateMachine_Generic+0x2e>
 8000d90:	e0b0      	b.n	8000ef4 <PE_SubStateMachine_Generic+0x190>
 8000d92:	2928      	cmp	r1, #40	@ 0x28
 8000d94:	d100      	bne.n	8000d98 <PE_SubStateMachine_Generic+0x34>
 8000d96:	e0b9      	b.n	8000f0c <PE_SubStateMachine_Generic+0x1a8>
 8000d98:	2929      	cmp	r1, #41	@ 0x29
 8000d9a:	d100      	bne.n	8000d9e <PE_SubStateMachine_Generic+0x3a>
 8000d9c:	e0c0      	b.n	8000f20 <PE_SubStateMachine_Generic+0x1bc>
 8000d9e:	292c      	cmp	r1, #44	@ 0x2c
 8000da0:	d100      	bne.n	8000da4 <PE_SubStateMachine_Generic+0x40>
 8000da2:	e2bc      	b.n	800131e <PE_SubStateMachine_Generic+0x5ba>
 8000da4:	2930      	cmp	r1, #48	@ 0x30
 8000da6:	d100      	bne.n	8000daa <PE_SubStateMachine_Generic+0x46>
 8000da8:	e1de      	b.n	8001168 <PE_SubStateMachine_Generic+0x404>
 8000daa:	293a      	cmp	r1, #58	@ 0x3a
 8000dac:	d100      	bne.n	8000db0 <PE_SubStateMachine_Generic+0x4c>
 8000dae:	e28c      	b.n	80012ca <PE_SubStateMachine_Generic+0x566>
 8000db0:	293b      	cmp	r1, #59	@ 0x3b
 8000db2:	d100      	bne.n	8000db6 <PE_SubStateMachine_Generic+0x52>
 8000db4:	e270      	b.n	8001298 <PE_SubStateMachine_Generic+0x534>
 8000db6:	293c      	cmp	r1, #60	@ 0x3c
 8000db8:	d100      	bne.n	8000dbc <PE_SubStateMachine_Generic+0x58>
 8000dba:	e247      	b.n	800124c <PE_SubStateMachine_Generic+0x4e8>
 8000dbc:	294b      	cmp	r1, #75	@ 0x4b
 8000dbe:	d100      	bne.n	8000dc2 <PE_SubStateMachine_Generic+0x5e>
 8000dc0:	e114      	b.n	8000fec <PE_SubStateMachine_Generic+0x288>
 8000dc2:	2963      	cmp	r1, #99	@ 0x63
 8000dc4:	d100      	bne.n	8000dc8 <PE_SubStateMachine_Generic+0x64>
 8000dc6:	e178      	b.n	80010ba <PE_SubStateMachine_Generic+0x356>
 8000dc8:	2964      	cmp	r1, #100	@ 0x64
 8000dca:	d100      	bne.n	8000dce <PE_SubStateMachine_Generic+0x6a>
 8000dcc:	e1a0      	b.n	8001110 <PE_SubStateMachine_Generic+0x3ac>
 8000dce:	2967      	cmp	r1, #103	@ 0x67
 8000dd0:	d100      	bne.n	8000dd4 <PE_SubStateMachine_Generic+0x70>
 8000dd2:	e120      	b.n	8001016 <PE_SubStateMachine_Generic+0x2b2>
 8000dd4:	2968      	cmp	r1, #104	@ 0x68
 8000dd6:	d100      	bne.n	8000dda <PE_SubStateMachine_Generic+0x76>
 8000dd8:	e138      	b.n	800104c <PE_SubStateMachine_Generic+0x2e8>
 8000dda:	2974      	cmp	r1, #116	@ 0x74
 8000ddc:	d100      	bne.n	8000de0 <PE_SubStateMachine_Generic+0x7c>
 8000dde:	e1f3      	b.n	80011c8 <PE_SubStateMachine_Generic+0x464>
 8000de0:	2993      	cmp	r1, #147	@ 0x93
 8000de2:	d100      	bne.n	8000de6 <PE_SubStateMachine_Generic+0x82>
 8000de4:	e0a6      	b.n	8000f34 <PE_SubStateMachine_Generic+0x1d0>
 8000de6:	2994      	cmp	r1, #148	@ 0x94
 8000de8:	d100      	bne.n	8000dec <PE_SubStateMachine_Generic+0x88>
 8000dea:	e0a7      	b.n	8000f3c <PE_SubStateMachine_Generic+0x1d8>
 8000dec:	2995      	cmp	r1, #149	@ 0x95
 8000dee:	d100      	bne.n	8000df2 <PE_SubStateMachine_Generic+0x8e>
 8000df0:	e0bd      	b.n	8000f6e <PE_SubStateMachine_Generic+0x20a>
 8000df2:	2999      	cmp	r1, #153	@ 0x99
 8000df4:	d000      	beq.n	8000df8 <PE_SubStateMachine_Generic+0x94>
 8000df6:	e297      	b.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 8000df8:	2106      	movs	r1, #6
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	f7ff fd44 	bl	8000888 <PE_Send_RESET>
 8000e00:	e220      	b.n	8001244 <PE_SubStateMachine_Generic+0x4e0>
 8000e02:	6861      	ldr	r1, [r4, #4]
 8000e04:	6809      	ldr	r1, [r1, #0]
 8000e06:	0889      	lsrs	r1, r1, #2
 8000e08:	400e      	ands	r6, r1
 8000e0a:	d002      	beq.n	8000e12 <PE_SubStateMachine_Generic+0xae>
 8000e0c:	6960      	ldr	r0, [r4, #20]
 8000e0e:	0741      	lsls	r1, r0, #29
 8000e10:	0fc8      	lsrs	r0, r1, #31
 8000e12:	9000      	str	r0, [sp, #0]
 8000e14:	2319      	movs	r3, #25
 8000e16:	2208      	movs	r2, #8
 8000e18:	2100      	movs	r1, #0
 8000e1a:	0020      	movs	r0, r4
 8000e1c:	f000 fb76 	bl	800150c <PE_Send_CtrlMessage>
 8000e20:	2800      	cmp	r0, #0
 8000e22:	d156      	bne.n	8000ed2 <PE_SubStateMachine_Generic+0x16e>
 8000e24:	2007      	movs	r0, #7
 8000e26:	e107      	b.n	8001038 <PE_SubStateMachine_Generic+0x2d4>
 8000e28:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e2a:	7800      	ldrb	r0, [r0, #0]
 8000e2c:	2811      	cmp	r0, #17
 8000e2e:	d13c      	bne.n	8000eaa <PE_SubStateMachine_Generic+0x146>
 8000e30:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000e32:	0bc1      	lsrs	r1, r0, #15
 8000e34:	d11e      	bne.n	8000e74 <PE_SubStateMachine_Generic+0x110>
 8000e36:	0441      	lsls	r1, r0, #17
 8000e38:	0f49      	lsrs	r1, r1, #29
 8000e3a:	d01b      	beq.n	8000e74 <PE_SubStateMachine_Generic+0x110>
 8000e3c:	06c0      	lsls	r0, r0, #27
 8000e3e:	0ec0      	lsrs	r0, r0, #27
 8000e40:	2804      	cmp	r0, #4
 8000e42:	d117      	bne.n	8000e74 <PE_SubStateMachine_Generic+0x110>
 8000e44:	008b      	lsls	r3, r1, #2
 8000e46:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8000e48:	1c82      	adds	r2, r0, #2
 8000e4a:	2105      	movs	r1, #5
 8000e4c:	7c20      	ldrb	r0, [r4, #16]
 8000e4e:	68a6      	ldr	r6, [r4, #8]
 8000e50:	69b6      	ldr	r6, [r6, #24]
 8000e52:	47b0      	blx	r6
 8000e54:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e56:	7800      	ldrb	r0, [r0, #0]
 8000e58:	2814      	cmp	r0, #20
 8000e5a:	d004      	beq.n	8000e66 <PE_SubStateMachine_Generic+0x102>
 8000e5c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8000e5e:	700f      	strb	r7, [r1, #0]
 8000e60:	0020      	movs	r0, r4
 8000e62:	f7ff fd76 	bl	8000952 <PE_Clear_RxEvent>
 8000e66:	2003      	movs	r0, #3
 8000e68:	7460      	strb	r0, [r4, #17]
 8000e6a:	9504      	str	r5, [sp, #16]
 8000e6c:	2107      	movs	r1, #7
 8000e6e:	7c20      	ldrb	r0, [r4, #16]
 8000e70:	f7ff fb04 	bl	800047c <USBPD_PE_Notification>
 8000e74:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000e76:	21f0      	movs	r1, #240	@ 0xf0
 8000e78:	0209      	lsls	r1, r1, #8
 8000e7a:	4001      	ands	r1, r0
 8000e7c:	d115      	bne.n	8000eaa <PE_SubStateMachine_Generic+0x146>
 8000e7e:	06c0      	lsls	r0, r0, #27
 8000e80:	0ec0      	lsrs	r0, r0, #27
 8000e82:	2804      	cmp	r0, #4
 8000e84:	d001      	beq.n	8000e8a <PE_SubStateMachine_Generic+0x126>
 8000e86:	2810      	cmp	r0, #16
 8000e88:	d10f      	bne.n	8000eaa <PE_SubStateMachine_Generic+0x146>
 8000e8a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e8c:	7800      	ldrb	r0, [r0, #0]
 8000e8e:	2814      	cmp	r0, #20
 8000e90:	d004      	beq.n	8000e9c <PE_SubStateMachine_Generic+0x138>
 8000e92:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000e94:	7007      	strb	r7, [r0, #0]
 8000e96:	0020      	movs	r0, r4
 8000e98:	f7ff fd5b 	bl	8000952 <PE_Clear_RxEvent>
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	7460      	strb	r0, [r4, #17]
 8000ea0:	9504      	str	r5, [sp, #16]
 8000ea2:	2108      	movs	r1, #8
 8000ea4:	7c20      	ldrb	r0, [r4, #16]
 8000ea6:	f7ff fae9 	bl	800047c <USBPD_PE_Notification>
 8000eaa:	8be0      	ldrh	r0, [r4, #30]
 8000eac:	2180      	movs	r1, #128	@ 0x80
 8000eae:	0209      	lsls	r1, r1, #8
 8000eb0:	e099      	b.n	8000fe6 <PE_SubStateMachine_Generic+0x282>
 8000eb2:	9505      	str	r5, [sp, #20]
 8000eb4:	ab05      	add	r3, sp, #20
 8000eb6:	aa06      	add	r2, sp, #24
 8000eb8:	2101      	movs	r1, #1
 8000eba:	7c20      	ldrb	r0, [r4, #16]
 8000ebc:	68a5      	ldr	r5, [r4, #8]
 8000ebe:	696d      	ldr	r5, [r5, #20]
 8000ec0:	47a8      	blx	r5
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	9805      	ldr	r0, [sp, #20]
 8000ec6:	f000 fabf 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d002      	beq.n	8000ed4 <PE_SubStateMachine_Generic+0x170>
 8000ece:	2003      	movs	r0, #3
 8000ed0:	7460      	strb	r0, [r4, #17]
 8000ed2:	e22a      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 8000ed4:	9002      	str	r0, [sp, #8]
 8000ed6:	2003      	movs	r0, #3
 8000ed8:	9001      	str	r0, [sp, #4]
 8000eda:	9805      	ldr	r0, [sp, #20]
 8000edc:	0880      	lsrs	r0, r0, #2
 8000ede:	9000      	str	r0, [sp, #0]
 8000ee0:	ab06      	add	r3, sp, #24
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	0020      	movs	r0, r4
 8000ee8:	f000 fb3b 	bl	8001562 <PE_Send_DataMessage>
 8000eec:	2800      	cmp	r0, #0
 8000eee:	d1f0      	bne.n	8000ed2 <PE_SubStateMachine_Generic+0x16e>
 8000ef0:	210a      	movs	r1, #10
 8000ef2:	e165      	b.n	80011c0 <PE_SubStateMachine_Generic+0x45c>
 8000ef4:	2012      	movs	r0, #18
 8000ef6:	7720      	strb	r0, [r4, #28]
 8000ef8:	2105      	movs	r1, #5
 8000efa:	7c20      	ldrb	r0, [r4, #16]
 8000efc:	f004 feab 	bl	8005c56 <USBDPD_PRL_BistCarrierEyeMode>
 8000f00:	2028      	movs	r0, #40	@ 0x28
 8000f02:	7460      	strb	r0, [r4, #17]
 8000f04:	484f      	ldr	r0, [pc, #316]	@ (8001044 <PE_SubStateMachine_Generic+0x2e0>)
 8000f06:	83e0      	strh	r0, [r4, #30]
 8000f08:	202d      	movs	r0, #45	@ 0x2d
 8000f0a:	e099      	b.n	8001040 <PE_SubStateMachine_Generic+0x2dc>
 8000f0c:	8be0      	ldrh	r0, [r4, #30]
 8000f0e:	03f1      	lsls	r1, r6, #15
 8000f10:	4288      	cmp	r0, r1
 8000f12:	d10e      	bne.n	8000f32 <PE_SubStateMachine_Generic+0x1ce>
 8000f14:	2105      	movs	r1, #5
 8000f16:	7c20      	ldrb	r0, [r4, #16]
 8000f18:	f004 fea5 	bl	8005c66 <USBDPD_PRL_BistCarrierEyeModeExit>
 8000f1c:	83e5      	strh	r5, [r4, #30]
 8000f1e:	e191      	b.n	8001244 <PE_SubStateMachine_Generic+0x4e0>
 8000f20:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f22:	7800      	ldrb	r0, [r0, #0]
 8000f24:	2814      	cmp	r0, #20
 8000f26:	d004      	beq.n	8000f32 <PE_SubStateMachine_Generic+0x1ce>
 8000f28:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f2a:	7007      	strb	r7, [r0, #0]
 8000f2c:	0020      	movs	r0, r4
 8000f2e:	f7ff fd10 	bl	8000952 <PE_Clear_RxEvent>
 8000f32:	e1fa      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 8000f34:	0020      	movs	r0, r4
 8000f36:	f000 f9fb 	bl	8001330 <PE_SubStateMachine_ReceiveDRS>
 8000f3a:	e1f6      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 8000f3c:	6861      	ldr	r1, [r4, #4]
 8000f3e:	6809      	ldr	r1, [r1, #0]
 8000f40:	0889      	lsrs	r1, r1, #2
 8000f42:	400e      	ands	r6, r1
 8000f44:	d002      	beq.n	8000f4c <PE_SubStateMachine_Generic+0x1e8>
 8000f46:	6960      	ldr	r0, [r4, #20]
 8000f48:	0741      	lsls	r1, r0, #29
 8000f4a:	0fc8      	lsrs	r0, r1, #31
 8000f4c:	9000      	str	r0, [sp, #0]
 8000f4e:	2395      	movs	r3, #149	@ 0x95
 8000f50:	2209      	movs	r2, #9
 8000f52:	2100      	movs	r1, #0
 8000f54:	0020      	movs	r0, r4
 8000f56:	f000 fad9 	bl	800150c <PE_Send_CtrlMessage>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	d1ed      	bne.n	8000f3a <PE_SubStateMachine_Generic+0x1d6>
 8000f5e:	2010      	movs	r0, #16
 8000f60:	7720      	strb	r0, [r4, #28]
 8000f62:	4839      	ldr	r0, [pc, #228]	@ (8001048 <PE_SubStateMachine_Generic+0x2e4>)
 8000f64:	83e0      	strh	r0, [r4, #30]
 8000f66:	201b      	movs	r0, #27
 8000f68:	9004      	str	r0, [sp, #16]
 8000f6a:	2122      	movs	r1, #34	@ 0x22
 8000f6c:	e128      	b.n	80011c0 <PE_SubStateMachine_Generic+0x45c>
 8000f6e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000f70:	7800      	ldrb	r0, [r0, #0]
 8000f72:	2814      	cmp	r0, #20
 8000f74:	d035      	beq.n	8000fe2 <PE_SubStateMachine_Generic+0x27e>
 8000f76:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8000f78:	21f0      	movs	r1, #240	@ 0xf0
 8000f7a:	0209      	lsls	r1, r1, #8
 8000f7c:	4001      	ands	r1, r0
 8000f7e:	d130      	bne.n	8000fe2 <PE_SubStateMachine_Generic+0x27e>
 8000f80:	211f      	movs	r1, #31
 8000f82:	231f      	movs	r3, #31
 8000f84:	4003      	ands	r3, r0
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	d006      	beq.n	8000f98 <PE_SubStateMachine_Generic+0x234>
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	d008      	beq.n	8000fa0 <PE_SubStateMachine_Generic+0x23c>
 8000f8e:	2b0c      	cmp	r3, #12
 8000f90:	d006      	beq.n	8000fa0 <PE_SubStateMachine_Generic+0x23c>
 8000f92:	2b10      	cmp	r3, #16
 8000f94:	d015      	beq.n	8000fc2 <PE_SubStateMachine_Generic+0x25e>
 8000f96:	e024      	b.n	8000fe2 <PE_SubStateMachine_Generic+0x27e>
 8000f98:	0020      	movs	r0, r4
 8000f9a:	f000 fa6d 	bl	8001478 <PE_SwitchDataRole>
 8000f9e:	e008      	b.n	8000fb2 <PE_SubStateMachine_Generic+0x24e>
 8000fa0:	4001      	ands	r1, r0
 8000fa2:	290c      	cmp	r1, #12
 8000fa4:	d101      	bne.n	8000faa <PE_SubStateMachine_Generic+0x246>
 8000fa6:	2126      	movs	r1, #38	@ 0x26
 8000fa8:	e000      	b.n	8000fac <PE_SubStateMachine_Generic+0x248>
 8000faa:	2127      	movs	r1, #39	@ 0x27
 8000fac:	7c20      	ldrb	r0, [r4, #16]
 8000fae:	f7ff fa65 	bl	800047c <USBPD_PE_Notification>
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	7460      	strb	r0, [r4, #17]
 8000fb6:	9504      	str	r5, [sp, #16]
 8000fb8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fba:	7800      	ldrb	r0, [r0, #0]
 8000fbc:	2814      	cmp	r0, #20
 8000fbe:	d10b      	bne.n	8000fd8 <PE_SubStateMachine_Generic+0x274>
 8000fc0:	e00f      	b.n	8000fe2 <PE_SubStateMachine_Generic+0x27e>
 8000fc2:	2128      	movs	r1, #40	@ 0x28
 8000fc4:	7c20      	ldrb	r0, [r4, #16]
 8000fc6:	f7ff fa59 	bl	800047c <USBPD_PE_Notification>
 8000fca:	2003      	movs	r0, #3
 8000fcc:	7460      	strb	r0, [r4, #17]
 8000fce:	9504      	str	r5, [sp, #16]
 8000fd0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fd2:	7800      	ldrb	r0, [r0, #0]
 8000fd4:	2814      	cmp	r0, #20
 8000fd6:	d004      	beq.n	8000fe2 <PE_SubStateMachine_Generic+0x27e>
 8000fd8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8000fda:	7007      	strb	r7, [r0, #0]
 8000fdc:	0020      	movs	r0, r4
 8000fde:	f7ff fcb8 	bl	8000952 <PE_Clear_RxEvent>
 8000fe2:	8be0      	ldrh	r0, [r4, #30]
 8000fe4:	03f1      	lsls	r1, r6, #15
 8000fe6:	4288      	cmp	r0, r1
 8000fe8:	d12b      	bne.n	8001042 <PE_SubStateMachine_Generic+0x2de>
 8000fea:	e12b      	b.n	8001244 <PE_SubStateMachine_Generic+0x4e0>
 8000fec:	ab03      	add	r3, sp, #12
 8000fee:	aa05      	add	r2, sp, #20
 8000ff0:	2114      	movs	r1, #20
 8000ff2:	7c20      	ldrb	r0, [r4, #16]
 8000ff4:	68a5      	ldr	r5, [r4, #8]
 8000ff6:	696d      	ldr	r5, [r5, #20]
 8000ff8:	47a8      	blx	r5
 8000ffa:	9803      	ldr	r0, [sp, #12]
 8000ffc:	2800      	cmp	r0, #0
 8000ffe:	d100      	bne.n	8001002 <PE_SubStateMachine_Generic+0x29e>
 8001000:	e192      	b.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 8001002:	2000      	movs	r0, #0
 8001004:	9002      	str	r0, [sp, #8]
 8001006:	2003      	movs	r0, #3
 8001008:	9001      	str	r0, [sp, #4]
 800100a:	9803      	ldr	r0, [sp, #12]
 800100c:	0880      	lsrs	r0, r0, #2
 800100e:	9000      	str	r0, [sp, #0]
 8001010:	ab05      	add	r3, sp, #20
 8001012:	220c      	movs	r2, #12
 8001014:	e154      	b.n	80012c0 <PE_SubStateMachine_Generic+0x55c>
 8001016:	6861      	ldr	r1, [r4, #4]
 8001018:	6809      	ldr	r1, [r1, #0]
 800101a:	0889      	lsrs	r1, r1, #2
 800101c:	4031      	ands	r1, r6
 800101e:	d000      	beq.n	8001022 <PE_SubStateMachine_Generic+0x2be>
 8001020:	2001      	movs	r0, #1
 8001022:	9000      	str	r0, [sp, #0]
 8001024:	2368      	movs	r3, #104	@ 0x68
 8001026:	2218      	movs	r2, #24
 8001028:	2031      	movs	r0, #49	@ 0x31
 800102a:	5c21      	ldrb	r1, [r4, r0]
 800102c:	0020      	movs	r0, r4
 800102e:	f000 fa6d 	bl	800150c <PE_Send_CtrlMessage>
 8001032:	2800      	cmp	r0, #0
 8001034:	d105      	bne.n	8001042 <PE_SubStateMachine_Generic+0x2de>
 8001036:	200f      	movs	r0, #15
 8001038:	7720      	strb	r0, [r4, #28]
 800103a:	4803      	ldr	r0, [pc, #12]	@ (8001048 <PE_SubStateMachine_Generic+0x2e4>)
 800103c:	83e0      	strh	r0, [r4, #30]
 800103e:	201b      	movs	r0, #27
 8001040:	9004      	str	r0, [sp, #16]
 8001042:	e172      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 8001044:	0000802d 	.word	0x0000802d
 8001048:	0000801b 	.word	0x0000801b
 800104c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800104e:	7800      	ldrb	r0, [r0, #0]
 8001050:	2814      	cmp	r0, #20
 8001052:	d023      	beq.n	800109c <PE_SubStateMachine_Generic+0x338>
 8001054:	2030      	movs	r0, #48	@ 0x30
 8001056:	5c20      	ldrb	r0, [r4, r0]
 8001058:	2131      	movs	r1, #49	@ 0x31
 800105a:	5c61      	ldrb	r1, [r4, r1]
 800105c:	4288      	cmp	r0, r1
 800105e:	d11d      	bne.n	800109c <PE_SubStateMachine_Generic+0x338>
 8001060:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001062:	0bc1      	lsrs	r1, r0, #15
 8001064:	d11a      	bne.n	800109c <PE_SubStateMachine_Generic+0x338>
 8001066:	0b01      	lsrs	r1, r0, #12
 8001068:	0749      	lsls	r1, r1, #29
 800106a:	d017      	beq.n	800109c <PE_SubStateMachine_Generic+0x338>
 800106c:	06c0      	lsls	r0, r0, #27
 800106e:	0ec0      	lsrs	r0, r0, #27
 8001070:	280c      	cmp	r0, #12
 8001072:	d113      	bne.n	800109c <PE_SubStateMachine_Generic+0x338>
 8001074:	2304      	movs	r3, #4
 8001076:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001078:	1c82      	adds	r2, r0, #2
 800107a:	2114      	movs	r1, #20
 800107c:	7c20      	ldrb	r0, [r4, #16]
 800107e:	68a6      	ldr	r6, [r4, #8]
 8001080:	69b6      	ldr	r6, [r6, #24]
 8001082:	47b0      	blx	r6
 8001084:	2003      	movs	r0, #3
 8001086:	7460      	strb	r0, [r4, #17]
 8001088:	9504      	str	r5, [sp, #16]
 800108a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800108c:	7800      	ldrb	r0, [r0, #0]
 800108e:	2814      	cmp	r0, #20
 8001090:	d004      	beq.n	800109c <PE_SubStateMachine_Generic+0x338>
 8001092:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001094:	7007      	strb	r7, [r0, #0]
 8001096:	0020      	movs	r0, r4
 8001098:	f7ff fc5b 	bl	8000952 <PE_Clear_RxEvent>
 800109c:	8be0      	ldrh	r0, [r4, #30]
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	0209      	lsls	r1, r1, #8
 80010a2:	4288      	cmp	r0, r1
 80010a4:	d108      	bne.n	80010b8 <PE_SubStateMachine_Generic+0x354>
 80010a6:	2011      	movs	r0, #17
 80010a8:	e0cd      	b.n	8001246 <PE_SubStateMachine_Generic+0x4e2>
 80010aa:	9500      	str	r5, [sp, #0]
 80010ac:	2303      	movs	r3, #3
 80010ae:	2210      	movs	r2, #16
 80010b0:	2100      	movs	r1, #0
 80010b2:	0020      	movs	r0, r4
 80010b4:	f000 fa2a 	bl	800150c <PE_Send_CtrlMessage>
 80010b8:	e137      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 80010ba:	ab03      	add	r3, sp, #12
 80010bc:	48c9      	ldr	r0, [pc, #804]	@ (80013e4 <.text_73>)
 80010be:	1822      	adds	r2, r4, r0
 80010c0:	2108      	movs	r1, #8
 80010c2:	7c20      	ldrb	r0, [r4, #16]
 80010c4:	68a7      	ldr	r7, [r4, #8]
 80010c6:	697f      	ldr	r7, [r7, #20]
 80010c8:	47b8      	blx	r7
 80010ca:	2119      	movs	r1, #25
 80010cc:	9803      	ldr	r0, [sp, #12]
 80010ce:	f000 f9bb 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 80010d2:	2800      	cmp	r0, #0
 80010d4:	d129      	bne.n	800112a <PE_SubStateMachine_Generic+0x3c6>
 80010d6:	48c4      	ldr	r0, [pc, #784]	@ (80013e8 <.text_74>)
 80010d8:	1826      	adds	r6, r4, r0
 80010da:	7035      	strb	r5, [r6, #0]
 80010dc:	7075      	strb	r5, [r6, #1]
 80010de:	7c20      	ldrb	r0, [r4, #16]
 80010e0:	f7ff fe2e 	bl	8000d40 <PE_Get_UnchunkedSupport>
 80010e4:	2800      	cmp	r0, #0
 80010e6:	d103      	bne.n	80010f0 <PE_SubStateMachine_Generic+0x38c>
 80010e8:	7870      	ldrb	r0, [r6, #1]
 80010ea:	2180      	movs	r1, #128	@ 0x80
 80010ec:	4301      	orrs	r1, r0
 80010ee:	7071      	strb	r1, [r6, #1]
 80010f0:	9502      	str	r5, [sp, #8]
 80010f2:	2003      	movs	r0, #3
 80010f4:	9001      	str	r0, [sp, #4]
 80010f6:	9803      	ldr	r0, [sp, #12]
 80010f8:	1d00      	adds	r0, r0, #4
 80010fa:	b280      	uxth	r0, r0
 80010fc:	9000      	str	r0, [sp, #0]
 80010fe:	48bb      	ldr	r0, [pc, #748]	@ (80013ec <.text_75>)
 8001100:	1823      	adds	r3, r4, r0
 8001102:	2201      	movs	r2, #1
 8001104:	2100      	movs	r1, #0
 8001106:	0020      	movs	r0, r4
 8001108:	f000 fb5e 	bl	80017c8 <PE_Send_ExtendedMessage>
 800110c:	2148      	movs	r1, #72	@ 0x48
 800110e:	e057      	b.n	80011c0 <PE_SubStateMachine_Generic+0x45c>
 8001110:	ab03      	add	r3, sp, #12
 8001112:	48b4      	ldr	r0, [pc, #720]	@ (80013e4 <.text_73>)
 8001114:	1822      	adds	r2, r4, r0
 8001116:	2113      	movs	r1, #19
 8001118:	7c20      	ldrb	r0, [r4, #16]
 800111a:	68a7      	ldr	r7, [r4, #8]
 800111c:	697f      	ldr	r7, [r7, #20]
 800111e:	47b8      	blx	r7
 8001120:	2118      	movs	r1, #24
 8001122:	9803      	ldr	r0, [sp, #12]
 8001124:	f000 f990 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8001128:	2800      	cmp	r0, #0
 800112a:	d000      	beq.n	800112e <PE_SubStateMachine_Generic+0x3ca>
 800112c:	e0fc      	b.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 800112e:	48ae      	ldr	r0, [pc, #696]	@ (80013e8 <.text_74>)
 8001130:	1826      	adds	r6, r4, r0
 8001132:	7035      	strb	r5, [r6, #0]
 8001134:	7075      	strb	r5, [r6, #1]
 8001136:	7c20      	ldrb	r0, [r4, #16]
 8001138:	f7ff fe02 	bl	8000d40 <PE_Get_UnchunkedSupport>
 800113c:	2800      	cmp	r0, #0
 800113e:	d103      	bne.n	8001148 <PE_SubStateMachine_Generic+0x3e4>
 8001140:	7870      	ldrb	r0, [r6, #1]
 8001142:	2180      	movs	r1, #128	@ 0x80
 8001144:	4301      	orrs	r1, r0
 8001146:	7071      	strb	r1, [r6, #1]
 8001148:	9502      	str	r5, [sp, #8]
 800114a:	2003      	movs	r0, #3
 800114c:	9001      	str	r0, [sp, #4]
 800114e:	9803      	ldr	r0, [sp, #12]
 8001150:	1d00      	adds	r0, r0, #4
 8001152:	b280      	uxth	r0, r0
 8001154:	9000      	str	r0, [sp, #0]
 8001156:	48a5      	ldr	r0, [pc, #660]	@ (80013ec <.text_75>)
 8001158:	1823      	adds	r3, r4, r0
 800115a:	220f      	movs	r2, #15
 800115c:	2100      	movs	r1, #0
 800115e:	0020      	movs	r0, r4
 8001160:	f000 fb32 	bl	80017c8 <PE_Send_ExtendedMessage>
 8001164:	2161      	movs	r1, #97	@ 0x61
 8001166:	e02b      	b.n	80011c0 <PE_SubStateMachine_Generic+0x45c>
 8001168:	ab03      	add	r3, sp, #12
 800116a:	489e      	ldr	r0, [pc, #632]	@ (80013e4 <.text_73>)
 800116c:	1822      	adds	r2, r4, r0
 800116e:	2109      	movs	r1, #9
 8001170:	7c20      	ldrb	r0, [r4, #16]
 8001172:	68a7      	ldr	r7, [r4, #8]
 8001174:	697f      	ldr	r7, [r7, #20]
 8001176:	47b8      	blx	r7
 8001178:	2107      	movs	r1, #7
 800117a:	9803      	ldr	r0, [sp, #12]
 800117c:	f000 f964 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8001180:	2800      	cmp	r0, #0
 8001182:	d170      	bne.n	8001266 <PE_SubStateMachine_Generic+0x502>
 8001184:	4998      	ldr	r1, [pc, #608]	@ (80013e8 <.text_74>)
 8001186:	5465      	strb	r5, [r4, r1]
 8001188:	1860      	adds	r0, r4, r1
 800118a:	7045      	strb	r5, [r0, #1]
 800118c:	7c20      	ldrb	r0, [r4, #16]
 800118e:	f7ff fdd7 	bl	8000d40 <PE_Get_UnchunkedSupport>
 8001192:	2800      	cmp	r0, #0
 8001194:	d105      	bne.n	80011a2 <PE_SubStateMachine_Generic+0x43e>
 8001196:	4894      	ldr	r0, [pc, #592]	@ (80013e8 <.text_74>)
 8001198:	1820      	adds	r0, r4, r0
 800119a:	7841      	ldrb	r1, [r0, #1]
 800119c:	2280      	movs	r2, #128	@ 0x80
 800119e:	430a      	orrs	r2, r1
 80011a0:	7042      	strb	r2, [r0, #1]
 80011a2:	9502      	str	r5, [sp, #8]
 80011a4:	2003      	movs	r0, #3
 80011a6:	9001      	str	r0, [sp, #4]
 80011a8:	9803      	ldr	r0, [sp, #12]
 80011aa:	1d00      	adds	r0, r0, #4
 80011ac:	b280      	uxth	r0, r0
 80011ae:	9000      	str	r0, [sp, #0]
 80011b0:	488e      	ldr	r0, [pc, #568]	@ (80013ec <.text_75>)
 80011b2:	1823      	adds	r3, r4, r0
 80011b4:	2202      	movs	r2, #2
 80011b6:	2100      	movs	r1, #0
 80011b8:	0020      	movs	r0, r4
 80011ba:	f000 fb05 	bl	80017c8 <PE_Send_ExtendedMessage>
 80011be:	214f      	movs	r1, #79	@ 0x4f
 80011c0:	7c20      	ldrb	r0, [r4, #16]
 80011c2:	f7ff f95b 	bl	800047c <USBPD_PE_Notification>
 80011c6:	e0b0      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 80011c8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011ca:	7800      	ldrb	r0, [r0, #0]
 80011cc:	2814      	cmp	r0, #20
 80011ce:	d034      	beq.n	800123a <PE_SubStateMachine_Generic+0x4d6>
 80011d0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011d2:	0bc1      	lsrs	r1, r0, #15
 80011d4:	d11a      	bne.n	800120c <PE_SubStateMachine_Generic+0x4a8>
 80011d6:	0b01      	lsrs	r1, r0, #12
 80011d8:	0749      	lsls	r1, r1, #29
 80011da:	d017      	beq.n	800120c <PE_SubStateMachine_Generic+0x4a8>
 80011dc:	06c0      	lsls	r0, r0, #27
 80011de:	0ec0      	lsrs	r0, r0, #27
 80011e0:	2805      	cmp	r0, #5
 80011e2:	d113      	bne.n	800120c <PE_SubStateMachine_Generic+0x4a8>
 80011e4:	2304      	movs	r3, #4
 80011e6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80011e8:	1d02      	adds	r2, r0, #4
 80011ea:	210f      	movs	r1, #15
 80011ec:	7c20      	ldrb	r0, [r4, #16]
 80011ee:	68a6      	ldr	r6, [r4, #8]
 80011f0:	69b6      	ldr	r6, [r6, #24]
 80011f2:	47b0      	blx	r6
 80011f4:	2003      	movs	r0, #3
 80011f6:	7460      	strb	r0, [r4, #17]
 80011f8:	9504      	str	r5, [sp, #16]
 80011fa:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011fc:	7800      	ldrb	r0, [r0, #0]
 80011fe:	2814      	cmp	r0, #20
 8001200:	d004      	beq.n	800120c <PE_SubStateMachine_Generic+0x4a8>
 8001202:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001204:	700f      	strb	r7, [r1, #0]
 8001206:	0020      	movs	r0, r4
 8001208:	f7ff fba3 	bl	8000952 <PE_Clear_RxEvent>
 800120c:	2034      	movs	r0, #52	@ 0x34
 800120e:	5c20      	ldrb	r0, [r4, r0]
 8001210:	06c0      	lsls	r0, r0, #27
 8001212:	0ec0      	lsrs	r0, r0, #27
 8001214:	2810      	cmp	r0, #16
 8001216:	d110      	bne.n	800123a <PE_SubStateMachine_Generic+0x4d6>
 8001218:	2159      	movs	r1, #89	@ 0x59
 800121a:	7c20      	ldrb	r0, [r4, #16]
 800121c:	f7ff f92e 	bl	800047c <USBPD_PE_Notification>
 8001220:	83e5      	strh	r5, [r4, #30]
 8001222:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001224:	7800      	ldrb	r0, [r0, #0]
 8001226:	2814      	cmp	r0, #20
 8001228:	d004      	beq.n	8001234 <PE_SubStateMachine_Generic+0x4d0>
 800122a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800122c:	7007      	strb	r7, [r0, #0]
 800122e:	0020      	movs	r0, r4
 8001230:	f7ff fb8f 	bl	8000952 <PE_Clear_RxEvent>
 8001234:	2003      	movs	r0, #3
 8001236:	7460      	strb	r0, [r4, #17]
 8001238:	9504      	str	r5, [sp, #16]
 800123a:	8be0      	ldrh	r0, [r4, #30]
 800123c:	2180      	movs	r1, #128	@ 0x80
 800123e:	0209      	lsls	r1, r1, #8
 8001240:	4288      	cmp	r0, r1
 8001242:	d172      	bne.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 8001244:	2003      	movs	r0, #3
 8001246:	7460      	strb	r0, [r4, #17]
 8001248:	9504      	str	r5, [sp, #16]
 800124a:	e06e      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 800124c:	ab03      	add	r3, sp, #12
 800124e:	4865      	ldr	r0, [pc, #404]	@ (80013e4 <.text_73>)
 8001250:	1822      	adds	r2, r4, r0
 8001252:	210d      	movs	r1, #13
 8001254:	7c20      	ldrb	r0, [r4, #16]
 8001256:	68a7      	ldr	r7, [r4, #8]
 8001258:	697f      	ldr	r7, [r7, #20]
 800125a:	47b8      	blx	r7
 800125c:	2104      	movs	r1, #4
 800125e:	9803      	ldr	r0, [sp, #12]
 8001260:	f000 f8f2 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8001264:	2800      	cmp	r0, #0
 8001266:	d15f      	bne.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 8001268:	485f      	ldr	r0, [pc, #380]	@ (80013e8 <.text_74>)
 800126a:	1826      	adds	r6, r4, r0
 800126c:	7035      	strb	r5, [r6, #0]
 800126e:	7075      	strb	r5, [r6, #1]
 8001270:	7c20      	ldrb	r0, [r4, #16]
 8001272:	f7ff fd65 	bl	8000d40 <PE_Get_UnchunkedSupport>
 8001276:	2800      	cmp	r0, #0
 8001278:	d103      	bne.n	8001282 <PE_SubStateMachine_Generic+0x51e>
 800127a:	7870      	ldrb	r0, [r6, #1]
 800127c:	2180      	movs	r1, #128	@ 0x80
 800127e:	4301      	orrs	r1, r0
 8001280:	7071      	strb	r1, [r6, #1]
 8001282:	9502      	str	r5, [sp, #8]
 8001284:	2003      	movs	r0, #3
 8001286:	9001      	str	r0, [sp, #4]
 8001288:	9803      	ldr	r0, [sp, #12]
 800128a:	1d00      	adds	r0, r0, #4
 800128c:	b280      	uxth	r0, r0
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	4856      	ldr	r0, [pc, #344]	@ (80013ec <.text_75>)
 8001292:	1823      	adds	r3, r4, r0
 8001294:	2207      	movs	r2, #7
 8001296:	e03d      	b.n	8001314 <PE_SubStateMachine_Generic+0x5b0>
 8001298:	9505      	str	r5, [sp, #20]
 800129a:	ab03      	add	r3, sp, #12
 800129c:	aa05      	add	r2, sp, #20
 800129e:	210f      	movs	r1, #15
 80012a0:	7c20      	ldrb	r0, [r4, #16]
 80012a2:	68a5      	ldr	r5, [r4, #8]
 80012a4:	696d      	ldr	r5, [r5, #20]
 80012a6:	47a8      	blx	r5
 80012a8:	2104      	movs	r1, #4
 80012aa:	9803      	ldr	r0, [sp, #12]
 80012ac:	f000 f8cc 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 80012b0:	2800      	cmp	r0, #0
 80012b2:	d139      	bne.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 80012b4:	9002      	str	r0, [sp, #8]
 80012b6:	2003      	movs	r0, #3
 80012b8:	9001      	str	r0, [sp, #4]
 80012ba:	9600      	str	r6, [sp, #0]
 80012bc:	ab05      	add	r3, sp, #20
 80012be:	2205      	movs	r2, #5
 80012c0:	2100      	movs	r1, #0
 80012c2:	0020      	movs	r0, r4
 80012c4:	f000 f94d 	bl	8001562 <PE_Send_DataMessage>
 80012c8:	e02f      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 80012ca:	ab03      	add	r3, sp, #12
 80012cc:	4845      	ldr	r0, [pc, #276]	@ (80013e4 <.text_73>)
 80012ce:	1822      	adds	r2, r4, r0
 80012d0:	2111      	movs	r1, #17
 80012d2:	7c20      	ldrb	r0, [r4, #16]
 80012d4:	68a7      	ldr	r7, [r4, #8]
 80012d6:	697f      	ldr	r7, [r7, #20]
 80012d8:	47b8      	blx	r7
 80012da:	2109      	movs	r1, #9
 80012dc:	9803      	ldr	r0, [sp, #12]
 80012de:	f000 f8b3 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 80012e2:	2800      	cmp	r0, #0
 80012e4:	d120      	bne.n	8001328 <PE_SubStateMachine_Generic+0x5c4>
 80012e6:	4840      	ldr	r0, [pc, #256]	@ (80013e8 <.text_74>)
 80012e8:	1826      	adds	r6, r4, r0
 80012ea:	7035      	strb	r5, [r6, #0]
 80012ec:	7075      	strb	r5, [r6, #1]
 80012ee:	7c20      	ldrb	r0, [r4, #16]
 80012f0:	f7ff fd26 	bl	8000d40 <PE_Get_UnchunkedSupport>
 80012f4:	2800      	cmp	r0, #0
 80012f6:	d103      	bne.n	8001300 <PE_SubStateMachine_Generic+0x59c>
 80012f8:	7870      	ldrb	r0, [r6, #1]
 80012fa:	2180      	movs	r1, #128	@ 0x80
 80012fc:	4301      	orrs	r1, r0
 80012fe:	7071      	strb	r1, [r6, #1]
 8001300:	9502      	str	r5, [sp, #8]
 8001302:	2003      	movs	r0, #3
 8001304:	9001      	str	r0, [sp, #4]
 8001306:	9803      	ldr	r0, [sp, #12]
 8001308:	1d00      	adds	r0, r0, #4
 800130a:	b280      	uxth	r0, r0
 800130c:	9000      	str	r0, [sp, #0]
 800130e:	4837      	ldr	r0, [pc, #220]	@ (80013ec <.text_75>)
 8001310:	1823      	adds	r3, r4, r0
 8001312:	2205      	movs	r2, #5
 8001314:	2100      	movs	r1, #0
 8001316:	0020      	movs	r0, r4
 8001318:	f000 fa56 	bl	80017c8 <PE_Send_ExtendedMessage>
 800131c:	e005      	b.n	800132a <PE_SubStateMachine_Generic+0x5c6>
 800131e:	2150      	movs	r1, #80	@ 0x50
 8001320:	7c20      	ldrb	r0, [r4, #16]
 8001322:	f7ff f8ab 	bl	800047c <USBPD_PE_Notification>
 8001326:	e78d      	b.n	8001244 <PE_SubStateMachine_Generic+0x4e0>
 8001328:	7466      	strb	r6, [r4, #17]
 800132a:	9804      	ldr	r0, [sp, #16]
 800132c:	b00f      	add	sp, #60	@ 0x3c
 800132e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001330 <PE_SubStateMachine_ReceiveDRS>:
 8001330:	b538      	push	{r3, r4, r5, lr}
 8001332:	0004      	movs	r4, r0
 8001334:	252a      	movs	r5, #42	@ 0x2a
 8001336:	7c20      	ldrb	r0, [r4, #16]
 8001338:	68a1      	ldr	r1, [r4, #8]
 800133a:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800133c:	4788      	blx	r1
 800133e:	280a      	cmp	r0, #10
 8001340:	d002      	beq.n	8001348 <PE_SubStateMachine_ReceiveDRS+0x18>
 8001342:	280c      	cmp	r0, #12
 8001344:	d017      	beq.n	8001376 <PE_SubStateMachine_ReceiveDRS+0x46>
 8001346:	e00d      	b.n	8001364 <PE_SubStateMachine_ReceiveDRS+0x34>
 8001348:	2000      	movs	r0, #0
 800134a:	9000      	str	r0, [sp, #0]
 800134c:	2303      	movs	r3, #3
 800134e:	2203      	movs	r2, #3
 8001350:	2100      	movs	r1, #0
 8001352:	0020      	movs	r0, r4
 8001354:	f000 f8da 	bl	800150c <PE_Send_CtrlMessage>
 8001358:	2800      	cmp	r0, #0
 800135a:	d10d      	bne.n	8001378 <PE_SubStateMachine_ReceiveDRS+0x48>
 800135c:	0020      	movs	r0, r4
 800135e:	f000 f88b 	bl	8001478 <PE_SwitchDataRole>
 8001362:	bd31      	pop	{r0, r4, r5, pc}
 8001364:	6860      	ldr	r0, [r4, #4]
 8001366:	7800      	ldrb	r0, [r0, #0]
 8001368:	0780      	lsls	r0, r0, #30
 800136a:	0f80      	lsrs	r0, r0, #30
 800136c:	2802      	cmp	r0, #2
 800136e:	d102      	bne.n	8001376 <PE_SubStateMachine_ReceiveDRS+0x46>
 8001370:	2001      	movs	r0, #1
 8001372:	7460      	strb	r0, [r4, #17]
 8001374:	bd31      	pop	{r0, r4, r5, pc}
 8001376:	7465      	strb	r5, [r4, #17]
 8001378:	bd31      	pop	{r0, r4, r5, pc}

0800137a <PE_UpdateTimer>:
 800137a:	b510      	push	{r4, lr}
 800137c:	0002      	movs	r2, r0
 800137e:	2080      	movs	r0, #128	@ 0x80
 8001380:	0200      	lsls	r0, r0, #8
 8001382:	0454      	lsls	r4, r2, #17
 8001384:	0c64      	lsrs	r4, r4, #17
 8001386:	42a1      	cmp	r1, r4
 8001388:	da00      	bge.n	800138c <PE_UpdateTimer+0x12>
 800138a:	1a50      	subs	r0, r2, r1
 800138c:	b280      	uxth	r0, r0
 800138e:	bd10      	pop	{r4, pc}

08001390 <PE_CallHardResetCallback>:
 8001390:	6883      	ldr	r3, [r0, #8]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d100      	bne.n	800139a <PE_CallHardResetCallback+0xa>
 8001398:	4770      	bx	lr
 800139a:	b580      	push	{r7, lr}
 800139c:	7c00      	ldrb	r0, [r0, #16]
 800139e:	4798      	blx	r3
 80013a0:	bd01      	pop	{r0, pc}

080013a2 <PE_SetPowerNegotiation>:
 80013a2:	b510      	push	{r4, lr}
 80013a4:	6842      	ldr	r2, [r0, #4]
 80013a6:	6813      	ldr	r3, [r2, #0]
 80013a8:	055c      	lsls	r4, r3, #21
 80013aa:	0f64      	lsrs	r4, r4, #29
 80013ac:	42a1      	cmp	r1, r4
 80013ae:	d00b      	beq.n	80013c8 <PE_SetPowerNegotiation+0x26>
 80013b0:	4c2e      	ldr	r4, [pc, #184]	@ (800146c <.text_79>)
 80013b2:	401c      	ands	r4, r3
 80013b4:	0209      	lsls	r1, r1, #8
 80013b6:	23e0      	movs	r3, #224	@ 0xe0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	400b      	ands	r3, r1
 80013bc:	4323      	orrs	r3, r4
 80013be:	6013      	str	r3, [r2, #0]
 80013c0:	215a      	movs	r1, #90	@ 0x5a
 80013c2:	7c00      	ldrb	r0, [r0, #16]
 80013c4:	f7ff f85a 	bl	800047c <USBPD_PE_Notification>
 80013c8:	bd10      	pop	{r4, pc}

080013ca <USBPD_PE_ExecFastRoleSwapSignalling>:
 80013ca:	b580      	push	{r7, lr}
 80013cc:	4928      	ldr	r1, [pc, #160]	@ (8001470 <.text_80>)
 80013ce:	0082      	lsls	r2, r0, #2
 80013d0:	5889      	ldr	r1, [r1, r2]
 80013d2:	694a      	ldr	r2, [r1, #20]
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	029b      	lsls	r3, r3, #10
 80013d8:	4313      	orrs	r3, r2
 80013da:	614b      	str	r3, [r1, #20]
 80013dc:	6889      	ldr	r1, [r1, #8]
 80013de:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80013e0:	4788      	blx	r1
 80013e2:	bd01      	pop	{r0, pc}

080013e4 <.text_73>:
 80013e4:	00000267 	.word	0x00000267

080013e8 <.text_74>:
 80013e8:	00000265 	.word	0x00000265

080013ec <.text_75>:
 80013ec:	00000263 	.word	0x00000263

080013f0 <PE_CalculateMinTiming>:
 80013f0:	0001      	movs	r1, r0
 80013f2:	2000      	movs	r0, #0
 80013f4:	43c0      	mvns	r0, r0
 80013f6:	0c42      	lsrs	r2, r0, #17
 80013f8:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 80013fa:	4213      	tst	r3, r2
 80013fc:	d001      	beq.n	8001402 <PE_CalculateMinTiming+0x12>
 80013fe:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 8001400:	4010      	ands	r0, r2
 8001402:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001404:	4213      	tst	r3, r2
 8001406:	d006      	beq.n	8001416 <PE_CalculateMinTiming+0x26>
 8001408:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 800140a:	4013      	ands	r3, r2
 800140c:	4298      	cmp	r0, r3
 800140e:	d302      	bcc.n	8001416 <PE_CalculateMinTiming+0x26>
 8001410:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 8001412:	0010      	movs	r0, r2
 8001414:	4008      	ands	r0, r1
 8001416:	4770      	bx	lr

08001418 <PE_SetPowerNegociation>:
 8001418:	b538      	push	{r3, r4, r5, lr}
 800141a:	0005      	movs	r5, r0
 800141c:	000c      	movs	r4, r1
 800141e:	6868      	ldr	r0, [r5, #4]
 8001420:	6800      	ldr	r0, [r0, #0]
 8001422:	0540      	lsls	r0, r0, #21
 8001424:	0f40      	lsrs	r0, r0, #29
 8001426:	4284      	cmp	r4, r0
 8001428:	d003      	beq.n	8001432 <PE_SetPowerNegociation+0x1a>
 800142a:	215a      	movs	r1, #90	@ 0x5a
 800142c:	7c28      	ldrb	r0, [r5, #16]
 800142e:	f7ff f825 	bl	800047c <USBPD_PE_Notification>
 8001432:	6868      	ldr	r0, [r5, #4]
 8001434:	6801      	ldr	r1, [r0, #0]
 8001436:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <.text_79>)
 8001438:	400a      	ands	r2, r1
 800143a:	0221      	lsls	r1, r4, #8
 800143c:	23e0      	movs	r3, #224	@ 0xe0
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	400b      	ands	r3, r1
 8001442:	4313      	orrs	r3, r2
 8001444:	6003      	str	r3, [r0, #0]
 8001446:	bd31      	pop	{r0, r4, r5, pc}

08001448 <PE_CheckDataSizeFromGetDataInfo>:
 8001448:	b51c      	push	{r2, r3, r4, lr}
 800144a:	0002      	movs	r2, r0
 800144c:	2000      	movs	r0, #0
 800144e:	428a      	cmp	r2, r1
 8001450:	d20a      	bcs.n	8001468 <PE_CheckDataSizeFromGetDataInfo+0x20>
 8001452:	2018      	movs	r0, #24
 8001454:	9000      	str	r0, [sp, #0]
 8001456:	bf00      	nop
 8001458:	a315      	add	r3, pc, #84	@ (adr r3, 80014b0 <.text_83>)
 800145a:	2200      	movs	r2, #0
 800145c:	2100      	movs	r1, #0
 800145e:	2006      	movs	r0, #6
 8001460:	4c04      	ldr	r4, [pc, #16]	@ (8001474 <.text_81>)
 8001462:	6824      	ldr	r4, [r4, #0]
 8001464:	47a0      	blx	r4
 8001466:	2002      	movs	r0, #2
 8001468:	bd16      	pop	{r1, r2, r4, pc}
	...

0800146c <.text_79>:
 800146c:	fffff8ff 	.word	0xfffff8ff

08001470 <.text_80>:
 8001470:	200001dc 	.word	0x200001dc

08001474 <.text_81>:
 8001474:	20000000 	.word	0x20000000

08001478 <PE_SwitchDataRole>:
 8001478:	b510      	push	{r4, lr}
 800147a:	0004      	movs	r4, r0
 800147c:	6860      	ldr	r0, [r4, #4]
 800147e:	6802      	ldr	r2, [r0, #0]
 8001480:	2101      	movs	r1, #1
 8001482:	08d3      	lsrs	r3, r2, #3
 8001484:	400b      	ands	r3, r1
 8001486:	d107      	bne.n	8001498 <PE_SwitchDataRole+0x20>
 8001488:	2308      	movs	r3, #8
 800148a:	4313      	orrs	r3, r2
 800148c:	6003      	str	r3, [r0, #0]
 800148e:	7c20      	ldrb	r0, [r4, #16]
 8001490:	f004 f93b 	bl	800570a <USBPD_PRL_SetHeaderDataRole>
 8001494:	2125      	movs	r1, #37	@ 0x25
 8001496:	e007      	b.n	80014a8 <PE_SwitchDataRole+0x30>
 8001498:	2108      	movs	r1, #8
 800149a:	438a      	bics	r2, r1
 800149c:	6002      	str	r2, [r0, #0]
 800149e:	2100      	movs	r1, #0
 80014a0:	7c20      	ldrb	r0, [r4, #16]
 80014a2:	f004 f932 	bl	800570a <USBPD_PRL_SetHeaderDataRole>
 80014a6:	2124      	movs	r1, #36	@ 0x24
 80014a8:	7c20      	ldrb	r0, [r4, #16]
 80014aa:	f7fe ffe7 	bl	800047c <USBPD_PE_Notification>
 80014ae:	bd10      	pop	{r4, pc}

080014b0 <.text_83>:
 80014b0:	61746144 	.word	0x61746144
 80014b4:	7a695320 	.word	0x7a695320
 80014b8:	73692065 	.word	0x73692065
 80014bc:	746f6e20 	.word	0x746f6e20
 80014c0:	726f6320 	.word	0x726f6320
 80014c4:	74636572 	.word	0x74636572
 80014c8:	00          	.byte	0x00
 80014c9:	00          	.byte	0x00
	...

080014cc <USBPD_PE_SetTrace>:
 80014cc:	0001      	movs	r1, r0
 80014ce:	d100      	bne.n	80014d2 <USBPD_PE_SetTrace+0x6>
 80014d0:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <.text_5>)
 80014d2:	4906      	ldr	r1, [pc, #24]	@ (80014ec <.text_6>)
 80014d4:	6008      	str	r0, [r1, #0]
 80014d6:	4770      	bx	lr

080014d8 <USBPD_PE_CheckLIB>:
 80014d8:	0001      	movs	r1, r0
 80014da:	2000      	movs	r0, #0
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <.text_7>)
 80014de:	4291      	cmp	r1, r2
 80014e0:	d100      	bne.n	80014e4 <USBPD_PE_CheckLIB+0xc>
 80014e2:	2001      	movs	r0, #1
 80014e4:	4770      	bx	lr
	...

080014e8 <.text_5>:
 80014e8:	0800150b 	.word	0x0800150b

080014ec <.text_6>:
 80014ec:	20000000 	.word	0x20000000

080014f0 <.text_7>:
 80014f0:	30410000 	.word	0x30410000

080014f4 <USBPD_PE_GetMemoryConsumption>:
 80014f4:	b510      	push	{r4, lr}
 80014f6:	f004 f8df 	bl	80056b8 <USBPD_PRL_GetMemoryConsumption>
 80014fa:	0004      	movs	r4, r0
 80014fc:	f7fe fedd 	bl	80002ba <USBPD_CAD_GetMemoryConsumption>
 8001500:	1820      	adds	r0, r4, r0
 8001502:	21e1      	movs	r1, #225	@ 0xe1
 8001504:	0109      	lsls	r1, r1, #4
 8001506:	1840      	adds	r0, r0, r1
 8001508:	bd10      	pop	{r4, pc}

0800150a <PE_Trace_Empty>:
 800150a:	4770      	bx	lr

0800150c <PE_Send_CtrlMessage>:
 800150c:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800150e:	2501      	movs	r5, #1
 8001510:	0004      	movs	r4, r0
 8001512:	000f      	movs	r7, r1
 8001514:	0016      	movs	r6, r2
 8001516:	6860      	ldr	r0, [r4, #4]
 8001518:	6800      	ldr	r0, [r0, #0]
 800151a:	0b00      	lsrs	r0, r0, #12
 800151c:	4028      	ands	r0, r5
 800151e:	d014      	beq.n	800154a <PE_Send_CtrlMessage+0x3e>
 8001520:	a808      	add	r0, sp, #32
 8001522:	7800      	ldrb	r0, [r0, #0]
 8001524:	9001      	str	r0, [sp, #4]
 8001526:	2002      	movs	r0, #2
 8001528:	9000      	str	r0, [sp, #0]
 800152a:	48a2      	ldr	r0, [pc, #648]	@ (80017b4 <.text_5>)
 800152c:	1823      	adds	r3, r4, r0
 800152e:	0032      	movs	r2, r6
 8001530:	0039      	movs	r1, r7
 8001532:	7c20      	ldrb	r0, [r4, #16]
 8001534:	f004 f938 	bl	80057a8 <USBPD_PRL_SendMessage>
 8001538:	2803      	cmp	r0, #3
 800153a:	d0ec      	beq.n	8001516 <PE_Send_CtrlMessage+0xa>
 800153c:	0039      	movs	r1, r7
 800153e:	2810      	cmp	r0, #16
 8001540:	d00e      	beq.n	8001560 <PE_Send_CtrlMessage+0x54>
 8001542:	2e0d      	cmp	r6, #13
 8001544:	d104      	bne.n	8001550 <PE_Send_CtrlMessage+0x44>
 8001546:	2201      	movs	r2, #1
 8001548:	e003      	b.n	8001552 <PE_Send_CtrlMessage+0x46>
 800154a:	7460      	strb	r0, [r4, #17]
 800154c:	2010      	movs	r0, #16
 800154e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001550:	2200      	movs	r2, #0
 8001552:	466b      	mov	r3, sp
 8001554:	7a1b      	ldrb	r3, [r3, #8]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	0003      	movs	r3, r0
 800155a:	0020      	movs	r0, r4
 800155c:	f000 fc24 	bl	8001da8 <PE_CheckSendMessageStatus>
 8001560:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001562 <PE_Send_DataMessage>:
 8001562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	0004      	movs	r4, r0
 8001568:	2000      	movs	r0, #0
 800156a:	4e93      	ldr	r6, [pc, #588]	@ (80017b8 <.text_6>)
 800156c:	e00c      	b.n	8001588 <PE_Send_DataMessage+0x26>
 800156e:	2100      	movs	r1, #0
 8001570:	0082      	lsls	r2, r0, #2
 8001572:	18a2      	adds	r2, r4, r2
 8001574:	1855      	adds	r5, r2, r1
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	00cf      	lsls	r7, r1, #3
 800157a:	40fa      	lsrs	r2, r7
 800157c:	55aa      	strb	r2, [r5, r6]
 800157e:	1c49      	adds	r1, r1, #1
 8001580:	2904      	cmp	r1, #4
 8001582:	d3f5      	bcc.n	8001570 <PE_Send_DataMessage+0xe>
 8001584:	1d1b      	adds	r3, r3, #4
 8001586:	1c40      	adds	r0, r0, #1
 8001588:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800158a:	4288      	cmp	r0, r1
 800158c:	d3ef      	bcc.n	800156e <PE_Send_DataMessage+0xc>
 800158e:	6860      	ldr	r0, [r4, #4]
 8001590:	6800      	ldr	r0, [r0, #0]
 8001592:	04c1      	lsls	r1, r0, #19
 8001594:	0fc9      	lsrs	r1, r1, #31
 8001596:	d01f      	beq.n	80015d8 <PE_Send_DataMessage+0x76>
 8001598:	a80c      	add	r0, sp, #48	@ 0x30
 800159a:	7800      	ldrb	r0, [r0, #0]
 800159c:	9001      	str	r0, [sp, #4]
 800159e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80015a0:	0080      	lsls	r0, r0, #2
 80015a2:	1c80      	adds	r0, r0, #2
 80015a4:	b280      	uxth	r0, r0
 80015a6:	9000      	str	r0, [sp, #0]
 80015a8:	1eb0      	subs	r0, r6, #2
 80015aa:	1823      	adds	r3, r4, r0
 80015ac:	4668      	mov	r0, sp
 80015ae:	7c02      	ldrb	r2, [r0, #16]
 80015b0:	7b01      	ldrb	r1, [r0, #12]
 80015b2:	7c20      	ldrb	r0, [r4, #16]
 80015b4:	f004 f8f8 	bl	80057a8 <USBPD_PRL_SendMessage>
 80015b8:	2803      	cmp	r0, #3
 80015ba:	d0e8      	beq.n	800158e <PE_Send_DataMessage+0x2c>
 80015bc:	4669      	mov	r1, sp
 80015be:	7b09      	ldrb	r1, [r1, #12]
 80015c0:	2810      	cmp	r0, #16
 80015c2:	d007      	beq.n	80015d4 <PE_Send_DataMessage+0x72>
 80015c4:	aa0b      	add	r2, sp, #44	@ 0x2c
 80015c6:	7812      	ldrb	r2, [r2, #0]
 80015c8:	9200      	str	r2, [sp, #0]
 80015ca:	0003      	movs	r3, r0
 80015cc:	2200      	movs	r2, #0
 80015ce:	0020      	movs	r0, r4
 80015d0:	f000 fbea 	bl	8001da8 <PE_CheckSendMessageStatus>
 80015d4:	b005      	add	sp, #20
 80015d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015d8:	2010      	movs	r0, #16
 80015da:	e7fb      	b.n	80015d4 <PE_Send_DataMessage+0x72>

080015dc <PE_Check_ExtendedMessage>:
 80015dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015de:	0004      	movs	r4, r0
 80015e0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80015e2:	7881      	ldrb	r1, [r0, #2]
 80015e4:	78c0      	ldrb	r0, [r0, #3]
 80015e6:	0200      	lsls	r0, r0, #8
 80015e8:	1808      	adds	r0, r1, r0
 80015ea:	4974      	ldr	r1, [pc, #464]	@ (80017bc <.text_7>)
 80015ec:	1861      	adds	r1, r4, r1
 80015ee:	8008      	strh	r0, [r1, #0]
 80015f0:	2234      	movs	r2, #52	@ 0x34
 80015f2:	5ca2      	ldrb	r2, [r4, r2]
 80015f4:	06d2      	lsls	r2, r2, #27
 80015f6:	0ed2      	lsrs	r2, r2, #27
 80015f8:	708a      	strb	r2, [r1, #2]
 80015fa:	2501      	movs	r5, #1
 80015fc:	0403      	lsls	r3, r0, #16
 80015fe:	0e9b      	lsrs	r3, r3, #26
 8001600:	2201      	movs	r2, #1
 8001602:	401a      	ands	r2, r3
 8001604:	0403      	lsls	r3, r0, #16
 8001606:	0edb      	lsrs	r3, r3, #27
 8001608:	071b      	lsls	r3, r3, #28
 800160a:	d003      	beq.n	8001614 <PE_Check_ExtendedMessage+0x38>
 800160c:	0013      	movs	r3, r2
 800160e:	d001      	beq.n	8001614 <PE_Check_ExtendedMessage+0x38>
 8001610:	2034      	movs	r0, #52	@ 0x34
 8001612:	e09e      	b.n	8001752 <PE_Check_ExtendedMessage+0x176>
 8001614:	05c6      	lsls	r6, r0, #23
 8001616:	0df6      	lsrs	r6, r6, #23
 8001618:	2300      	movs	r3, #0
 800161a:	0407      	lsls	r7, r0, #16
 800161c:	0fff      	lsrs	r7, r7, #31
 800161e:	d10d      	bne.n	800163c <PE_Check_ExtendedMessage+0x60>
 8001620:	4867      	ldr	r0, [pc, #412]	@ (80017c0 <.text_8>)
 8001622:	5226      	strh	r6, [r4, r0]
 8001624:	4866      	ldr	r0, [pc, #408]	@ (80017c0 <.text_8>)
 8001626:	5a20      	ldrh	r0, [r4, r0]
 8001628:	4283      	cmp	r3, r0
 800162a:	d21b      	bcs.n	8001664 <PE_Check_ExtendedMessage+0x88>
 800162c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800162e:	1d00      	adds	r0, r0, #4
 8001630:	5cc0      	ldrb	r0, [r0, r3]
 8001632:	4a64      	ldr	r2, [pc, #400]	@ (80017c4 <.text_9>)
 8001634:	18a2      	adds	r2, r4, r2
 8001636:	54d0      	strb	r0, [r2, r3]
 8001638:	1c5b      	adds	r3, r3, #1
 800163a:	e7f3      	b.n	8001624 <PE_Check_ExtendedMessage+0x48>
 800163c:	27f8      	movs	r7, #248	@ 0xf8
 800163e:	01ff      	lsls	r7, r7, #7
 8001640:	4007      	ands	r7, r0
 8001642:	d106      	bne.n	8001652 <PE_Check_ExtendedMessage+0x76>
 8001644:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001646:	0440      	lsls	r0, r0, #17
 8001648:	0f40      	lsrs	r0, r0, #29
 800164a:	2807      	cmp	r0, #7
 800164c:	d30a      	bcc.n	8001664 <PE_Check_ExtendedMessage+0x88>
 800164e:	2e1a      	cmp	r6, #26
 8001650:	d908      	bls.n	8001664 <PE_Check_ExtendedMessage+0x88>
 8001652:	2a00      	cmp	r2, #0
 8001654:	d106      	bne.n	8001664 <PE_Check_ExtendedMessage+0x88>
 8001656:	485a      	ldr	r0, [pc, #360]	@ (80017c0 <.text_8>)
 8001658:	5a20      	ldrh	r0, [r4, r0]
 800165a:	42b0      	cmp	r0, r6
 800165c:	d202      	bcs.n	8001664 <PE_Check_ExtendedMessage+0x88>
 800165e:	83e3      	strh	r3, [r4, #30]
 8001660:	2037      	movs	r0, #55	@ 0x37
 8001662:	e076      	b.n	8001752 <PE_Check_ExtendedMessage+0x176>
 8001664:	7889      	ldrb	r1, [r1, #2]
 8001666:	2603      	movs	r6, #3
 8001668:	7f22      	ldrb	r2, [r4, #28]
 800166a:	2a00      	cmp	r2, #0
 800166c:	d039      	beq.n	80016e2 <PE_Check_ExtendedMessage+0x106>
 800166e:	2901      	cmp	r1, #1
 8001670:	d008      	beq.n	8001684 <PE_Check_ExtendedMessage+0xa8>
 8001672:	2902      	cmp	r1, #2
 8001674:	d01c      	beq.n	80016b0 <PE_Check_ExtendedMessage+0xd4>
 8001676:	2905      	cmp	r1, #5
 8001678:	d02a      	beq.n	80016d0 <PE_Check_ExtendedMessage+0xf4>
 800167a:	2907      	cmp	r1, #7
 800167c:	d023      	beq.n	80016c6 <PE_Check_ExtendedMessage+0xea>
 800167e:	290f      	cmp	r1, #15
 8001680:	d00b      	beq.n	800169a <PE_Check_ExtendedMessage+0xbe>
 8001682:	e094      	b.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 8001684:	2319      	movs	r3, #25
 8001686:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001688:	1d02      	adds	r2, r0, #4
 800168a:	2108      	movs	r1, #8
 800168c:	7c20      	ldrb	r0, [r4, #16]
 800168e:	68a7      	ldr	r7, [r4, #8]
 8001690:	69bf      	ldr	r7, [r7, #24]
 8001692:	47b8      	blx	r7
 8001694:	7466      	strb	r6, [r4, #17]
 8001696:	2147      	movs	r1, #71	@ 0x47
 8001698:	e014      	b.n	80016c4 <PE_Check_ExtendedMessage+0xe8>
 800169a:	2318      	movs	r3, #24
 800169c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800169e:	1d02      	adds	r2, r0, #4
 80016a0:	2113      	movs	r1, #19
 80016a2:	7c20      	ldrb	r0, [r4, #16]
 80016a4:	68a7      	ldr	r7, [r4, #8]
 80016a6:	69bf      	ldr	r7, [r7, #24]
 80016a8:	47b8      	blx	r7
 80016aa:	7466      	strb	r6, [r4, #17]
 80016ac:	2162      	movs	r1, #98	@ 0x62
 80016ae:	e009      	b.n	80016c4 <PE_Check_ExtendedMessage+0xe8>
 80016b0:	2307      	movs	r3, #7
 80016b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016b4:	1d02      	adds	r2, r0, #4
 80016b6:	2109      	movs	r1, #9
 80016b8:	7c20      	ldrb	r0, [r4, #16]
 80016ba:	68a7      	ldr	r7, [r4, #8]
 80016bc:	69bf      	ldr	r7, [r7, #24]
 80016be:	47b8      	blx	r7
 80016c0:	7466      	strb	r6, [r4, #17]
 80016c2:	214e      	movs	r1, #78	@ 0x4e
 80016c4:	e2c7      	b.n	8001c56 <.text_21>
 80016c6:	231a      	movs	r3, #26
 80016c8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016ca:	1d02      	adds	r2, r0, #4
 80016cc:	210d      	movs	r1, #13
 80016ce:	e003      	b.n	80016d8 <PE_Check_ExtendedMessage+0xfc>
 80016d0:	2309      	movs	r3, #9
 80016d2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016d4:	1d02      	adds	r2, r0, #4
 80016d6:	2111      	movs	r1, #17
 80016d8:	7c20      	ldrb	r0, [r4, #16]
 80016da:	68a7      	ldr	r7, [r4, #8]
 80016dc:	69bf      	ldr	r7, [r7, #24]
 80016de:	47b8      	blx	r7
 80016e0:	e063      	b.n	80017aa <PE_Check_ExtendedMessage+0x1ce>
 80016e2:	1ec8      	subs	r0, r1, #3
 80016e4:	2808      	cmp	r0, #8
 80016e6:	d862      	bhi.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 80016e8:	a201      	add	r2, pc, #4	@ (adr r2, 80016f0 <PE_Check_ExtendedMessage+0x114>)
 80016ea:	5c12      	ldrb	r2, [r2, r0]
 80016ec:	4497      	add	pc, r2
 80016ee:	bf00      	nop
 80016f0:	46be280a 	.word	0x46be280a
 80016f4:	669884be 	.word	0x669884be
 80016f8:	006e      	.short	0x006e
 80016fa:	6820      	ldr	r0, [r4, #0]
 80016fc:	8900      	ldrh	r0, [r0, #8]
 80016fe:	0b00      	lsrs	r0, r0, #12
 8001700:	4228      	tst	r0, r5
 8001702:	d054      	beq.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 8001704:	2301      	movs	r3, #1
 8001706:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001708:	1d02      	adds	r2, r0, #4
 800170a:	2110      	movs	r1, #16
 800170c:	7c20      	ldrb	r0, [r4, #16]
 800170e:	68a5      	ldr	r5, [r4, #8]
 8001710:	69ad      	ldr	r5, [r5, #24]
 8001712:	47a8      	blx	r5
 8001714:	203a      	movs	r0, #58	@ 0x3a
 8001716:	e01c      	b.n	8001752 <PE_Check_ExtendedMessage+0x176>
 8001718:	6820      	ldr	r0, [r4, #0]
 800171a:	8900      	ldrh	r0, [r0, #8]
 800171c:	0b00      	lsrs	r0, r0, #12
 800171e:	4228      	tst	r0, r5
 8001720:	d045      	beq.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 8001722:	2301      	movs	r3, #1
 8001724:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001726:	1d02      	adds	r2, r0, #4
 8001728:	210e      	movs	r1, #14
 800172a:	7c20      	ldrb	r0, [r4, #16]
 800172c:	68a5      	ldr	r5, [r4, #8]
 800172e:	69ad      	ldr	r5, [r5, #24]
 8001730:	47a8      	blx	r5
 8001732:	203b      	movs	r0, #59	@ 0x3b
 8001734:	e00d      	b.n	8001752 <PE_Check_ExtendedMessage+0x176>
 8001736:	6820      	ldr	r0, [r4, #0]
 8001738:	8900      	ldrh	r0, [r0, #8]
 800173a:	0980      	lsrs	r0, r0, #6
 800173c:	4228      	tst	r0, r5
 800173e:	d036      	beq.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 8001740:	2302      	movs	r3, #2
 8001742:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001744:	1d02      	adds	r2, r0, #4
 8001746:	210c      	movs	r1, #12
 8001748:	7c20      	ldrb	r0, [r4, #16]
 800174a:	68a5      	ldr	r5, [r4, #8]
 800174c:	69ad      	ldr	r5, [r5, #24]
 800174e:	47a8      	blx	r5
 8001750:	203c      	movs	r0, #60	@ 0x3c
 8001752:	7460      	strb	r0, [r4, #17]
 8001754:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001756:	6820      	ldr	r0, [r4, #0]
 8001758:	8900      	ldrh	r0, [r0, #8]
 800175a:	0a80      	lsrs	r0, r0, #10
 800175c:	e00d      	b.n	800177a <PE_Check_ExtendedMessage+0x19e>
 800175e:	68a0      	ldr	r0, [r4, #8]
 8001760:	6905      	ldr	r5, [r0, #16]
 8001762:	2d00      	cmp	r5, #0
 8001764:	d024      	beq.n	80017b0 <PE_Check_ExtendedMessage+0x1d4>
 8001766:	4816      	ldr	r0, [pc, #88]	@ (80017c0 <.text_8>)
 8001768:	5a23      	ldrh	r3, [r4, r0]
 800176a:	4816      	ldr	r0, [pc, #88]	@ (80017c4 <.text_9>)
 800176c:	1822      	adds	r2, r4, r0
 800176e:	7c20      	ldrb	r0, [r4, #16]
 8001770:	47a8      	blx	r5
 8001772:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001774:	6820      	ldr	r0, [r4, #0]
 8001776:	8900      	ldrh	r0, [r0, #8]
 8001778:	0a40      	lsrs	r0, r0, #9
 800177a:	4228      	tst	r0, r5
 800177c:	d017      	beq.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 800177e:	68a0      	ldr	r0, [r4, #8]
 8001780:	6900      	ldr	r0, [r0, #16]
 8001782:	2800      	cmp	r0, #0
 8001784:	d109      	bne.n	800179a <PE_Check_ExtendedMessage+0x1be>
 8001786:	e012      	b.n	80017ae <PE_Check_ExtendedMessage+0x1d2>
 8001788:	6820      	ldr	r0, [r4, #0]
 800178a:	8900      	ldrh	r0, [r0, #8]
 800178c:	0a40      	lsrs	r0, r0, #9
 800178e:	4228      	tst	r0, r5
 8001790:	d00e      	beq.n	80017b0 <PE_Check_ExtendedMessage+0x1d4>
 8001792:	68a0      	ldr	r0, [r4, #8]
 8001794:	6900      	ldr	r0, [r0, #16]
 8001796:	2800      	cmp	r0, #0
 8001798:	d00a      	beq.n	80017b0 <PE_Check_ExtendedMessage+0x1d4>
 800179a:	4809      	ldr	r0, [pc, #36]	@ (80017c0 <.text_8>)
 800179c:	5a23      	ldrh	r3, [r4, r0]
 800179e:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <.text_9>)
 80017a0:	1822      	adds	r2, r4, r0
 80017a2:	7c20      	ldrb	r0, [r4, #16]
 80017a4:	68a5      	ldr	r5, [r4, #8]
 80017a6:	692d      	ldr	r5, [r5, #16]
 80017a8:	47a8      	blx	r5
 80017aa:	7466      	strb	r6, [r4, #17]
 80017ac:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80017ae:	7465      	strb	r5, [r4, #17]
 80017b0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080017b4 <.text_5>:
 80017b4:	00000263 	.word	0x00000263

080017b8 <.text_6>:
 80017b8:	00000265 	.word	0x00000265

080017bc <.text_7>:
 80017bc:	0000025a 	.word	0x0000025a

080017c0 <.text_8>:
 80017c0:	0000048e 	.word	0x0000048e

080017c4 <.text_9>:
 80017c4:	00000281 	.word	0x00000281

080017c8 <PE_Send_ExtendedMessage>:
 80017c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80017ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80017d0:	0004      	movs	r4, r0
 80017d2:	000d      	movs	r5, r1
 80017d4:	4668      	mov	r0, sp
 80017d6:	7202      	strb	r2, [r0, #8]
 80017d8:	9303      	str	r3, [sp, #12]
 80017da:	6860      	ldr	r0, [r4, #4]
 80017dc:	6800      	ldr	r0, [r0, #0]
 80017de:	04c1      	lsls	r1, r0, #19
 80017e0:	0fc9      	lsrs	r1, r1, #31
 80017e2:	d019      	beq.n	8001818 <PE_Send_ExtendedMessage+0x50>
 80017e4:	9601      	str	r6, [sp, #4]
 80017e6:	9700      	str	r7, [sp, #0]
 80017e8:	9b03      	ldr	r3, [sp, #12]
 80017ea:	4668      	mov	r0, sp
 80017ec:	7a00      	ldrb	r0, [r0, #8]
 80017ee:	2280      	movs	r2, #128	@ 0x80
 80017f0:	4302      	orrs	r2, r0
 80017f2:	0029      	movs	r1, r5
 80017f4:	7c20      	ldrb	r0, [r4, #16]
 80017f6:	f003 ffd7 	bl	80057a8 <USBPD_PRL_SendMessage>
 80017fa:	2803      	cmp	r0, #3
 80017fc:	d0ed      	beq.n	80017da <PE_Send_ExtendedMessage+0x12>
 80017fe:	0029      	movs	r1, r5
 8001800:	2810      	cmp	r0, #16
 8001802:	d007      	beq.n	8001814 <PE_Send_ExtendedMessage+0x4c>
 8001804:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	9200      	str	r2, [sp, #0]
 800180a:	0003      	movs	r3, r0
 800180c:	2200      	movs	r2, #0
 800180e:	0020      	movs	r0, r4
 8001810:	f000 faca 	bl	8001da8 <PE_CheckSendMessageStatus>
 8001814:	b005      	add	sp, #20
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001818:	2011      	movs	r0, #17
 800181a:	7460      	strb	r0, [r4, #17]
 800181c:	2010      	movs	r0, #16
 800181e:	e7f9      	b.n	8001814 <PE_Send_ExtendedMessage+0x4c>

08001820 <PE_SubStateMachine_ExtendedMessages>:
 8001820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001822:	b085      	sub	sp, #20
 8001824:	0004      	movs	r4, r0
 8001826:	2702      	movs	r7, #2
 8001828:	4889      	ldr	r0, [pc, #548]	@ (8001a50 <.text_12>)
 800182a:	1820      	adds	r0, r4, r0
 800182c:	9000      	str	r0, [sp, #0]
 800182e:	2039      	movs	r0, #57	@ 0x39
 8001830:	2180      	movs	r1, #128	@ 0x80
 8001832:	466a      	mov	r2, sp
 8001834:	7211      	strb	r1, [r2, #8]
 8001836:	4a87      	ldr	r2, [pc, #540]	@ (8001a54 <.text_13>)
 8001838:	2500      	movs	r5, #0
 800183a:	2603      	movs	r6, #3
 800183c:	7c63      	ldrb	r3, [r4, #17]
 800183e:	2b31      	cmp	r3, #49	@ 0x31
 8001840:	d010      	beq.n	8001864 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001842:	2b33      	cmp	r3, #51	@ 0x33
 8001844:	d075      	beq.n	8001932 <PE_SubStateMachine_ExtendedMessages+0x112>
 8001846:	2b34      	cmp	r3, #52	@ 0x34
 8001848:	d07c      	beq.n	8001944 <PE_SubStateMachine_ExtendedMessages+0x124>
 800184a:	2b35      	cmp	r3, #53	@ 0x35
 800184c:	d100      	bne.n	8001850 <PE_SubStateMachine_ExtendedMessages+0x30>
 800184e:	e0a8      	b.n	80019a2 <PE_SubStateMachine_ExtendedMessages+0x182>
 8001850:	2b36      	cmp	r3, #54	@ 0x36
 8001852:	d100      	bne.n	8001856 <PE_SubStateMachine_ExtendedMessages+0x36>
 8001854:	e0be      	b.n	80019d4 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 8001856:	2b37      	cmp	r3, #55	@ 0x37
 8001858:	d100      	bne.n	800185c <PE_SubStateMachine_ExtendedMessages+0x3c>
 800185a:	e0be      	b.n	80019da <PE_SubStateMachine_ExtendedMessages+0x1ba>
 800185c:	2b38      	cmp	r3, #56	@ 0x38
 800185e:	d100      	bne.n	8001862 <PE_SubStateMachine_ExtendedMessages+0x42>
 8001860:	e0ef      	b.n	8001a42 <PE_SubStateMachine_ExtendedMessages+0x222>
 8001862:	e0f2      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001864:	487c      	ldr	r0, [pc, #496]	@ (8001a58 <.text_14>)
 8001866:	1820      	adds	r0, r4, r0
 8001868:	9004      	str	r0, [sp, #16]
 800186a:	4669      	mov	r1, sp
 800186c:	730d      	strb	r5, [r1, #12]
 800186e:	497b      	ldr	r1, [pc, #492]	@ (8001a5c <.text_15>)
 8001870:	5265      	strh	r5, [r4, r1]
 8001872:	7c20      	ldrb	r0, [r4, #16]
 8001874:	f7ff fa64 	bl	8000d40 <PE_Get_UnchunkedSupport>
 8001878:	2801      	cmp	r0, #1
 800187a:	d107      	bne.n	800188c <PE_SubStateMachine_ExtendedMessages+0x6c>
 800187c:	4878      	ldr	r0, [pc, #480]	@ (8001a60 <.text_16>)
 800187e:	1820      	adds	r0, r4, r0
 8001880:	7005      	strb	r5, [r0, #0]
 8001882:	7045      	strb	r5, [r0, #1]
 8001884:	4877      	ldr	r0, [pc, #476]	@ (8001a64 <.text_17>)
 8001886:	1820      	adds	r0, r4, r0
 8001888:	9004      	str	r0, [sp, #16]
 800188a:	e028      	b.n	80018de <PE_SubStateMachine_ExtendedMessages+0xbe>
 800188c:	4976      	ldr	r1, [pc, #472]	@ (8001a68 <.text_18>)
 800188e:	1861      	adds	r1, r4, r1
 8001890:	72cd      	strb	r5, [r1, #11]
 8001892:	4975      	ldr	r1, [pc, #468]	@ (8001a68 <.text_18>)
 8001894:	1861      	adds	r1, r4, r1
 8001896:	730d      	strb	r5, [r1, #12]
 8001898:	7c20      	ldrb	r0, [r4, #16]
 800189a:	f7ff fa51 	bl	8000d40 <PE_Get_UnchunkedSupport>
 800189e:	2800      	cmp	r0, #0
 80018a0:	d106      	bne.n	80018b0 <PE_SubStateMachine_ExtendedMessages+0x90>
 80018a2:	4871      	ldr	r0, [pc, #452]	@ (8001a68 <.text_18>)
 80018a4:	1820      	adds	r0, r4, r0
 80018a6:	7b01      	ldrb	r1, [r0, #12]
 80018a8:	466a      	mov	r2, sp
 80018aa:	7a12      	ldrb	r2, [r2, #8]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	7302      	strb	r2, [r0, #12]
 80018b0:	486a      	ldr	r0, [pc, #424]	@ (8001a5c <.text_15>)
 80018b2:	1820      	adds	r0, r4, r0
 80018b4:	8841      	ldrh	r1, [r0, #2]
 80018b6:	291b      	cmp	r1, #27
 80018b8:	d30e      	bcc.n	80018d8 <PE_SubStateMachine_ExtendedMessages+0xb8>
 80018ba:	486a      	ldr	r0, [pc, #424]	@ (8001a64 <.text_17>)
 80018bc:	1820      	adds	r0, r4, r0
 80018be:	5d40      	ldrb	r0, [r0, r5]
 80018c0:	9900      	ldr	r1, [sp, #0]
 80018c2:	5548      	strb	r0, [r1, r5]
 80018c4:	1c6d      	adds	r5, r5, #1
 80018c6:	2d1a      	cmp	r5, #26
 80018c8:	d209      	bcs.n	80018de <PE_SubStateMachine_ExtendedMessages+0xbe>
 80018ca:	e7f6      	b.n	80018ba <PE_SubStateMachine_ExtendedMessages+0x9a>
 80018cc:	4965      	ldr	r1, [pc, #404]	@ (8001a64 <.text_17>)
 80018ce:	1861      	adds	r1, r4, r1
 80018d0:	5d49      	ldrb	r1, [r1, r5]
 80018d2:	9a00      	ldr	r2, [sp, #0]
 80018d4:	5551      	strb	r1, [r2, r5]
 80018d6:	1c6d      	adds	r5, r5, #1
 80018d8:	8841      	ldrh	r1, [r0, #2]
 80018da:	428d      	cmp	r5, r1
 80018dc:	d3f6      	bcc.n	80018cc <PE_SubStateMachine_ExtendedMessages+0xac>
 80018de:	2001      	movs	r0, #1
 80018e0:	6961      	ldr	r1, [r4, #20]
 80018e2:	0949      	lsrs	r1, r1, #5
 80018e4:	4001      	ands	r1, r0
 80018e6:	d00a      	beq.n	80018fe <PE_SubStateMachine_ExtendedMessages+0xde>
 80018e8:	6861      	ldr	r1, [r4, #4]
 80018ea:	6809      	ldr	r1, [r1, #0]
 80018ec:	0889      	lsrs	r1, r1, #2
 80018ee:	4001      	ands	r1, r0
 80018f0:	d002      	beq.n	80018f8 <PE_SubStateMachine_ExtendedMessages+0xd8>
 80018f2:	4669      	mov	r1, sp
 80018f4:	7308      	strb	r0, [r1, #12]
 80018f6:	e001      	b.n	80018fc <PE_SubStateMachine_ExtendedMessages+0xdc>
 80018f8:	4669      	mov	r1, sp
 80018fa:	730f      	strb	r7, [r1, #12]
 80018fc:	2633      	movs	r6, #51	@ 0x33
 80018fe:	4668      	mov	r0, sp
 8001900:	7b00      	ldrb	r0, [r0, #12]
 8001902:	9002      	str	r0, [sp, #8]
 8001904:	9601      	str	r6, [sp, #4]
 8001906:	4855      	ldr	r0, [pc, #340]	@ (8001a5c <.text_15>)
 8001908:	1820      	adds	r0, r4, r0
 800190a:	8840      	ldrh	r0, [r0, #2]
 800190c:	1d00      	adds	r0, r0, #4
 800190e:	b280      	uxth	r0, r0
 8001910:	9000      	str	r0, [sp, #0]
 8001912:	9b04      	ldr	r3, [sp, #16]
 8001914:	4854      	ldr	r0, [pc, #336]	@ (8001a68 <.text_18>)
 8001916:	1820      	adds	r0, r4, r0
 8001918:	78c2      	ldrb	r2, [r0, #3]
 800191a:	2033      	movs	r0, #51	@ 0x33
 800191c:	5c21      	ldrb	r1, [r4, r0]
 800191e:	0020      	movs	r0, r4
 8001920:	f7ff ff52 	bl	80017c8 <PE_Send_ExtendedMessage>
 8001924:	2800      	cmp	r0, #0
 8001926:	d103      	bne.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x110>
 8001928:	484f      	ldr	r0, [pc, #316]	@ (8001a68 <.text_18>)
 800192a:	1820      	adds	r0, r4, r0
 800192c:	7940      	ldrb	r0, [r0, #5]
 800192e:	7720      	strb	r0, [r4, #28]
 8001930:	e08b      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001932:	83e2      	strh	r2, [r4, #30]
 8001934:	271b      	movs	r7, #27
 8001936:	494c      	ldr	r1, [pc, #304]	@ (8001a68 <.text_18>)
 8001938:	1861      	adds	r1, r4, r1
 800193a:	78c9      	ldrb	r1, [r1, #3]
 800193c:	2904      	cmp	r1, #4
 800193e:	d151      	bne.n	80019e4 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001940:	2074      	movs	r0, #116	@ 0x74
 8001942:	e04f      	b.n	80019e4 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001944:	4848      	ldr	r0, [pc, #288]	@ (8001a68 <.text_18>)
 8001946:	5a20      	ldrh	r0, [r4, r0]
 8001948:	0440      	lsls	r0, r0, #17
 800194a:	0f02      	lsrs	r2, r0, #28
 800194c:	211a      	movs	r1, #26
 800194e:	4351      	muls	r1, r2
 8001950:	4842      	ldr	r0, [pc, #264]	@ (8001a5c <.text_15>)
 8001952:	1820      	adds	r0, r4, r0
 8001954:	8843      	ldrh	r3, [r0, #2]
 8001956:	4299      	cmp	r1, r3
 8001958:	da01      	bge.n	800195e <PE_SubStateMachine_ExtendedMessages+0x13e>
 800195a:	2a0a      	cmp	r2, #10
 800195c:	d301      	bcc.n	8001962 <PE_SubStateMachine_ExtendedMessages+0x142>
 800195e:	7466      	strb	r6, [r4, #17]
 8001960:	e01d      	b.n	800199e <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001962:	1a5a      	subs	r2, r3, r1
 8001964:	2a1a      	cmp	r2, #26
 8001966:	d202      	bcs.n	800196e <PE_SubStateMachine_ExtendedMessages+0x14e>
 8001968:	1a5b      	subs	r3, r3, r1
 800196a:	b2db      	uxtb	r3, r3
 800196c:	e000      	b.n	8001970 <PE_SubStateMachine_ExtendedMessages+0x150>
 800196e:	231a      	movs	r3, #26
 8001970:	2200      	movs	r2, #0
 8001972:	e006      	b.n	8001982 <PE_SubStateMachine_ExtendedMessages+0x162>
 8001974:	4e3b      	ldr	r6, [pc, #236]	@ (8001a64 <.text_17>)
 8001976:	19a6      	adds	r6, r4, r6
 8001978:	188f      	adds	r7, r1, r2
 800197a:	5df6      	ldrb	r6, [r6, r7]
 800197c:	9f00      	ldr	r7, [sp, #0]
 800197e:	54be      	strb	r6, [r7, r2]
 8001980:	1c52      	adds	r2, r2, #1
 8001982:	429a      	cmp	r2, r3
 8001984:	d3f6      	bcc.n	8001974 <PE_SubStateMachine_ExtendedMessages+0x154>
 8001986:	4934      	ldr	r1, [pc, #208]	@ (8001a58 <.text_14>)
 8001988:	1863      	adds	r3, r4, r1
 800198a:	8842      	ldrh	r2, [r0, #2]
 800198c:	4836      	ldr	r0, [pc, #216]	@ (8001a68 <.text_18>)
 800198e:	5a20      	ldrh	r0, [r4, r0]
 8001990:	0440      	lsls	r0, r0, #17
 8001992:	0f01      	lsrs	r1, r0, #28
 8001994:	7c20      	ldrb	r0, [r4, #16]
 8001996:	f004 fba8 	bl	80060ea <USBPD_PRL_PrepareExtendedTxChunkSending>
 800199a:	2035      	movs	r0, #53	@ 0x35
 800199c:	7460      	strb	r0, [r4, #17]
 800199e:	2700      	movs	r7, #0
 80019a0:	e053      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019a2:	6960      	ldr	r0, [r4, #20]
 80019a4:	0681      	lsls	r1, r0, #26
 80019a6:	0fc9      	lsrs	r1, r1, #31
 80019a8:	d001      	beq.n	80019ae <PE_SubStateMachine_ExtendedMessages+0x18e>
 80019aa:	2036      	movs	r0, #54	@ 0x36
 80019ac:	e000      	b.n	80019b0 <PE_SubStateMachine_ExtendedMessages+0x190>
 80019ae:	2003      	movs	r0, #3
 80019b0:	492a      	ldr	r1, [pc, #168]	@ (8001a5c <.text_15>)
 80019b2:	1866      	adds	r6, r4, r1
 80019b4:	9502      	str	r5, [sp, #8]
 80019b6:	9001      	str	r0, [sp, #4]
 80019b8:	8870      	ldrh	r0, [r6, #2]
 80019ba:	9000      	str	r0, [sp, #0]
 80019bc:	4826      	ldr	r0, [pc, #152]	@ (8001a58 <.text_14>)
 80019be:	1823      	adds	r3, r4, r0
 80019c0:	3809      	subs	r0, #9
 80019c2:	1820      	adds	r0, r4, r0
 80019c4:	78c2      	ldrb	r2, [r0, #3]
 80019c6:	2030      	movs	r0, #48	@ 0x30
 80019c8:	5c21      	ldrb	r1, [r4, r0]
 80019ca:	0020      	movs	r0, r4
 80019cc:	f7ff fefc 	bl	80017c8 <PE_Send_ExtendedMessage>
 80019d0:	8035      	strh	r5, [r6, #0]
 80019d2:	e03a      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019d4:	83e2      	strh	r2, [r4, #30]
 80019d6:	271b      	movs	r7, #27
 80019d8:	e004      	b.n	80019e4 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 80019da:	8be0      	ldrh	r0, [r4, #30]
 80019dc:	020b      	lsls	r3, r1, #8
 80019de:	4298      	cmp	r0, r3
 80019e0:	d102      	bne.n	80019e8 <PE_SubStateMachine_ExtendedMessages+0x1c8>
 80019e2:	200f      	movs	r0, #15
 80019e4:	7460      	strb	r0, [r4, #17]
 80019e6:	e030      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 80019e8:	83e2      	strh	r2, [r4, #30]
 80019ea:	271b      	movs	r7, #27
 80019ec:	481a      	ldr	r0, [pc, #104]	@ (8001a58 <.text_14>)
 80019ee:	1825      	adds	r5, r4, r0
 80019f0:	0029      	movs	r1, r5
 80019f2:	7c20      	ldrb	r0, [r4, #16]
 80019f4:	f004 fba1 	bl	800613a <USBPD_PRL_PrepareChunkRequest>
 80019f8:	6860      	ldr	r0, [r4, #4]
 80019fa:	6800      	ldr	r0, [r0, #0]
 80019fc:	04c1      	lsls	r1, r0, #19
 80019fe:	0fc9      	lsrs	r1, r1, #31
 8001a00:	d012      	beq.n	8001a28 <PE_SubStateMachine_ExtendedMessages+0x208>
 8001a02:	2000      	movs	r0, #0
 8001a04:	9001      	str	r0, [sp, #4]
 8001a06:	2006      	movs	r0, #6
 8001a08:	9000      	str	r0, [sp, #0]
 8001a0a:	002b      	movs	r3, r5
 8001a0c:	4816      	ldr	r0, [pc, #88]	@ (8001a68 <.text_18>)
 8001a0e:	1820      	adds	r0, r4, r0
 8001a10:	7880      	ldrb	r0, [r0, #2]
 8001a12:	4669      	mov	r1, sp
 8001a14:	7a0a      	ldrb	r2, [r1, #8]
 8001a16:	4302      	orrs	r2, r0
 8001a18:	2030      	movs	r0, #48	@ 0x30
 8001a1a:	5c21      	ldrb	r1, [r4, r0]
 8001a1c:	7c20      	ldrb	r0, [r4, #16]
 8001a1e:	f003 fec3 	bl	80057a8 <USBPD_PRL_SendMessage>
 8001a22:	2803      	cmp	r0, #3
 8001a24:	d0e8      	beq.n	80019f8 <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001a26:	e002      	b.n	8001a2e <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001a28:	2011      	movs	r0, #17
 8001a2a:	7460      	strb	r0, [r4, #17]
 8001a2c:	2010      	movs	r0, #16
 8001a2e:	2139      	movs	r1, #57	@ 0x39
 8001a30:	9100      	str	r1, [sp, #0]
 8001a32:	0003      	movs	r3, r0
 8001a34:	2200      	movs	r2, #0
 8001a36:	2030      	movs	r0, #48	@ 0x30
 8001a38:	5c21      	ldrb	r1, [r4, r0]
 8001a3a:	0020      	movs	r0, r4
 8001a3c:	f000 f9b4 	bl	8001da8 <PE_CheckSendMessageStatus>
 8001a40:	e003      	b.n	8001a4a <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001a42:	7466      	strb	r6, [r4, #17]
 8001a44:	2700      	movs	r7, #0
 8001a46:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <.text_15>)
 8001a48:	5225      	strh	r5, [r4, r0]
 8001a4a:	0038      	movs	r0, r7
 8001a4c:	b005      	add	sp, #20
 8001a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a50 <.text_12>:
 8001a50:	00000267 	.word	0x00000267

08001a54 <.text_13>:
 8001a54:	0000801b 	.word	0x0000801b

08001a58 <.text_14>:
 8001a58:	00000263 	.word	0x00000263

08001a5c <.text_15>:
 8001a5c:	0000048e 	.word	0x0000048e

08001a60 <.text_16>:
 8001a60:	00000387 	.word	0x00000387

08001a64 <.text_17>:
 8001a64:	00000385 	.word	0x00000385

08001a68 <.text_18>:
 8001a68:	0000025a 	.word	0x0000025a

08001a6c <PE_ManageRXEvent>:
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	2130      	movs	r1, #48	@ 0x30
 8001a70:	5c41      	ldrb	r1, [r0, r1]
 8001a72:	2231      	movs	r2, #49	@ 0x31
 8001a74:	5481      	strb	r1, [r0, r2]
 8001a76:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001a78:	0bca      	lsrs	r2, r1, #15
 8001a7a:	d002      	beq.n	8001a82 <PE_ManageRXEvent+0x16>
 8001a7c:	f7ff fdae 	bl	80015dc <PE_Check_ExtendedMessage>
 8001a80:	bd01      	pop	{r0, pc}
 8001a82:	22f0      	movs	r2, #240	@ 0xf0
 8001a84:	0212      	lsls	r2, r2, #8
 8001a86:	400a      	ands	r2, r1
 8001a88:	d102      	bne.n	8001a90 <PE_ManageRXEvent+0x24>
 8001a8a:	f000 f805 	bl	8001a98 <PE_Check_ControlMessage>
 8001a8e:	bd01      	pop	{r0, pc}
 8001a90:	f000 f8e5 	bl	8001c5e <PE_Check_DataMessage>
 8001a94:	bd01      	pop	{r0, pc}
	...

08001a98 <PE_Check_ControlMessage>:
 8001a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a9a:	0004      	movs	r4, r0
 8001a9c:	272a      	movs	r7, #42	@ 0x2a
 8001a9e:	2603      	movs	r6, #3
 8001aa0:	2501      	movs	r5, #1
 8001aa2:	200b      	movs	r0, #11
 8001aa4:	2134      	movs	r1, #52	@ 0x34
 8001aa6:	5c61      	ldrb	r1, [r4, r1]
 8001aa8:	06c9      	lsls	r1, r1, #27
 8001aaa:	0ec9      	lsrs	r1, r1, #27
 8001aac:	1e49      	subs	r1, r1, #1
 8001aae:	2917      	cmp	r1, #23
 8001ab0:	d900      	bls.n	8001ab4 <PE_Check_ControlMessage+0x1c>
 8001ab2:	e0c7      	b.n	8001c44 <PE_Check_ControlMessage+0x1ac>
 8001ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8001abc <PE_Check_ControlMessage+0x24>)
 8001ab6:	5c52      	ldrb	r2, [r2, r1]
 8001ab8:	0052      	lsls	r2, r2, #1
 8001aba:	4497      	add	pc, r2
 8001abc:	c0c00bcb 	.word	0xc0c00bcb
 8001ac0:	5b22c020 	.word	0x5b22c020
 8001ac4:	c0413449 	.word	0xc0413449
 8001ac8:	bec3c319 	.word	0xbec3c319
 8001acc:	9fb7936f 	.word	0x9fb7936f
 8001ad0:	bac383b0 	.word	0xbac383b0
 8001ad4:	6860      	ldr	r0, [r4, #4]
 8001ad6:	6800      	ldr	r0, [r0, #0]
 8001ad8:	0880      	lsrs	r0, r0, #2
 8001ada:	4005      	ands	r5, r0
 8001adc:	d000      	beq.n	8001ae0 <PE_Check_ControlMessage+0x48>
 8001ade:	e0b9      	b.n	8001c54 <PE_Check_ControlMessage+0x1bc>
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	7720      	strb	r0, [r4, #28]
 8001ae4:	212b      	movs	r1, #43	@ 0x2b
 8001ae6:	7c20      	ldrb	r0, [r4, #16]
 8001ae8:	f7fe fcc8 	bl	800047c <USBPD_PE_Notification>
 8001aec:	2098      	movs	r0, #152	@ 0x98
 8001aee:	e0a7      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001af0:	7726      	strb	r6, [r4, #28]
 8001af2:	2132      	movs	r1, #50	@ 0x32
 8001af4:	7c20      	ldrb	r0, [r4, #16]
 8001af6:	f7fe fcc1 	bl	800047c <USBPD_PE_Notification>
 8001afa:	2010      	movs	r0, #16
 8001afc:	e0a0      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001afe:	2133      	movs	r1, #51	@ 0x33
 8001b00:	e09c      	b.n	8001c3c <PE_Check_ControlMessage+0x1a4>
 8001b02:	2006      	movs	r0, #6
 8001b04:	7720      	strb	r0, [r4, #28]
 8001b06:	6860      	ldr	r0, [r4, #4]
 8001b08:	6800      	ldr	r0, [r0, #0]
 8001b0a:	0881      	lsrs	r1, r0, #2
 8001b0c:	4029      	ands	r1, r5
 8001b0e:	d104      	bne.n	8001b1a <PE_Check_ControlMessage+0x82>
 8001b10:	6821      	ldr	r1, [r4, #0]
 8001b12:	6849      	ldr	r1, [r1, #4]
 8001b14:	08c9      	lsrs	r1, r1, #3
 8001b16:	4029      	ands	r1, r5
 8001b18:	d039      	beq.n	8001b8e <PE_Check_ControlMessage+0xf6>
 8001b1a:	210c      	movs	r1, #12
 8001b1c:	7c20      	ldrb	r0, [r4, #16]
 8001b1e:	f7fe fcad 	bl	800047c <USBPD_PE_Notification>
 8001b22:	204c      	movs	r0, #76	@ 0x4c
 8001b24:	e08c      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001b26:	6820      	ldr	r0, [r4, #0]
 8001b28:	6840      	ldr	r0, [r0, #4]
 8001b2a:	08c0      	lsrs	r0, r0, #3
 8001b2c:	4028      	ands	r0, r5
 8001b2e:	d00a      	beq.n	8001b46 <PE_Check_ControlMessage+0xae>
 8001b30:	2008      	movs	r0, #8
 8001b32:	7720      	strb	r0, [r4, #28]
 8001b34:	213c      	movs	r1, #60	@ 0x3c
 8001b36:	7c20      	ldrb	r0, [r4, #16]
 8001b38:	f7fe fca0 	bl	800047c <USBPD_PE_Notification>
 8001b3c:	2022      	movs	r0, #34	@ 0x22
 8001b3e:	e07f      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001b40:	68a0      	ldr	r0, [r4, #8]
 8001b42:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001b44:	2800      	cmp	r0, #0
 8001b46:	d07d      	beq.n	8001c44 <PE_Check_ControlMessage+0x1ac>
 8001b48:	2011      	movs	r0, #17
 8001b4a:	7720      	strb	r0, [r4, #28]
 8001b4c:	209d      	movs	r0, #157	@ 0x9d
 8001b4e:	e077      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001b50:	2123      	movs	r1, #35	@ 0x23
 8001b52:	7c20      	ldrb	r0, [r4, #16]
 8001b54:	f7fe fc92 	bl	800047c <USBPD_PE_Notification>
 8001b58:	6960      	ldr	r0, [r4, #20]
 8001b5a:	05c0      	lsls	r0, r0, #23
 8001b5c:	0f40      	lsrs	r0, r0, #29
 8001b5e:	d001      	beq.n	8001b64 <PE_Check_ControlMessage+0xcc>
 8001b60:	200f      	movs	r0, #15
 8001b62:	e06d      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001b64:	68a0      	ldr	r0, [r4, #8]
 8001b66:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	d06b      	beq.n	8001c44 <PE_Check_ControlMessage+0x1ac>
 8001b6c:	2010      	movs	r0, #16
 8001b6e:	7720      	strb	r0, [r4, #28]
 8001b70:	2093      	movs	r0, #147	@ 0x93
 8001b72:	e065      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001b74:	6860      	ldr	r0, [r4, #4]
 8001b76:	6800      	ldr	r0, [r0, #0]
 8001b78:	0541      	lsls	r1, r0, #21
 8001b7a:	0f49      	lsrs	r1, r1, #29
 8001b7c:	2903      	cmp	r1, #3
 8001b7e:	d163      	bne.n	8001c48 <PE_Check_ControlMessage+0x1b0>
 8001b80:	0881      	lsrs	r1, r0, #2
 8001b82:	4029      	ands	r1, r5
 8001b84:	d004      	beq.n	8001b90 <PE_Check_ControlMessage+0xf8>
 8001b86:	6821      	ldr	r1, [r4, #0]
 8001b88:	6849      	ldr	r1, [r1, #4]
 8001b8a:	08c9      	lsrs	r1, r1, #3
 8001b8c:	4029      	ands	r1, r5
 8001b8e:	d05b      	beq.n	8001c48 <PE_Check_ControlMessage+0x1b0>
 8001b90:	2007      	movs	r0, #7
 8001b92:	7720      	strb	r0, [r4, #28]
 8001b94:	201d      	movs	r0, #29
 8001b96:	7460      	strb	r0, [r4, #17]
 8001b98:	2106      	movs	r1, #6
 8001b9a:	e04f      	b.n	8001c3c <PE_Check_ControlMessage+0x1a4>
 8001b9c:	6820      	ldr	r0, [r4, #0]
 8001b9e:	8901      	ldrh	r1, [r0, #8]
 8001ba0:	08c9      	lsrs	r1, r1, #3
 8001ba2:	4229      	tst	r1, r5
 8001ba4:	d053      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001ba6:	6861      	ldr	r1, [r4, #4]
 8001ba8:	6809      	ldr	r1, [r1, #0]
 8001baa:	0889      	lsrs	r1, r1, #2
 8001bac:	4029      	ands	r1, r5
 8001bae:	d103      	bne.n	8001bb8 <PE_Check_ControlMessage+0x120>
 8001bb0:	6840      	ldr	r0, [r0, #4]
 8001bb2:	08c0      	lsrs	r0, r0, #3
 8001bb4:	4028      	ands	r0, r5
 8001bb6:	d04a      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001bb8:	200a      	movs	r0, #10
 8001bba:	7720      	strb	r0, [r4, #28]
 8001bbc:	2063      	movs	r0, #99	@ 0x63
 8001bbe:	7460      	strb	r0, [r4, #17]
 8001bc0:	2146      	movs	r1, #70	@ 0x46
 8001bc2:	e03b      	b.n	8001c3c <PE_Check_ControlMessage+0x1a4>
 8001bc4:	6860      	ldr	r0, [r4, #4]
 8001bc6:	6800      	ldr	r0, [r0, #0]
 8001bc8:	0880      	lsrs	r0, r0, #2
 8001bca:	4028      	ands	r0, r5
 8001bcc:	d004      	beq.n	8001bd8 <PE_Check_ControlMessage+0x140>
 8001bce:	6820      	ldr	r0, [r4, #0]
 8001bd0:	6840      	ldr	r0, [r0, #4]
 8001bd2:	08c0      	lsrs	r0, r0, #3
 8001bd4:	4028      	ands	r0, r5
 8001bd6:	d03a      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001bd8:	205f      	movs	r0, #95	@ 0x5f
 8001bda:	7720      	strb	r0, [r4, #28]
 8001bdc:	2064      	movs	r0, #100	@ 0x64
 8001bde:	7460      	strb	r0, [r4, #17]
 8001be0:	2160      	movs	r1, #96	@ 0x60
 8001be2:	e02b      	b.n	8001c3c <PE_Check_ControlMessage+0x1a4>
 8001be4:	6821      	ldr	r1, [r4, #0]
 8001be6:	8909      	ldrh	r1, [r1, #8]
 8001be8:	0949      	lsrs	r1, r1, #5
 8001bea:	4229      	tst	r1, r5
 8001bec:	d02f      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001bee:	7720      	strb	r0, [r4, #28]
 8001bf0:	214d      	movs	r1, #77	@ 0x4d
 8001bf2:	7c20      	ldrb	r0, [r4, #16]
 8001bf4:	f7fe fc42 	bl	800047c <USBPD_PE_Notification>
 8001bf8:	2030      	movs	r0, #48	@ 0x30
 8001bfa:	e021      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001bfc:	6821      	ldr	r1, [r4, #0]
 8001bfe:	8909      	ldrh	r1, [r1, #8]
 8001c00:	0889      	lsrs	r1, r1, #2
 8001c02:	4229      	tst	r1, r5
 8001c04:	d023      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001c06:	7720      	strb	r0, [r4, #28]
 8001c08:	2149      	movs	r1, #73	@ 0x49
 8001c0a:	7c20      	ldrb	r0, [r4, #16]
 8001c0c:	f7fe fc36 	bl	800047c <USBPD_PE_Notification>
 8001c10:	6860      	ldr	r0, [r4, #4]
 8001c12:	6800      	ldr	r0, [r0, #0]
 8001c14:	0880      	lsrs	r0, r0, #2
 8001c16:	4005      	ands	r5, r0
 8001c18:	d011      	beq.n	8001c3e <PE_Check_ControlMessage+0x1a6>
 8001c1a:	202d      	movs	r0, #45	@ 0x2d
 8001c1c:	e010      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001c1e:	6820      	ldr	r0, [r4, #0]
 8001c20:	8900      	ldrh	r0, [r0, #8]
 8001c22:	09c0      	lsrs	r0, r0, #7
 8001c24:	4228      	tst	r0, r5
 8001c26:	d012      	beq.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001c28:	202f      	movs	r0, #47	@ 0x2f
 8001c2a:	e009      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001c2c:	2009      	movs	r0, #9
 8001c2e:	7720      	strb	r0, [r4, #28]
 8001c30:	e00d      	b.n	8001c4e <PE_Check_ControlMessage+0x1b6>
 8001c32:	200f      	movs	r0, #15
 8001c34:	7720      	strb	r0, [r4, #28]
 8001c36:	204b      	movs	r0, #75	@ 0x4b
 8001c38:	e002      	b.n	8001c40 <PE_Check_ControlMessage+0x1a8>
 8001c3a:	2159      	movs	r1, #89	@ 0x59
 8001c3c:	e00b      	b.n	8001c56 <.text_21>
 8001c3e:	2011      	movs	r0, #17
 8001c40:	7460      	strb	r0, [r4, #17]
 8001c42:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c44:	6860      	ldr	r0, [r4, #4]
 8001c46:	6800      	ldr	r0, [r0, #0]
 8001c48:	4006      	ands	r6, r0
 8001c4a:	2e02      	cmp	r6, #2
 8001c4c:	d101      	bne.n	8001c52 <PE_Check_ControlMessage+0x1ba>
 8001c4e:	7465      	strb	r5, [r4, #17]
 8001c50:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001c52:	7467      	strb	r7, [r4, #17]
 8001c54:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c56 <.text_21>:
 8001c56:	7c20      	ldrb	r0, [r4, #16]
 8001c58:	f7fe fc10 	bl	800047c <USBPD_PE_Notification>
 8001c5c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001c5e <PE_Check_DataMessage>:
 8001c5e:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001c60:	0004      	movs	r4, r0
 8001c62:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001c64:	2501      	movs	r5, #1
 8001c66:	2603      	movs	r6, #3
 8001c68:	2700      	movs	r7, #0
 8001c6a:	06c1      	lsls	r1, r0, #27
 8001c6c:	0ec9      	lsrs	r1, r1, #27
 8001c6e:	2901      	cmp	r1, #1
 8001c70:	d029      	beq.n	8001cc6 <PE_Check_DataMessage+0x68>
 8001c72:	2902      	cmp	r1, #2
 8001c74:	d00b      	beq.n	8001c8e <PE_Check_DataMessage+0x30>
 8001c76:	2903      	cmp	r1, #3
 8001c78:	d03d      	beq.n	8001cf6 <PE_Check_DataMessage+0x98>
 8001c7a:	2906      	cmp	r1, #6
 8001c7c:	d079      	beq.n	8001d72 <PE_Check_DataMessage+0x114>
 8001c7e:	2907      	cmp	r1, #7
 8001c80:	d100      	bne.n	8001c84 <PE_Check_DataMessage+0x26>
 8001c82:	e085      	b.n	8001d90 <PE_Check_DataMessage+0x132>
 8001c84:	290a      	cmp	r1, #10
 8001c86:	d078      	beq.n	8001d7a <PE_Check_DataMessage+0x11c>
 8001c88:	290f      	cmp	r1, #15
 8001c8a:	d06e      	beq.n	8001d6a <PE_Check_DataMessage+0x10c>
 8001c8c:	e089      	b.n	8001da2 <PE_Check_DataMessage+0x144>
 8001c8e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001c90:	7881      	ldrb	r1, [r0, #2]
 8001c92:	78c2      	ldrb	r2, [r0, #3]
 8001c94:	0212      	lsls	r2, r2, #8
 8001c96:	1889      	adds	r1, r1, r2
 8001c98:	7902      	ldrb	r2, [r0, #4]
 8001c9a:	0412      	lsls	r2, r2, #16
 8001c9c:	1889      	adds	r1, r1, r2
 8001c9e:	7940      	ldrb	r0, [r0, #5]
 8001ca0:	0600      	lsls	r0, r0, #24
 8001ca2:	1808      	adds	r0, r1, r0
 8001ca4:	9000      	str	r0, [sp, #0]
 8001ca6:	6860      	ldr	r0, [r4, #4]
 8001ca8:	6800      	ldr	r0, [r0, #0]
 8001caa:	0880      	lsrs	r0, r0, #2
 8001cac:	4028      	ands	r0, r5
 8001cae:	d07a      	beq.n	8001da6 <PE_Check_DataMessage+0x148>
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	466a      	mov	r2, sp
 8001cb4:	2106      	movs	r1, #6
 8001cb6:	7c20      	ldrb	r0, [r4, #16]
 8001cb8:	68a6      	ldr	r6, [r4, #8]
 8001cba:	69b6      	ldr	r6, [r6, #24]
 8001cbc:	47b0      	blx	r6
 8001cbe:	7725      	strb	r5, [r4, #28]
 8001cc0:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001cc2:	2009      	movs	r0, #9
 8001cc4:	e06e      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001cc6:	6861      	ldr	r1, [r4, #4]
 8001cc8:	6809      	ldr	r1, [r1, #0]
 8001cca:	0889      	lsrs	r1, r1, #2
 8001ccc:	400d      	ands	r5, r1
 8001cce:	d16a      	bne.n	8001da6 <PE_Check_DataMessage+0x148>
 8001cd0:	0980      	lsrs	r0, r0, #6
 8001cd2:	4006      	ands	r6, r0
 8001cd4:	0031      	movs	r1, r6
 8001cd6:	7c20      	ldrb	r0, [r4, #16]
 8001cd8:	f7fe ff8a 	bl	8000bf0 <PE_ExtRevisionInteroperability>
 8001cdc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001cde:	0440      	lsls	r0, r0, #17
 8001ce0:	0f40      	lsrs	r0, r0, #29
 8001ce2:	0083      	lsls	r3, r0, #2
 8001ce4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001ce6:	1c82      	adds	r2, r0, #2
 8001ce8:	2104      	movs	r1, #4
 8001cea:	7c20      	ldrb	r0, [r4, #16]
 8001cec:	68a5      	ldr	r5, [r4, #8]
 8001cee:	69ad      	ldr	r5, [r5, #24]
 8001cf0:	47a8      	blx	r5
 8001cf2:	2044      	movs	r0, #68	@ 0x44
 8001cf4:	e056      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001cf6:	9701      	str	r7, [sp, #4]
 8001cf8:	9700      	str	r7, [sp, #0]
 8001cfa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001cfc:	7881      	ldrb	r1, [r0, #2]
 8001cfe:	78c2      	ldrb	r2, [r0, #3]
 8001d00:	0212      	lsls	r2, r2, #8
 8001d02:	1889      	adds	r1, r1, r2
 8001d04:	7902      	ldrb	r2, [r0, #4]
 8001d06:	0412      	lsls	r2, r2, #16
 8001d08:	1889      	adds	r1, r1, r2
 8001d0a:	7940      	ldrb	r0, [r0, #5]
 8001d0c:	0600      	lsls	r0, r0, #24
 8001d0e:	180d      	adds	r5, r1, r0
 8001d10:	466b      	mov	r3, sp
 8001d12:	aa01      	add	r2, sp, #4
 8001d14:	2103      	movs	r1, #3
 8001d16:	7c20      	ldrb	r0, [r4, #16]
 8001d18:	68a7      	ldr	r7, [r4, #8]
 8001d1a:	697f      	ldr	r7, [r7, #20]
 8001d1c:	47b8      	blx	r7
 8001d1e:	2104      	movs	r1, #4
 8001d20:	9800      	ldr	r0, [sp, #0]
 8001d22:	f7ff fb91 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8001d26:	2800      	cmp	r0, #0
 8001d28:	d11d      	bne.n	8001d66 <PE_Check_DataMessage+0x108>
 8001d2a:	6860      	ldr	r0, [r4, #4]
 8001d2c:	6800      	ldr	r0, [r0, #0]
 8001d2e:	0540      	lsls	r0, r0, #21
 8001d30:	0f40      	lsrs	r0, r0, #29
 8001d32:	2803      	cmp	r0, #3
 8001d34:	d117      	bne.n	8001d66 <PE_Check_DataMessage+0x108>
 8001d36:	9801      	ldr	r0, [sp, #4]
 8001d38:	4938      	ldr	r1, [pc, #224]	@ (8001e1c <.text_24>)
 8001d3a:	4288      	cmp	r0, r1
 8001d3c:	d113      	bne.n	8001d66 <PE_Check_DataMessage+0x108>
 8001d3e:	0f28      	lsrs	r0, r5, #28
 8001d40:	2805      	cmp	r0, #5
 8001d42:	d00e      	beq.n	8001d62 <PE_Check_DataMessage+0x104>
 8001d44:	2808      	cmp	r0, #8
 8001d46:	d00a      	beq.n	8001d5e <PE_Check_DataMessage+0x100>
 8001d48:	2809      	cmp	r0, #9
 8001d4a:	d003      	beq.n	8001d54 <PE_Check_DataMessage+0xf6>
 8001d4c:	280a      	cmp	r0, #10
 8001d4e:	d12a      	bne.n	8001da6 <PE_Check_DataMessage+0x148>
 8001d50:	2166      	movs	r1, #102	@ 0x66
 8001d52:	e000      	b.n	8001d56 <PE_Check_DataMessage+0xf8>
 8001d54:	2165      	movs	r1, #101	@ 0x65
 8001d56:	7c20      	ldrb	r0, [r4, #16]
 8001d58:	f7fe fb90 	bl	800047c <USBPD_PE_Notification>
 8001d5c:	e003      	b.n	8001d66 <PE_Check_DataMessage+0x108>
 8001d5e:	2029      	movs	r0, #41	@ 0x29
 8001d60:	e020      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001d62:	2027      	movs	r0, #39	@ 0x27
 8001d64:	e01e      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001d66:	7466      	strb	r6, [r4, #17]
 8001d68:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d6a:	0020      	movs	r0, r4
 8001d6c:	f003 fabe 	bl	80052ec <PE_Check_DataMessageVDM>
 8001d70:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001d72:	6820      	ldr	r0, [r4, #0]
 8001d74:	8900      	ldrh	r0, [r0, #8]
 8001d76:	0900      	lsrs	r0, r0, #4
 8001d78:	4228      	tst	r0, r5
 8001d7a:	d010      	beq.n	8001d9e <PE_Check_DataMessage+0x140>
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d80:	1c82      	adds	r2, r0, #2
 8001d82:	210b      	movs	r1, #11
 8001d84:	7c20      	ldrb	r0, [r4, #16]
 8001d86:	68a5      	ldr	r5, [r4, #8]
 8001d88:	69ad      	ldr	r5, [r5, #24]
 8001d8a:	47a8      	blx	r5
 8001d8c:	202c      	movs	r0, #44	@ 0x2c
 8001d8e:	e009      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001d90:	6820      	ldr	r0, [r4, #0]
 8001d92:	8900      	ldrh	r0, [r0, #8]
 8001d94:	0a00      	lsrs	r0, r0, #8
 8001d96:	4228      	tst	r0, r5
 8001d98:	d001      	beq.n	8001d9e <PE_Check_DataMessage+0x140>
 8001d9a:	203d      	movs	r0, #61	@ 0x3d
 8001d9c:	e002      	b.n	8001da4 <PE_Check_DataMessage+0x146>
 8001d9e:	7465      	strb	r5, [r4, #17]
 8001da0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001da2:	2011      	movs	r0, #17
 8001da4:	7460      	strb	r0, [r4, #17]
 8001da6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001da8 <PE_CheckSendMessageStatus>:
 8001da8:	b510      	push	{r4, lr}
 8001daa:	000c      	movs	r4, r1
 8001dac:	2110      	movs	r1, #16
 8001dae:	2b05      	cmp	r3, #5
 8001db0:	d006      	beq.n	8001dc0 <PE_CheckSendMessageStatus+0x18>
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d00e      	beq.n	8001dd4 <PE_CheckSendMessageStatus+0x2c>
 8001db6:	2b07      	cmp	r3, #7
 8001db8:	d011      	beq.n	8001dde <PE_CheckSendMessageStatus+0x36>
 8001dba:	2b09      	cmp	r3, #9
 8001dbc:	d008      	beq.n	8001dd0 <PE_CheckSendMessageStatus+0x28>
 8001dbe:	e02a      	b.n	8001e16 <PE_CheckSendMessageStatus+0x6e>
 8001dc0:	9902      	ldr	r1, [sp, #8]
 8001dc2:	7441      	strb	r1, [r0, #17]
 8001dc4:	6941      	ldr	r1, [r0, #20]
 8001dc6:	4a16      	ldr	r2, [pc, #88]	@ (8001e20 <.text_25>)
 8001dc8:	400a      	ands	r2, r1
 8001dca:	6142      	str	r2, [r0, #20]
 8001dcc:	2100      	movs	r1, #0
 8001dce:	e022      	b.n	8001e16 <PE_CheckSendMessageStatus+0x6e>
 8001dd0:	2109      	movs	r1, #9
 8001dd2:	e020      	b.n	8001e16 <PE_CheckSendMessageStatus+0x6e>
 8001dd4:	6942      	ldr	r2, [r0, #20]
 8001dd6:	024b      	lsls	r3, r1, #9
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	6143      	str	r3, [r0, #20]
 8001ddc:	e01b      	b.n	8001e16 <PE_CheckSendMessageStatus+0x6e>
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d005      	beq.n	8001dee <PE_CheckSendMessageStatus+0x46>
 8001de2:	2a01      	cmp	r2, #1
 8001de4:	d101      	bne.n	8001dea <PE_CheckSendMessageStatus+0x42>
 8001de6:	2299      	movs	r2, #153	@ 0x99
 8001de8:	e014      	b.n	8001e14 <PE_CheckSendMessageStatus+0x6c>
 8001dea:	2107      	movs	r1, #7
 8001dec:	e013      	b.n	8001e16 <PE_CheckSendMessageStatus+0x6e>
 8001dee:	6844      	ldr	r4, [r0, #4]
 8001df0:	6824      	ldr	r4, [r4, #0]
 8001df2:	0a24      	lsrs	r4, r4, #8
 8001df4:	4023      	ands	r3, r4
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d003      	beq.n	8001e02 <PE_CheckSendMessageStatus+0x5a>
 8001dfa:	2a01      	cmp	r2, #1
 8001dfc:	d109      	bne.n	8001e12 <PE_CheckSendMessageStatus+0x6a>
 8001dfe:	220f      	movs	r2, #15
 8001e00:	e008      	b.n	8001e14 <PE_CheckSendMessageStatus+0x6c>
 8001e02:	2a00      	cmp	r2, #0
 8001e04:	d1fb      	bne.n	8001dfe <PE_CheckSendMessageStatus+0x56>
 8001e06:	6882      	ldr	r2, [r0, #8]
 8001e08:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d0f7      	beq.n	8001dfe <PE_CheckSendMessageStatus+0x56>
 8001e0e:	2292      	movs	r2, #146	@ 0x92
 8001e10:	e000      	b.n	8001e14 <PE_CheckSendMessageStatus+0x6c>
 8001e12:	2211      	movs	r2, #17
 8001e14:	7442      	strb	r2, [r0, #17]
 8001e16:	0008      	movs	r0, r1
 8001e18:	bd10      	pop	{r4, pc}
	...

08001e1c <.text_24>:
 8001e1c:	00001388 	.word	0x00001388

08001e20 <.text_25>:
 8001e20:	ffffbfff 	.word	0xffffbfff

08001e24 <USBPD_PE_StateMachine_SNK>:
 8001e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e26:	b08c      	sub	sp, #48	@ 0x30
 8001e28:	0004      	movs	r4, r0
 8001e2a:	4828      	ldr	r0, [pc, #160]	@ (8001ecc <USBPD_PE_StateMachine_SNK+0xa8>)
 8001e2c:	00a1      	lsls	r1, r4, #2
 8001e2e:	5845      	ldr	r5, [r0, r1]
 8001e30:	7c68      	ldrb	r0, [r5, #17]
 8001e32:	2848      	cmp	r0, #72	@ 0x48
 8001e34:	d133      	bne.n	8001e9e <USBPD_PE_StateMachine_SNK+0x7a>
 8001e36:	0028      	movs	r0, r5
 8001e38:	f7fe fe72 	bl	8000b20 <PE_Reset_ZI>
 8001e3c:	0028      	movs	r0, r5
 8001e3e:	f7fe fea5 	bl	8000b8c <PE_Reset_Counter>
 8001e42:	6828      	ldr	r0, [r5, #0]
 8001e44:	7900      	ldrb	r0, [r0, #4]
 8001e46:	0783      	lsls	r3, r0, #30
 8001e48:	0f9b      	lsrs	r3, r3, #30
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	7c28      	ldrb	r0, [r5, #16]
 8001e50:	f003 fc35 	bl	80056be <USBPD_PRL_SetHeader>
 8001e54:	6868      	ldr	r0, [r5, #4]
 8001e56:	6801      	ldr	r1, [r0, #0]
 8001e58:	2208      	movs	r2, #8
 8001e5a:	4391      	bics	r1, r2
 8001e5c:	6001      	str	r1, [r0, #0]
 8001e5e:	6868      	ldr	r0, [r5, #4]
 8001e60:	6801      	ldr	r1, [r0, #0]
 8001e62:	2203      	movs	r2, #3
 8001e64:	4391      	bics	r1, r2
 8001e66:	682a      	ldr	r2, [r5, #0]
 8001e68:	7912      	ldrb	r2, [r2, #4]
 8001e6a:	0792      	lsls	r2, r2, #30
 8001e6c:	0f92      	lsrs	r2, r2, #30
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	6002      	str	r2, [r0, #0]
 8001e72:	2101      	movs	r1, #1
 8001e74:	7c28      	ldrb	r0, [r5, #16]
 8001e76:	f003 fc93 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8001e7a:	7c28      	ldrb	r0, [r5, #16]
 8001e7c:	f003 fefc 	bl	8005c78 <USBPD_PRL_Reset>
 8001e80:	203e      	movs	r0, #62	@ 0x3e
 8001e82:	7468      	strb	r0, [r5, #17]
 8001e84:	7ca9      	ldrb	r1, [r5, #18]
 8001e86:	293e      	cmp	r1, #62	@ 0x3e
 8001e88:	d009      	beq.n	8001e9e <USBPD_PE_StateMachine_SNK+0x7a>
 8001e8a:	74a8      	strb	r0, [r5, #18]
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	9000      	str	r0, [sp, #0]
 8001e90:	2300      	movs	r3, #0
 8001e92:	223e      	movs	r2, #62	@ 0x3e
 8001e94:	7c29      	ldrb	r1, [r5, #16]
 8001e96:	2004      	movs	r0, #4
 8001e98:	4eb1      	ldr	r6, [pc, #708]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8001e9a:	6836      	ldr	r6, [r6, #0]
 8001e9c:	47b0      	blx	r6
 8001e9e:	6968      	ldr	r0, [r5, #20]
 8001ea0:	0341      	lsls	r1, r0, #13
 8001ea2:	0fc9      	lsrs	r1, r1, #31
 8001ea4:	d006      	beq.n	8001eb4 <USBPD_PE_StateMachine_SNK+0x90>
 8001ea6:	49af      	ldr	r1, [pc, #700]	@ (8002164 <__iar_annotation$$branch+0x8>)
 8001ea8:	4001      	ands	r1, r0
 8001eaa:	6169      	str	r1, [r5, #20]
 8001eac:	2164      	movs	r1, #100	@ 0x64
 8001eae:	7c28      	ldrb	r0, [r5, #16]
 8001eb0:	f7fe fae4 	bl	800047c <USBPD_PE_Notification>
 8001eb4:	0028      	movs	r0, r5
 8001eb6:	f7fe fd15 	bl	80008e4 <PE_Get_RxEvent>
 8001eba:	4669      	mov	r1, sp
 8001ebc:	7308      	strb	r0, [r1, #12]
 8001ebe:	4668      	mov	r0, sp
 8001ec0:	7b00      	ldrb	r0, [r0, #12]
 8001ec2:	2803      	cmp	r0, #3
 8001ec4:	d104      	bne.n	8001ed0 <USBPD_PE_StateMachine_SNK+0xac>
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	b00d      	add	sp, #52	@ 0x34
 8001eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ecc:	200001dc 	.word	0x200001dc
 8001ed0:	4668      	mov	r0, sp
 8001ed2:	7344      	strb	r4, [r0, #13]
 8001ed4:	2402      	movs	r4, #2
 8001ed6:	6868      	ldr	r0, [r5, #4]
 8001ed8:	6800      	ldr	r0, [r0, #0]
 8001eda:	04c1      	lsls	r1, r0, #19
 8001edc:	0fc9      	lsrs	r1, r1, #31
 8001ede:	d100      	bne.n	8001ee2 <USBPD_PE_StateMachine_SNK+0xbe>
 8001ee0:	e148      	b.n	8002174 <__iar_annotation$$branch+0x18>
 8001ee2:	6968      	ldr	r0, [r5, #20]
 8001ee4:	0381      	lsls	r1, r0, #14
 8001ee6:	0fc9      	lsrs	r1, r1, #31
 8001ee8:	d014      	beq.n	8001f14 <USBPD_PE_StateMachine_SNK+0xf0>
 8001eea:	21a7      	movs	r1, #167	@ 0xa7
 8001eec:	7469      	strb	r1, [r5, #17]
 8001eee:	4a9e      	ldr	r2, [pc, #632]	@ (8002168 <__iar_annotation$$branch+0xc>)
 8001ef0:	4002      	ands	r2, r0
 8001ef2:	616a      	str	r2, [r5, #20]
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	2232      	movs	r2, #50	@ 0x32
 8001ef8:	54a8      	strb	r0, [r5, r2]
 8001efa:	7ca8      	ldrb	r0, [r5, #18]
 8001efc:	28a7      	cmp	r0, #167	@ 0xa7
 8001efe:	d02b      	beq.n	8001f58 <USBPD_PE_StateMachine_SNK+0x134>
 8001f00:	74a9      	strb	r1, [r5, #18]
 8001f02:	2000      	movs	r0, #0
 8001f04:	9000      	str	r0, [sp, #0]
 8001f06:	2300      	movs	r3, #0
 8001f08:	22a7      	movs	r2, #167	@ 0xa7
 8001f0a:	7c29      	ldrb	r1, [r5, #16]
 8001f0c:	2004      	movs	r0, #4
 8001f0e:	4e94      	ldr	r6, [pc, #592]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8001f10:	6836      	ldr	r6, [r6, #0]
 8001f12:	47b0      	blx	r6
 8001f14:	2032      	movs	r0, #50	@ 0x32
 8001f16:	5c28      	ldrb	r0, [r5, r0]
 8001f18:	280f      	cmp	r0, #15
 8001f1a:	d001      	beq.n	8001f20 <USBPD_PE_StateMachine_SNK+0xfc>
 8001f1c:	2814      	cmp	r0, #20
 8001f1e:	d11b      	bne.n	8001f58 <USBPD_PE_StateMachine_SNK+0x134>
 8001f20:	4668      	mov	r0, sp
 8001f22:	7b00      	ldrb	r0, [r0, #12]
 8001f24:	2814      	cmp	r0, #20
 8001f26:	d005      	beq.n	8001f34 <USBPD_PE_StateMachine_SNK+0x110>
 8001f28:	2014      	movs	r0, #20
 8001f2a:	4669      	mov	r1, sp
 8001f2c:	7308      	strb	r0, [r1, #12]
 8001f2e:	0028      	movs	r0, r5
 8001f30:	f7fe fd0f 	bl	8000952 <PE_Clear_RxEvent>
 8001f34:	2032      	movs	r0, #50	@ 0x32
 8001f36:	5c2a      	ldrb	r2, [r5, r0]
 8001f38:	746a      	strb	r2, [r5, #17]
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	2132      	movs	r1, #50	@ 0x32
 8001f3e:	5468      	strb	r0, [r5, r1]
 8001f40:	7ca8      	ldrb	r0, [r5, #18]
 8001f42:	4290      	cmp	r0, r2
 8001f44:	d008      	beq.n	8001f58 <USBPD_PE_StateMachine_SNK+0x134>
 8001f46:	74aa      	strb	r2, [r5, #18]
 8001f48:	2000      	movs	r0, #0
 8001f4a:	9000      	str	r0, [sp, #0]
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	7c29      	ldrb	r1, [r5, #16]
 8001f50:	2004      	movs	r0, #4
 8001f52:	4e83      	ldr	r6, [pc, #524]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8001f54:	6836      	ldr	r6, [r6, #0]
 8001f56:	47b0      	blx	r6
 8001f58:	4668      	mov	r0, sp
 8001f5a:	7b00      	ldrb	r0, [r0, #12]
 8001f5c:	2811      	cmp	r0, #17
 8001f5e:	d11f      	bne.n	8001fa0 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f60:	6868      	ldr	r0, [r5, #4]
 8001f62:	6800      	ldr	r0, [r0, #0]
 8001f64:	0701      	lsls	r1, r0, #28
 8001f66:	0fc9      	lsrs	r1, r1, #31
 8001f68:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8001f6a:	0680      	lsls	r0, r0, #26
 8001f6c:	0fc2      	lsrs	r2, r0, #31
 8001f6e:	4291      	cmp	r1, r2
 8001f70:	d116      	bne.n	8001fa0 <USBPD_PE_StateMachine_SNK+0x17c>
 8001f72:	2014      	movs	r0, #20
 8001f74:	4669      	mov	r1, sp
 8001f76:	7308      	strb	r0, [r1, #12]
 8001f78:	0028      	movs	r0, r5
 8001f7a:	f7fe fcea 	bl	8000952 <PE_Clear_RxEvent>
 8001f7e:	2092      	movs	r0, #146	@ 0x92
 8001f80:	7468      	strb	r0, [r5, #17]
 8001f82:	7ca8      	ldrb	r0, [r5, #18]
 8001f84:	2892      	cmp	r0, #146	@ 0x92
 8001f86:	d100      	bne.n	8001f8a <USBPD_PE_StateMachine_SNK+0x166>
 8001f88:	e104      	b.n	8002194 <__iar_annotation$$branch+0x38>
 8001f8a:	2092      	movs	r0, #146	@ 0x92
 8001f8c:	74a8      	strb	r0, [r5, #18]
 8001f8e:	2000      	movs	r0, #0
 8001f90:	9000      	str	r0, [sp, #0]
 8001f92:	2300      	movs	r3, #0
 8001f94:	2292      	movs	r2, #146	@ 0x92
 8001f96:	7c29      	ldrb	r1, [r5, #16]
 8001f98:	2004      	movs	r0, #4
 8001f9a:	4e71      	ldr	r6, [pc, #452]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8001f9c:	6836      	ldr	r6, [r6, #0]
 8001f9e:	47b0      	blx	r6
 8001fa0:	7c68      	ldrb	r0, [r5, #17]
 8001fa2:	4669      	mov	r1, sp
 8001fa4:	7008      	strb	r0, [r1, #0]
 8001fa6:	4f71      	ldr	r7, [pc, #452]	@ (800216c <__iar_annotation$$branch+0x10>)
 8001fa8:	20f0      	movs	r0, #240	@ 0xf0
 8001faa:	0200      	lsls	r0, r0, #8
 8001fac:	4e70      	ldr	r6, [pc, #448]	@ (8002170 <__iar_annotation$$branch+0x14>)
 8001fae:	2104      	movs	r1, #4
 8001fb0:	466a      	mov	r2, sp
 8001fb2:	7812      	ldrb	r2, [r2, #0]
 8001fb4:	2a00      	cmp	r2, #0
 8001fb6:	d100      	bne.n	8001fba <USBPD_PE_StateMachine_SNK+0x196>
 8001fb8:	e0e0      	b.n	800217c <__iar_annotation$$branch+0x20>
 8001fba:	1e52      	subs	r2, r2, #1
 8001fbc:	d040      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 8001fbe:	1e92      	subs	r2, r2, #2
 8001fc0:	2a01      	cmp	r2, #1
 8001fc2:	d800      	bhi.n	8001fc6 <USBPD_PE_StateMachine_SNK+0x1a2>
 8001fc4:	e323      	b.n	800260e <__iar_annotation$$branch+0x4b2>
 8001fc6:	1e92      	subs	r2, r2, #2
 8001fc8:	d100      	bne.n	8001fcc <USBPD_PE_StateMachine_SNK+0x1a8>
 8001fca:	e1fb      	b.n	80023c4 <__iar_annotation$$branch+0x268>
 8001fcc:	3a0a      	subs	r2, #10
 8001fce:	d100      	bne.n	8001fd2 <USBPD_PE_StateMachine_SNK+0x1ae>
 8001fd0:	e1fd      	b.n	80023ce <__iar_annotation$$branch+0x272>
 8001fd2:	1e52      	subs	r2, r2, #1
 8001fd4:	d100      	bne.n	8001fd8 <USBPD_PE_StateMachine_SNK+0x1b4>
 8001fd6:	e299      	b.n	800250c <__iar_annotation$$branch+0x3b0>
 8001fd8:	1e52      	subs	r2, r2, #1
 8001fda:	d100      	bne.n	8001fde <USBPD_PE_StateMachine_SNK+0x1ba>
 8001fdc:	e2a3      	b.n	8002526 <__iar_annotation$$branch+0x3ca>
 8001fde:	1ed2      	subs	r2, r2, #3
 8001fe0:	d100      	bne.n	8001fe4 <USBPD_PE_StateMachine_SNK+0x1c0>
 8001fe2:	e228      	b.n	8002436 <__iar_annotation$$branch+0x2da>
 8001fe4:	1f12      	subs	r2, r2, #4
 8001fe6:	2a01      	cmp	r2, #1
 8001fe8:	d92a      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 8001fea:	1e92      	subs	r2, r2, #2
 8001fec:	d100      	bne.n	8001ff0 <USBPD_PE_StateMachine_SNK+0x1cc>
 8001fee:	e2d2      	b.n	8002596 <__iar_annotation$$branch+0x43a>
 8001ff0:	1ed2      	subs	r2, r2, #3
 8001ff2:	d025      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 8001ff4:	1e52      	subs	r2, r2, #1
 8001ff6:	d100      	bne.n	8001ffa <USBPD_PE_StateMachine_SNK+0x1d6>
 8001ff8:	e3c3      	b.n	8002782 <__iar_annotation$$branch+0x626>
 8001ffa:	1f12      	subs	r2, r2, #4
 8001ffc:	d100      	bne.n	8002000 <USBPD_PE_StateMachine_SNK+0x1dc>
 8001ffe:	e316      	b.n	800262e <__iar_annotation$$branch+0x4d2>
 8002000:	1f52      	subs	r2, r2, #5
 8002002:	2a02      	cmp	r2, #2
 8002004:	d91c      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 8002006:	1ed2      	subs	r2, r2, #3
 8002008:	d100      	bne.n	800200c <USBPD_PE_StateMachine_SNK+0x1e8>
 800200a:	e2f7      	b.n	80025fc <__iar_annotation$$branch+0x4a0>
 800200c:	1e52      	subs	r2, r2, #1
 800200e:	d101      	bne.n	8002014 <__iar_annotation$$branch+0x4>

08002010 <__iar_annotation$$branch>:
 8002010:	f000 fc39 	bl	8002886 <__iar_annotation$$branch+0x72a>
 8002014:	1e52      	subs	r2, r2, #1
 8002016:	d013      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 8002018:	1e92      	subs	r2, r2, #2
 800201a:	d101      	bne.n	8002020 <__iar_annotation$$branch+0x4>

0800201c <__iar_annotation$$branch>:
 800201c:	f000 fc80 	bl	8002920 <__iar_annotation$$branch+0x7c4>
 8002020:	1e52      	subs	r2, r2, #1
 8002022:	2a01      	cmp	r2, #1
 8002024:	d90c      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 8002026:	1e92      	subs	r2, r2, #2
 8002028:	d001      	beq.n	800202e <__iar_annotation$$branch+0x12>
 800202a:	1e92      	subs	r2, r2, #2
 800202c:	2a05      	cmp	r2, #5
 800202e:	d801      	bhi.n	8002034 <__iar_annotation$$branch+0x4>

08002030 <__iar_annotation$$branch>:
 8002030:	f000 fcbc 	bl	80029ac <__iar_annotation$$branch+0x850>
 8002034:	1f92      	subs	r2, r2, #6
 8002036:	d101      	bne.n	800203c <__iar_annotation$$branch+0x4>

08002038 <__iar_annotation$$branch>:
 8002038:	f000 fc86 	bl	8002948 <__iar_annotation$$branch+0x7ec>
 800203c:	1e52      	subs	r2, r2, #1
 800203e:	2a03      	cmp	r2, #3
 8002040:	d801      	bhi.n	8002046 <__iar_annotation$$branch+0x4>

08002042 <__iar_annotation$$branch>:
 8002042:	f000 fcb7 	bl	80029b4 <__iar_annotation$$branch+0x858>
 8002046:	1f12      	subs	r2, r2, #4
 8002048:	d100      	bne.n	800204c <__iar_annotation$$branch+0xa>
 800204a:	e0af      	b.n	80021ac <__iar_annotation$$branch+0x50>
 800204c:	1e92      	subs	r2, r2, #2
 800204e:	d100      	bne.n	8002052 <__iar_annotation$$branch+0x10>
 8002050:	e221      	b.n	8002496 <__iar_annotation$$branch+0x33a>
 8002052:	1ed2      	subs	r2, r2, #3
 8002054:	d100      	bne.n	8002058 <__iar_annotation$$branch+0x16>
 8002056:	e0c1      	b.n	80021dc <__iar_annotation$$branch+0x80>
 8002058:	1e52      	subs	r2, r2, #1
 800205a:	d100      	bne.n	800205e <__iar_annotation$$branch+0x1c>
 800205c:	e100      	b.n	8002260 <__iar_annotation$$branch+0x104>
 800205e:	1e52      	subs	r2, r2, #1
 8002060:	d100      	bne.n	8002064 <__iar_annotation$$branch+0x22>
 8002062:	e10f      	b.n	8002284 <__iar_annotation$$branch+0x128>
 8002064:	1e52      	subs	r2, r2, #1
 8002066:	d100      	bne.n	800206a <__iar_annotation$$branch+0x28>
 8002068:	e128      	b.n	80022bc <__iar_annotation$$branch+0x160>
 800206a:	1e52      	subs	r2, r2, #1
 800206c:	d100      	bne.n	8002070 <__iar_annotation$$branch+0x2e>
 800206e:	e178      	b.n	8002362 <__iar_annotation$$branch+0x206>
 8002070:	1e92      	subs	r2, r2, #2
 8002072:	d0a6      	beq.n	8001fc2 <USBPD_PE_StateMachine_SNK+0x19e>
 8002074:	1e92      	subs	r2, r2, #2
 8002076:	d0e3      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 8002078:	1e52      	subs	r2, r2, #1
 800207a:	d101      	bne.n	8002080 <__iar_annotation$$branch+0x4>

0800207c <__iar_annotation$$branch>:
 800207c:	f000 fbe5 	bl	800284a <__iar_annotation$$branch+0x6ee>
 8002080:	1f12      	subs	r2, r2, #4
 8002082:	d100      	bne.n	8002086 <__iar_annotation$$branch+0xa>
 8002084:	e26a      	b.n	800255c <__iar_annotation$$branch+0x400>
 8002086:	1ed2      	subs	r2, r2, #3
 8002088:	d100      	bne.n	800208c <__iar_annotation$$branch+0x10>
 800208a:	e334      	b.n	80026f6 <__iar_annotation$$branch+0x59a>
 800208c:	1f52      	subs	r2, r2, #5
 800208e:	d100      	bne.n	8002092 <__iar_annotation$$branch+0x16>
 8002090:	e388      	b.n	80027a4 <__iar_annotation$$branch+0x648>
 8002092:	1e52      	subs	r2, r2, #1
 8002094:	d100      	bne.n	8002098 <__iar_annotation$$branch+0x1c>
 8002096:	e2ff      	b.n	8002698 <__iar_annotation$$branch+0x53c>
 8002098:	3a09      	subs	r2, #9
 800209a:	2a02      	cmp	r2, #2
 800209c:	d9d0      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 800209e:	1ed2      	subs	r2, r2, #3
 80020a0:	d101      	bne.n	80020a6 <__iar_annotation$$branch+0x4>

080020a2 <__iar_annotation$$branch>:
 80020a2:	f000 fc01 	bl	80028a8 <__iar_annotation$$branch+0x74c>
 80020a6:	1e52      	subs	r2, r2, #1
 80020a8:	d101      	bne.n	80020ae <__iar_annotation$$branch+0x4>

080020aa <__iar_annotation$$branch>:
 80020aa:	f000 fc0f 	bl	80028cc <__iar_annotation$$branch+0x770>
 80020ae:	1e52      	subs	r2, r2, #1
 80020b0:	2a01      	cmp	r2, #1
 80020b2:	d9c5      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 80020b4:	3a0d      	subs	r2, #13
 80020b6:	d0c3      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 80020b8:	3a12      	subs	r2, #18
 80020ba:	d101      	bne.n	80020c0 <__iar_annotation$$branch+0x4>

080020bc <__iar_annotation$$branch>:
 80020bc:	f000 fc92 	bl	80029e4 <__iar_annotation$$branch+0x888>
 80020c0:	3a0c      	subs	r2, #12
 80020c2:	d067      	beq.n	8002194 <__iar_annotation$$branch+0x38>
 80020c4:	1e52      	subs	r2, r2, #1
 80020c6:	2a02      	cmp	r2, #2
 80020c8:	d9ba      	bls.n	8002040 <__iar_annotation$$branch+0x8>
 80020ca:	1f52      	subs	r2, r2, #5
 80020cc:	d100      	bne.n	80020d0 <__iar_annotation$$branch+0x14>
 80020ce:	e271      	b.n	80025b4 <__iar_annotation$$branch+0x458>
 80020d0:	1e52      	subs	r2, r2, #1
 80020d2:	d0b5      	beq.n	8002040 <__iar_annotation$$branch+0x8>
 80020d4:	1e52      	subs	r2, r2, #1
 80020d6:	d100      	bne.n	80020da <__iar_annotation$$branch+0x1e>
 80020d8:	e174      	b.n	80023c4 <__iar_annotation$$branch+0x268>
 80020da:	1e52      	subs	r2, r2, #1
 80020dc:	d100      	bne.n	80020e0 <__iar_annotation$$branch+0x24>
 80020de:	e1be      	b.n	800245e <__iar_annotation$$branch+0x302>
 80020e0:	1e52      	subs	r2, r2, #1
 80020e2:	2a08      	cmp	r2, #8
 80020e4:	d801      	bhi.n	80020ea <__iar_annotation$$branch+0x4>

080020e6 <__iar_annotation$$branch>:
 80020e6:	f000 fc6a 	bl	80029be <__iar_annotation$$branch+0x862>
 80020ea:	3a0b      	subs	r2, #11
 80020ec:	d101      	bne.n	80020f2 <__iar_annotation$$branch+0x4>

080020ee <__iar_annotation$$branch>:
 80020ee:	f000 fc7f 	bl	80029f0 <__iar_annotation$$branch+0x894>
 80020f2:	a903      	add	r1, sp, #12
 80020f4:	0028      	movs	r0, r5
 80020f6:	f002 f9e3 	bl	80044c0 <PE_StateMachine_VDM>
 80020fa:	0004      	movs	r4, r0
 80020fc:	7c6a      	ldrb	r2, [r5, #17]
 80020fe:	7ca8      	ldrb	r0, [r5, #18]
 8002100:	4290      	cmp	r0, r2
 8002102:	d008      	beq.n	8002116 <__iar_annotation$$branch+0x28>
 8002104:	74aa      	strb	r2, [r5, #18]
 8002106:	2000      	movs	r0, #0
 8002108:	9000      	str	r0, [sp, #0]
 800210a:	2300      	movs	r3, #0
 800210c:	7c29      	ldrb	r1, [r5, #16]
 800210e:	2004      	movs	r0, #4
 8002110:	4e13      	ldr	r6, [pc, #76]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8002112:	6836      	ldr	r6, [r6, #0]
 8002114:	47b0      	blx	r6
 8002116:	4e12      	ldr	r6, [pc, #72]	@ (8002160 <__iar_annotation$$branch+0x4>)
 8002118:	4668      	mov	r0, sp
 800211a:	7b00      	ldrb	r0, [r0, #12]
 800211c:	2814      	cmp	r0, #20
 800211e:	d101      	bne.n	8002124 <__iar_annotation$$branch+0x4>

08002120 <__iar_annotation$$branch>:
 8002120:	f000 fc73 	bl	8002a0a <__iar_annotation$$branch+0x8ae>
 8002124:	0028      	movs	r0, r5
 8002126:	f7fe fc5b 	bl	80009e0 <PE_Check_AMSConflict>
 800212a:	2815      	cmp	r0, #21
 800212c:	d109      	bne.n	8002142 <__iar_annotation$$branch+0x22>
 800212e:	4668      	mov	r0, sp
 8002130:	7b00      	ldrb	r0, [r0, #12]
 8002132:	2814      	cmp	r0, #20
 8002134:	d005      	beq.n	8002142 <__iar_annotation$$branch+0x22>
 8002136:	2014      	movs	r0, #20
 8002138:	4669      	mov	r1, sp
 800213a:	7308      	strb	r0, [r1, #12]
 800213c:	0028      	movs	r0, r5
 800213e:	f7fe fc08 	bl	8000952 <PE_Clear_RxEvent>
 8002142:	7c6a      	ldrb	r2, [r5, #17]
 8002144:	7ca8      	ldrb	r0, [r5, #18]
 8002146:	4290      	cmp	r0, r2
 8002148:	d007      	beq.n	800215a <__iar_annotation$$branch+0x3a>
 800214a:	74aa      	strb	r2, [r5, #18]
 800214c:	2000      	movs	r0, #0
 800214e:	9000      	str	r0, [sp, #0]
 8002150:	2300      	movs	r3, #0
 8002152:	7c29      	ldrb	r1, [r5, #16]
 8002154:	2004      	movs	r0, #4
 8002156:	6834      	ldr	r4, [r6, #0]
 8002158:	47a0      	blx	r4
 800215a:	2400      	movs	r4, #0

0800215c <__iar_annotation$$branch>:
 800215c:	f000 fc74 	bl	8002a48 <__iar_annotation$$branch+0x8ec>
 8002160:	20000000 	.word	0x20000000
 8002164:	fffbffff 	.word	0xfffbffff
 8002168:	fffdffff 	.word	0xfffdffff
 800216c:	000081f4 	.word	0x000081f4
 8002170:	0000801b 	.word	0x0000801b
 8002174:	2400      	movs	r4, #0
 8002176:	43e4      	mvns	r4, r4
 8002178:	0020      	movs	r0, r4
 800217a:	e6a5      	b.n	8001ec8 <USBPD_PE_StateMachine_SNK+0xa4>
 800217c:	6868      	ldr	r0, [r5, #4]
 800217e:	6801      	ldr	r1, [r0, #0]
 8002180:	2210      	movs	r2, #16
 8002182:	4391      	bics	r1, r2
 8002184:	6001      	str	r1, [r0, #0]
 8002186:	215f      	movs	r1, #95	@ 0x5f
 8002188:	7c28      	ldrb	r0, [r5, #16]
 800218a:	f7fe f977 	bl	800047c <USBPD_PE_Notification>
 800218e:	2400      	movs	r4, #0
 8002190:	43e4      	mvns	r4, r4
 8002192:	e7b3      	b.n	80020fc <__iar_annotation$$branch+0xe>
 8002194:	6868      	ldr	r0, [r5, #4]
 8002196:	6801      	ldr	r1, [r0, #0]
 8002198:	2210      	movs	r2, #16
 800219a:	4391      	bics	r1, r2
 800219c:	6001      	str	r1, [r0, #0]
 800219e:	68a8      	ldr	r0, [r5, #8]
 80021a0:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80021a2:	2900      	cmp	r1, #0
 80021a4:	d0f3      	beq.n	800218e <__iar_annotation$$branch+0x32>
 80021a6:	7c28      	ldrb	r0, [r5, #16]
 80021a8:	4788      	blx	r1
 80021aa:	e7f0      	b.n	800218e <__iar_annotation$$branch+0x32>
 80021ac:	6868      	ldr	r0, [r5, #4]
 80021ae:	6801      	ldr	r1, [r0, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	0b0b      	lsrs	r3, r1, #12
 80021b4:	4013      	ands	r3, r2
 80021b6:	d0a1      	beq.n	80020fc <__iar_annotation$$branch+0xe>
 80021b8:	078b      	lsls	r3, r1, #30
 80021ba:	0f9b      	lsrs	r3, r3, #30
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d101      	bne.n	80021c4 <__iar_annotation$$branch+0x68>
 80021c0:	2300      	movs	r3, #0
 80021c2:	e000      	b.n	80021c6 <__iar_annotation$$branch+0x6a>
 80021c4:	2320      	movs	r3, #32
 80021c6:	2420      	movs	r4, #32
 80021c8:	43a1      	bics	r1, r4
 80021ca:	430b      	orrs	r3, r1
 80021cc:	6003      	str	r3, [r0, #0]
 80021ce:	772a      	strb	r2, [r5, #28]
 80021d0:	83ef      	strh	r7, [r5, #30]
 80021d2:	24fa      	movs	r4, #250	@ 0xfa
 80021d4:	0064      	lsls	r4, r4, #1
 80021d6:	2043      	movs	r0, #67	@ 0x43
 80021d8:	7468      	strb	r0, [r5, #17]
 80021da:	e78f      	b.n	80020fc <__iar_annotation$$branch+0xe>
 80021dc:	4668      	mov	r0, sp
 80021de:	7b00      	ldrb	r0, [r0, #12]
 80021e0:	2811      	cmp	r0, #17
 80021e2:	d135      	bne.n	8002250 <__iar_annotation$$branch+0xf4>
 80021e4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021e6:	0bc2      	lsrs	r2, r0, #15
 80021e8:	d12c      	bne.n	8002244 <__iar_annotation$$branch+0xe8>
 80021ea:	2607      	movs	r6, #7
 80021ec:	0b02      	lsrs	r2, r0, #12
 80021ee:	4232      	tst	r2, r6
 80021f0:	d028      	beq.n	8002244 <__iar_annotation$$branch+0xe8>
 80021f2:	06c2      	lsls	r2, r0, #27
 80021f4:	0ed2      	lsrs	r2, r2, #27
 80021f6:	2a01      	cmp	r2, #1
 80021f8:	d124      	bne.n	8002244 <__iar_annotation$$branch+0xe8>
 80021fa:	2200      	movs	r2, #0
 80021fc:	4bc1      	ldr	r3, [pc, #772]	@ (8002504 <__iar_annotation$$branch+0x3a8>)
 80021fe:	18eb      	adds	r3, r5, r3
 8002200:	709a      	strb	r2, [r3, #2]
 8002202:	696a      	ldr	r2, [r5, #20]
 8002204:	4311      	orrs	r1, r2
 8002206:	6169      	str	r1, [r5, #20]
 8002208:	0600      	lsls	r0, r0, #24
 800220a:	0f81      	lsrs	r1, r0, #30
 800220c:	4668      	mov	r0, sp
 800220e:	7b40      	ldrb	r0, [r0, #13]
 8002210:	f7fe fcee 	bl	8000bf0 <PE_ExtRevisionInteroperability>
 8002214:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002216:	0b00      	lsrs	r0, r0, #12
 8002218:	4006      	ands	r6, r0
 800221a:	00b3      	lsls	r3, r6, #2
 800221c:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800221e:	1c82      	adds	r2, r0, #2
 8002220:	2104      	movs	r1, #4
 8002222:	7c28      	ldrb	r0, [r5, #16]
 8002224:	68ae      	ldr	r6, [r5, #8]
 8002226:	69b6      	ldr	r6, [r6, #24]
 8002228:	47b0      	blx	r6
 800222a:	2001      	movs	r0, #1
 800222c:	7728      	strb	r0, [r5, #28]
 800222e:	6868      	ldr	r0, [r5, #4]
 8002230:	6801      	ldr	r1, [r0, #0]
 8002232:	2210      	movs	r2, #16
 8002234:	4391      	bics	r1, r2
 8002236:	6001      	str	r1, [r0, #0]
 8002238:	2044      	movs	r0, #68	@ 0x44
 800223a:	7468      	strb	r0, [r5, #17]
 800223c:	4668      	mov	r0, sp
 800223e:	7b00      	ldrb	r0, [r0, #12]
 8002240:	2814      	cmp	r0, #20
 8002242:	d005      	beq.n	8002250 <__iar_annotation$$branch+0xf4>
 8002244:	2014      	movs	r0, #20
 8002246:	4669      	mov	r1, sp
 8002248:	7308      	strb	r0, [r1, #12]
 800224a:	0028      	movs	r0, r5
 800224c:	f7fe fb81 	bl	8000952 <PE_Clear_RxEvent>
 8002250:	8be8      	ldrh	r0, [r5, #30]
 8002252:	03a1      	lsls	r1, r4, #14
 8002254:	4288      	cmp	r0, r1
 8002256:	d102      	bne.n	800225e <__iar_annotation$$branch+0x102>
 8002258:	200f      	movs	r0, #15
 800225a:	7468      	strb	r0, [r5, #17]
 800225c:	2400      	movs	r4, #0
 800225e:	e74d      	b.n	80020fc <__iar_annotation$$branch+0xe>
 8002260:	466a      	mov	r2, sp
 8002262:	0029      	movs	r1, r5
 8002264:	3118      	adds	r1, #24
 8002266:	7c28      	ldrb	r0, [r5, #16]
 8002268:	68ab      	ldr	r3, [r5, #8]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4798      	blx	r3
 800226e:	6968      	ldr	r0, [r5, #20]
 8002270:	2118      	movs	r1, #24
 8002272:	4388      	bics	r0, r1
 8002274:	9900      	ldr	r1, [sp, #0]
 8002276:	00c9      	lsls	r1, r1, #3
 8002278:	2218      	movs	r2, #24
 800227a:	400a      	ands	r2, r1
 800227c:	4302      	orrs	r2, r0
 800227e:	616a      	str	r2, [r5, #20]
 8002280:	2045      	movs	r0, #69	@ 0x45
 8002282:	e7ea      	b.n	800225a <__iar_annotation$$branch+0xfe>
 8002284:	6968      	ldr	r0, [r5, #20]
 8002286:	0401      	lsls	r1, r0, #16
 8002288:	0fc9      	lsrs	r1, r1, #31
 800228a:	d001      	beq.n	8002290 <__iar_annotation$$branch+0x134>
 800228c:	2002      	movs	r0, #2
 800228e:	e000      	b.n	8002292 <__iar_annotation$$branch+0x136>
 8002290:	2000      	movs	r0, #0
 8002292:	9002      	str	r0, [sp, #8]
 8002294:	2046      	movs	r0, #70	@ 0x46
 8002296:	9001      	str	r0, [sp, #4]
 8002298:	2001      	movs	r0, #1
 800229a:	9000      	str	r0, [sp, #0]
 800229c:	002b      	movs	r3, r5
 800229e:	3318      	adds	r3, #24
 80022a0:	2202      	movs	r2, #2
 80022a2:	2100      	movs	r1, #0
 80022a4:	0028      	movs	r0, r5
 80022a6:	f7ff f95c 	bl	8001562 <PE_Send_DataMessage>
 80022aa:	2800      	cmp	r0, #0
 80022ac:	d105      	bne.n	80022ba <__iar_annotation$$branch+0x15e>
 80022ae:	6968      	ldr	r0, [r5, #20]
 80022b0:	4995      	ldr	r1, [pc, #596]	@ (8002508 <__iar_annotation$$branch+0x3ac>)
 80022b2:	4001      	ands	r1, r0
 80022b4:	6169      	str	r1, [r5, #20]
 80022b6:	83ee      	strh	r6, [r5, #30]
 80022b8:	241b      	movs	r4, #27
 80022ba:	e71f      	b.n	80020fc <__iar_annotation$$branch+0xe>
 80022bc:	4669      	mov	r1, sp
 80022be:	7b09      	ldrb	r1, [r1, #12]
 80022c0:	2911      	cmp	r1, #17
 80022c2:	d148      	bne.n	8002356 <__iar_annotation$$branch+0x1fa>
 80022c4:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 80022c6:	4201      	tst	r1, r0
 80022c8:	d145      	bne.n	8002356 <__iar_annotation$$branch+0x1fa>
 80022ca:	20fa      	movs	r0, #250	@ 0xfa
 80022cc:	0040      	lsls	r0, r0, #1
 80022ce:	261f      	movs	r6, #31
 80022d0:	221f      	movs	r2, #31
 80022d2:	400a      	ands	r2, r1
 80022d4:	1e92      	subs	r2, r2, #2
 80022d6:	2a01      	cmp	r2, #1
 80022d8:	d917      	bls.n	800230a <__iar_annotation$$branch+0x1ae>
 80022da:	1e92      	subs	r2, r2, #2
 80022dc:	d001      	beq.n	80022e2 <__iar_annotation$$branch+0x186>
 80022de:	3a08      	subs	r2, #8
 80022e0:	d125      	bne.n	800232e <__iar_annotation$$branch+0x1d2>
 80022e2:	686a      	ldr	r2, [r5, #4]
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	0552      	lsls	r2, r2, #21
 80022e8:	0f52      	lsrs	r2, r2, #29
 80022ea:	2a03      	cmp	r2, #3
 80022ec:	d004      	beq.n	80022f8 <__iar_annotation$$branch+0x19c>
 80022ee:	2143      	movs	r1, #67	@ 0x43
 80022f0:	7469      	strb	r1, [r5, #17]
 80022f2:	83ef      	strh	r7, [r5, #30]
 80022f4:	0004      	movs	r4, r0
 80022f6:	e014      	b.n	8002322 <__iar_annotation$$branch+0x1c6>
 80022f8:	4031      	ands	r1, r6
 80022fa:	290c      	cmp	r1, #12
 80022fc:	d101      	bne.n	8002302 <__iar_annotation$$branch+0x1a6>
 80022fe:	2049      	movs	r0, #73	@ 0x49
 8002300:	e000      	b.n	8002304 <__iar_annotation$$branch+0x1a8>
 8002302:	2003      	movs	r0, #3
 8002304:	7468      	strb	r0, [r5, #17]
 8002306:	2400      	movs	r4, #0
 8002308:	e00b      	b.n	8002322 <__iar_annotation$$branch+0x1c6>
 800230a:	83ef      	strh	r7, [r5, #30]
 800230c:	0004      	movs	r4, r0
 800230e:	2104      	movs	r1, #4
 8002310:	0028      	movs	r0, r5
 8002312:	f7ff f846 	bl	80013a2 <PE_SetPowerNegotiation>
 8002316:	2047      	movs	r0, #71	@ 0x47
 8002318:	7468      	strb	r0, [r5, #17]
 800231a:	4668      	mov	r0, sp
 800231c:	7b00      	ldrb	r0, [r0, #12]
 800231e:	2814      	cmp	r0, #20
 8002320:	d005      	beq.n	800232e <__iar_annotation$$branch+0x1d2>
 8002322:	2014      	movs	r0, #20
 8002324:	4669      	mov	r1, sp
 8002326:	7308      	strb	r0, [r1, #12]
 8002328:	0028      	movs	r0, r5
 800232a:	f7fe fb12 	bl	8000952 <PE_Clear_RxEvent>
 800232e:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002330:	4006      	ands	r6, r0
 8002332:	2e02      	cmp	r6, #2
 8002334:	d009      	beq.n	800234a <__iar_annotation$$branch+0x1ee>
 8002336:	2e03      	cmp	r6, #3
 8002338:	d009      	beq.n	800234e <__iar_annotation$$branch+0x1f2>
 800233a:	2e04      	cmp	r6, #4
 800233c:	d003      	beq.n	8002346 <__iar_annotation$$branch+0x1ea>
 800233e:	2e0c      	cmp	r6, #12
 8002340:	d109      	bne.n	8002356 <__iar_annotation$$branch+0x1fa>
 8002342:	2103      	movs	r1, #3
 8002344:	e004      	b.n	8002350 <__iar_annotation$$branch+0x1f4>
 8002346:	2102      	movs	r1, #2
 8002348:	e002      	b.n	8002350 <__iar_annotation$$branch+0x1f4>
 800234a:	2104      	movs	r1, #4
 800234c:	e000      	b.n	8002350 <__iar_annotation$$branch+0x1f4>
 800234e:	2101      	movs	r1, #1
 8002350:	7c28      	ldrb	r0, [r5, #16]
 8002352:	f7fe f893 	bl	800047c <USBPD_PE_Notification>
 8002356:	8be8      	ldrh	r0, [r5, #30]
 8002358:	2180      	movs	r1, #128	@ 0x80
 800235a:	0209      	lsls	r1, r1, #8
 800235c:	4288      	cmp	r0, r1
 800235e:	d1ac      	bne.n	80022ba <__iar_annotation$$branch+0x15e>
 8002360:	e77a      	b.n	8002258 <__iar_annotation$$branch+0xfc>
 8002362:	4668      	mov	r0, sp
 8002364:	7b00      	ldrb	r0, [r0, #12]
 8002366:	2811      	cmp	r0, #17
 8002368:	d1f5      	bne.n	8002356 <__iar_annotation$$branch+0x1fa>
 800236a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800236c:	499f      	ldr	r1, [pc, #636]	@ (80025ec <__iar_annotation$$branch+0x490>)
 800236e:	4001      	ands	r1, r0
 8002370:	2906      	cmp	r1, #6
 8002372:	d1f0      	bne.n	8002356 <__iar_annotation$$branch+0x1fa>
 8002374:	2014      	movs	r0, #20
 8002376:	4669      	mov	r1, sp
 8002378:	7308      	strb	r0, [r1, #12]
 800237a:	0028      	movs	r0, r5
 800237c:	f7fe fae9 	bl	8000952 <PE_Clear_RxEvent>
 8002380:	2103      	movs	r1, #3
 8002382:	0028      	movs	r0, r5
 8002384:	f7ff f80d 	bl	80013a2 <PE_SetPowerNegotiation>
 8002388:	2110      	movs	r1, #16
 800238a:	7c28      	ldrb	r0, [r5, #16]
 800238c:	f7fe f876 	bl	800047c <USBPD_PE_Notification>
 8002390:	6868      	ldr	r0, [r5, #4]
 8002392:	6800      	ldr	r0, [r0, #0]
 8002394:	0401      	lsls	r1, r0, #16
 8002396:	0fc9      	lsrs	r1, r1, #31
 8002398:	d002      	beq.n	80023a0 <__iar_annotation$$branch+0x244>
 800239a:	6828      	ldr	r0, [r5, #0]
 800239c:	6801      	ldr	r1, [r0, #0]
 800239e:	e000      	b.n	80023a2 <__iar_annotation$$branch+0x246>
 80023a0:	2101      	movs	r1, #1
 80023a2:	4668      	mov	r0, sp
 80023a4:	7b40      	ldrb	r0, [r0, #13]
 80023a6:	f003 f9fb 	bl	80057a0 <USBPD_PRL_SOPCapability>
 80023aa:	2000      	movs	r0, #0
 80023ac:	84a8      	strh	r0, [r5, #36]	@ 0x24
 80023ae:	2003      	movs	r0, #3
 80023b0:	6969      	ldr	r1, [r5, #20]
 80023b2:	08c9      	lsrs	r1, r1, #3
 80023b4:	4001      	ands	r1, r0
 80023b6:	2903      	cmp	r1, #3
 80023b8:	d101      	bne.n	80023be <__iar_annotation$$branch+0x262>
 80023ba:	498d      	ldr	r1, [pc, #564]	@ (80025f0 <__iar_annotation$$branch+0x494>)
 80023bc:	84a9      	strh	r1, [r5, #36]	@ 0x24
 80023be:	7468      	strb	r0, [r5, #17]
 80023c0:	2400      	movs	r4, #0
 80023c2:	e7c8      	b.n	8002356 <__iar_annotation$$branch+0x1fa>
 80023c4:	a903      	add	r1, sp, #12
 80023c6:	0028      	movs	r0, r5
 80023c8:	f001 fbac 	bl	8003b24 <PE_StateMachine_VDMCable>
 80023cc:	e695      	b.n	80020fa <__iar_annotation$$branch+0xc>
 80023ce:	2601      	movs	r6, #1
 80023d0:	6868      	ldr	r0, [r5, #4]
 80023d2:	6800      	ldr	r0, [r0, #0]
 80023d4:	0bc0      	lsrs	r0, r0, #15
 80023d6:	4030      	ands	r0, r6
 80023d8:	d006      	beq.n	80023e8 <__iar_annotation$$branch+0x28c>
 80023da:	68a8      	ldr	r0, [r5, #8]
 80023dc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80023de:	2a00      	cmp	r2, #0
 80023e0:	d002      	beq.n	80023e8 <__iar_annotation$$branch+0x28c>
 80023e2:	2100      	movs	r1, #0
 80023e4:	7c28      	ldrb	r0, [r5, #16]
 80023e6:	4790      	blx	r2
 80023e8:	6868      	ldr	r0, [r5, #4]
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4391      	bics	r1, r2
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	2101      	movs	r1, #1
 80023f4:	0028      	movs	r0, r5
 80023f6:	f7fe ffd4 	bl	80013a2 <PE_SetPowerNegotiation>
 80023fa:	4842      	ldr	r0, [pc, #264]	@ (8002504 <__iar_annotation$$branch+0x3a8>)
 80023fc:	1829      	adds	r1, r5, r0
 80023fe:	7888      	ldrb	r0, [r1, #2]
 8002400:	2803      	cmp	r0, #3
 8002402:	d309      	bcc.n	8002418 <__iar_annotation$$branch+0x2bc>
 8002404:	6968      	ldr	r0, [r5, #20]
 8002406:	0880      	lsrs	r0, r0, #2
 8002408:	4006      	ands	r6, r0
 800240a:	d003      	beq.n	8002414 <__iar_annotation$$branch+0x2b8>
 800240c:	68a8      	ldr	r0, [r5, #8]
 800240e:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002410:	2800      	cmp	r0, #0
 8002412:	d171      	bne.n	80024f8 <__iar_annotation$$branch+0x39c>
 8002414:	2000      	movs	r0, #0
 8002416:	e6df      	b.n	80021d8 <__iar_annotation$$branch+0x7c>
 8002418:	1c40      	adds	r0, r0, #1
 800241a:	7088      	strb	r0, [r1, #2]
 800241c:	2105      	movs	r1, #5
 800241e:	0028      	movs	r0, r5
 8002420:	f7fe fa32 	bl	8000888 <PE_Send_RESET>
 8002424:	4873      	ldr	r0, [pc, #460]	@ (80025f4 <__iar_annotation$$branch+0x498>)
 8002426:	83e8      	strh	r0, [r5, #30]
 8002428:	2201      	movs	r2, #1
 800242a:	2101      	movs	r1, #1
 800242c:	0028      	movs	r0, r5
 800242e:	f7fe ffaf 	bl	8001390 <PE_CallHardResetCallback>
 8002432:	209b      	movs	r0, #155	@ 0x9b
 8002434:	e711      	b.n	800225a <__iar_annotation$$branch+0xfe>
 8002436:	6868      	ldr	r0, [r5, #4]
 8002438:	6800      	ldr	r0, [r0, #0]
 800243a:	0401      	lsls	r1, r0, #16
 800243c:	0fc9      	lsrs	r1, r1, #31
 800243e:	d006      	beq.n	800244e <__iar_annotation$$branch+0x2f2>
 8002440:	68a8      	ldr	r0, [r5, #8]
 8002442:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002444:	2a00      	cmp	r2, #0
 8002446:	d002      	beq.n	800244e <__iar_annotation$$branch+0x2f2>
 8002448:	2100      	movs	r1, #0
 800244a:	7c28      	ldrb	r0, [r5, #16]
 800244c:	4790      	blx	r2
 800244e:	2200      	movs	r2, #0
 8002450:	2101      	movs	r1, #1
 8002452:	0028      	movs	r0, r5
 8002454:	f7fe ff9c 	bl	8001390 <PE_CallHardResetCallback>
 8002458:	4866      	ldr	r0, [pc, #408]	@ (80025f4 <__iar_annotation$$branch+0x498>)
 800245a:	83e8      	strh	r0, [r5, #30]
 800245c:	e7e9      	b.n	8002432 <__iar_annotation$$branch+0x2d6>
 800245e:	2100      	movs	r1, #0
 8002460:	4668      	mov	r0, sp
 8002462:	7b40      	ldrb	r0, [r0, #13]
 8002464:	68aa      	ldr	r2, [r5, #8]
 8002466:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002468:	4790      	blx	r2
 800246a:	2801      	cmp	r0, #1
 800246c:	d10d      	bne.n	800248a <__iar_annotation$$branch+0x32e>
 800246e:	4862      	ldr	r0, [pc, #392]	@ (80025f8 <__iar_annotation$$branch+0x49c>)
 8002470:	83e8      	strh	r0, [r5, #30]
 8002472:	2169      	movs	r1, #105	@ 0x69
 8002474:	4668      	mov	r0, sp
 8002476:	7b40      	ldrb	r0, [r0, #13]
 8002478:	f7fe f800 	bl	800047c <USBPD_PE_Notification>
 800247c:	2040      	movs	r0, #64	@ 0x40
 800247e:	7468      	strb	r0, [r5, #17]
 8002480:	2400      	movs	r4, #0
 8002482:	2113      	movs	r1, #19
 8002484:	7c28      	ldrb	r0, [r5, #16]
 8002486:	f7fd fff9 	bl	800047c <USBPD_PE_Notification>
 800248a:	8be8      	ldrh	r0, [r5, #30]
 800248c:	2180      	movs	r1, #128	@ 0x80
 800248e:	0209      	lsls	r1, r1, #8
 8002490:	4288      	cmp	r0, r1
 8002492:	d135      	bne.n	8002500 <__iar_annotation$$branch+0x3a4>
 8002494:	e01e      	b.n	80024d4 <__iar_annotation$$branch+0x378>
 8002496:	2101      	movs	r1, #1
 8002498:	4668      	mov	r0, sp
 800249a:	7b40      	ldrb	r0, [r0, #13]
 800249c:	68aa      	ldr	r2, [r5, #8]
 800249e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80024a0:	4790      	blx	r2
 80024a2:	2801      	cmp	r0, #1
 80024a4:	d111      	bne.n	80024ca <__iar_annotation$$branch+0x36e>
 80024a6:	0028      	movs	r0, r5
 80024a8:	f7fe fb01 	bl	8000aae <PE_Reset_HardReset>
 80024ac:	2205      	movs	r2, #5
 80024ae:	2100      	movs	r1, #0
 80024b0:	0028      	movs	r0, r5
 80024b2:	f7fe ff6d 	bl	8001390 <PE_CallHardResetCallback>
 80024b6:	2168      	movs	r1, #104	@ 0x68
 80024b8:	4668      	mov	r0, sp
 80024ba:	7b40      	ldrb	r0, [r0, #13]
 80024bc:	f7fd ffde 	bl	800047c <USBPD_PE_Notification>
 80024c0:	83ef      	strh	r7, [r5, #30]
 80024c2:	24fa      	movs	r4, #250	@ 0xfa
 80024c4:	0064      	lsls	r4, r4, #1
 80024c6:	2043      	movs	r0, #67	@ 0x43
 80024c8:	7468      	strb	r0, [r5, #17]
 80024ca:	8be8      	ldrh	r0, [r5, #30]
 80024cc:	2180      	movs	r1, #128	@ 0x80
 80024ce:	0209      	lsls	r1, r1, #8
 80024d0:	4288      	cmp	r0, r1
 80024d2:	d115      	bne.n	8002500 <__iar_annotation$$branch+0x3a4>
 80024d4:	2206      	movs	r2, #6
 80024d6:	2100      	movs	r1, #0
 80024d8:	0028      	movs	r0, r5
 80024da:	f7fe ff59 	bl	8001390 <PE_CallHardResetCallback>
 80024de:	4809      	ldr	r0, [pc, #36]	@ (8002504 <__iar_annotation$$branch+0x3a8>)
 80024e0:	1828      	adds	r0, r5, r0
 80024e2:	7880      	ldrb	r0, [r0, #2]
 80024e4:	2803      	cmp	r0, #3
 80024e6:	d200      	bcs.n	80024ea <__iar_annotation$$branch+0x38e>
 80024e8:	e6b6      	b.n	8002258 <__iar_annotation$$branch+0xfc>
 80024ea:	6968      	ldr	r0, [r5, #20]
 80024ec:	0741      	lsls	r1, r0, #29
 80024ee:	0fc9      	lsrs	r1, r1, #31
 80024f0:	d004      	beq.n	80024fc <__iar_annotation$$branch+0x3a0>
 80024f2:	68a8      	ldr	r0, [r5, #8]
 80024f4:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d000      	beq.n	80024fc <__iar_annotation$$branch+0x3a0>
 80024fa:	e0fa      	b.n	80026f2 <__iar_annotation$$branch+0x596>
 80024fc:	2400      	movs	r4, #0
 80024fe:	746c      	strb	r4, [r5, #17]
 8002500:	e5fc      	b.n	80020fc <__iar_annotation$$branch+0xe>
 8002502:	bf00      	nop
 8002504:	0000025e 	.word	0x0000025e
 8002508:	ffff7fff 	.word	0xffff7fff
 800250c:	2000      	movs	r0, #0
 800250e:	9000      	str	r0, [sp, #0]
 8002510:	2303      	movs	r3, #3
 8002512:	2203      	movs	r2, #3
 8002514:	2100      	movs	r1, #0
 8002516:	0028      	movs	r0, r5
 8002518:	f7fe fff8 	bl	800150c <PE_Send_CtrlMessage>
 800251c:	2800      	cmp	r0, #0
 800251e:	d1ef      	bne.n	8002500 <__iar_annotation$$branch+0x3a4>
 8002520:	2001      	movs	r0, #1
 8002522:	7728      	strb	r0, [r5, #28]
 8002524:	e654      	b.n	80021d0 <__iar_annotation$$branch+0x74>
 8002526:	6868      	ldr	r0, [r5, #4]
 8002528:	6800      	ldr	r0, [r0, #0]
 800252a:	0540      	lsls	r0, r0, #21
 800252c:	0f40      	lsrs	r0, r0, #29
 800252e:	2804      	cmp	r0, #4
 8002530:	d100      	bne.n	8002534 <__iar_annotation$$branch+0x3d8>
 8002532:	e691      	b.n	8002258 <__iar_annotation$$branch+0xfc>
 8002534:	2000      	movs	r0, #0
 8002536:	9000      	str	r0, [sp, #0]
 8002538:	2350      	movs	r3, #80	@ 0x50
 800253a:	220d      	movs	r2, #13
 800253c:	2031      	movs	r0, #49	@ 0x31
 800253e:	5c29      	ldrb	r1, [r5, r0]
 8002540:	0028      	movs	r0, r5
 8002542:	f7fe ffe3 	bl	800150c <PE_Send_CtrlMessage>
 8002546:	2800      	cmp	r0, #0
 8002548:	d107      	bne.n	800255a <__iar_annotation$$branch+0x3fe>
 800254a:	2003      	movs	r0, #3
 800254c:	7728      	strb	r0, [r5, #28]
 800254e:	83ee      	strh	r6, [r5, #30]
 8002550:	241b      	movs	r4, #27
 8002552:	2130      	movs	r1, #48	@ 0x30
 8002554:	7c28      	ldrb	r0, [r5, #16]
 8002556:	f7fd ff91 	bl	800047c <USBPD_PE_Notification>
 800255a:	e5cf      	b.n	80020fc <__iar_annotation$$branch+0xe>
 800255c:	4668      	mov	r0, sp
 800255e:	7b00      	ldrb	r0, [r0, #12]
 8002560:	2814      	cmp	r0, #20
 8002562:	d017      	beq.n	8002594 <__iar_annotation$$branch+0x438>
 8002564:	2030      	movs	r0, #48	@ 0x30
 8002566:	5c28      	ldrb	r0, [r5, r0]
 8002568:	2131      	movs	r1, #49	@ 0x31
 800256a:	5c69      	ldrb	r1, [r5, r1]
 800256c:	4288      	cmp	r0, r1
 800256e:	d111      	bne.n	8002594 <__iar_annotation$$branch+0x438>
 8002570:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002572:	491e      	ldr	r1, [pc, #120]	@ (80025ec <__iar_annotation$$branch+0x490>)
 8002574:	4001      	ands	r1, r0
 8002576:	2903      	cmp	r1, #3
 8002578:	d10c      	bne.n	8002594 <__iar_annotation$$branch+0x438>
 800257a:	2001      	movs	r0, #1
 800257c:	7728      	strb	r0, [r5, #28]
 800257e:	83ef      	strh	r7, [r5, #30]
 8002580:	24fa      	movs	r4, #250	@ 0xfa
 8002582:	0064      	lsls	r4, r4, #1
 8002584:	2043      	movs	r0, #67	@ 0x43
 8002586:	7468      	strb	r0, [r5, #17]
 8002588:	2014      	movs	r0, #20
 800258a:	4669      	mov	r1, sp
 800258c:	7308      	strb	r0, [r1, #12]
 800258e:	0028      	movs	r0, r5
 8002590:	f7fe f9df 	bl	8000952 <PE_Clear_RxEvent>
 8002594:	e6df      	b.n	8002356 <__iar_annotation$$branch+0x1fa>
 8002596:	9400      	str	r4, [sp, #0]
 8002598:	2343      	movs	r3, #67	@ 0x43
 800259a:	2207      	movs	r2, #7
 800259c:	2100      	movs	r1, #0
 800259e:	0028      	movs	r0, r5
 80025a0:	f7fe ffb4 	bl	800150c <PE_Send_CtrlMessage>
 80025a4:	2800      	cmp	r0, #0
 80025a6:	d11f      	bne.n	80025e8 <__iar_annotation$$branch+0x48c>
 80025a8:	2006      	movs	r0, #6
 80025aa:	7728      	strb	r0, [r5, #28]
 80025ac:	83ee      	strh	r6, [r5, #30]
 80025ae:	241b      	movs	r4, #27
 80025b0:	210b      	movs	r1, #11
 80025b2:	e7cf      	b.n	8002554 <__iar_annotation$$branch+0x3f8>
 80025b4:	4668      	mov	r0, sp
 80025b6:	7b00      	ldrb	r0, [r0, #12]
 80025b8:	2811      	cmp	r0, #17
 80025ba:	d115      	bne.n	80025e8 <__iar_annotation$$branch+0x48c>
 80025bc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025be:	490b      	ldr	r1, [pc, #44]	@ (80025ec <__iar_annotation$$branch+0x490>)
 80025c0:	4001      	ands	r1, r0
 80025c2:	2906      	cmp	r1, #6
 80025c4:	d110      	bne.n	80025e8 <__iar_annotation$$branch+0x48c>
 80025c6:	212c      	movs	r1, #44	@ 0x2c
 80025c8:	7c28      	ldrb	r0, [r5, #16]
 80025ca:	f7fd ff57 	bl	800047c <USBPD_PE_Notification>
 80025ce:	2003      	movs	r0, #3
 80025d0:	7468      	strb	r0, [r5, #17]
 80025d2:	2400      	movs	r4, #0
 80025d4:	4668      	mov	r0, sp
 80025d6:	7b00      	ldrb	r0, [r0, #12]
 80025d8:	2814      	cmp	r0, #20
 80025da:	d005      	beq.n	80025e8 <__iar_annotation$$branch+0x48c>
 80025dc:	2014      	movs	r0, #20
 80025de:	4669      	mov	r1, sp
 80025e0:	7308      	strb	r0, [r1, #12]
 80025e2:	0028      	movs	r0, r5
 80025e4:	f7fe f9b5 	bl	8000952 <PE_Clear_RxEvent>
 80025e8:	e588      	b.n	80020fc <__iar_annotation$$branch+0xe>
 80025ea:	bf00      	nop
 80025ec:	0000f01f 	.word	0x0000f01f
 80025f0:	0000a328 	.word	0x0000a328
 80025f4:	000083e8 	.word	0x000083e8
 80025f8:	000088e3 	.word	0x000088e3
 80025fc:	2000      	movs	r0, #0
 80025fe:	9000      	str	r0, [sp, #0]
 8002600:	2303      	movs	r3, #3
 8002602:	2204      	movs	r2, #4
 8002604:	2100      	movs	r1, #0
 8002606:	0028      	movs	r0, r5
 8002608:	f7fe ff80 	bl	800150c <PE_Send_CtrlMessage>
 800260c:	e576      	b.n	80020fc <__iar_annotation$$branch+0xe>
 800260e:	4668      	mov	r0, sp
 8002610:	7800      	ldrb	r0, [r0, #0]
 8002612:	2804      	cmp	r0, #4
 8002614:	d006      	beq.n	8002624 <__iar_annotation$$branch+0x4c8>
 8002616:	2000      	movs	r0, #0
 8002618:	7728      	strb	r0, [r5, #28]
 800261a:	7469      	strb	r1, [r5, #17]
 800261c:	2120      	movs	r1, #32
 800261e:	7c28      	ldrb	r0, [r5, #16]
 8002620:	f7fd ff2c 	bl	800047c <USBPD_PE_Notification>
 8002624:	a903      	add	r1, sp, #12
 8002626:	0028      	movs	r0, r5
 8002628:	f000 fa1a 	bl	8002a60 <PE_StateMachine_SNK_ReadyWait>
 800262c:	e565      	b.n	80020fa <__iar_annotation$$branch+0xc>
 800262e:	68a8      	ldr	r0, [r5, #8]
 8002630:	6881      	ldr	r1, [r0, #8]
 8002632:	2900      	cmp	r1, #0
 8002634:	d02e      	beq.n	8002694 <__iar_annotation$$branch+0x538>
 8002636:	4668      	mov	r0, sp
 8002638:	7b40      	ldrb	r0, [r0, #13]
 800263a:	4788      	blx	r1
 800263c:	280a      	cmp	r0, #10
 800263e:	d002      	beq.n	8002646 <__iar_annotation$$branch+0x4ea>
 8002640:	280d      	cmp	r0, #13
 8002642:	d022      	beq.n	800268a <__iar_annotation$$branch+0x52e>
 8002644:	e026      	b.n	8002694 <__iar_annotation$$branch+0x538>
 8002646:	2201      	movs	r2, #1
 8002648:	2100      	movs	r1, #0
 800264a:	7c28      	ldrb	r0, [r5, #16]
 800264c:	68ab      	ldr	r3, [r5, #8]
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	4798      	blx	r3
 8002652:	2000      	movs	r0, #0
 8002654:	9000      	str	r0, [sp, #0]
 8002656:	2359      	movs	r3, #89	@ 0x59
 8002658:	2203      	movs	r2, #3
 800265a:	2100      	movs	r1, #0
 800265c:	0028      	movs	r0, r5
 800265e:	f7fe ff55 	bl	800150c <PE_Send_CtrlMessage>
 8002662:	2800      	cmp	r0, #0
 8002664:	d110      	bne.n	8002688 <__iar_annotation$$branch+0x52c>
 8002666:	2008      	movs	r0, #8
 8002668:	7728      	strb	r0, [r5, #28]
 800266a:	6868      	ldr	r0, [r5, #4]
 800266c:	6801      	ldr	r1, [r0, #0]
 800266e:	2210      	movs	r2, #16
 8002670:	430a      	orrs	r2, r1
 8002672:	6002      	str	r2, [r0, #0]
 8002674:	2206      	movs	r2, #6
 8002676:	2100      	movs	r1, #0
 8002678:	7c28      	ldrb	r0, [r5, #16]
 800267a:	68ab      	ldr	r3, [r5, #8]
 800267c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267e:	4798      	blx	r3
 8002680:	48b0      	ldr	r0, [pc, #704]	@ (8002944 <__iar_annotation$$branch+0x7e8>)
 8002682:	83e8      	strh	r0, [r5, #30]
 8002684:	24e1      	movs	r4, #225	@ 0xe1
 8002686:	00a4      	lsls	r4, r4, #2
 8002688:	e538      	b.n	80020fc <__iar_annotation$$branch+0xe>
 800268a:	2000      	movs	r0, #0
 800268c:	9000      	str	r0, [sp, #0]
 800268e:	2303      	movs	r3, #3
 8002690:	220c      	movs	r2, #12
 8002692:	e7b7      	b.n	8002604 <__iar_annotation$$branch+0x4a8>
 8002694:	202a      	movs	r0, #42	@ 0x2a
 8002696:	e5e0      	b.n	800225a <__iar_annotation$$branch+0xfe>
 8002698:	4668      	mov	r0, sp
 800269a:	7b00      	ldrb	r0, [r0, #12]
 800269c:	2811      	cmp	r0, #17
 800269e:	d119      	bne.n	80026d4 <__iar_annotation$$branch+0x578>
 80026a0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80026a2:	49c1      	ldr	r1, [pc, #772]	@ (80029a8 <__iar_annotation$$branch+0x84c>)
 80026a4:	4001      	ands	r1, r0
 80026a6:	2906      	cmp	r1, #6
 80026a8:	d114      	bne.n	80026d4 <__iar_annotation$$branch+0x578>
 80026aa:	7f28      	ldrb	r0, [r5, #28]
 80026ac:	2809      	cmp	r0, #9
 80026ae:	d005      	beq.n	80026bc <__iar_annotation$$branch+0x560>
 80026b0:	2209      	movs	r2, #9
 80026b2:	2100      	movs	r1, #0
 80026b4:	7c28      	ldrb	r0, [r5, #16]
 80026b6:	68ab      	ldr	r3, [r5, #8]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	4798      	blx	r3
 80026bc:	2053      	movs	r0, #83	@ 0x53
 80026be:	7468      	strb	r0, [r5, #17]
 80026c0:	4668      	mov	r0, sp
 80026c2:	7b00      	ldrb	r0, [r0, #12]
 80026c4:	2814      	cmp	r0, #20
 80026c6:	d005      	beq.n	80026d4 <__iar_annotation$$branch+0x578>
 80026c8:	2014      	movs	r0, #20
 80026ca:	4669      	mov	r1, sp
 80026cc:	7308      	strb	r0, [r1, #12]
 80026ce:	0028      	movs	r0, r5
 80026d0:	f7fe f93f 	bl	8000952 <PE_Clear_RxEvent>
 80026d4:	8be8      	ldrh	r0, [r5, #30]
 80026d6:	03a1      	lsls	r1, r4, #14
 80026d8:	4288      	cmp	r0, r1
 80026da:	d1d5      	bne.n	8002688 <__iar_annotation$$branch+0x52c>
 80026dc:	220f      	movs	r2, #15
 80026de:	2100      	movs	r1, #0
 80026e0:	7c28      	ldrb	r0, [r5, #16]
 80026e2:	68ab      	ldr	r3, [r5, #8]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	4798      	blx	r3
 80026e8:	68a8      	ldr	r0, [r5, #8]
 80026ea:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80026ec:	2800      	cmp	r0, #0
 80026ee:	d100      	bne.n	80026f2 <__iar_annotation$$branch+0x596>
 80026f0:	e5b2      	b.n	8002258 <__iar_annotation$$branch+0xfc>
 80026f2:	2092      	movs	r0, #146	@ 0x92
 80026f4:	e5b1      	b.n	800225a <__iar_annotation$$branch+0xfe>
 80026f6:	0028      	movs	r0, r5
 80026f8:	f7fe fe53 	bl	80013a2 <PE_SetPowerNegotiation>
 80026fc:	220a      	movs	r2, #10
 80026fe:	2100      	movs	r1, #0
 8002700:	7c28      	ldrb	r0, [r5, #16]
 8002702:	68ab      	ldr	r3, [r5, #8]
 8002704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002706:	4798      	blx	r3
 8002708:	6868      	ldr	r0, [r5, #4]
 800270a:	7800      	ldrb	r0, [r0, #0]
 800270c:	0780      	lsls	r0, r0, #30
 800270e:	0f80      	lsrs	r0, r0, #30
 8002710:	2802      	cmp	r0, #2
 8002712:	d102      	bne.n	800271a <__iar_annotation$$branch+0x5be>
 8002714:	7c28      	ldrb	r0, [r5, #16]
 8002716:	f003 f820 	bl	800575a <USBPD_PRL_SRCSetSinkNG>
 800271a:	2101      	movs	r1, #1
 800271c:	0028      	movs	r0, r5
 800271e:	f7fe f8d3 	bl	80008c8 <PE_ChangePowerRole>
 8002722:	7f28      	ldrb	r0, [r5, #28]
 8002724:	2809      	cmp	r0, #9
 8002726:	d005      	beq.n	8002734 <__iar_annotation$$branch+0x5d8>
 8002728:	220b      	movs	r2, #11
 800272a:	2101      	movs	r1, #1
 800272c:	7c28      	ldrb	r0, [r5, #16]
 800272e:	68ab      	ldr	r3, [r5, #8]
 8002730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002732:	4798      	blx	r3
 8002734:	2000      	movs	r0, #0
 8002736:	9000      	str	r0, [sp, #0]
 8002738:	235b      	movs	r3, #91	@ 0x5b
 800273a:	2206      	movs	r2, #6
 800273c:	2100      	movs	r1, #0
 800273e:	0028      	movs	r0, r5
 8002740:	f7fe fee4 	bl	800150c <PE_Send_CtrlMessage>
 8002744:	2800      	cmp	r0, #0
 8002746:	d108      	bne.n	800275a <__iar_annotation$$branch+0x5fe>
 8002748:	220c      	movs	r2, #12
 800274a:	2100      	movs	r1, #0
 800274c:	7c28      	ldrb	r0, [r5, #16]
 800274e:	68ab      	ldr	r3, [r5, #8]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	4798      	blx	r3
 8002754:	48c1      	ldr	r0, [pc, #772]	@ (8002a5c <.text_3>)
 8002756:	83e8      	strh	r0, [r5, #30]
 8002758:	2414      	movs	r4, #20
 800275a:	7c68      	ldrb	r0, [r5, #17]
 800275c:	285b      	cmp	r0, #91	@ 0x5b
 800275e:	d00f      	beq.n	8002780 <__iar_annotation$$branch+0x624>
 8002760:	2100      	movs	r1, #0
 8002762:	0028      	movs	r0, r5
 8002764:	f7fe f8b0 	bl	80008c8 <PE_ChangePowerRole>
 8002768:	2206      	movs	r2, #6
 800276a:	2101      	movs	r1, #1
 800276c:	7c28      	ldrb	r0, [r5, #16]
 800276e:	68ab      	ldr	r3, [r5, #8]
 8002770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002772:	4798      	blx	r3
 8002774:	2207      	movs	r2, #7
 8002776:	2100      	movs	r1, #0
 8002778:	7c28      	ldrb	r0, [r5, #16]
 800277a:	68ab      	ldr	r3, [r5, #8]
 800277c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277e:	4798      	blx	r3
 8002780:	e4bc      	b.n	80020fc <__iar_annotation$$branch+0xe>
 8002782:	9400      	str	r4, [sp, #0]
 8002784:	2358      	movs	r3, #88	@ 0x58
 8002786:	220a      	movs	r2, #10
 8002788:	2100      	movs	r1, #0
 800278a:	0028      	movs	r0, r5
 800278c:	f7fe febe 	bl	800150c <PE_Send_CtrlMessage>
 8002790:	2800      	cmp	r0, #0
 8002792:	d105      	bne.n	80027a0 <__iar_annotation$$branch+0x644>
 8002794:	2008      	movs	r0, #8
 8002796:	7728      	strb	r0, [r5, #28]
 8002798:	83ee      	strh	r6, [r5, #30]
 800279a:	241b      	movs	r4, #27
 800279c:	2202      	movs	r2, #2
 800279e:	e7ea      	b.n	8002776 <__iar_annotation$$branch+0x61a>
 80027a0:	220f      	movs	r2, #15
 80027a2:	e7e8      	b.n	8002776 <__iar_annotation$$branch+0x61a>
 80027a4:	4669      	mov	r1, sp
 80027a6:	7b09      	ldrb	r1, [r1, #12]
 80027a8:	2911      	cmp	r1, #17
 80027aa:	d10c      	bne.n	80027c6 <__iar_annotation$$branch+0x66a>
 80027ac:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 80027ae:	4201      	tst	r1, r0
 80027b0:	d109      	bne.n	80027c6 <__iar_annotation$$branch+0x66a>
 80027b2:	06c8      	lsls	r0, r1, #27
 80027b4:	0ec0      	lsrs	r0, r0, #27
 80027b6:	2803      	cmp	r0, #3
 80027b8:	d006      	beq.n	80027c8 <__iar_annotation$$branch+0x66c>
 80027ba:	2804      	cmp	r0, #4
 80027bc:	d02d      	beq.n	800281a <__iar_annotation$$branch+0x6be>
 80027be:	280c      	cmp	r0, #12
 80027c0:	d029      	beq.n	8002816 <__iar_annotation$$branch+0x6ba>
 80027c2:	2810      	cmp	r0, #16
 80027c4:	d032      	beq.n	800282c <__iar_annotation$$branch+0x6d0>
 80027c6:	e0a5      	b.n	8002914 <__iar_annotation$$branch+0x7b8>
 80027c8:	6868      	ldr	r0, [r5, #4]
 80027ca:	6801      	ldr	r1, [r0, #0]
 80027cc:	2210      	movs	r2, #16
 80027ce:	430a      	orrs	r2, r1
 80027d0:	6002      	str	r2, [r0, #0]
 80027d2:	485c      	ldr	r0, [pc, #368]	@ (8002944 <__iar_annotation$$branch+0x7e8>)
 80027d4:	83e8      	strh	r0, [r5, #30]
 80027d6:	24e1      	movs	r4, #225	@ 0xe1
 80027d8:	00a4      	lsls	r4, r4, #2
 80027da:	7f28      	ldrb	r0, [r5, #28]
 80027dc:	2809      	cmp	r0, #9
 80027de:	d005      	beq.n	80027ec <__iar_annotation$$branch+0x690>
 80027e0:	2206      	movs	r2, #6
 80027e2:	2100      	movs	r1, #0
 80027e4:	7c28      	ldrb	r0, [r5, #16]
 80027e6:	68ab      	ldr	r3, [r5, #8]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ea:	4798      	blx	r3
 80027ec:	2104      	movs	r1, #4
 80027ee:	0028      	movs	r0, r5
 80027f0:	f7fe fdd7 	bl	80013a2 <PE_SetPowerNegotiation>
 80027f4:	213a      	movs	r1, #58	@ 0x3a
 80027f6:	7c28      	ldrb	r0, [r5, #16]
 80027f8:	f7fd fe40 	bl	800047c <USBPD_PE_Notification>
 80027fc:	4668      	mov	r0, sp
 80027fe:	7b00      	ldrb	r0, [r0, #12]
 8002800:	2814      	cmp	r0, #20
 8002802:	d005      	beq.n	8002810 <__iar_annotation$$branch+0x6b4>
 8002804:	2014      	movs	r0, #20
 8002806:	4669      	mov	r1, sp
 8002808:	7308      	strb	r0, [r1, #12]
 800280a:	0028      	movs	r0, r5
 800280c:	f7fe f8a1 	bl	8000952 <PE_Clear_RxEvent>
 8002810:	2059      	movs	r0, #89	@ 0x59
 8002812:	7468      	strb	r0, [r5, #17]
 8002814:	e07e      	b.n	8002914 <__iar_annotation$$branch+0x7b8>
 8002816:	213b      	movs	r1, #59	@ 0x3b
 8002818:	e000      	b.n	800281c <__iar_annotation$$branch+0x6c0>
 800281a:	2116      	movs	r1, #22
 800281c:	7c28      	ldrb	r0, [r5, #16]
 800281e:	f7fd fe2d 	bl	800047c <USBPD_PE_Notification>
 8002822:	4668      	mov	r0, sp
 8002824:	7b00      	ldrb	r0, [r0, #12]
 8002826:	2814      	cmp	r0, #20
 8002828:	d108      	bne.n	800283c <__iar_annotation$$branch+0x6e0>
 800282a:	e070      	b.n	800290e <__iar_annotation$$branch+0x7b2>
 800282c:	2117      	movs	r1, #23
 800282e:	7c28      	ldrb	r0, [r5, #16]
 8002830:	f7fd fe24 	bl	800047c <USBPD_PE_Notification>
 8002834:	4668      	mov	r0, sp
 8002836:	7b00      	ldrb	r0, [r0, #12]
 8002838:	2814      	cmp	r0, #20
 800283a:	d068      	beq.n	800290e <__iar_annotation$$branch+0x7b2>
 800283c:	2014      	movs	r0, #20
 800283e:	4669      	mov	r1, sp
 8002840:	7308      	strb	r0, [r1, #12]
 8002842:	0028      	movs	r0, r5
 8002844:	f7fe f885 	bl	8000952 <PE_Clear_RxEvent>
 8002848:	e061      	b.n	800290e <__iar_annotation$$branch+0x7b2>
 800284a:	2000      	movs	r0, #0
 800284c:	9004      	str	r0, [sp, #16]
 800284e:	ab04      	add	r3, sp, #16
 8002850:	aa05      	add	r2, sp, #20
 8002852:	2100      	movs	r1, #0
 8002854:	7c28      	ldrb	r0, [r5, #16]
 8002856:	68ae      	ldr	r6, [r5, #8]
 8002858:	6976      	ldr	r6, [r6, #20]
 800285a:	47b0      	blx	r6
 800285c:	2104      	movs	r1, #4
 800285e:	9804      	ldr	r0, [sp, #16]
 8002860:	f7fe fdf2 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8002864:	2800      	cmp	r0, #0
 8002866:	d001      	beq.n	800286c <__iar_annotation$$branch+0x710>
 8002868:	2003      	movs	r0, #3
 800286a:	e4b5      	b.n	80021d8 <__iar_annotation$$branch+0x7c>
 800286c:	9002      	str	r0, [sp, #8]
 800286e:	2003      	movs	r0, #3
 8002870:	9001      	str	r0, [sp, #4]
 8002872:	9804      	ldr	r0, [sp, #16]
 8002874:	0880      	lsrs	r0, r0, #2
 8002876:	9000      	str	r0, [sp, #0]
 8002878:	ab05      	add	r3, sp, #20
 800287a:	2201      	movs	r2, #1
 800287c:	2100      	movs	r1, #0
 800287e:	0028      	movs	r0, r5
 8002880:	f7fe fe6f 	bl	8001562 <PE_Send_DataMessage>
 8002884:	e43a      	b.n	80020fc <__iar_annotation$$branch+0xe>
 8002886:	2000      	movs	r0, #0
 8002888:	9002      	str	r0, [sp, #8]
 800288a:	2003      	movs	r0, #3
 800288c:	9001      	str	r0, [sp, #4]
 800288e:	2001      	movs	r0, #1
 8002890:	9000      	str	r0, [sp, #0]
 8002892:	002b      	movs	r3, r5
 8002894:	332c      	adds	r3, #44	@ 0x2c
 8002896:	2206      	movs	r2, #6
 8002898:	2100      	movs	r1, #0
 800289a:	0028      	movs	r0, r5
 800289c:	f7fe fe61 	bl	8001562 <PE_Send_DataMessage>
 80028a0:	2800      	cmp	r0, #0
 80028a2:	d1ef      	bne.n	8002884 <__iar_annotation$$branch+0x728>
 80028a4:	215d      	movs	r1, #93	@ 0x5d
 80028a6:	e655      	b.n	8002554 <__iar_annotation$$branch+0x3f8>
 80028a8:	9400      	str	r4, [sp, #0]
 80028aa:	2366      	movs	r3, #102	@ 0x66
 80028ac:	2214      	movs	r2, #20
 80028ae:	2100      	movs	r1, #0
 80028b0:	0028      	movs	r0, r5
 80028b2:	f7fe fe2b 	bl	800150c <PE_Send_CtrlMessage>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	d1e4      	bne.n	8002884 <__iar_annotation$$branch+0x728>
 80028ba:	83ee      	strh	r6, [r5, #30]
 80028bc:	241b      	movs	r4, #27
 80028be:	214a      	movs	r1, #74	@ 0x4a
 80028c0:	7c28      	ldrb	r0, [r5, #16]
 80028c2:	f7fd fddb 	bl	800047c <USBPD_PE_Notification>
 80028c6:	200b      	movs	r0, #11
 80028c8:	7728      	strb	r0, [r5, #28]
 80028ca:	e7db      	b.n	8002884 <__iar_annotation$$branch+0x728>
 80028cc:	4668      	mov	r0, sp
 80028ce:	7b00      	ldrb	r0, [r0, #12]
 80028d0:	2811      	cmp	r0, #17
 80028d2:	d11f      	bne.n	8002914 <__iar_annotation$$branch+0x7b8>
 80028d4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80028d6:	0bc1      	lsrs	r1, r0, #15
 80028d8:	d01c      	beq.n	8002914 <__iar_annotation$$branch+0x7b8>
 80028da:	06c0      	lsls	r0, r0, #27
 80028dc:	0ec0      	lsrs	r0, r0, #27
 80028de:	280c      	cmp	r0, #12
 80028e0:	d118      	bne.n	8002914 <__iar_annotation$$branch+0x7b8>
 80028e2:	2304      	movs	r3, #4
 80028e4:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80028e6:	1d02      	adds	r2, r0, #4
 80028e8:	210a      	movs	r1, #10
 80028ea:	7c28      	ldrb	r0, [r5, #16]
 80028ec:	68ac      	ldr	r4, [r5, #8]
 80028ee:	69a4      	ldr	r4, [r4, #24]
 80028f0:	47a0      	blx	r4
 80028f2:	4668      	mov	r0, sp
 80028f4:	7b00      	ldrb	r0, [r0, #12]
 80028f6:	2814      	cmp	r0, #20
 80028f8:	d005      	beq.n	8002906 <__iar_annotation$$branch+0x7aa>
 80028fa:	2014      	movs	r0, #20
 80028fc:	4669      	mov	r1, sp
 80028fe:	7308      	strb	r0, [r1, #12]
 8002900:	0028      	movs	r0, r5
 8002902:	f7fe f826 	bl	8000952 <PE_Clear_RxEvent>
 8002906:	214b      	movs	r1, #75	@ 0x4b
 8002908:	7c28      	ldrb	r0, [r5, #16]
 800290a:	f7fd fdb7 	bl	800047c <USBPD_PE_Notification>
 800290e:	2003      	movs	r0, #3
 8002910:	7468      	strb	r0, [r5, #17]
 8002912:	2400      	movs	r4, #0
 8002914:	8be8      	ldrh	r0, [r5, #30]
 8002916:	2180      	movs	r1, #128	@ 0x80
 8002918:	0209      	lsls	r1, r1, #8
 800291a:	4288      	cmp	r0, r1
 800291c:	d1b2      	bne.n	8002884 <__iar_annotation$$branch+0x728>
 800291e:	e041      	b.n	80029a4 <__iar_annotation$$branch+0x848>
 8002920:	4895      	ldr	r0, [pc, #596]	@ (8002b78 <.text_5>)
 8002922:	182f      	adds	r7, r5, r0
 8002924:	9400      	str	r4, [sp, #0]
 8002926:	2339      	movs	r3, #57	@ 0x39
 8002928:	783a      	ldrb	r2, [r7, #0]
 800292a:	2100      	movs	r1, #0
 800292c:	0028      	movs	r0, r5
 800292e:	f7fe fded 	bl	800150c <PE_Send_CtrlMessage>
 8002932:	2800      	cmp	r0, #0
 8002934:	d1a6      	bne.n	8002884 <__iar_annotation$$branch+0x728>
 8002936:	7878      	ldrb	r0, [r7, #1]
 8002938:	7728      	strb	r0, [r5, #28]
 800293a:	2144      	movs	r1, #68	@ 0x44
 800293c:	7c28      	ldrb	r0, [r5, #16]
 800293e:	f7fd fd9d 	bl	800047c <USBPD_PE_Notification>
 8002942:	e4b8      	b.n	80022b6 <__iar_annotation$$branch+0x15a>
 8002944:	00008384 	.word	0x00008384
 8002948:	4668      	mov	r0, sp
 800294a:	7b00      	ldrb	r0, [r0, #12]
 800294c:	2814      	cmp	r0, #20
 800294e:	d024      	beq.n	800299a <__iar_annotation$$branch+0x83e>
 8002950:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002952:	0bc0      	lsrs	r0, r0, #15
 8002954:	d00e      	beq.n	8002974 <__iar_annotation$$branch+0x818>
 8002956:	0028      	movs	r0, r5
 8002958:	f7fe fe40 	bl	80015dc <PE_Check_ExtendedMessage>
 800295c:	4668      	mov	r0, sp
 800295e:	7b00      	ldrb	r0, [r0, #12]
 8002960:	2814      	cmp	r0, #20
 8002962:	d005      	beq.n	8002970 <__iar_annotation$$branch+0x814>
 8002964:	2014      	movs	r0, #20
 8002966:	4669      	mov	r1, sp
 8002968:	7308      	strb	r0, [r1, #12]
 800296a:	0028      	movs	r0, r5
 800296c:	f7fd fff1 	bl	8000952 <PE_Clear_RxEvent>
 8002970:	2000      	movs	r0, #0
 8002972:	83e8      	strh	r0, [r5, #30]
 8002974:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002976:	490c      	ldr	r1, [pc, #48]	@ (80029a8 <__iar_annotation$$branch+0x84c>)
 8002978:	4001      	ands	r1, r0
 800297a:	2910      	cmp	r1, #16
 800297c:	d10d      	bne.n	800299a <__iar_annotation$$branch+0x83e>
 800297e:	2003      	movs	r0, #3
 8002980:	7468      	strb	r0, [r5, #17]
 8002982:	2400      	movs	r4, #0
 8002984:	4668      	mov	r0, sp
 8002986:	7b00      	ldrb	r0, [r0, #12]
 8002988:	2814      	cmp	r0, #20
 800298a:	d005      	beq.n	8002998 <__iar_annotation$$branch+0x83c>
 800298c:	2014      	movs	r0, #20
 800298e:	4669      	mov	r1, sp
 8002990:	7308      	strb	r0, [r1, #12]
 8002992:	0028      	movs	r0, r5
 8002994:	f7fd ffdd 	bl	8000952 <PE_Clear_RxEvent>
 8002998:	83ec      	strh	r4, [r5, #30]
 800299a:	8be8      	ldrh	r0, [r5, #30]
 800299c:	2180      	movs	r1, #128	@ 0x80
 800299e:	0209      	lsls	r1, r1, #8
 80029a0:	4288      	cmp	r0, r1
 80029a2:	d11c      	bne.n	80029de <__iar_annotation$$branch+0x882>
 80029a4:	2003      	movs	r0, #3
 80029a6:	e458      	b.n	800225a <__iar_annotation$$branch+0xfe>
 80029a8:	0000f01f 	.word	0x0000f01f
 80029ac:	0028      	movs	r0, r5
 80029ae:	f7fe ff37 	bl	8001820 <PE_SubStateMachine_ExtendedMessages>
 80029b2:	e63b      	b.n	800262c <__iar_annotation$$branch+0x4d0>
 80029b4:	a903      	add	r1, sp, #12
 80029b6:	0028      	movs	r0, r5
 80029b8:	f7fe f9d4 	bl	8000d64 <PE_SubStateMachine_Generic>
 80029bc:	e636      	b.n	800262c <__iar_annotation$$branch+0x4d0>
 80029be:	a903      	add	r1, sp, #12
 80029c0:	0028      	movs	r0, r5
 80029c2:	f001 f9ef 	bl	8003da4 <PE_SubStateMachine_VconnSwap>
 80029c6:	0004      	movs	r4, r0
 80029c8:	6868      	ldr	r0, [r5, #4]
 80029ca:	6800      	ldr	r0, [r0, #0]
 80029cc:	0401      	lsls	r1, r0, #16
 80029ce:	0fc9      	lsrs	r1, r1, #31
 80029d0:	d006      	beq.n	80029e0 <__iar_annotation$$branch+0x884>
 80029d2:	6828      	ldr	r0, [r5, #0]
 80029d4:	6801      	ldr	r1, [r0, #0]
 80029d6:	4668      	mov	r0, sp
 80029d8:	7b40      	ldrb	r0, [r0, #13]
 80029da:	f002 fee1 	bl	80057a0 <USBPD_PRL_SOPCapability>
 80029de:	e751      	b.n	8002884 <__iar_annotation$$branch+0x728>
 80029e0:	2101      	movs	r1, #1
 80029e2:	e7f8      	b.n	80029d6 <__iar_annotation$$branch+0x87a>
 80029e4:	4668      	mov	r0, sp
 80029e6:	7b01      	ldrb	r1, [r0, #12]
 80029e8:	0028      	movs	r0, r5
 80029ea:	f002 fc3b 	bl	8005264 <PE_StateMachine_UVDM>
 80029ee:	e749      	b.n	8002884 <__iar_annotation$$branch+0x728>
 80029f0:	2000      	movs	r0, #0
 80029f2:	9000      	str	r0, [sp, #0]
 80029f4:	2358      	movs	r3, #88	@ 0x58
 80029f6:	2213      	movs	r2, #19
 80029f8:	2100      	movs	r1, #0
 80029fa:	0028      	movs	r0, r5
 80029fc:	f7fe fd86 	bl	800150c <PE_Send_CtrlMessage>
 8002a00:	2800      	cmp	r0, #0
 8002a02:	d1f4      	bne.n	80029ee <__iar_annotation$$branch+0x892>
 8002a04:	2009      	movs	r0, #9
 8002a06:	7728      	strb	r0, [r5, #28]
 8002a08:	e455      	b.n	80022b6 <__iar_annotation$$branch+0x15a>
 8002a0a:	6968      	ldr	r0, [r5, #20]
 8002a0c:	2701      	movs	r7, #1
 8002a0e:	0b41      	lsrs	r1, r0, #13
 8002a10:	4039      	ands	r1, r7
 8002a12:	d019      	beq.n	8002a48 <__iar_annotation$$branch+0x8ec>
 8002a14:	0b80      	lsrs	r0, r0, #14
 8002a16:	4038      	ands	r0, r7
 8002a18:	d007      	beq.n	8002a2a <__iar_annotation$$branch+0x8ce>
 8002a1a:	215b      	movs	r1, #91	@ 0x5b
 8002a1c:	7c28      	ldrb	r0, [r5, #16]
 8002a1e:	f7fd fd2d 	bl	800047c <USBPD_PE_Notification>
 8002a22:	6968      	ldr	r0, [r5, #20]
 8002a24:	4955      	ldr	r1, [pc, #340]	@ (8002b7c <.text_6>)
 8002a26:	4001      	ands	r1, r0
 8002a28:	6169      	str	r1, [r5, #20]
 8002a2a:	2003      	movs	r0, #3
 8002a2c:	7468      	strb	r0, [r5, #17]
 8002a2e:	7ca9      	ldrb	r1, [r5, #18]
 8002a30:	2903      	cmp	r1, #3
 8002a32:	d008      	beq.n	8002a46 <__iar_annotation$$branch+0x8ea>
 8002a34:	74a8      	strb	r0, [r5, #18]
 8002a36:	2000      	movs	r0, #0
 8002a38:	9000      	str	r0, [sp, #0]
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	7c29      	ldrb	r1, [r5, #16]
 8002a40:	2004      	movs	r0, #4
 8002a42:	6834      	ldr	r4, [r6, #0]
 8002a44:	47a0      	blx	r4
 8002a46:	2401      	movs	r4, #1
 8002a48:	6968      	ldr	r0, [r5, #20]
 8002a4a:	494d      	ldr	r1, [pc, #308]	@ (8002b80 <.text_7>)
 8002a4c:	4001      	ands	r1, r0
 8002a4e:	6169      	str	r1, [r5, #20]
 8002a50:	2c00      	cmp	r4, #0
 8002a52:	d101      	bne.n	8002a58 <__iar_annotation$$branch>

08002a54 <__iar_annotation$$branch>:
 8002a54:	f7ff fa3e 	bl	8001ed4 <USBPD_PE_StateMachine_SNK+0xb0>

08002a58 <__iar_annotation$$branch>:
 8002a58:	f7ff fb8e 	bl	8002178 <__iar_annotation$$branch+0x1c>

08002a5c <.text_3>:
 8002a5c:	00008014 	.word	0x00008014

08002a60 <PE_StateMachine_SNK_ReadyWait>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	0004      	movs	r4, r0
 8002a64:	000e      	movs	r6, r1
 8002a66:	2702      	movs	r7, #2
 8002a68:	7830      	ldrb	r0, [r6, #0]
 8002a6a:	2814      	cmp	r0, #20
 8002a6c:	d00b      	beq.n	8002a86 <PE_StateMachine_SNK_ReadyWait+0x26>
 8002a6e:	0020      	movs	r0, r4
 8002a70:	f7fe fffc 	bl	8001a6c <PE_ManageRXEvent>
 8002a74:	7830      	ldrb	r0, [r6, #0]
 8002a76:	2814      	cmp	r0, #20
 8002a78:	d07b      	beq.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a7a:	2014      	movs	r0, #20
 8002a7c:	7030      	strb	r0, [r6, #0]
 8002a7e:	0020      	movs	r0, r4
 8002a80:	f7fd ff67 	bl	8000952 <PE_Clear_RxEvent>
 8002a84:	e075      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002a86:	6961      	ldr	r1, [r4, #20]
 8002a88:	0cc8      	lsrs	r0, r1, #19
 8002a8a:	03be      	lsls	r6, r7, #14
 8002a8c:	2700      	movs	r7, #0
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d021      	beq.n	8002ad6 <PE_StateMachine_SNK_ReadyWait+0x76>
 8002a92:	8c21      	ldrh	r1, [r4, #32]
 8002a94:	42b1      	cmp	r1, r6
 8002a96:	d111      	bne.n	8002abc <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002a98:	200f      	movs	r0, #15
 8002a9a:	7460      	strb	r0, [r4, #17]
 8002a9c:	9700      	str	r7, [sp, #0]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2270      	movs	r2, #112	@ 0x70
 8002aa2:	7c21      	ldrb	r1, [r4, #16]
 8002aa4:	2009      	movs	r0, #9
 8002aa6:	4d37      	ldr	r5, [pc, #220]	@ (8002b84 <.text_8>)
 8002aa8:	682d      	ldr	r5, [r5, #0]
 8002aaa:	47a8      	blx	r5
 8002aac:	2098      	movs	r0, #152	@ 0x98
 8002aae:	0080      	lsls	r0, r0, #2
 8002ab0:	5c20      	ldrb	r0, [r4, r0]
 8002ab2:	1c40      	adds	r0, r0, #1
 8002ab4:	2198      	movs	r1, #152	@ 0x98
 8002ab6:	0089      	lsls	r1, r1, #2
 8002ab8:	5460      	strb	r0, [r4, r1]
 8002aba:	e05a      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002abc:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002abe:	0509      	lsls	r1, r1, #20
 8002ac0:	0f49      	lsrs	r1, r1, #29
 8002ac2:	180a      	adds	r2, r1, r0
 8002ac4:	2333      	movs	r3, #51	@ 0x33
 8002ac6:	435a      	muls	r2, r3
 8002ac8:	4316      	orrs	r6, r2
 8002aca:	8426      	strh	r6, [r4, #32]
 8002acc:	180f      	adds	r7, r1, r0
 8002ace:	2033      	movs	r0, #51	@ 0x33
 8002ad0:	4347      	muls	r7, r0
 8002ad2:	b2bf      	uxth	r7, r7
 8002ad4:	e04d      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ad6:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002ad8:	42b0      	cmp	r0, r6
 8002ada:	d104      	bne.n	8002ae6 <PE_StateMachine_SNK_ReadyWait+0x86>
 8002adc:	2045      	movs	r0, #69	@ 0x45
 8002ade:	7460      	strb	r0, [r4, #17]
 8002ae0:	430e      	orrs	r6, r1
 8002ae2:	6166      	str	r6, [r4, #20]
 8002ae4:	e045      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ae6:	7c20      	ldrb	r0, [r4, #16]
 8002ae8:	f7fd ff58 	bl	800099c <PE_PRL_Control_RxEvent>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d128      	bne.n	8002b42 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002af0:	2032      	movs	r0, #50	@ 0x32
 8002af2:	5c20      	ldrb	r0, [r4, r0]
 8002af4:	2800      	cmp	r0, #0
 8002af6:	d024      	beq.n	8002b42 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002af8:	6860      	ldr	r0, [r4, #4]
 8002afa:	6800      	ldr	r0, [r0, #0]
 8002afc:	2103      	movs	r1, #3
 8002afe:	2203      	movs	r2, #3
 8002b00:	4002      	ands	r2, r0
 8002b02:	2a01      	cmp	r2, #1
 8002b04:	d007      	beq.n	8002b16 <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002b06:	4001      	ands	r1, r0
 8002b08:	2902      	cmp	r1, #2
 8002b0a:	d11a      	bne.n	8002b42 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b0c:	7c20      	ldrb	r0, [r4, #16]
 8002b0e:	f002 fe3b 	bl	8005788 <USBPD_PRL_IsResistor_SinkTxOK>
 8002b12:	2801      	cmp	r0, #1
 8002b14:	d115      	bne.n	8002b42 <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002b16:	2033      	movs	r0, #51	@ 0x33
 8002b18:	5c20      	ldrb	r0, [r4, r0]
 8002b1a:	2131      	movs	r1, #49	@ 0x31
 8002b1c:	5460      	strb	r0, [r4, r1]
 8002b1e:	2032      	movs	r0, #50	@ 0x32
 8002b20:	5c20      	ldrb	r0, [r4, r0]
 8002b22:	7460      	strb	r0, [r4, #17]
 8002b24:	2845      	cmp	r0, #69	@ 0x45
 8002b26:	d102      	bne.n	8002b2e <PE_StateMachine_SNK_ReadyWait+0xce>
 8002b28:	6960      	ldr	r0, [r4, #20]
 8002b2a:	4306      	orrs	r6, r0
 8002b2c:	6166      	str	r6, [r4, #20]
 8002b2e:	2132      	movs	r1, #50	@ 0x32
 8002b30:	5467      	strb	r7, [r4, r1]
 8002b32:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002b34:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002b36:	6960      	ldr	r0, [r4, #20]
 8002b38:	2180      	movs	r1, #128	@ 0x80
 8002b3a:	01c9      	lsls	r1, r1, #7
 8002b3c:	4301      	orrs	r1, r0
 8002b3e:	6161      	str	r1, [r4, #20]
 8002b40:	e017      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b42:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002b44:	42b0      	cmp	r0, r6
 8002b46:	d109      	bne.n	8002b5c <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002b48:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002b4a:	2098      	movs	r0, #152	@ 0x98
 8002b4c:	0080      	lsls	r0, r0, #2
 8002b4e:	1820      	adds	r0, r4, r0
 8002b50:	7881      	ldrb	r1, [r0, #2]
 8002b52:	1c49      	adds	r1, r1, #1
 8002b54:	7081      	strb	r1, [r0, #2]
 8002b56:	2005      	movs	r0, #5
 8002b58:	7460      	strb	r0, [r4, #17]
 8002b5a:	e00a      	b.n	8002b72 <PE_StateMachine_SNK_ReadyWait+0x112>
 8002b5c:	0020      	movs	r0, r4
 8002b5e:	f7fe fc47 	bl	80013f0 <PE_CalculateMinTiming>
 8002b62:	2132      	movs	r1, #50	@ 0x32
 8002b64:	5c61      	ldrb	r1, [r4, r1]
 8002b66:	2900      	cmp	r1, #0
 8002b68:	d002      	beq.n	8002b70 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b6a:	2802      	cmp	r0, #2
 8002b6c:	d300      	bcc.n	8002b70 <PE_StateMachine_SNK_ReadyWait+0x110>
 8002b6e:	2002      	movs	r0, #2
 8002b70:	0007      	movs	r7, r0
 8002b72:	0038      	movs	r0, r7
 8002b74:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002b78 <.text_5>:
 8002b78:	0000025e 	.word	0x0000025e

08002b7c <.text_6>:
 8002b7c:	ffffbfff 	.word	0xffffbfff

08002b80 <.text_7>:
 8002b80:	ffffdfff 	.word	0xffffdfff

08002b84 <.text_8>:
 8002b84:	20000000 	.word	0x20000000

08002b88 <USBPD_PE_StateMachine_SRC>:
 8002b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	0005      	movs	r5, r0
 8002b8e:	4829      	ldr	r0, [pc, #164]	@ (8002c34 <USBPD_PE_StateMachine_SRC+0xac>)
 8002b90:	00a9      	lsls	r1, r5, #2
 8002b92:	5844      	ldr	r4, [r0, r1]
 8002b94:	7c60      	ldrb	r0, [r4, #17]
 8002b96:	2848      	cmp	r0, #72	@ 0x48
 8002b98:	d134      	bne.n	8002c04 <USBPD_PE_StateMachine_SRC+0x7c>
 8002b9a:	0020      	movs	r0, r4
 8002b9c:	f7fd ffc0 	bl	8000b20 <PE_Reset_ZI>
 8002ba0:	0020      	movs	r0, r4
 8002ba2:	f7fd fff3 	bl	8000b8c <PE_Reset_Counter>
 8002ba6:	6820      	ldr	r0, [r4, #0]
 8002ba8:	7900      	ldrb	r0, [r0, #4]
 8002baa:	0783      	lsls	r3, r0, #30
 8002bac:	0f9b      	lsrs	r3, r3, #30
 8002bae:	2201      	movs	r2, #1
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	7c20      	ldrb	r0, [r4, #16]
 8002bb4:	f002 fd83 	bl	80056be <USBPD_PRL_SetHeader>
 8002bb8:	6860      	ldr	r0, [r4, #4]
 8002bba:	6801      	ldr	r1, [r0, #0]
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	6002      	str	r2, [r0, #0]
 8002bc2:	6860      	ldr	r0, [r4, #4]
 8002bc4:	6801      	ldr	r1, [r0, #0]
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	4391      	bics	r1, r2
 8002bca:	6822      	ldr	r2, [r4, #0]
 8002bcc:	7912      	ldrb	r2, [r2, #4]
 8002bce:	0792      	lsls	r2, r2, #30
 8002bd0:	0f92      	lsrs	r2, r2, #30
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	6002      	str	r2, [r0, #0]
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	7c20      	ldrb	r0, [r4, #16]
 8002bda:	f002 fde1 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8002bde:	7c20      	ldrb	r0, [r4, #16]
 8002be0:	f003 f84a 	bl	8005c78 <USBPD_PRL_Reset>
 8002be4:	2002      	movs	r0, #2
 8002be6:	7460      	strb	r0, [r4, #17]
 8002be8:	7ca0      	ldrb	r0, [r4, #18]
 8002bea:	2802      	cmp	r0, #2
 8002bec:	d00a      	beq.n	8002c04 <USBPD_PE_StateMachine_SRC+0x7c>
 8002bee:	2002      	movs	r0, #2
 8002bf0:	74a0      	strb	r0, [r4, #18]
 8002bf2:	2000      	movs	r0, #0
 8002bf4:	9000      	str	r0, [sp, #0]
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	7c21      	ldrb	r1, [r4, #16]
 8002bfc:	2004      	movs	r0, #4
 8002bfe:	4eca      	ldr	r6, [pc, #808]	@ (8002f28 <__iar_annotation$$branch+0x6c>)
 8002c00:	6836      	ldr	r6, [r6, #0]
 8002c02:	47b0      	blx	r6
 8002c04:	6960      	ldr	r0, [r4, #20]
 8002c06:	0341      	lsls	r1, r0, #13
 8002c08:	0fc9      	lsrs	r1, r1, #31
 8002c0a:	d006      	beq.n	8002c1a <USBPD_PE_StateMachine_SRC+0x92>
 8002c0c:	49c7      	ldr	r1, [pc, #796]	@ (8002f2c <__iar_annotation$$branch+0x70>)
 8002c0e:	4001      	ands	r1, r0
 8002c10:	6161      	str	r1, [r4, #20]
 8002c12:	2164      	movs	r1, #100	@ 0x64
 8002c14:	7c20      	ldrb	r0, [r4, #16]
 8002c16:	f7fd fc31 	bl	800047c <USBPD_PE_Notification>
 8002c1a:	0020      	movs	r0, r4
 8002c1c:	f7fd fe62 	bl	80008e4 <PE_Get_RxEvent>
 8002c20:	4669      	mov	r1, sp
 8002c22:	7308      	strb	r0, [r1, #12]
 8002c24:	4668      	mov	r0, sp
 8002c26:	7b00      	ldrb	r0, [r0, #12]
 8002c28:	2803      	cmp	r0, #3
 8002c2a:	d105      	bne.n	8002c38 <USBPD_PE_StateMachine_SRC+0xb0>
 8002c2c:	2001      	movs	r0, #1
 8002c2e:	b007      	add	sp, #28
 8002c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c32:	bf00      	nop
 8002c34:	200001dc 	.word	0x200001dc
 8002c38:	4668      	mov	r0, sp
 8002c3a:	7345      	strb	r5, [r0, #13]
 8002c3c:	6860      	ldr	r0, [r4, #4]
 8002c3e:	6800      	ldr	r0, [r0, #0]
 8002c40:	04c1      	lsls	r1, r0, #19
 8002c42:	0fc9      	lsrs	r1, r1, #31
 8002c44:	d100      	bne.n	8002c48 <USBPD_PE_StateMachine_SRC+0xc0>
 8002c46:	e13b      	b.n	8002ec0 <__iar_annotation$$branch+0x4>
 8002c48:	6960      	ldr	r0, [r4, #20]
 8002c4a:	0381      	lsls	r1, r0, #14
 8002c4c:	0fc9      	lsrs	r1, r1, #31
 8002c4e:	d100      	bne.n	8002c52 <USBPD_PE_StateMachine_SRC+0xca>
 8002c50:	e144      	b.n	8002edc <__iar_annotation$$branch+0x20>
 8002c52:	4668      	mov	r0, sp
 8002c54:	7b40      	ldrb	r0, [r0, #13]
 8002c56:	f002 fd9b 	bl	8005790 <USBPD_PRL_FastRoleSwapSignalling>
 8002c5a:	20a6      	movs	r0, #166	@ 0xa6
 8002c5c:	7460      	strb	r0, [r4, #17]
 8002c5e:	2109      	movs	r1, #9
 8002c60:	7721      	strb	r1, [r4, #28]
 8002c62:	2100      	movs	r1, #0
 8002c64:	2232      	movs	r2, #50	@ 0x32
 8002c66:	54a1      	strb	r1, [r4, r2]
 8002c68:	6961      	ldr	r1, [r4, #20]
 8002c6a:	4ab1      	ldr	r2, [pc, #708]	@ (8002f30 <__iar_annotation$$branch+0x74>)
 8002c6c:	400a      	ands	r2, r1
 8002c6e:	6162      	str	r2, [r4, #20]
 8002c70:	49b0      	ldr	r1, [pc, #704]	@ (8002f34 <__iar_annotation$$branch+0x78>)
 8002c72:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002c74:	7ca1      	ldrb	r1, [r4, #18]
 8002c76:	29a6      	cmp	r1, #166	@ 0xa6
 8002c78:	d000      	beq.n	8002c7c <USBPD_PE_StateMachine_SRC+0xf4>
 8002c7a:	e125      	b.n	8002ec8 <__iar_annotation$$branch+0xc>
 8002c7c:	2502      	movs	r5, #2
 8002c7e:	4668      	mov	r0, sp
 8002c80:	7b00      	ldrb	r0, [r0, #12]
 8002c82:	2811      	cmp	r0, #17
 8002c84:	d11f      	bne.n	8002cc6 <USBPD_PE_StateMachine_SRC+0x13e>
 8002c86:	6860      	ldr	r0, [r4, #4]
 8002c88:	6800      	ldr	r0, [r0, #0]
 8002c8a:	0701      	lsls	r1, r0, #28
 8002c8c:	0fc9      	lsrs	r1, r1, #31
 8002c8e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002c90:	0680      	lsls	r0, r0, #26
 8002c92:	0fc2      	lsrs	r2, r0, #31
 8002c94:	4291      	cmp	r1, r2
 8002c96:	d116      	bne.n	8002cc6 <USBPD_PE_StateMachine_SRC+0x13e>
 8002c98:	2014      	movs	r0, #20
 8002c9a:	4669      	mov	r1, sp
 8002c9c:	7308      	strb	r0, [r1, #12]
 8002c9e:	0020      	movs	r0, r4
 8002ca0:	f7fd fe57 	bl	8000952 <PE_Clear_RxEvent>
 8002ca4:	2092      	movs	r0, #146	@ 0x92
 8002ca6:	7460      	strb	r0, [r4, #17]
 8002ca8:	7ca0      	ldrb	r0, [r4, #18]
 8002caa:	2892      	cmp	r0, #146	@ 0x92
 8002cac:	d100      	bne.n	8002cb0 <USBPD_PE_StateMachine_SRC+0x128>
 8002cae:	e155      	b.n	8002f5c <__iar_annotation$$branch+0xa0>
 8002cb0:	2092      	movs	r0, #146	@ 0x92
 8002cb2:	74a0      	strb	r0, [r4, #18]
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	9000      	str	r0, [sp, #0]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2292      	movs	r2, #146	@ 0x92
 8002cbc:	7c21      	ldrb	r1, [r4, #16]
 8002cbe:	2004      	movs	r0, #4
 8002cc0:	4e99      	ldr	r6, [pc, #612]	@ (8002f28 <__iar_annotation$$branch+0x6c>)
 8002cc2:	6836      	ldr	r6, [r6, #0]
 8002cc4:	47b0      	blx	r6
 8002cc6:	7c60      	ldrb	r0, [r4, #17]
 8002cc8:	499b      	ldr	r1, [pc, #620]	@ (8002f38 <__iar_annotation$$branch+0x7c>)
 8002cca:	1866      	adds	r6, r4, r1
 8002ccc:	4f9b      	ldr	r7, [pc, #620]	@ (8002f3c <__iar_annotation$$branch+0x80>)
 8002cce:	499c      	ldr	r1, [pc, #624]	@ (8002f40 <__iar_annotation$$branch+0x84>)
 8002cd0:	0002      	movs	r2, r0
 8002cd2:	d100      	bne.n	8002cd6 <USBPD_PE_StateMachine_SRC+0x14e>
 8002cd4:	e136      	b.n	8002f44 <__iar_annotation$$branch+0x88>
 8002cd6:	1e42      	subs	r2, r0, #1
 8002cd8:	d067      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002cda:	1e52      	subs	r2, r2, #1
 8002cdc:	d100      	bne.n	8002ce0 <USBPD_PE_StateMachine_SRC+0x158>
 8002cde:	e149      	b.n	8002f74 <__iar_annotation$$branch+0xb8>
 8002ce0:	1e52      	subs	r2, r2, #1
 8002ce2:	2a01      	cmp	r2, #1
 8002ce4:	d801      	bhi.n	8002cea <__iar_annotation$$branch+0x4>

08002ce6 <__iar_annotation$$branch>:
 8002ce6:	f000 fd90 	bl	800380a <__iar_annotation$$branch+0x94e>
 8002cea:	1e92      	subs	r2, r2, #2
 8002cec:	d100      	bne.n	8002cf0 <__iar_annotation$$branch+0xa>
 8002cee:	e189      	b.n	8003004 <__iar_annotation$$branch+0x148>
 8002cf0:	1e52      	subs	r2, r2, #1
 8002cf2:	d100      	bne.n	8002cf6 <__iar_annotation$$branch+0x10>
 8002cf4:	e18b      	b.n	800300e <__iar_annotation$$branch+0x152>
 8002cf6:	1e52      	subs	r2, r2, #1
 8002cf8:	d100      	bne.n	8002cfc <__iar_annotation$$branch+0x16>
 8002cfa:	e190      	b.n	800301e <__iar_annotation$$branch+0x162>
 8002cfc:	1e52      	subs	r2, r2, #1
 8002cfe:	d100      	bne.n	8002d02 <__iar_annotation$$branch+0x1c>
 8002d00:	e1e1      	b.n	80030c6 <__iar_annotation$$branch+0x20a>
 8002d02:	1e52      	subs	r2, r2, #1
 8002d04:	d100      	bne.n	8002d08 <__iar_annotation$$branch+0x22>
 8002d06:	e223      	b.n	8003150 <__iar_annotation$$branch+0x294>
 8002d08:	1ed2      	subs	r2, r2, #3
 8002d0a:	d100      	bne.n	8002d0e <__iar_annotation$$branch+0x28>
 8002d0c:	e276      	b.n	80031fc <__iar_annotation$$branch+0x340>
 8002d0e:	1e52      	subs	r2, r2, #1
 8002d10:	d100      	bne.n	8002d14 <__iar_annotation$$branch+0x2e>
 8002d12:	e286      	b.n	8003222 <__iar_annotation$$branch+0x366>
 8002d14:	1e52      	subs	r2, r2, #1
 8002d16:	d100      	bne.n	8002d1a <__iar_annotation$$branch+0x34>
 8002d18:	e11d      	b.n	8002f56 <__iar_annotation$$branch+0x9a>
 8002d1a:	1e52      	subs	r2, r2, #1
 8002d1c:	d100      	bne.n	8002d20 <__iar_annotation$$branch+0x3a>
 8002d1e:	e30d      	b.n	800333c <__iar_annotation$$branch+0x480>
 8002d20:	1e52      	subs	r2, r2, #1
 8002d22:	d100      	bne.n	8002d26 <__iar_annotation$$branch+0x40>
 8002d24:	e2c6      	b.n	80032b4 <__iar_annotation$$branch+0x3f8>
 8002d26:	1e52      	subs	r2, r2, #1
 8002d28:	d100      	bne.n	8002d2c <__iar_annotation$$branch+0x46>
 8002d2a:	e2cc      	b.n	80032c6 <__iar_annotation$$branch+0x40a>
 8002d2c:	1e52      	subs	r2, r2, #1
 8002d2e:	d100      	bne.n	8002d32 <__iar_annotation$$branch+0x4c>
 8002d30:	e2d8      	b.n	80032e4 <__iar_annotation$$branch+0x428>
 8002d32:	1e52      	subs	r2, r2, #1
 8002d34:	d100      	bne.n	8002d38 <__iar_annotation$$branch+0x52>
 8002d36:	e389      	b.n	800344c <__iar_annotation$$branch+0x590>
 8002d38:	1e52      	subs	r2, r2, #1
 8002d3a:	d100      	bne.n	8002d3e <__iar_annotation$$branch+0x58>
 8002d3c:	e32b      	b.n	8003396 <__iar_annotation$$branch+0x4da>
 8002d3e:	1e52      	subs	r2, r2, #1
 8002d40:	d100      	bne.n	8002d44 <__iar_annotation$$branch+0x5e>
 8002d42:	e332      	b.n	80033aa <__iar_annotation$$branch+0x4ee>
 8002d44:	1e52      	subs	r2, r2, #1
 8002d46:	d100      	bne.n	8002d4a <__iar_annotation$$branch+0x64>
 8002d48:	e1d5      	b.n	80030f6 <__iar_annotation$$branch+0x23a>
 8002d4a:	1e52      	subs	r2, r2, #1
 8002d4c:	d100      	bne.n	8002d50 <__iar_annotation$$branch+0x6a>
 8002d4e:	e34c      	b.n	80033ea <__iar_annotation$$branch+0x52e>
 8002d50:	1e52      	subs	r2, r2, #1
 8002d52:	2a01      	cmp	r2, #1
 8002d54:	d929      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002d56:	1e92      	subs	r2, r2, #2
 8002d58:	d100      	bne.n	8002d5c <__iar_annotation$$branch+0x76>
 8002d5a:	e3a3      	b.n	80034a4 <__iar_annotation$$branch+0x5e8>
 8002d5c:	1e52      	subs	r2, r2, #1
 8002d5e:	d100      	bne.n	8002d62 <__iar_annotation$$branch+0x7c>
 8002d60:	e3b0      	b.n	80034c4 <__iar_annotation$$branch+0x608>
 8002d62:	1e92      	subs	r2, r2, #2
 8002d64:	d021      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002d66:	1e52      	subs	r2, r2, #1
 8002d68:	d101      	bne.n	8002d6e <__iar_annotation$$branch+0x4>

08002d6a <__iar_annotation$$branch>:
 8002d6a:	f000 fc88 	bl	800367e <__iar_annotation$$branch+0x7c2>
 8002d6e:	1e52      	subs	r2, r2, #1
 8002d70:	d101      	bne.n	8002d76 <__iar_annotation$$branch+0x4>

08002d72 <__iar_annotation$$branch>:
 8002d72:	f000 fc9a 	bl	80036aa <__iar_annotation$$branch+0x7ee>
 8002d76:	1e52      	subs	r2, r2, #1
 8002d78:	d101      	bne.n	8002d7e <__iar_annotation$$branch+0x4>

08002d7a <__iar_annotation$$branch>:
 8002d7a:	f000 fce6 	bl	800374a <__iar_annotation$$branch+0x88e>
 8002d7e:	1e52      	subs	r2, r2, #1
 8002d80:	d101      	bne.n	8002d86 <__iar_annotation$$branch+0x4>

08002d82 <__iar_annotation$$branch>:
 8002d82:	f000 fd0f 	bl	80037a4 <__iar_annotation$$branch+0x8e8>
 8002d86:	1e52      	subs	r2, r2, #1
 8002d88:	d101      	bne.n	8002d8e <__iar_annotation$$branch+0x4>

08002d8a <__iar_annotation$$branch>:
 8002d8a:	f000 fbe5 	bl	8003558 <__iar_annotation$$branch+0x69c>
 8002d8e:	1e92      	subs	r2, r2, #2
 8002d90:	d101      	bne.n	8002d96 <__iar_annotation$$branch+0x4>

08002d92 <__iar_annotation$$branch>:
 8002d92:	f000 fc0a 	bl	80035aa <__iar_annotation$$branch+0x6ee>
 8002d96:	1e52      	subs	r2, r2, #1
 8002d98:	d101      	bne.n	8002d9e <__iar_annotation$$branch+0x4>

08002d9a <__iar_annotation$$branch>:
 8002d9a:	f000 fc2e 	bl	80035fa <__iar_annotation$$branch+0x73e>
 8002d9e:	1e52      	subs	r2, r2, #1
 8002da0:	d101      	bne.n	8002da6 <__iar_annotation$$branch+0x4>

08002da2 <__iar_annotation$$branch>:
 8002da2:	f000 fc49 	bl	8003638 <__iar_annotation$$branch+0x77c>
 8002da6:	1e52      	subs	r2, r2, #1
 8002da8:	2a02      	cmp	r2, #2
 8002daa:	d801      	bhi.n	8002db0 <__iar_annotation$$branch+0x4>

08002dac <__iar_annotation$$branch>:
 8002dac:	f000 fe1b 	bl	80039e6 <__iar_annotation$$branch+0x106>
 8002db0:	1ed2      	subs	r2, r2, #3
 8002db2:	d101      	bne.n	8002db8 <__iar_annotation$$branch+0x4>

08002db4 <__iar_annotation$$branch>:
 8002db4:	f000 fbf4 	bl	80035a0 <__iar_annotation$$branch+0x6e4>
 8002db8:	1e52      	subs	r2, r2, #1
 8002dba:	d101      	bne.n	8002dc0 <__iar_annotation$$branch+0x4>

08002dbc <__iar_annotation$$branch>:
 8002dbc:	f000 fd96 	bl	80038ec <__iar_annotation$$branch+0xc>
 8002dc0:	1e52      	subs	r2, r2, #1
 8002dc2:	d0f2      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002dc4:	1e52      	subs	r2, r2, #1
 8002dc6:	d101      	bne.n	8002dcc <__iar_annotation$$branch+0x4>

08002dc8 <__iar_annotation$$branch>:
 8002dc8:	f000 fda1 	bl	800390e <__iar_annotation$$branch+0x2e>
 8002dcc:	1e52      	subs	r2, r2, #1
 8002dce:	d101      	bne.n	8002dd4 <__iar_annotation$$branch+0x4>

08002dd0 <__iar_annotation$$branch>:
 8002dd0:	f000 fdcf 	bl	8003972 <__iar_annotation$$branch+0x92>
 8002dd4:	1e52      	subs	r2, r2, #1
 8002dd6:	2a01      	cmp	r2, #1
 8002dd8:	d9e7      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002dda:	1e92      	subs	r2, r2, #2
 8002ddc:	d001      	beq.n	8002de2 <__iar_annotation$$branch+0x12>
 8002dde:	1e92      	subs	r2, r2, #2
 8002de0:	2a05      	cmp	r2, #5
 8002de2:	d801      	bhi.n	8002de8 <__iar_annotation$$branch+0x4>

08002de4 <__iar_annotation$$branch>:
 8002de4:	f000 fdfb 	bl	80039de <__iar_annotation$$branch+0xfe>
 8002de8:	1f92      	subs	r2, r2, #6
 8002dea:	d101      	bne.n	8002df0 <__iar_annotation$$branch+0x4>

08002dec <__iar_annotation$$branch>:
 8002dec:	f000 fdd2 	bl	8003994 <__iar_annotation$$branch+0xb4>
 8002df0:	1e52      	subs	r2, r2, #1
 8002df2:	2a03      	cmp	r2, #3
 8002df4:	d9d9      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002df6:	3a11      	subs	r2, #17
 8002df8:	d0d7      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002dfa:	1e52      	subs	r2, r2, #1
 8002dfc:	d100      	bne.n	8002e00 <__iar_annotation$$branch+0x14>
 8002dfe:	e150      	b.n	80030a2 <__iar_annotation$$branch+0x1e6>
 8002e00:	3a0f      	subs	r2, #15
 8002e02:	d101      	bne.n	8002e08 <__iar_annotation$$branch+0x4>

08002e04 <__iar_annotation$$branch>:
 8002e04:	f000 fce9 	bl	80037da <__iar_annotation$$branch+0x91e>
 8002e08:	1fd2      	subs	r2, r2, #7
 8002e0a:	2a01      	cmp	r2, #1
 8002e0c:	d9cd      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002e0e:	1f52      	subs	r2, r2, #5
 8002e10:	2a01      	cmp	r2, #1
 8002e12:	d9ca      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002e14:	3a0d      	subs	r2, #13
 8002e16:	d0c8      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002e18:	3a12      	subs	r2, #18
 8002e1a:	d101      	bne.n	8002e20 <__iar_annotation$$branch+0x4>

08002e1c <__iar_annotation$$branch>:
 8002e1c:	f000 fe18 	bl	8003a50 <__iar_annotation$$branch+0x62>
 8002e20:	3a0c      	subs	r2, #12
 8002e22:	d100      	bne.n	8002e26 <__iar_annotation$$branch+0xa>
 8002e24:	e09a      	b.n	8002f5c <__iar_annotation$$branch+0xa0>
 8002e26:	1e52      	subs	r2, r2, #1
 8002e28:	2a02      	cmp	r2, #2
 8002e2a:	d9be      	bls.n	8002daa <__iar_annotation$$branch+0x8>
 8002e2c:	1ed2      	subs	r2, r2, #3
 8002e2e:	d100      	bne.n	8002e32 <__iar_annotation$$branch+0x16>
 8002e30:	e213      	b.n	800325a <__iar_annotation$$branch+0x39e>
 8002e32:	1e52      	subs	r2, r2, #1
 8002e34:	d100      	bne.n	8002e38 <__iar_annotation$$branch+0x1c>
 8002e36:	e229      	b.n	800328c <__iar_annotation$$branch+0x3d0>
 8002e38:	1e92      	subs	r2, r2, #2
 8002e3a:	d0b6      	beq.n	8002daa <__iar_annotation$$branch+0x8>
 8002e3c:	1e52      	subs	r2, r2, #1
 8002e3e:	d100      	bne.n	8002e42 <__iar_annotation$$branch+0x26>
 8002e40:	e0e0      	b.n	8003004 <__iar_annotation$$branch+0x148>
 8002e42:	1e92      	subs	r2, r2, #2
 8002e44:	2a08      	cmp	r2, #8
 8002e46:	d801      	bhi.n	8002e4c <__iar_annotation$$branch+0x4>

08002e48 <__iar_annotation$$branch>:
 8002e48:	f000 fdd3 	bl	80039f2 <__iar_annotation$$branch+0x4>
 8002e4c:	3a0a      	subs	r2, #10
 8002e4e:	d101      	bne.n	8002e54 <__iar_annotation$$branch+0x4>

08002e50 <__iar_annotation$$branch>:
 8002e50:	f000 fde2 	bl	8003a18 <__iar_annotation$$branch+0x2a>
 8002e54:	a903      	add	r1, sp, #12
 8002e56:	0020      	movs	r0, r4
 8002e58:	f001 fb32 	bl	80044c0 <PE_StateMachine_VDM>
 8002e5c:	0005      	movs	r5, r0
 8002e5e:	7c62      	ldrb	r2, [r4, #17]
 8002e60:	4e31      	ldr	r6, [pc, #196]	@ (8002f28 <__iar_annotation$$branch+0x6c>)
 8002e62:	7ca0      	ldrb	r0, [r4, #18]
 8002e64:	4290      	cmp	r0, r2
 8002e66:	d007      	beq.n	8002e78 <__iar_annotation$$branch+0x28>
 8002e68:	74a2      	strb	r2, [r4, #18]
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	9000      	str	r0, [sp, #0]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	7c21      	ldrb	r1, [r4, #16]
 8002e72:	2004      	movs	r0, #4
 8002e74:	6837      	ldr	r7, [r6, #0]
 8002e76:	47b8      	blx	r7
 8002e78:	4668      	mov	r0, sp
 8002e7a:	7b00      	ldrb	r0, [r0, #12]
 8002e7c:	2814      	cmp	r0, #20
 8002e7e:	d101      	bne.n	8002e84 <__iar_annotation$$branch+0x4>

08002e80 <__iar_annotation$$branch>:
 8002e80:	f000 fdec 	bl	8003a5c <__iar_annotation$$branch+0x6e>
 8002e84:	0020      	movs	r0, r4
 8002e86:	f7fd fdab 	bl	80009e0 <PE_Check_AMSConflict>
 8002e8a:	2815      	cmp	r0, #21
 8002e8c:	d109      	bne.n	8002ea2 <__iar_annotation$$branch+0x22>
 8002e8e:	4668      	mov	r0, sp
 8002e90:	7b00      	ldrb	r0, [r0, #12]
 8002e92:	2814      	cmp	r0, #20
 8002e94:	d005      	beq.n	8002ea2 <__iar_annotation$$branch+0x22>
 8002e96:	2014      	movs	r0, #20
 8002e98:	4669      	mov	r1, sp
 8002e9a:	7308      	strb	r0, [r1, #12]
 8002e9c:	0020      	movs	r0, r4
 8002e9e:	f7fd fd58 	bl	8000952 <PE_Clear_RxEvent>
 8002ea2:	7c62      	ldrb	r2, [r4, #17]
 8002ea4:	7ca0      	ldrb	r0, [r4, #18]
 8002ea6:	4290      	cmp	r0, r2
 8002ea8:	d007      	beq.n	8002eba <__iar_annotation$$branch+0x3a>
 8002eaa:	74a2      	strb	r2, [r4, #18]
 8002eac:	2000      	movs	r0, #0
 8002eae:	9000      	str	r0, [sp, #0]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	7c21      	ldrb	r1, [r4, #16]
 8002eb4:	2004      	movs	r0, #4
 8002eb6:	6835      	ldr	r5, [r6, #0]
 8002eb8:	47a8      	blx	r5
 8002eba:	2500      	movs	r5, #0

08002ebc <__iar_annotation$$branch>:
 8002ebc:	f000 fded 	bl	8003a9a <__iar_annotation$$branch+0xac>
 8002ec0:	2500      	movs	r5, #0
 8002ec2:	43ed      	mvns	r5, r5
 8002ec4:	0028      	movs	r0, r5
 8002ec6:	e6b2      	b.n	8002c2e <USBPD_PE_StateMachine_SRC+0xa6>
 8002ec8:	74a0      	strb	r0, [r4, #18]
 8002eca:	2000      	movs	r0, #0
 8002ecc:	9000      	str	r0, [sp, #0]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	22a6      	movs	r2, #166	@ 0xa6
 8002ed2:	7c21      	ldrb	r1, [r4, #16]
 8002ed4:	2004      	movs	r0, #4
 8002ed6:	4d14      	ldr	r5, [pc, #80]	@ (8002f28 <__iar_annotation$$branch+0x6c>)
 8002ed8:	682d      	ldr	r5, [r5, #0]
 8002eda:	47a8      	blx	r5
 8002edc:	2502      	movs	r5, #2
 8002ede:	2032      	movs	r0, #50	@ 0x32
 8002ee0:	5c20      	ldrb	r0, [r4, r0]
 8002ee2:	280f      	cmp	r0, #15
 8002ee4:	d001      	beq.n	8002eea <__iar_annotation$$branch+0x2e>
 8002ee6:	2814      	cmp	r0, #20
 8002ee8:	d11c      	bne.n	8002f24 <__iar_annotation$$branch+0x68>
 8002eea:	4668      	mov	r0, sp
 8002eec:	7b00      	ldrb	r0, [r0, #12]
 8002eee:	2814      	cmp	r0, #20
 8002ef0:	d005      	beq.n	8002efe <__iar_annotation$$branch+0x42>
 8002ef2:	2014      	movs	r0, #20
 8002ef4:	4669      	mov	r1, sp
 8002ef6:	7308      	strb	r0, [r1, #12]
 8002ef8:	0020      	movs	r0, r4
 8002efa:	f7fd fd2a 	bl	8000952 <PE_Clear_RxEvent>
 8002efe:	2032      	movs	r0, #50	@ 0x32
 8002f00:	5c22      	ldrb	r2, [r4, r0]
 8002f02:	7462      	strb	r2, [r4, #17]
 8002f04:	2000      	movs	r0, #0
 8002f06:	2332      	movs	r3, #50	@ 0x32
 8002f08:	54e0      	strb	r0, [r4, r3]
 8002f0a:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002f0c:	7ca0      	ldrb	r0, [r4, #18]
 8002f0e:	4290      	cmp	r0, r2
 8002f10:	d008      	beq.n	8002f24 <__iar_annotation$$branch+0x68>
 8002f12:	74a2      	strb	r2, [r4, #18]
 8002f14:	2000      	movs	r0, #0
 8002f16:	9000      	str	r0, [sp, #0]
 8002f18:	2300      	movs	r3, #0
 8002f1a:	7c21      	ldrb	r1, [r4, #16]
 8002f1c:	2004      	movs	r0, #4
 8002f1e:	4e02      	ldr	r6, [pc, #8]	@ (8002f28 <__iar_annotation$$branch+0x6c>)
 8002f20:	6836      	ldr	r6, [r6, #0]
 8002f22:	47b0      	blx	r6
 8002f24:	e6ab      	b.n	8002c7e <USBPD_PE_StateMachine_SRC+0xf6>
 8002f26:	bf00      	nop
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	fffbffff 	.word	0xfffbffff
 8002f30:	fffdffff 	.word	0xfffdffff
 8002f34:	00008011 	.word	0x00008011
 8002f38:	0000025e 	.word	0x0000025e
 8002f3c:	0000801b 	.word	0x0000801b
 8002f40:	0000f01f 	.word	0x0000f01f
 8002f44:	6860      	ldr	r0, [r4, #4]
 8002f46:	6801      	ldr	r1, [r0, #0]
 8002f48:	2210      	movs	r2, #16
 8002f4a:	4391      	bics	r1, r2
 8002f4c:	6001      	str	r1, [r0, #0]
 8002f4e:	215f      	movs	r1, #95	@ 0x5f
 8002f50:	7c20      	ldrb	r0, [r4, #16]
 8002f52:	f7fd fa93 	bl	800047c <USBPD_PE_Notification>
 8002f56:	2500      	movs	r5, #0
 8002f58:	43ed      	mvns	r5, r5
 8002f5a:	e780      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8002f5c:	6860      	ldr	r0, [r4, #4]
 8002f5e:	6801      	ldr	r1, [r0, #0]
 8002f60:	2210      	movs	r2, #16
 8002f62:	4391      	bics	r1, r2
 8002f64:	6001      	str	r1, [r0, #0]
 8002f66:	68a0      	ldr	r0, [r4, #8]
 8002f68:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002f6a:	2900      	cmp	r1, #0
 8002f6c:	d0f3      	beq.n	8002f56 <__iar_annotation$$branch+0x9a>
 8002f6e:	7c20      	ldrb	r0, [r4, #16]
 8002f70:	4788      	blx	r1
 8002f72:	e7f0      	b.n	8002f56 <__iar_annotation$$branch+0x9a>
 8002f74:	2701      	movs	r7, #1
 8002f76:	6860      	ldr	r0, [r4, #4]
 8002f78:	6800      	ldr	r0, [r0, #0]
 8002f7a:	0bc0      	lsrs	r0, r0, #15
 8002f7c:	4038      	ands	r0, r7
 8002f7e:	d002      	beq.n	8002f86 <__iar_annotation$$branch+0xca>
 8002f80:	6820      	ldr	r0, [r4, #0]
 8002f82:	6801      	ldr	r1, [r0, #0]
 8002f84:	e000      	b.n	8002f88 <__iar_annotation$$branch+0xcc>
 8002f86:	2101      	movs	r1, #1
 8002f88:	4668      	mov	r0, sp
 8002f8a:	7b40      	ldrb	r0, [r0, #13]
 8002f8c:	f002 fc08 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8002f90:	6860      	ldr	r0, [r4, #4]
 8002f92:	6801      	ldr	r1, [r0, #0]
 8002f94:	0b0a      	lsrs	r2, r1, #12
 8002f96:	403a      	ands	r2, r7
 8002f98:	d02f      	beq.n	8002ffa <__iar_annotation$$branch+0x13e>
 8002f9a:	078a      	lsls	r2, r1, #30
 8002f9c:	0f92      	lsrs	r2, r2, #30
 8002f9e:	2a01      	cmp	r2, #1
 8002fa0:	d101      	bne.n	8002fa6 <__iar_annotation$$branch+0xea>
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	e000      	b.n	8002fa8 <__iar_annotation$$branch+0xec>
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	2320      	movs	r3, #32
 8002faa:	4399      	bics	r1, r3
 8002fac:	430a      	orrs	r2, r1
 8002fae:	6002      	str	r2, [r0, #0]
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	70f0      	strb	r0, [r6, #3]
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	0020      	movs	r0, r4
 8002fb8:	f7fe f9f3 	bl	80013a2 <PE_SetPowerNegotiation>
 8002fbc:	6860      	ldr	r0, [r4, #4]
 8002fbe:	6800      	ldr	r0, [r0, #0]
 8002fc0:	0901      	lsrs	r1, r0, #4
 8002fc2:	4039      	ands	r1, r7
 8002fc4:	d005      	beq.n	8002fd2 <__iar_annotation$$branch+0x116>
 8002fc6:	48ae      	ldr	r0, [pc, #696]	@ (8003280 <__iar_annotation$$branch+0x3c4>)
 8002fc8:	83e0      	strh	r0, [r4, #30]
 8002fca:	2514      	movs	r5, #20
 8002fcc:	2006      	movs	r0, #6
 8002fce:	7460      	strb	r0, [r4, #17]
 8002fd0:	e745      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8002fd2:	0bc0      	lsrs	r0, r0, #15
 8002fd4:	4007      	ands	r7, r0
 8002fd6:	d00a      	beq.n	8002fee <__iar_annotation$$branch+0x132>
 8002fd8:	6820      	ldr	r0, [r4, #0]
 8002fda:	7800      	ldrb	r0, [r0, #0]
 8002fdc:	0780      	lsls	r0, r0, #30
 8002fde:	d400      	bmi.n	8002fe2 <__iar_annotation$$branch+0x126>
 8002fe0:	e087      	b.n	80030f2 <__iar_annotation$$branch+0x236>
 8002fe2:	7930      	ldrb	r0, [r6, #4]
 8002fe4:	2814      	cmp	r0, #20
 8002fe6:	d300      	bcc.n	8002fea <__iar_annotation$$branch+0x12e>
 8002fe8:	e083      	b.n	80030f2 <__iar_annotation$$branch+0x236>
 8002fea:	68e1      	ldr	r1, [r4, #12]
 8002fec:	2900      	cmp	r1, #0
 8002fee:	d100      	bne.n	8002ff2 <__iar_annotation$$branch+0x136>
 8002ff0:	e07f      	b.n	80030f2 <__iar_annotation$$branch+0x236>
 8002ff2:	1c40      	adds	r0, r0, #1
 8002ff4:	7130      	strb	r0, [r6, #4]
 8002ff6:	2005      	movs	r0, #5
 8002ff8:	e7e9      	b.n	8002fce <__iar_annotation$$branch+0x112>
 8002ffa:	2121      	movs	r1, #33	@ 0x21
 8002ffc:	7c20      	ldrb	r0, [r4, #16]
 8002ffe:	f7fd fa3d 	bl	800047c <USBPD_PE_Notification>
 8003002:	e04c      	b.n	800309e <__iar_annotation$$branch+0x1e2>
 8003004:	a903      	add	r1, sp, #12
 8003006:	0020      	movs	r0, r4
 8003008:	f000 fd8c 	bl	8003b24 <PE_StateMachine_VDMCable>
 800300c:	e726      	b.n	8002e5c <__iar_annotation$$branch+0xc>
 800300e:	8be0      	ldrh	r0, [r4, #30]
 8003010:	03a9      	lsls	r1, r5, #14
 8003012:	4288      	cmp	r0, r1
 8003014:	d102      	bne.n	800301c <__iar_annotation$$branch+0x160>
 8003016:	2007      	movs	r0, #7
 8003018:	7460      	strb	r0, [r4, #17]
 800301a:	2500      	movs	r5, #0
 800301c:	e71f      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 800301e:	6960      	ldr	r0, [r4, #20]
 8003020:	0740      	lsls	r0, r0, #29
 8003022:	0fc1      	lsrs	r1, r0, #31
 8003024:	0020      	movs	r0, r4
 8003026:	f000 fd45 	bl	8003ab4 <PE_Send_SRCCapabilities>
 800302a:	2805      	cmp	r0, #5
 800302c:	d002      	beq.n	8003034 <__iar_annotation$$branch+0x178>
 800302e:	2809      	cmp	r0, #9
 8003030:	d0f4      	beq.n	800301c <__iar_annotation$$branch+0x160>
 8003032:	e011      	b.n	8003058 <__iar_annotation$$branch+0x19c>
 8003034:	2001      	movs	r0, #1
 8003036:	7720      	strb	r0, [r4, #28]
 8003038:	6960      	ldr	r0, [r4, #20]
 800303a:	2104      	movs	r1, #4
 800303c:	4301      	orrs	r1, r0
 800303e:	6161      	str	r1, [r4, #20]
 8003040:	2000      	movs	r0, #0
 8003042:	70f0      	strb	r0, [r6, #3]
 8003044:	70b0      	strb	r0, [r6, #2]
 8003046:	83e7      	strh	r7, [r4, #30]
 8003048:	251b      	movs	r5, #27
 800304a:	2016      	movs	r0, #22
 800304c:	7460      	strb	r0, [r4, #17]
 800304e:	210f      	movs	r1, #15
 8003050:	7c20      	ldrb	r0, [r4, #16]
 8003052:	f7fd fa13 	bl	800047c <USBPD_PE_Notification>
 8003056:	e702      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8003058:	6960      	ldr	r0, [r4, #20]
 800305a:	0741      	lsls	r1, r0, #29
 800305c:	0fc9      	lsrs	r1, r1, #31
 800305e:	d10f      	bne.n	8003080 <__iar_annotation$$branch+0x1c4>
 8003060:	78f0      	ldrb	r0, [r6, #3]
 8003062:	2833      	cmp	r0, #51	@ 0x33
 8003064:	d217      	bcs.n	8003096 <__iar_annotation$$branch+0x1da>
 8003066:	4887      	ldr	r0, [pc, #540]	@ (8003284 <__iar_annotation$$branch+0x3c8>)
 8003068:	83e0      	strh	r0, [r4, #30]
 800306a:	2596      	movs	r5, #150	@ 0x96
 800306c:	2008      	movs	r0, #8
 800306e:	7460      	strb	r0, [r4, #17]
 8003070:	4885      	ldr	r0, [pc, #532]	@ (8003288 <__iar_annotation$$branch+0x3cc>)
 8003072:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003074:	4201      	tst	r1, r0
 8003076:	d002      	beq.n	800307e <__iar_annotation$$branch+0x1c2>
 8003078:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 800307a:	0005      	movs	r5, r0
 800307c:	400d      	ands	r5, r1
 800307e:	e6ee      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8003080:	6860      	ldr	r0, [r4, #4]
 8003082:	7800      	ldrb	r0, [r0, #0]
 8003084:	0780      	lsls	r0, r0, #30
 8003086:	0f80      	lsrs	r0, r0, #30
 8003088:	2802      	cmp	r0, #2
 800308a:	d102      	bne.n	8003092 <__iar_annotation$$branch+0x1d6>
 800308c:	7c20      	ldrb	r0, [r4, #16]
 800308e:	f002 fb68 	bl	8005762 <USBPD_PRL_SRCReleaseSinkNG>
 8003092:	2011      	movs	r0, #17
 8003094:	e7c0      	b.n	8003018 <__iar_annotation$$branch+0x15c>
 8003096:	2121      	movs	r1, #33	@ 0x21
 8003098:	7c20      	ldrb	r0, [r4, #16]
 800309a:	f7fd f9ef 	bl	800047c <USBPD_PE_Notification>
 800309e:	2000      	movs	r0, #0
 80030a0:	e795      	b.n	8002fce <__iar_annotation$$branch+0x112>
 80030a2:	2100      	movs	r1, #0
 80030a4:	0020      	movs	r0, r4
 80030a6:	f000 fd05 	bl	8003ab4 <PE_Send_SRCCapabilities>
 80030aa:	2805      	cmp	r0, #5
 80030ac:	d107      	bne.n	80030be <__iar_annotation$$branch+0x202>
 80030ae:	2104      	movs	r1, #4
 80030b0:	0020      	movs	r0, r4
 80030b2:	f7fe f976 	bl	80013a2 <PE_SetPowerNegotiation>
 80030b6:	2001      	movs	r0, #1
 80030b8:	7720      	strb	r0, [r4, #28]
 80030ba:	83e7      	strh	r7, [r4, #30]
 80030bc:	e7c5      	b.n	800304a <__iar_annotation$$branch+0x18e>
 80030be:	2000      	movs	r0, #0
 80030c0:	7720      	strb	r0, [r4, #28]
 80030c2:	2011      	movs	r0, #17
 80030c4:	e783      	b.n	8002fce <__iar_annotation$$branch+0x112>
 80030c6:	03a8      	lsls	r0, r5, #14
 80030c8:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80030ca:	4281      	cmp	r1, r0
 80030cc:	d106      	bne.n	80030dc <__iar_annotation$$branch+0x220>
 80030ce:	2100      	movs	r1, #0
 80030d0:	8461      	strh	r1, [r4, #34]	@ 0x22
 80030d2:	7931      	ldrb	r1, [r6, #4]
 80030d4:	1c49      	adds	r1, r1, #1
 80030d6:	7131      	strb	r1, [r6, #4]
 80030d8:	2105      	movs	r1, #5
 80030da:	7461      	strb	r1, [r4, #17]
 80030dc:	8be1      	ldrh	r1, [r4, #30]
 80030de:	4281      	cmp	r1, r0
 80030e0:	d1cd      	bne.n	800307e <__iar_annotation$$branch+0x1c2>
 80030e2:	6820      	ldr	r0, [r4, #0]
 80030e4:	6840      	ldr	r0, [r0, #4]
 80030e6:	0601      	lsls	r1, r0, #24
 80030e8:	0fc9      	lsrs	r1, r1, #31
 80030ea:	d002      	beq.n	80030f2 <__iar_annotation$$branch+0x236>
 80030ec:	78f0      	ldrb	r0, [r6, #3]
 80030ee:	1c40      	adds	r0, r0, #1
 80030f0:	70f0      	strb	r0, [r6, #3]
 80030f2:	2007      	movs	r0, #7
 80030f4:	e76b      	b.n	8002fce <__iar_annotation$$branch+0x112>
 80030f6:	4668      	mov	r0, sp
 80030f8:	7b00      	ldrb	r0, [r0, #12]
 80030fa:	2811      	cmp	r0, #17
 80030fc:	d109      	bne.n	8003112 <__iar_annotation$$branch+0x256>
 80030fe:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003100:	0bc1      	lsrs	r1, r0, #15
 8003102:	d106      	bne.n	8003112 <__iar_annotation$$branch+0x256>
 8003104:	0b01      	lsrs	r1, r0, #12
 8003106:	0749      	lsls	r1, r1, #29
 8003108:	d100      	bne.n	800310c <__iar_annotation$$branch+0x250>
 800310a:	e111      	b.n	8003330 <__iar_annotation$$branch+0x474>
 800310c:	06c0      	lsls	r0, r0, #27
 800310e:	0ec0      	lsrs	r0, r0, #27
 8003110:	2802      	cmp	r0, #2
 8003112:	d000      	beq.n	8003116 <__iar_annotation$$branch+0x25a>
 8003114:	e10c      	b.n	8003330 <__iar_annotation$$branch+0x474>
 8003116:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003118:	7881      	ldrb	r1, [r0, #2]
 800311a:	78c2      	ldrb	r2, [r0, #3]
 800311c:	0212      	lsls	r2, r2, #8
 800311e:	1889      	adds	r1, r1, r2
 8003120:	7902      	ldrb	r2, [r0, #4]
 8003122:	0412      	lsls	r2, r2, #16
 8003124:	1889      	adds	r1, r1, r2
 8003126:	7940      	ldrb	r0, [r0, #5]
 8003128:	0600      	lsls	r0, r0, #24
 800312a:	1808      	adds	r0, r1, r0
 800312c:	9000      	str	r0, [sp, #0]
 800312e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003130:	0600      	lsls	r0, r0, #24
 8003132:	0f81      	lsrs	r1, r0, #30
 8003134:	7c20      	ldrb	r0, [r4, #16]
 8003136:	f7fd fd5b 	bl	8000bf0 <PE_ExtRevisionInteroperability>
 800313a:	2304      	movs	r3, #4
 800313c:	466a      	mov	r2, sp
 800313e:	2106      	movs	r1, #6
 8003140:	7c20      	ldrb	r0, [r4, #16]
 8003142:	68a5      	ldr	r5, [r4, #8]
 8003144:	69ad      	ldr	r5, [r5, #24]
 8003146:	47a8      	blx	r5
 8003148:	2009      	movs	r0, #9
 800314a:	7460      	strb	r0, [r4, #17]
 800314c:	2500      	movs	r5, #0
 800314e:	e0e5      	b.n	800331c <__iar_annotation$$branch+0x460>
 8003150:	2702      	movs	r7, #2
 8003152:	2507      	movs	r5, #7
 8003154:	a901      	add	r1, sp, #4
 8003156:	7c20      	ldrb	r0, [r4, #16]
 8003158:	68a2      	ldr	r2, [r4, #8]
 800315a:	69d2      	ldr	r2, [r2, #28]
 800315c:	4790      	blx	r2
 800315e:	280a      	cmp	r0, #10
 8003160:	d010      	beq.n	8003184 <__iar_annotation$$branch+0x2c8>
 8003162:	280b      	cmp	r0, #11
 8003164:	d035      	beq.n	80031d2 <__iar_annotation$$branch+0x316>
 8003166:	280d      	cmp	r0, #13
 8003168:	6860      	ldr	r0, [r4, #4]
 800316a:	6800      	ldr	r0, [r0, #0]
 800316c:	d136      	bne.n	80031dc <__iar_annotation$$branch+0x320>
 800316e:	0a00      	lsrs	r0, r0, #8
 8003170:	4005      	ands	r5, r0
 8003172:	2d03      	cmp	r5, #3
 8003174:	d101      	bne.n	800317a <__iar_annotation$$branch+0x2be>
 8003176:	2303      	movs	r3, #3
 8003178:	e000      	b.n	800317c <__iar_annotation$$branch+0x2c0>
 800317a:	230e      	movs	r3, #14
 800317c:	2000      	movs	r0, #0
 800317e:	9000      	str	r0, [sp, #0]
 8003180:	220c      	movs	r2, #12
 8003182:	e035      	b.n	80031f0 <__iar_annotation$$branch+0x334>
 8003184:	48a9      	ldr	r0, [pc, #676]	@ (800342c <__iar_annotation$$branch+0x570>)
 8003186:	83e0      	strh	r0, [r4, #30]
 8003188:	271e      	movs	r7, #30
 800318a:	6860      	ldr	r0, [r4, #4]
 800318c:	6800      	ldr	r0, [r0, #0]
 800318e:	0a00      	lsrs	r0, r0, #8
 8003190:	4005      	ands	r5, r0
 8003192:	2d01      	cmp	r5, #1
 8003194:	d00b      	beq.n	80031ae <__iar_annotation$$branch+0x2f2>
 8003196:	9801      	ldr	r0, [sp, #4]
 8003198:	2803      	cmp	r0, #3
 800319a:	d108      	bne.n	80031ae <__iar_annotation$$branch+0x2f2>
 800319c:	6960      	ldr	r0, [r4, #20]
 800319e:	06c0      	lsls	r0, r0, #27
 80031a0:	0f80      	lsrs	r0, r0, #30
 80031a2:	2803      	cmp	r0, #3
 80031a4:	d103      	bne.n	80031ae <__iar_annotation$$branch+0x2f2>
 80031a6:	2080      	movs	r0, #128	@ 0x80
 80031a8:	0200      	lsls	r0, r0, #8
 80031aa:	83e0      	strh	r0, [r4, #30]
 80031ac:	2700      	movs	r7, #0
 80031ae:	2000      	movs	r0, #0
 80031b0:	9000      	str	r0, [sp, #0]
 80031b2:	230c      	movs	r3, #12
 80031b4:	2203      	movs	r2, #3
 80031b6:	2100      	movs	r1, #0
 80031b8:	0020      	movs	r0, r4
 80031ba:	f7fe f9a7 	bl	800150c <PE_Send_CtrlMessage>
 80031be:	6960      	ldr	r0, [r4, #20]
 80031c0:	2118      	movs	r1, #24
 80031c2:	4388      	bics	r0, r1
 80031c4:	9901      	ldr	r1, [sp, #4]
 80031c6:	00c9      	lsls	r1, r1, #3
 80031c8:	2218      	movs	r2, #24
 80031ca:	400a      	ands	r2, r1
 80031cc:	4302      	orrs	r2, r0
 80031ce:	6162      	str	r2, [r4, #20]
 80031d0:	e012      	b.n	80031f8 <__iar_annotation$$branch+0x33c>
 80031d2:	2000      	movs	r0, #0
 80031d4:	9000      	str	r0, [sp, #0]
 80031d6:	230c      	movs	r3, #12
 80031d8:	2202      	movs	r2, #2
 80031da:	e009      	b.n	80031f0 <__iar_annotation$$branch+0x334>
 80031dc:	0a00      	lsrs	r0, r0, #8
 80031de:	4005      	ands	r5, r0
 80031e0:	2d03      	cmp	r5, #3
 80031e2:	d101      	bne.n	80031e8 <__iar_annotation$$branch+0x32c>
 80031e4:	2303      	movs	r3, #3
 80031e6:	e000      	b.n	80031ea <__iar_annotation$$branch+0x32e>
 80031e8:	230e      	movs	r3, #14
 80031ea:	2000      	movs	r0, #0
 80031ec:	9000      	str	r0, [sp, #0]
 80031ee:	2204      	movs	r2, #4
 80031f0:	2100      	movs	r1, #0
 80031f2:	0020      	movs	r0, r4
 80031f4:	f7fe f98a 	bl	800150c <PE_Send_CtrlMessage>
 80031f8:	003d      	movs	r5, r7
 80031fa:	e630      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 80031fc:	8be0      	ldrh	r0, [r4, #30]
 80031fe:	03a9      	lsls	r1, r5, #14
 8003200:	4288      	cmp	r0, r1
 8003202:	d1fa      	bne.n	80031fa <__iar_annotation$$branch+0x33e>
 8003204:	2104      	movs	r1, #4
 8003206:	0020      	movs	r0, r4
 8003208:	f7fe f8cb 	bl	80013a2 <PE_SetPowerNegotiation>
 800320c:	68a0      	ldr	r0, [r4, #8]
 800320e:	6801      	ldr	r1, [r0, #0]
 8003210:	2900      	cmp	r1, #0
 8003212:	d0f2      	beq.n	80031fa <__iar_annotation$$branch+0x33e>
 8003214:	7c20      	ldrb	r0, [r4, #16]
 8003216:	4788      	blx	r1
 8003218:	2800      	cmp	r0, #0
 800321a:	d000      	beq.n	800321e <__iar_annotation$$branch+0x362>
 800321c:	e2db      	b.n	80037d6 <__iar_annotation$$branch+0x91a>
 800321e:	200d      	movs	r0, #13
 8003220:	e6d5      	b.n	8002fce <__iar_annotation$$branch+0x112>
 8003222:	2000      	movs	r0, #0
 8003224:	9000      	str	r0, [sp, #0]
 8003226:	2303      	movs	r3, #3
 8003228:	2206      	movs	r2, #6
 800322a:	2100      	movs	r1, #0
 800322c:	0020      	movs	r0, r4
 800322e:	f7fe f96d 	bl	800150c <PE_Send_CtrlMessage>
 8003232:	2800      	cmp	r0, #0
 8003234:	d110      	bne.n	8003258 <__iar_annotation$$branch+0x39c>
 8003236:	2103      	movs	r1, #3
 8003238:	0020      	movs	r0, r4
 800323a:	f7fe f8b2 	bl	80013a2 <PE_SetPowerNegotiation>
 800323e:	2110      	movs	r1, #16
 8003240:	7c20      	ldrb	r0, [r4, #16]
 8003242:	f7fd f91b 	bl	800047c <USBPD_PE_Notification>
 8003246:	2000      	movs	r0, #0
 8003248:	84a0      	strh	r0, [r4, #36]	@ 0x24
 800324a:	6960      	ldr	r0, [r4, #20]
 800324c:	06c0      	lsls	r0, r0, #27
 800324e:	0f80      	lsrs	r0, r0, #30
 8003250:	2803      	cmp	r0, #3
 8003252:	d101      	bne.n	8003258 <__iar_annotation$$branch+0x39c>
 8003254:	4876      	ldr	r0, [pc, #472]	@ (8003430 <__iar_annotation$$branch+0x574>)
 8003256:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8003258:	e601      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 800325a:	2001      	movs	r0, #1
 800325c:	9000      	str	r0, [sp, #0]
 800325e:	2397      	movs	r3, #151	@ 0x97
 8003260:	2202      	movs	r2, #2
 8003262:	2100      	movs	r1, #0
 8003264:	0020      	movs	r0, r4
 8003266:	f7fe f951 	bl	800150c <PE_Send_CtrlMessage>
 800326a:	2800      	cmp	r0, #0
 800326c:	d1f4      	bne.n	8003258 <__iar_annotation$$branch+0x39c>
 800326e:	7725      	strb	r5, [r4, #28]
 8003270:	2129      	movs	r1, #41	@ 0x29
 8003272:	7c20      	ldrb	r0, [r4, #16]
 8003274:	f7fd f902 	bl	800047c <USBPD_PE_Notification>
 8003278:	486e      	ldr	r0, [pc, #440]	@ (8003434 <__iar_annotation$$branch+0x578>)
 800327a:	83e0      	strh	r0, [r4, #30]
 800327c:	4d6e      	ldr	r5, [pc, #440]	@ (8003438 <__iar_annotation$$branch+0x57c>)
 800327e:	e5ee      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8003280:	00008014 	.word	0x00008014
 8003284:	00008096 	.word	0x00008096
 8003288:	00007fff 	.word	0x00007fff
 800328c:	8be0      	ldrh	r0, [r4, #30]
 800328e:	03a9      	lsls	r1, r5, #14
 8003290:	4288      	cmp	r0, r1
 8003292:	d1f4      	bne.n	800327e <__iar_annotation$$branch+0x3c2>
 8003294:	212a      	movs	r1, #42	@ 0x2a
 8003296:	7c20      	ldrb	r0, [r4, #16]
 8003298:	f7fd f8f0 	bl	800047c <USBPD_PE_Notification>
 800329c:	2000      	movs	r0, #0
 800329e:	9000      	str	r0, [sp, #0]
 80032a0:	2303      	movs	r3, #3
 80032a2:	2206      	movs	r2, #6
 80032a4:	2100      	movs	r1, #0
 80032a6:	0020      	movs	r0, r4
 80032a8:	f7fe f930 	bl	800150c <PE_Send_CtrlMessage>
 80032ac:	2800      	cmp	r0, #0
 80032ae:	d109      	bne.n	80032c4 <__iar_annotation$$branch+0x408>
 80032b0:	212e      	movs	r1, #46	@ 0x2e
 80032b2:	e6cd      	b.n	8003050 <__iar_annotation$$branch+0x194>
 80032b4:	2000      	movs	r0, #0
 80032b6:	9000      	str	r0, [sp, #0]
 80032b8:	2307      	movs	r3, #7
 80032ba:	2203      	movs	r2, #3
 80032bc:	2100      	movs	r1, #0
 80032be:	0020      	movs	r0, r4
 80032c0:	f7fe f924 	bl	800150c <PE_Send_CtrlMessage>
 80032c4:	e5cb      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 80032c6:	2000      	movs	r0, #0
 80032c8:	9000      	str	r0, [sp, #0]
 80032ca:	2312      	movs	r3, #18
 80032cc:	220d      	movs	r2, #13
 80032ce:	2031      	movs	r0, #49	@ 0x31
 80032d0:	5c21      	ldrb	r1, [r4, r0]
 80032d2:	0020      	movs	r0, r4
 80032d4:	f7fe f91a 	bl	800150c <PE_Send_CtrlMessage>
 80032d8:	2800      	cmp	r0, #0
 80032da:	d1f3      	bne.n	80032c4 <__iar_annotation$$branch+0x408>
 80032dc:	83e7      	strh	r7, [r4, #30]
 80032de:	251b      	movs	r5, #27
 80032e0:	2130      	movs	r1, #48	@ 0x30
 80032e2:	e6b5      	b.n	8003050 <__iar_annotation$$branch+0x194>
 80032e4:	4668      	mov	r0, sp
 80032e6:	7b00      	ldrb	r0, [r0, #12]
 80032e8:	2814      	cmp	r0, #20
 80032ea:	d021      	beq.n	8003330 <__iar_annotation$$branch+0x474>
 80032ec:	2030      	movs	r0, #48	@ 0x30
 80032ee:	5c20      	ldrb	r0, [r4, r0]
 80032f0:	2231      	movs	r2, #49	@ 0x31
 80032f2:	5ca2      	ldrb	r2, [r4, r2]
 80032f4:	4290      	cmp	r0, r2
 80032f6:	d11b      	bne.n	8003330 <__iar_annotation$$branch+0x474>
 80032f8:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80032fa:	4001      	ands	r1, r0
 80032fc:	2903      	cmp	r1, #3
 80032fe:	d117      	bne.n	8003330 <__iar_annotation$$branch+0x474>
 8003300:	2131      	movs	r1, #49	@ 0x31
 8003302:	7c20      	ldrb	r0, [r4, #16]
 8003304:	f7fd f8ba 	bl	800047c <USBPD_PE_Notification>
 8003308:	2030      	movs	r0, #48	@ 0x30
 800330a:	5c20      	ldrb	r0, [r4, r0]
 800330c:	2800      	cmp	r0, #0
 800330e:	d102      	bne.n	8003316 <__iar_annotation$$branch+0x45a>
 8003310:	2007      	movs	r0, #7
 8003312:	7460      	strb	r0, [r4, #17]
 8003314:	e002      	b.n	800331c <__iar_annotation$$branch+0x460>
 8003316:	2003      	movs	r0, #3
 8003318:	7460      	strb	r0, [r4, #17]
 800331a:	2500      	movs	r5, #0
 800331c:	4668      	mov	r0, sp
 800331e:	7b00      	ldrb	r0, [r0, #12]
 8003320:	2814      	cmp	r0, #20
 8003322:	d005      	beq.n	8003330 <__iar_annotation$$branch+0x474>
 8003324:	2014      	movs	r0, #20
 8003326:	4669      	mov	r1, sp
 8003328:	7308      	strb	r0, [r1, #12]
 800332a:	0020      	movs	r0, r4
 800332c:	f7fd fb11 	bl	8000952 <PE_Clear_RxEvent>
 8003330:	8be0      	ldrh	r0, [r4, #30]
 8003332:	2180      	movs	r1, #128	@ 0x80
 8003334:	0209      	lsls	r1, r1, #8
 8003336:	4288      	cmp	r0, r1
 8003338:	d1c4      	bne.n	80032c4 <__iar_annotation$$branch+0x408>
 800333a:	e24c      	b.n	80037d6 <__iar_annotation$$branch+0x91a>
 800333c:	6860      	ldr	r0, [r4, #4]
 800333e:	7800      	ldrb	r0, [r0, #0]
 8003340:	0780      	lsls	r0, r0, #30
 8003342:	0f80      	lsrs	r0, r0, #30
 8003344:	2802      	cmp	r0, #2
 8003346:	d102      	bne.n	800334e <__iar_annotation$$branch+0x492>
 8003348:	7c20      	ldrb	r0, [r4, #16]
 800334a:	f002 fa0a 	bl	8005762 <USBPD_PRL_SRCReleaseSinkNG>
 800334e:	2105      	movs	r1, #5
 8003350:	0020      	movs	r0, r4
 8003352:	f7fd fa99 	bl	8000888 <PE_Send_RESET>
 8003356:	6860      	ldr	r0, [r4, #4]
 8003358:	6801      	ldr	r1, [r0, #0]
 800335a:	2210      	movs	r2, #16
 800335c:	4391      	bics	r1, r2
 800335e:	6001      	str	r1, [r0, #0]
 8003360:	78b0      	ldrb	r0, [r6, #2]
 8003362:	1c40      	adds	r0, r0, #1
 8003364:	70b0      	strb	r0, [r6, #2]
 8003366:	6961      	ldr	r1, [r4, #20]
 8003368:	4834      	ldr	r0, [pc, #208]	@ (800343c <__iar_annotation$$branch+0x580>)
 800336a:	4008      	ands	r0, r1
 800336c:	6160      	str	r0, [r4, #20]
 800336e:	2100      	movs	r1, #0
 8003370:	2232      	movs	r2, #50	@ 0x32
 8003372:	54a1      	strb	r1, [r4, r2]
 8003374:	4932      	ldr	r1, [pc, #200]	@ (8003440 <__iar_annotation$$branch+0x584>)
 8003376:	4001      	ands	r1, r0
 8003378:	6161      	str	r1, [r4, #20]
 800337a:	2202      	movs	r2, #2
 800337c:	2101      	movs	r1, #1
 800337e:	0020      	movs	r0, r4
 8003380:	f7fe f806 	bl	8001390 <PE_CallHardResetCallback>
 8003384:	2169      	movs	r1, #105	@ 0x69
 8003386:	4668      	mov	r0, sp
 8003388:	7b40      	ldrb	r0, [r0, #13]
 800338a:	f7fd f877 	bl	800047c <USBPD_PE_Notification>
 800338e:	83e7      	strh	r7, [r4, #30]
 8003390:	251b      	movs	r5, #27
 8003392:	2015      	movs	r0, #21
 8003394:	e61b      	b.n	8002fce <__iar_annotation$$branch+0x112>
 8003396:	6860      	ldr	r0, [r4, #4]
 8003398:	7800      	ldrb	r0, [r0, #0]
 800339a:	0780      	lsls	r0, r0, #30
 800339c:	0f80      	lsrs	r0, r0, #30
 800339e:	2802      	cmp	r0, #2
 80033a0:	d1f0      	bne.n	8003384 <__iar_annotation$$branch+0x4c8>
 80033a2:	7c20      	ldrb	r0, [r4, #16]
 80033a4:	f002 f9dd 	bl	8005762 <USBPD_PRL_SRCReleaseSinkNG>
 80033a8:	e7ec      	b.n	8003384 <__iar_annotation$$branch+0x4c8>
 80033aa:	8be0      	ldrh	r0, [r4, #30]
 80033ac:	03a9      	lsls	r1, r5, #14
 80033ae:	4288      	cmp	r0, r1
 80033b0:	d11a      	bne.n	80033e8 <__iar_annotation$$branch+0x52c>
 80033b2:	6960      	ldr	r0, [r4, #20]
 80033b4:	78b1      	ldrb	r1, [r6, #2]
 80033b6:	2903      	cmp	r1, #3
 80033b8:	d303      	bcc.n	80033c2 <__iar_annotation$$branch+0x506>
 80033ba:	0741      	lsls	r1, r0, #29
 80033bc:	0fc9      	lsrs	r1, r1, #31
 80033be:	d130      	bne.n	8003422 <__iar_annotation$$branch+0x566>
 80033c0:	e66d      	b.n	800309e <__iar_annotation$$branch+0x1e2>
 80033c2:	4920      	ldr	r1, [pc, #128]	@ (8003444 <__iar_annotation$$branch+0x588>)
 80033c4:	83e1      	strh	r1, [r4, #30]
 80033c6:	2117      	movs	r1, #23
 80033c8:	7461      	strb	r1, [r4, #17]
 80033ca:	2500      	movs	r5, #0
 80033cc:	0540      	lsls	r0, r0, #21
 80033ce:	0f80      	lsrs	r0, r0, #30
 80033d0:	1e42      	subs	r2, r0, #1
 80033d2:	4192      	sbcs	r2, r2
 80033d4:	0fd2      	lsrs	r2, r2, #31
 80033d6:	2101      	movs	r1, #1
 80033d8:	0020      	movs	r0, r4
 80033da:	f7fd ffd9 	bl	8001390 <PE_CallHardResetCallback>
 80033de:	2203      	movs	r2, #3
 80033e0:	2101      	movs	r1, #1
 80033e2:	0020      	movs	r0, r4
 80033e4:	f7fd ffd4 	bl	8001390 <PE_CallHardResetCallback>
 80033e8:	e539      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 80033ea:	2100      	movs	r1, #0
 80033ec:	4668      	mov	r0, sp
 80033ee:	7b40      	ldrb	r0, [r0, #13]
 80033f0:	68a2      	ldr	r2, [r4, #8]
 80033f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033f4:	4790      	blx	r2
 80033f6:	2801      	cmp	r0, #1
 80033f8:	d105      	bne.n	8003406 <__iar_annotation$$branch+0x54a>
 80033fa:	4813      	ldr	r0, [pc, #76]	@ (8003448 <__iar_annotation$$branch+0x58c>)
 80033fc:	83e0      	strh	r0, [r4, #30]
 80033fe:	25c8      	movs	r5, #200	@ 0xc8
 8003400:	00ad      	lsls	r5, r5, #2
 8003402:	2013      	movs	r0, #19
 8003404:	7460      	strb	r0, [r4, #17]
 8003406:	8be0      	ldrh	r0, [r4, #30]
 8003408:	2180      	movs	r1, #128	@ 0x80
 800340a:	0209      	lsls	r1, r1, #8
 800340c:	4288      	cmp	r0, r1
 800340e:	d1eb      	bne.n	80033e8 <__iar_annotation$$branch+0x52c>
 8003410:	2206      	movs	r2, #6
 8003412:	2101      	movs	r1, #1
 8003414:	0020      	movs	r0, r4
 8003416:	f7fd ffbb 	bl	8001390 <PE_CallHardResetCallback>
 800341a:	6960      	ldr	r0, [r4, #20]
 800341c:	0741      	lsls	r1, r0, #29
 800341e:	0fc9      	lsrs	r1, r1, #31
 8003420:	d003      	beq.n	800342a <__iar_annotation$$branch+0x56e>
 8003422:	68a0      	ldr	r0, [r4, #8]
 8003424:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003426:	2800      	cmp	r0, #0
 8003428:	d137      	bne.n	800349a <__iar_annotation$$branch+0x5de>
 800342a:	e638      	b.n	800309e <__iar_annotation$$branch+0x1e2>
 800342c:	0000801e 	.word	0x0000801e
 8003430:	0000b6b0 	.word	0x0000b6b0
 8003434:	00008226 	.word	0x00008226
 8003438:	00000226 	.word	0x00000226
 800343c:	fffff9ff 	.word	0xfffff9ff
 8003440:	fffffe3f 	.word	0xfffffe3f
 8003444:	0000828a 	.word	0x0000828a
 8003448:	00008320 	.word	0x00008320
 800344c:	8be0      	ldrh	r0, [r4, #30]
 800344e:	03a9      	lsls	r1, r5, #14
 8003450:	4288      	cmp	r0, r1
 8003452:	d126      	bne.n	80034a2 <__iar_annotation$$branch+0x5e6>
 8003454:	2204      	movs	r2, #4
 8003456:	2101      	movs	r1, #1
 8003458:	0020      	movs	r0, r4
 800345a:	f7fd ff99 	bl	8001390 <PE_CallHardResetCallback>
 800345e:	2101      	movs	r1, #1
 8003460:	4668      	mov	r0, sp
 8003462:	7b40      	ldrb	r0, [r0, #13]
 8003464:	68a2      	ldr	r2, [r4, #8]
 8003466:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003468:	4790      	blx	r2
 800346a:	2801      	cmp	r0, #1
 800346c:	d10d      	bne.n	800348a <__iar_annotation$$branch+0x5ce>
 800346e:	0020      	movs	r0, r4
 8003470:	f7fd fb1d 	bl	8000aae <PE_Reset_HardReset>
 8003474:	2168      	movs	r1, #104	@ 0x68
 8003476:	4668      	mov	r0, sp
 8003478:	7b40      	ldrb	r0, [r0, #13]
 800347a:	f7fc ffff 	bl	800047c <USBPD_PE_Notification>
 800347e:	2205      	movs	r2, #5
 8003480:	2101      	movs	r1, #1
 8003482:	0020      	movs	r0, r4
 8003484:	f7fd ff84 	bl	8001390 <PE_CallHardResetCallback>
 8003488:	e633      	b.n	80030f2 <__iar_annotation$$branch+0x236>
 800348a:	2206      	movs	r2, #6
 800348c:	2101      	movs	r1, #1
 800348e:	0020      	movs	r0, r4
 8003490:	f7fd ff7e 	bl	8001390 <PE_CallHardResetCallback>
 8003494:	68a0      	ldr	r0, [r4, #8]
 8003496:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003498:	2800      	cmp	r0, #0
 800349a:	d000      	beq.n	800349e <__iar_annotation$$branch+0x5e2>
 800349c:	e2d6      	b.n	8003a4c <__iar_annotation$$branch+0x5e>
 800349e:	2500      	movs	r5, #0
 80034a0:	7465      	strb	r5, [r4, #17]
 80034a2:	e4dc      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 80034a4:	2001      	movs	r0, #1
 80034a6:	9000      	str	r0, [sp, #0]
 80034a8:	231b      	movs	r3, #27
 80034aa:	2207      	movs	r2, #7
 80034ac:	2100      	movs	r1, #0
 80034ae:	0020      	movs	r0, r4
 80034b0:	f7fe f82c 	bl	800150c <PE_Send_CtrlMessage>
 80034b4:	2800      	cmp	r0, #0
 80034b6:	d1f4      	bne.n	80034a2 <__iar_annotation$$branch+0x5e6>
 80034b8:	2006      	movs	r0, #6
 80034ba:	7720      	strb	r0, [r4, #28]
 80034bc:	83e7      	strh	r7, [r4, #30]
 80034be:	251b      	movs	r5, #27
 80034c0:	210b      	movs	r1, #11
 80034c2:	e5c5      	b.n	8003050 <__iar_annotation$$branch+0x194>
 80034c4:	4668      	mov	r0, sp
 80034c6:	7b00      	ldrb	r0, [r0, #12]
 80034c8:	2811      	cmp	r0, #17
 80034ca:	d13e      	bne.n	800354a <__iar_annotation$$branch+0x68e>
 80034cc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80034ce:	0bc1      	lsrs	r1, r0, #15
 80034d0:	d11f      	bne.n	8003512 <__iar_annotation$$branch+0x656>
 80034d2:	0441      	lsls	r1, r0, #17
 80034d4:	0f49      	lsrs	r1, r1, #29
 80034d6:	d01c      	beq.n	8003512 <__iar_annotation$$branch+0x656>
 80034d8:	06c0      	lsls	r0, r0, #27
 80034da:	0ec0      	lsrs	r0, r0, #27
 80034dc:	2801      	cmp	r0, #1
 80034de:	d118      	bne.n	8003512 <__iar_annotation$$branch+0x656>
 80034e0:	008b      	lsls	r3, r1, #2
 80034e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80034e4:	1c82      	adds	r2, r0, #2
 80034e6:	2104      	movs	r1, #4
 80034e8:	7c20      	ldrb	r0, [r4, #16]
 80034ea:	68a5      	ldr	r5, [r4, #8]
 80034ec:	69ad      	ldr	r5, [r5, #24]
 80034ee:	47a8      	blx	r5
 80034f0:	2003      	movs	r0, #3
 80034f2:	7460      	strb	r0, [r4, #17]
 80034f4:	2500      	movs	r5, #0
 80034f6:	4668      	mov	r0, sp
 80034f8:	7b00      	ldrb	r0, [r0, #12]
 80034fa:	2814      	cmp	r0, #20
 80034fc:	d005      	beq.n	800350a <__iar_annotation$$branch+0x64e>
 80034fe:	2014      	movs	r0, #20
 8003500:	4669      	mov	r1, sp
 8003502:	7308      	strb	r0, [r1, #12]
 8003504:	0020      	movs	r0, r4
 8003506:	f7fd fa24 	bl	8000952 <PE_Clear_RxEvent>
 800350a:	210d      	movs	r1, #13
 800350c:	7c20      	ldrb	r0, [r4, #16]
 800350e:	f7fc ffb5 	bl	800047c <USBPD_PE_Notification>
 8003512:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003514:	21f0      	movs	r1, #240	@ 0xf0
 8003516:	0209      	lsls	r1, r1, #8
 8003518:	4001      	ands	r1, r0
 800351a:	d116      	bne.n	800354a <__iar_annotation$$branch+0x68e>
 800351c:	06c0      	lsls	r0, r0, #27
 800351e:	0ec0      	lsrs	r0, r0, #27
 8003520:	2804      	cmp	r0, #4
 8003522:	d001      	beq.n	8003528 <__iar_annotation$$branch+0x66c>
 8003524:	2810      	cmp	r0, #16
 8003526:	d110      	bne.n	800354a <__iar_annotation$$branch+0x68e>
 8003528:	2003      	movs	r0, #3
 800352a:	7460      	strb	r0, [r4, #17]
 800352c:	2500      	movs	r5, #0
 800352e:	4668      	mov	r0, sp
 8003530:	7b00      	ldrb	r0, [r0, #12]
 8003532:	2814      	cmp	r0, #20
 8003534:	d005      	beq.n	8003542 <__iar_annotation$$branch+0x686>
 8003536:	2014      	movs	r0, #20
 8003538:	4669      	mov	r1, sp
 800353a:	7308      	strb	r0, [r1, #12]
 800353c:	0020      	movs	r0, r4
 800353e:	f7fd fa08 	bl	8000952 <PE_Clear_RxEvent>
 8003542:	210e      	movs	r1, #14
 8003544:	7c20      	ldrb	r0, [r4, #16]
 8003546:	f7fc ff99 	bl	800047c <USBPD_PE_Notification>
 800354a:	8be0      	ldrh	r0, [r4, #30]
 800354c:	2180      	movs	r1, #128	@ 0x80
 800354e:	0209      	lsls	r1, r1, #8
 8003550:	4288      	cmp	r0, r1
 8003552:	d11f      	bne.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003554:	2003      	movs	r0, #3
 8003556:	e55f      	b.n	8003018 <__iar_annotation$$branch+0x15c>
 8003558:	68a0      	ldr	r0, [r4, #8]
 800355a:	6881      	ldr	r1, [r0, #8]
 800355c:	2900      	cmp	r1, #0
 800355e:	d01f      	beq.n	80035a0 <__iar_annotation$$branch+0x6e4>
 8003560:	7c20      	ldrb	r0, [r4, #16]
 8003562:	4788      	blx	r1
 8003564:	280a      	cmp	r0, #10
 8003566:	d002      	beq.n	800356e <__iar_annotation$$branch+0x6b2>
 8003568:	280d      	cmp	r0, #13
 800356a:	d014      	beq.n	8003596 <__iar_annotation$$branch+0x6da>
 800356c:	e018      	b.n	80035a0 <__iar_annotation$$branch+0x6e4>
 800356e:	1cf8      	adds	r0, r7, #3
 8003570:	83e0      	strh	r0, [r4, #30]
 8003572:	251e      	movs	r5, #30
 8003574:	2000      	movs	r0, #0
 8003576:	9000      	str	r0, [sp, #0]
 8003578:	2324      	movs	r3, #36	@ 0x24
 800357a:	2203      	movs	r2, #3
 800357c:	2100      	movs	r1, #0
 800357e:	0020      	movs	r0, r4
 8003580:	f7fd ffc4 	bl	800150c <PE_Send_CtrlMessage>
 8003584:	2800      	cmp	r0, #0
 8003586:	d105      	bne.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003588:	2201      	movs	r2, #1
 800358a:	2101      	movs	r1, #1
 800358c:	7c20      	ldrb	r0, [r4, #16]
 800358e:	68a3      	ldr	r3, [r4, #8]
 8003590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003592:	4798      	blx	r3
 8003594:	e463      	b.n	8002e5e <__iar_annotation$$branch+0xe>
 8003596:	2000      	movs	r0, #0
 8003598:	9000      	str	r0, [sp, #0]
 800359a:	2303      	movs	r3, #3
 800359c:	220c      	movs	r2, #12
 800359e:	e68d      	b.n	80032bc <__iar_annotation$$branch+0x400>
 80035a0:	2000      	movs	r0, #0
 80035a2:	9000      	str	r0, [sp, #0]
 80035a4:	2303      	movs	r3, #3
 80035a6:	2204      	movs	r2, #4
 80035a8:	e688      	b.n	80032bc <__iar_annotation$$branch+0x400>
 80035aa:	8be0      	ldrh	r0, [r4, #30]
 80035ac:	03a9      	lsls	r1, r5, #14
 80035ae:	4288      	cmp	r0, r1
 80035b0:	d1f0      	bne.n	8003594 <__iar_annotation$$branch+0x6d8>
 80035b2:	2104      	movs	r1, #4
 80035b4:	0020      	movs	r0, r4
 80035b6:	f7fd fef4 	bl	80013a2 <PE_SetPowerNegotiation>
 80035ba:	6860      	ldr	r0, [r4, #4]
 80035bc:	6801      	ldr	r1, [r0, #0]
 80035be:	2210      	movs	r2, #16
 80035c0:	430a      	orrs	r2, r1
 80035c2:	6002      	str	r2, [r0, #0]
 80035c4:	2206      	movs	r2, #6
 80035c6:	2101      	movs	r1, #1
 80035c8:	7c20      	ldrb	r0, [r4, #16]
 80035ca:	68a3      	ldr	r3, [r4, #8]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	4798      	blx	r3
 80035d0:	2207      	movs	r2, #7
 80035d2:	2101      	movs	r1, #1
 80035d4:	7c20      	ldrb	r0, [r4, #16]
 80035d6:	68a3      	ldr	r3, [r4, #8]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035da:	4798      	blx	r3
 80035dc:	2100      	movs	r1, #0
 80035de:	7c20      	ldrb	r0, [r4, #16]
 80035e0:	f002 f889 	bl	80056f6 <USBPD_PRL_SetHeaderPowerRole>
 80035e4:	2000      	movs	r0, #0
 80035e6:	9000      	str	r0, [sp, #0]
 80035e8:	2325      	movs	r3, #37	@ 0x25
 80035ea:	2206      	movs	r2, #6
 80035ec:	2100      	movs	r1, #0
 80035ee:	0020      	movs	r0, r4
 80035f0:	f7fd ff8c 	bl	800150c <PE_Send_CtrlMessage>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d1cd      	bne.n	8003594 <__iar_annotation$$branch+0x6d8>
 80035f8:	e0c9      	b.n	800378e <__iar_annotation$$branch+0x8d2>
 80035fa:	4668      	mov	r0, sp
 80035fc:	7b00      	ldrb	r0, [r0, #12]
 80035fe:	2811      	cmp	r0, #17
 8003600:	d10b      	bne.n	800361a <__iar_annotation$$branch+0x75e>
 8003602:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003604:	4001      	ands	r1, r0
 8003606:	2906      	cmp	r1, #6
 8003608:	d107      	bne.n	800361a <__iar_annotation$$branch+0x75e>
 800360a:	2014      	movs	r0, #20
 800360c:	4669      	mov	r1, sp
 800360e:	7308      	strb	r0, [r1, #12]
 8003610:	0020      	movs	r0, r4
 8003612:	f7fd f99e 	bl	8000952 <PE_Clear_RxEvent>
 8003616:	2026      	movs	r0, #38	@ 0x26
 8003618:	7460      	strb	r0, [r4, #17]
 800361a:	8be0      	ldrh	r0, [r4, #30]
 800361c:	03a9      	lsls	r1, r5, #14
 800361e:	4288      	cmp	r0, r1
 8003620:	d1b8      	bne.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003622:	68a3      	ldr	r3, [r4, #8]
 8003624:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003626:	2800      	cmp	r0, #0
 8003628:	d000      	beq.n	800362c <__iar_annotation$$branch+0x770>
 800362a:	e20f      	b.n	8003a4c <__iar_annotation$$branch+0x5e>
 800362c:	220a      	movs	r2, #10
 800362e:	2101      	movs	r1, #1
 8003630:	7c20      	ldrb	r0, [r4, #16]
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	4798      	blx	r3
 8003636:	e0ce      	b.n	80037d6 <__iar_annotation$$branch+0x91a>
 8003638:	2100      	movs	r1, #0
 800363a:	0020      	movs	r0, r4
 800363c:	f7fd f944 	bl	80008c8 <PE_ChangePowerRole>
 8003640:	220d      	movs	r2, #13
 8003642:	2100      	movs	r1, #0
 8003644:	7c20      	ldrb	r0, [r4, #16]
 8003646:	68a3      	ldr	r3, [r4, #8]
 8003648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364a:	4798      	blx	r3
 800364c:	2114      	movs	r1, #20
 800364e:	7c20      	ldrb	r0, [r4, #16]
 8003650:	f7fc ff14 	bl	800047c <USBPD_PE_Notification>
 8003654:	220e      	movs	r2, #14
 8003656:	2100      	movs	r1, #0
 8003658:	7c20      	ldrb	r0, [r4, #16]
 800365a:	68a3      	ldr	r3, [r4, #8]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	4798      	blx	r3
 8003660:	6860      	ldr	r0, [r4, #4]
 8003662:	7800      	ldrb	r0, [r0, #0]
 8003664:	0780      	lsls	r0, r0, #30
 8003666:	0f80      	lsrs	r0, r0, #30
 8003668:	2801      	cmp	r0, #1
 800366a:	d104      	bne.n	8003676 <__iar_annotation$$branch+0x7ba>
 800366c:	2101      	movs	r1, #1
 800366e:	4668      	mov	r0, sp
 8003670:	7b40      	ldrb	r0, [r0, #13]
 8003672:	f002 f895 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8003676:	0020      	movs	r0, r4
 8003678:	f7fd fa90 	bl	8000b9c <PE_Reset_StateMachine>
 800367c:	e4cd      	b.n	800301a <__iar_annotation$$branch+0x15e>
 800367e:	2001      	movs	r0, #1
 8003680:	9000      	str	r0, [sp, #0]
 8003682:	231f      	movs	r3, #31
 8003684:	220a      	movs	r2, #10
 8003686:	2100      	movs	r1, #0
 8003688:	0020      	movs	r0, r4
 800368a:	f7fd ff3f 	bl	800150c <PE_Send_CtrlMessage>
 800368e:	2800      	cmp	r0, #0
 8003690:	d1c6      	bne.n	8003620 <__iar_annotation$$branch+0x764>
 8003692:	2008      	movs	r0, #8
 8003694:	7720      	strb	r0, [r4, #28]
 8003696:	83e7      	strh	r7, [r4, #30]
 8003698:	251b      	movs	r5, #27
 800369a:	2202      	movs	r2, #2
 800369c:	2101      	movs	r1, #1
 800369e:	7c20      	ldrb	r0, [r4, #16]
 80036a0:	68a3      	ldr	r3, [r4, #8]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	4798      	blx	r3
 80036a6:	2139      	movs	r1, #57	@ 0x39
 80036a8:	e4d2      	b.n	8003050 <__iar_annotation$$branch+0x194>
 80036aa:	4668      	mov	r0, sp
 80036ac:	7b00      	ldrb	r0, [r0, #12]
 80036ae:	2811      	cmp	r0, #17
 80036b0:	d145      	bne.n	800373e <__iar_annotation$$branch+0x882>
 80036b2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80036b4:	391f      	subs	r1, #31
 80036b6:	4001      	ands	r1, r0
 80036b8:	d141      	bne.n	800373e <__iar_annotation$$branch+0x882>
 80036ba:	06c0      	lsls	r0, r0, #27
 80036bc:	0ec0      	lsrs	r0, r0, #27
 80036be:	2803      	cmp	r0, #3
 80036c0:	d006      	beq.n	80036d0 <__iar_annotation$$branch+0x814>
 80036c2:	2804      	cmp	r0, #4
 80036c4:	d012      	beq.n	80036ec <__iar_annotation$$branch+0x830>
 80036c6:	280c      	cmp	r0, #12
 80036c8:	d008      	beq.n	80036dc <__iar_annotation$$branch+0x820>
 80036ca:	2810      	cmp	r0, #16
 80036cc:	d020      	beq.n	8003710 <__iar_annotation$$branch+0x854>
 80036ce:	e036      	b.n	800373e <__iar_annotation$$branch+0x882>
 80036d0:	213a      	movs	r1, #58	@ 0x3a
 80036d2:	7c20      	ldrb	r0, [r4, #16]
 80036d4:	f7fc fed2 	bl	800047c <USBPD_PE_Notification>
 80036d8:	2020      	movs	r0, #32
 80036da:	e012      	b.n	8003702 <__iar_annotation$$branch+0x846>
 80036dc:	2205      	movs	r2, #5
 80036de:	2101      	movs	r1, #1
 80036e0:	7c20      	ldrb	r0, [r4, #16]
 80036e2:	68a3      	ldr	r3, [r4, #8]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	4798      	blx	r3
 80036e8:	213b      	movs	r1, #59	@ 0x3b
 80036ea:	e006      	b.n	80036fa <__iar_annotation$$branch+0x83e>
 80036ec:	2204      	movs	r2, #4
 80036ee:	2101      	movs	r1, #1
 80036f0:	7c20      	ldrb	r0, [r4, #16]
 80036f2:	68a3      	ldr	r3, [r4, #8]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f6:	4798      	blx	r3
 80036f8:	2116      	movs	r1, #22
 80036fa:	7c20      	ldrb	r0, [r4, #16]
 80036fc:	f7fc febe 	bl	800047c <USBPD_PE_Notification>
 8003700:	2003      	movs	r0, #3
 8003702:	7460      	strb	r0, [r4, #17]
 8003704:	2500      	movs	r5, #0
 8003706:	4668      	mov	r0, sp
 8003708:	7b00      	ldrb	r0, [r0, #12]
 800370a:	2814      	cmp	r0, #20
 800370c:	d111      	bne.n	8003732 <__iar_annotation$$branch+0x876>
 800370e:	e016      	b.n	800373e <__iar_annotation$$branch+0x882>
 8003710:	2204      	movs	r2, #4
 8003712:	2101      	movs	r1, #1
 8003714:	7c20      	ldrb	r0, [r4, #16]
 8003716:	68a3      	ldr	r3, [r4, #8]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371a:	4798      	blx	r3
 800371c:	2117      	movs	r1, #23
 800371e:	7c20      	ldrb	r0, [r4, #16]
 8003720:	f7fc feac 	bl	800047c <USBPD_PE_Notification>
 8003724:	2003      	movs	r0, #3
 8003726:	7460      	strb	r0, [r4, #17]
 8003728:	2500      	movs	r5, #0
 800372a:	4668      	mov	r0, sp
 800372c:	7b00      	ldrb	r0, [r0, #12]
 800372e:	2814      	cmp	r0, #20
 8003730:	d005      	beq.n	800373e <__iar_annotation$$branch+0x882>
 8003732:	2014      	movs	r0, #20
 8003734:	4669      	mov	r1, sp
 8003736:	7308      	strb	r0, [r1, #12]
 8003738:	0020      	movs	r0, r4
 800373a:	f7fd f90a 	bl	8000952 <PE_Clear_RxEvent>
 800373e:	8be0      	ldrh	r0, [r4, #30]
 8003740:	2180      	movs	r1, #128	@ 0x80
 8003742:	0209      	lsls	r1, r1, #8
 8003744:	4288      	cmp	r0, r1
 8003746:	d12c      	bne.n	80037a2 <__iar_annotation$$branch+0x8e6>
 8003748:	e704      	b.n	8003554 <__iar_annotation$$branch+0x698>
 800374a:	6860      	ldr	r0, [r4, #4]
 800374c:	6801      	ldr	r1, [r0, #0]
 800374e:	2210      	movs	r2, #16
 8003750:	430a      	orrs	r2, r1
 8003752:	6002      	str	r2, [r0, #0]
 8003754:	7f20      	ldrb	r0, [r4, #28]
 8003756:	2809      	cmp	r0, #9
 8003758:	d005      	beq.n	8003766 <__iar_annotation$$branch+0x8aa>
 800375a:	2206      	movs	r2, #6
 800375c:	2101      	movs	r1, #1
 800375e:	7c20      	ldrb	r0, [r4, #16]
 8003760:	68a3      	ldr	r3, [r4, #8]
 8003762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003764:	4798      	blx	r3
 8003766:	2207      	movs	r2, #7
 8003768:	2101      	movs	r1, #1
 800376a:	7c20      	ldrb	r0, [r4, #16]
 800376c:	68a3      	ldr	r3, [r4, #8]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	4798      	blx	r3
 8003772:	2100      	movs	r1, #0
 8003774:	7c20      	ldrb	r0, [r4, #16]
 8003776:	f001 ffbe 	bl	80056f6 <USBPD_PRL_SetHeaderPowerRole>
 800377a:	2000      	movs	r0, #0
 800377c:	9000      	str	r0, [sp, #0]
 800377e:	2321      	movs	r3, #33	@ 0x21
 8003780:	2206      	movs	r2, #6
 8003782:	2100      	movs	r1, #0
 8003784:	0020      	movs	r0, r4
 8003786:	f7fd fec1 	bl	800150c <PE_Send_CtrlMessage>
 800378a:	2800      	cmp	r0, #0
 800378c:	d109      	bne.n	80037a2 <__iar_annotation$$branch+0x8e6>
 800378e:	2208      	movs	r2, #8
 8003790:	2101      	movs	r1, #1
 8003792:	7c20      	ldrb	r0, [r4, #16]
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003798:	4798      	blx	r3
 800379a:	48c5      	ldr	r0, [pc, #788]	@ (8003ab0 <.text_3>)
 800379c:	83e0      	strh	r0, [r4, #30]
 800379e:	25eb      	movs	r5, #235	@ 0xeb
 80037a0:	006d      	lsls	r5, r5, #1
 80037a2:	e6f7      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 80037a4:	4668      	mov	r0, sp
 80037a6:	7b00      	ldrb	r0, [r0, #12]
 80037a8:	2811      	cmp	r0, #17
 80037aa:	d10b      	bne.n	80037c4 <__iar_annotation$$branch+0x908>
 80037ac:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80037ae:	4001      	ands	r1, r0
 80037b0:	2906      	cmp	r1, #6
 80037b2:	d107      	bne.n	80037c4 <__iar_annotation$$branch+0x908>
 80037b4:	2026      	movs	r0, #38	@ 0x26
 80037b6:	7460      	strb	r0, [r4, #17]
 80037b8:	2014      	movs	r0, #20
 80037ba:	4669      	mov	r1, sp
 80037bc:	7308      	strb	r0, [r1, #12]
 80037be:	0020      	movs	r0, r4
 80037c0:	f7fd f8c7 	bl	8000952 <PE_Clear_RxEvent>
 80037c4:	8be0      	ldrh	r0, [r4, #30]
 80037c6:	03a9      	lsls	r1, r5, #14
 80037c8:	4288      	cmp	r0, r1
 80037ca:	d1ea      	bne.n	80037a2 <__iar_annotation$$branch+0x8e6>
 80037cc:	68a0      	ldr	r0, [r4, #8]
 80037ce:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d000      	beq.n	80037d6 <__iar_annotation$$branch+0x91a>
 80037d4:	e13a      	b.n	8003a4c <__iar_annotation$$branch+0x5e>
 80037d6:	200f      	movs	r0, #15
 80037d8:	e6bd      	b.n	8003556 <__iar_annotation$$branch+0x69a>
 80037da:	8be0      	ldrh	r0, [r4, #30]
 80037dc:	03a9      	lsls	r1, r5, #14
 80037de:	4288      	cmp	r0, r1
 80037e0:	d1df      	bne.n	80037a2 <__iar_annotation$$branch+0x8e6>
 80037e2:	220e      	movs	r2, #14
 80037e4:	2101      	movs	r1, #1
 80037e6:	7c20      	ldrb	r0, [r4, #16]
 80037e8:	68a3      	ldr	r3, [r4, #8]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	4798      	blx	r3
 80037ee:	6860      	ldr	r0, [r4, #4]
 80037f0:	7800      	ldrb	r0, [r0, #0]
 80037f2:	0780      	lsls	r0, r0, #30
 80037f4:	0f80      	lsrs	r0, r0, #30
 80037f6:	2802      	cmp	r0, #2
 80037f8:	d102      	bne.n	8003800 <__iar_annotation$$branch+0x944>
 80037fa:	7c20      	ldrb	r0, [r4, #16]
 80037fc:	f001 ffb1 	bl	8005762 <USBPD_PRL_SRCReleaseSinkNG>
 8003800:	0020      	movs	r0, r4
 8003802:	f7fd f9cb 	bl	8000b9c <PE_Reset_StateMachine>
 8003806:	2115      	movs	r1, #21
 8003808:	e74e      	b.n	80036a8 <__iar_annotation$$branch+0x7ec>
 800380a:	2803      	cmp	r0, #3
 800380c:	d110      	bne.n	8003830 <__iar_annotation$$branch+0x974>
 800380e:	2000      	movs	r0, #0
 8003810:	7720      	strb	r0, [r4, #28]
 8003812:	6860      	ldr	r0, [r4, #4]
 8003814:	7800      	ldrb	r0, [r0, #0]
 8003816:	0780      	lsls	r0, r0, #30
 8003818:	0f80      	lsrs	r0, r0, #30
 800381a:	2802      	cmp	r0, #2
 800381c:	d102      	bne.n	8003824 <__iar_annotation$$branch+0x968>
 800381e:	7c20      	ldrb	r0, [r4, #16]
 8003820:	f001 ff9f 	bl	8005762 <USBPD_PRL_SRCReleaseSinkNG>
 8003824:	2004      	movs	r0, #4
 8003826:	7460      	strb	r0, [r4, #17]
 8003828:	2167      	movs	r1, #103	@ 0x67
 800382a:	7c20      	ldrb	r0, [r4, #16]
 800382c:	f7fc fe26 	bl	800047c <USBPD_PE_Notification>
 8003830:	4668      	mov	r0, sp
 8003832:	7b00      	ldrb	r0, [r0, #12]
 8003834:	2814      	cmp	r0, #20
 8003836:	d00d      	beq.n	8003854 <__iar_annotation$$branch+0x998>
 8003838:	0020      	movs	r0, r4
 800383a:	f7fe f917 	bl	8001a6c <PE_ManageRXEvent>
 800383e:	4668      	mov	r0, sp
 8003840:	7b00      	ldrb	r0, [r0, #12]
 8003842:	2814      	cmp	r0, #20
 8003844:	d005      	beq.n	8003852 <__iar_annotation$$branch+0x996>
 8003846:	2014      	movs	r0, #20
 8003848:	4669      	mov	r1, sp
 800384a:	7308      	strb	r0, [r1, #12]
 800384c:	0020      	movs	r0, r4
 800384e:	f7fd f880 	bl	8000952 <PE_Clear_RxEvent>
 8003852:	e69f      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003854:	6960      	ldr	r0, [r4, #20]
 8003856:	0cc0      	lsrs	r0, r0, #19
 8003858:	03ad      	lsls	r5, r5, #14
 800385a:	2800      	cmp	r0, #0
 800385c:	d01e      	beq.n	800389c <__iar_annotation$$branch+0x9e0>
 800385e:	8c21      	ldrh	r1, [r4, #32]
 8003860:	42a9      	cmp	r1, r5
 8003862:	d10e      	bne.n	8003882 <__iar_annotation$$branch+0x9c6>
 8003864:	200f      	movs	r0, #15
 8003866:	7460      	strb	r0, [r4, #17]
 8003868:	2000      	movs	r0, #0
 800386a:	9000      	str	r0, [sp, #0]
 800386c:	2300      	movs	r3, #0
 800386e:	2270      	movs	r2, #112	@ 0x70
 8003870:	7c21      	ldrb	r1, [r4, #16]
 8003872:	2009      	movs	r0, #9
 8003874:	4da5      	ldr	r5, [pc, #660]	@ (8003b0c <.text_5>)
 8003876:	682d      	ldr	r5, [r5, #0]
 8003878:	47a8      	blx	r5
 800387a:	78b0      	ldrb	r0, [r6, #2]
 800387c:	1c40      	adds	r0, r0, #1
 800387e:	70b0      	strb	r0, [r6, #2]
 8003880:	e6fc      	b.n	800367c <__iar_annotation$$branch+0x7c0>
 8003882:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003884:	0509      	lsls	r1, r1, #20
 8003886:	0f49      	lsrs	r1, r1, #29
 8003888:	180a      	adds	r2, r1, r0
 800388a:	2333      	movs	r3, #51	@ 0x33
 800388c:	435a      	muls	r2, r3
 800388e:	4315      	orrs	r5, r2
 8003890:	8425      	strh	r5, [r4, #32]
 8003892:	180d      	adds	r5, r1, r0
 8003894:	2033      	movs	r0, #51	@ 0x33
 8003896:	4345      	muls	r5, r0
 8003898:	b2ad      	uxth	r5, r5
 800389a:	e67b      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 800389c:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800389e:	42a8      	cmp	r0, r5
 80038a0:	d099      	beq.n	80037d6 <__iar_annotation$$branch+0x91a>
 80038a2:	7c20      	ldrb	r0, [r4, #16]
 80038a4:	f7fd f87a 	bl	800099c <PE_PRL_Control_RxEvent>
 80038a8:	2800      	cmp	r0, #0
 80038aa:	d113      	bne.n	80038d4 <__iar_annotation$$branch+0xa18>
 80038ac:	2032      	movs	r0, #50	@ 0x32
 80038ae:	5c20      	ldrb	r0, [r4, r0]
 80038b0:	2800      	cmp	r0, #0
 80038b2:	d00f      	beq.n	80038d4 <__iar_annotation$$branch+0xa18>
 80038b4:	2133      	movs	r1, #51	@ 0x33
 80038b6:	5c61      	ldrb	r1, [r4, r1]
 80038b8:	2231      	movs	r2, #49	@ 0x31
 80038ba:	54a1      	strb	r1, [r4, r2]
 80038bc:	7460      	strb	r0, [r4, #17]
 80038be:	2500      	movs	r5, #0
 80038c0:	2132      	movs	r1, #50	@ 0x32
 80038c2:	5465      	strb	r5, [r4, r1]
 80038c4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80038c6:	62e0      	str	r0, [r4, #44]	@ 0x2c
 80038c8:	6960      	ldr	r0, [r4, #20]
 80038ca:	2180      	movs	r1, #128	@ 0x80
 80038cc:	01c9      	lsls	r1, r1, #7
 80038ce:	4301      	orrs	r1, r0
 80038d0:	6161      	str	r1, [r4, #20]
 80038d2:	e65f      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 80038d4:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 80038d6:	42a8      	cmp	r0, r5
 80038d8:	d104      	bne.n	80038e4 <__iar_annotation$$branch+0x4>
 80038da:	2500      	movs	r5, #0
 80038dc:	8465      	strh	r5, [r4, #34]	@ 0x22
 80038de:	7930      	ldrb	r0, [r6, #4]

080038e0 <__iar_annotation$$branch>:
 80038e0:	f7ff fb87 	bl	8002ff2 <__iar_annotation$$branch+0x136>
 80038e4:	0020      	movs	r0, r4
 80038e6:	f7fd fd83 	bl	80013f0 <PE_CalculateMinTiming>
 80038ea:	e080      	b.n	80039ee <__iar_annotation$$branch>
 80038ec:	2000      	movs	r0, #0
 80038ee:	9002      	str	r0, [sp, #8]
 80038f0:	2003      	movs	r0, #3
 80038f2:	9001      	str	r0, [sp, #4]
 80038f4:	2001      	movs	r0, #1
 80038f6:	9000      	str	r0, [sp, #0]
 80038f8:	0023      	movs	r3, r4
 80038fa:	332c      	adds	r3, #44	@ 0x2c
 80038fc:	2206      	movs	r2, #6
 80038fe:	2100      	movs	r1, #0
 8003900:	0020      	movs	r0, r4
 8003902:	f7fd fe2e 	bl	8001562 <PE_Send_DataMessage>
 8003906:	2800      	cmp	r0, #0
 8003908:	d1e3      	bne.n	80038d2 <__iar_annotation$$branch+0xa16>
 800390a:	215d      	movs	r1, #93	@ 0x5d
 800390c:	e6cc      	b.n	80036a8 <__iar_annotation$$branch+0x7ec>
 800390e:	2000      	movs	r0, #0
 8003910:	9004      	str	r0, [sp, #16]
 8003912:	ab04      	add	r3, sp, #16
 8003914:	aa05      	add	r2, sp, #20
 8003916:	210a      	movs	r1, #10
 8003918:	4668      	mov	r0, sp
 800391a:	7b40      	ldrb	r0, [r0, #13]
 800391c:	68a7      	ldr	r7, [r4, #8]
 800391e:	697f      	ldr	r7, [r7, #20]
 8003920:	47b8      	blx	r7
 8003922:	2104      	movs	r1, #4
 8003924:	9804      	ldr	r0, [sp, #16]
 8003926:	f7fd fd8f 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 800392a:	2800      	cmp	r0, #0
 800392c:	d11f      	bne.n	800396e <__iar_annotation$$branch+0x8e>
 800392e:	71f0      	strb	r0, [r6, #7]
 8003930:	7230      	strb	r0, [r6, #8]
 8003932:	7c20      	ldrb	r0, [r4, #16]
 8003934:	f7fd fa04 	bl	8000d40 <PE_Get_UnchunkedSupport>
 8003938:	2800      	cmp	r0, #0
 800393a:	d103      	bne.n	8003944 <__iar_annotation$$branch+0x64>
 800393c:	7a30      	ldrb	r0, [r6, #8]
 800393e:	2180      	movs	r1, #128	@ 0x80
 8003940:	4301      	orrs	r1, r0
 8003942:	7231      	strb	r1, [r6, #8]
 8003944:	9a04      	ldr	r2, [sp, #16]
 8003946:	a905      	add	r1, sp, #20
 8003948:	4871      	ldr	r0, [pc, #452]	@ (8003b10 <.text_6>)
 800394a:	1820      	adds	r0, r4, r0
 800394c:	f012 fbce 	bl	80160ec <__aeabi_memcpy>
 8003950:	2000      	movs	r0, #0
 8003952:	9002      	str	r0, [sp, #8]
 8003954:	2003      	movs	r0, #3
 8003956:	9001      	str	r0, [sp, #4]
 8003958:	2008      	movs	r0, #8
 800395a:	9000      	str	r0, [sp, #0]
 800395c:	486d      	ldr	r0, [pc, #436]	@ (8003b14 <.text_7>)
 800395e:	1823      	adds	r3, r4, r0
 8003960:	220c      	movs	r2, #12
 8003962:	2100      	movs	r1, #0
 8003964:	0020      	movs	r0, r4
 8003966:	f7fd ff2f 	bl	80017c8 <PE_Send_ExtendedMessage>
 800396a:	214c      	movs	r1, #76	@ 0x4c
 800396c:	e69c      	b.n	80036a8 <__iar_annotation$$branch+0x7ec>
 800396e:	2001      	movs	r0, #1
 8003970:	e510      	b.n	8003394 <__iar_annotation$$branch+0x4d8>
 8003972:	2001      	movs	r0, #1
 8003974:	9000      	str	r0, [sp, #0]
 8003976:	2339      	movs	r3, #57	@ 0x39
 8003978:	7832      	ldrb	r2, [r6, #0]
 800397a:	2033      	movs	r0, #51	@ 0x33
 800397c:	5c21      	ldrb	r1, [r4, r0]
 800397e:	0020      	movs	r0, r4
 8003980:	f7fd fdc4 	bl	800150c <PE_Send_CtrlMessage>
 8003984:	2800      	cmp	r0, #0
 8003986:	d144      	bne.n	8003a12 <__iar_annotation$$branch+0x24>
 8003988:	7870      	ldrb	r0, [r6, #1]
 800398a:	7720      	strb	r0, [r4, #28]
 800398c:	83e7      	strh	r7, [r4, #30]
 800398e:	251b      	movs	r5, #27
 8003990:	2144      	movs	r1, #68	@ 0x44
 8003992:	e689      	b.n	80036a8 <__iar_annotation$$branch+0x7ec>
 8003994:	8be0      	ldrh	r0, [r4, #30]
 8003996:	03a9      	lsls	r1, r5, #14
 8003998:	4288      	cmp	r0, r1
 800399a:	d104      	bne.n	80039a6 <__iar_annotation$$branch+0xc6>
 800399c:	4668      	mov	r0, sp
 800399e:	7b00      	ldrb	r0, [r0, #12]
 80039a0:	2814      	cmp	r0, #20
 80039a2:	d100      	bne.n	80039a6 <__iar_annotation$$branch+0xc6>
 80039a4:	e5d6      	b.n	8003554 <__iar_annotation$$branch+0x698>
 80039a6:	4668      	mov	r0, sp
 80039a8:	7b00      	ldrb	r0, [r0, #12]
 80039aa:	2814      	cmp	r0, #20
 80039ac:	d031      	beq.n	8003a12 <__iar_annotation$$branch+0x24>
 80039ae:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80039b0:	0bc1      	lsrs	r1, r0, #15
 80039b2:	d003      	beq.n	80039bc <__iar_annotation$$branch+0xdc>
 80039b4:	0020      	movs	r0, r4
 80039b6:	f7fd fe11 	bl	80015dc <PE_Check_ExtendedMessage>
 80039ba:	e740      	b.n	800383e <__iar_annotation$$branch+0x982>
 80039bc:	06c0      	lsls	r0, r0, #27
 80039be:	0ec0      	lsrs	r0, r0, #27
 80039c0:	2810      	cmp	r0, #16
 80039c2:	d000      	beq.n	80039c6 <__iar_annotation$$branch+0xe6>
 80039c4:	e5c6      	b.n	8003554 <__iar_annotation$$branch+0x698>
 80039c6:	2014      	movs	r0, #20
 80039c8:	4669      	mov	r1, sp
 80039ca:	7308      	strb	r0, [r1, #12]
 80039cc:	0020      	movs	r0, r4
 80039ce:	f7fc ffc0 	bl	8000952 <PE_Clear_RxEvent>
 80039d2:	2500      	movs	r5, #0
 80039d4:	83e5      	strh	r5, [r4, #30]
 80039d6:	2003      	movs	r0, #3
 80039d8:	7460      	strb	r0, [r4, #17]
 80039da:	2159      	movs	r1, #89	@ 0x59
 80039dc:	e664      	b.n	80036a8 <__iar_annotation$$branch+0x7ec>
 80039de:	0020      	movs	r0, r4
 80039e0:	f7fd ff1e 	bl	8001820 <PE_SubStateMachine_ExtendedMessages>
 80039e4:	e003      	b.n	80039ee <__iar_annotation$$branch>
 80039e6:	a903      	add	r1, sp, #12
 80039e8:	0020      	movs	r0, r4
 80039ea:	f7fd f9bb 	bl	8000d64 <PE_SubStateMachine_Generic>

080039ee <__iar_annotation$$branch>:
 80039ee:	f7ff fa35 	bl	8002e5c <__iar_annotation$$branch+0xc>
 80039f2:	a903      	add	r1, sp, #12
 80039f4:	0020      	movs	r0, r4
 80039f6:	f000 f9d5 	bl	8003da4 <PE_SubStateMachine_VconnSwap>
 80039fa:	0005      	movs	r5, r0
 80039fc:	6860      	ldr	r0, [r4, #4]
 80039fe:	6800      	ldr	r0, [r0, #0]
 8003a00:	0401      	lsls	r1, r0, #16
 8003a02:	0fc9      	lsrs	r1, r1, #31
 8003a04:	d006      	beq.n	8003a14 <__iar_annotation$$branch+0x26>
 8003a06:	6820      	ldr	r0, [r4, #0]
 8003a08:	6801      	ldr	r1, [r0, #0]
 8003a0a:	4668      	mov	r0, sp
 8003a0c:	7b40      	ldrb	r0, [r0, #13]
 8003a0e:	f001 fec7 	bl	80057a0 <USBPD_PRL_SOPCapability>
 8003a12:	e5bf      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003a14:	2101      	movs	r1, #1
 8003a16:	e7f8      	b.n	8003a0a <__iar_annotation$$branch+0x1c>
 8003a18:	4668      	mov	r0, sp
 8003a1a:	7b00      	ldrb	r0, [r0, #12]
 8003a1c:	2811      	cmp	r0, #17
 8003a1e:	d111      	bne.n	8003a44 <__iar_annotation$$branch+0x56>
 8003a20:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a22:	4001      	ands	r1, r0
 8003a24:	2913      	cmp	r1, #19
 8003a26:	d10d      	bne.n	8003a44 <__iar_annotation$$branch+0x56>
 8003a28:	2014      	movs	r0, #20
 8003a2a:	4669      	mov	r1, sp
 8003a2c:	7308      	strb	r0, [r1, #12]
 8003a2e:	0020      	movs	r0, r4
 8003a30:	f7fc ff8f 	bl	8000952 <PE_Clear_RxEvent>
 8003a34:	2000      	movs	r0, #0
 8003a36:	9000      	str	r0, [sp, #0]
 8003a38:	2320      	movs	r3, #32
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	0020      	movs	r0, r4
 8003a40:	f7fd fd64 	bl	800150c <PE_Send_CtrlMessage>
 8003a44:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003a46:	03a9      	lsls	r1, r5, #14
 8003a48:	4288      	cmp	r0, r1
 8003a4a:	d106      	bne.n	8003a5a <__iar_annotation$$branch+0x6c>
 8003a4c:	2092      	movs	r0, #146	@ 0x92
 8003a4e:	e582      	b.n	8003556 <__iar_annotation$$branch+0x69a>
 8003a50:	4668      	mov	r0, sp
 8003a52:	7b01      	ldrb	r1, [r0, #12]
 8003a54:	0020      	movs	r0, r4
 8003a56:	f001 fc05 	bl	8005264 <PE_StateMachine_UVDM>
 8003a5a:	e59b      	b.n	8003594 <__iar_annotation$$branch+0x6d8>
 8003a5c:	6960      	ldr	r0, [r4, #20]
 8003a5e:	2701      	movs	r7, #1
 8003a60:	0b41      	lsrs	r1, r0, #13
 8003a62:	4039      	ands	r1, r7
 8003a64:	d019      	beq.n	8003a9a <__iar_annotation$$branch+0xac>
 8003a66:	0b80      	lsrs	r0, r0, #14
 8003a68:	4038      	ands	r0, r7
 8003a6a:	d007      	beq.n	8003a7c <__iar_annotation$$branch+0x8e>
 8003a6c:	215b      	movs	r1, #91	@ 0x5b
 8003a6e:	7c20      	ldrb	r0, [r4, #16]
 8003a70:	f7fc fd04 	bl	800047c <USBPD_PE_Notification>
 8003a74:	6960      	ldr	r0, [r4, #20]
 8003a76:	4928      	ldr	r1, [pc, #160]	@ (8003b18 <.text_8>)
 8003a78:	4001      	ands	r1, r0
 8003a7a:	6161      	str	r1, [r4, #20]
 8003a7c:	2003      	movs	r0, #3
 8003a7e:	7460      	strb	r0, [r4, #17]
 8003a80:	7ca1      	ldrb	r1, [r4, #18]
 8003a82:	2903      	cmp	r1, #3
 8003a84:	d008      	beq.n	8003a98 <__iar_annotation$$branch+0xaa>
 8003a86:	74a0      	strb	r0, [r4, #18]
 8003a88:	2000      	movs	r0, #0
 8003a8a:	9000      	str	r0, [sp, #0]
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	2203      	movs	r2, #3
 8003a90:	7c21      	ldrb	r1, [r4, #16]
 8003a92:	2004      	movs	r0, #4
 8003a94:	6835      	ldr	r5, [r6, #0]
 8003a96:	47a8      	blx	r5
 8003a98:	2501      	movs	r5, #1
 8003a9a:	6960      	ldr	r0, [r4, #20]
 8003a9c:	491f      	ldr	r1, [pc, #124]	@ (8003b1c <.text_9>)
 8003a9e:	4001      	ands	r1, r0
 8003aa0:	6161      	str	r1, [r4, #20]
 8003aa2:	2d00      	cmp	r5, #0
 8003aa4:	d101      	bne.n	8003aaa <__iar_annotation$$branch>

08003aa6 <__iar_annotation$$branch>:
 8003aa6:	f7ff f8c9 	bl	8002c3c <USBPD_PE_StateMachine_SRC+0xb4>

08003aaa <__iar_annotation$$branch>:
 8003aaa:	f7ff fa0b 	bl	8002ec4 <__iar_annotation$$branch+0x8>
	...

08003ab0 <.text_3>:
 8003ab0:	000081d6 	.word	0x000081d6

08003ab4 <PE_Send_SRCCapabilities>:
 8003ab4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003ab6:	0004      	movs	r4, r0
 8003ab8:	000d      	movs	r5, r1
 8003aba:	2000      	movs	r0, #0
 8003abc:	9002      	str	r0, [sp, #8]
 8003abe:	ab02      	add	r3, sp, #8
 8003ac0:	4817      	ldr	r0, [pc, #92]	@ (8003b20 <.text_10>)
 8003ac2:	1822      	adds	r2, r4, r0
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	7c20      	ldrb	r0, [r4, #16]
 8003ac8:	68a6      	ldr	r6, [r4, #8]
 8003aca:	6976      	ldr	r6, [r6, #20]
 8003acc:	47b0      	blx	r6
 8003ace:	9802      	ldr	r0, [sp, #8]
 8003ad0:	1c80      	adds	r0, r0, #2
 8003ad2:	9002      	str	r0, [sp, #8]
 8003ad4:	2104      	movs	r1, #4
 8003ad6:	9802      	ldr	r0, [sp, #8]
 8003ad8:	f7fd fcb6 	bl	8001448 <PE_CheckDataSizeFromGetDataInfo>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d113      	bne.n	8003b08 <PE_Send_SRCCapabilities+0x54>
 8003ae0:	6860      	ldr	r0, [r4, #4]
 8003ae2:	6800      	ldr	r0, [r0, #0]
 8003ae4:	04c1      	lsls	r1, r0, #19
 8003ae6:	0fc9      	lsrs	r1, r1, #31
 8003ae8:	d00e      	beq.n	8003b08 <PE_Send_SRCCapabilities+0x54>
 8003aea:	9501      	str	r5, [sp, #4]
 8003aec:	9802      	ldr	r0, [sp, #8]
 8003aee:	b280      	uxth	r0, r0
 8003af0:	9000      	str	r0, [sp, #0]
 8003af2:	4808      	ldr	r0, [pc, #32]	@ (8003b14 <.text_7>)
 8003af4:	1823      	adds	r3, r4, r0
 8003af6:	2201      	movs	r2, #1
 8003af8:	2100      	movs	r1, #0
 8003afa:	7c20      	ldrb	r0, [r4, #16]
 8003afc:	f001 fe54 	bl	80057a8 <USBPD_PRL_SendMessage>
 8003b00:	2803      	cmp	r0, #3
 8003b02:	d0e7      	beq.n	8003ad4 <PE_Send_SRCCapabilities+0x20>
 8003b04:	b004      	add	sp, #16
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
 8003b08:	2010      	movs	r0, #16
 8003b0a:	e7fb      	b.n	8003b04 <PE_Send_SRCCapabilities+0x50>

08003b0c <.text_5>:
 8003b0c:	20000000 	.word	0x20000000

08003b10 <.text_6>:
 8003b10:	00000267 	.word	0x00000267

08003b14 <.text_7>:
 8003b14:	00000263 	.word	0x00000263

08003b18 <.text_8>:
 8003b18:	ffffbfff 	.word	0xffffbfff

08003b1c <.text_9>:
 8003b1c:	ffffdfff 	.word	0xffffdfff

08003b20 <.text_10>:
 8003b20:	00000265 	.word	0x00000265

08003b24 <PE_StateMachine_VDMCable>:
 8003b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b26:	b08c      	sub	sp, #48	@ 0x30
 8003b28:	0004      	movs	r4, r0
 8003b2a:	2502      	movs	r5, #2
 8003b2c:	2607      	movs	r6, #7
 8003b2e:	7c60      	ldrb	r0, [r4, #17]
 8003b30:	2805      	cmp	r0, #5
 8003b32:	d002      	beq.n	8003b3a <PE_StateMachine_VDMCable+0x16>
 8003b34:	289a      	cmp	r0, #154	@ 0x9a
 8003b36:	d072      	beq.n	8003c1e <PE_StateMachine_VDMCable+0xfa>
 8003b38:	e127      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003b3a:	6860      	ldr	r0, [r4, #4]
 8003b3c:	7800      	ldrb	r0, [r0, #0]
 8003b3e:	0781      	lsls	r1, r0, #30
 8003b40:	0f89      	lsrs	r1, r1, #30
 8003b42:	0020      	movs	r0, r4
 8003b44:	f000 fa5e 	bl	8004004 <PE_ExtRevisionInteroperability_Cable>
 8003b48:	2094      	movs	r0, #148	@ 0x94
 8003b4a:	0080      	lsls	r0, r0, #2
 8003b4c:	5821      	ldr	r1, [r4, r0]
 8003b4e:	201f      	movs	r0, #31
 8003b50:	4381      	bics	r1, r0
 8003b52:	488f      	ldr	r0, [pc, #572]	@ (8003d90 <.text_3>)
 8003b54:	4308      	orrs	r0, r1
 8003b56:	2194      	movs	r1, #148	@ 0x94
 8003b58:	0089      	lsls	r1, r1, #2
 8003b5a:	5060      	str	r0, [r4, r1]
 8003b5c:	6861      	ldr	r1, [r4, #4]
 8003b5e:	9100      	str	r1, [sp, #0]
 8003b60:	2101      	movs	r1, #1
 8003b62:	9a00      	ldr	r2, [sp, #0]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	0953      	lsrs	r3, r2, #5
 8003b68:	400b      	ands	r3, r1
 8003b6a:	4a8a      	ldr	r2, [pc, #552]	@ (8003d94 <.text_4>)
 8003b6c:	4002      	ands	r2, r0
 8003b6e:	0358      	lsls	r0, r3, #13
 8003b70:	4310      	orrs	r0, r2
 8003b72:	22ff      	movs	r2, #255	@ 0xff
 8003b74:	0612      	lsls	r2, r2, #24
 8003b76:	4302      	orrs	r2, r0
 8003b78:	2094      	movs	r0, #148	@ 0x94
 8003b7a:	0080      	lsls	r0, r0, #2
 8003b7c:	5022      	str	r2, [r4, r0]
 8003b7e:	9800      	ldr	r0, [sp, #0]
 8003b80:	6800      	ldr	r0, [r0, #0]
 8003b82:	0880      	lsrs	r0, r0, #2
 8003b84:	4001      	ands	r1, r0
 8003b86:	d003      	beq.n	8003b90 <PE_StateMachine_VDMCable+0x6c>
 8003b88:	6960      	ldr	r0, [r4, #20]
 8003b8a:	0741      	lsls	r1, r0, #29
 8003b8c:	0fc8      	lsrs	r0, r1, #31
 8003b8e:	e000      	b.n	8003b92 <PE_StateMachine_VDMCable+0x6e>
 8003b90:	2002      	movs	r0, #2
 8003b92:	2194      	movs	r1, #148	@ 0x94
 8003b94:	0089      	lsls	r1, r1, #2
 8003b96:	1867      	adds	r7, r4, r1
 8003b98:	9002      	str	r0, [sp, #8]
 8003b9a:	209a      	movs	r0, #154	@ 0x9a
 8003b9c:	9001      	str	r0, [sp, #4]
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	9000      	str	r0, [sp, #0]
 8003ba2:	003b      	movs	r3, r7
 8003ba4:	220f      	movs	r2, #15
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	0020      	movs	r0, r4
 8003baa:	f7fd fcda 	bl	8001562 <PE_Send_DataMessage>
 8003bae:	2800      	cmp	r0, #0
 8003bb0:	d109      	bne.n	8003bc6 <PE_StateMachine_VDMCable+0xa2>
 8003bb2:	6960      	ldr	r0, [r4, #20]
 8003bb4:	03e9      	lsls	r1, r5, #15
 8003bb6:	4301      	orrs	r1, r0
 8003bb8:	6161      	str	r1, [r4, #20]
 8003bba:	2051      	movs	r0, #81	@ 0x51
 8003bbc:	7720      	strb	r0, [r4, #28]
 8003bbe:	4876      	ldr	r0, [pc, #472]	@ (8003d98 <.text_5>)
 8003bc0:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003bc2:	251e      	movs	r5, #30
 8003bc4:	e0e1      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003bc6:	2809      	cmp	r0, #9
 8003bc8:	d0fc      	beq.n	8003bc4 <PE_StateMachine_VDMCable+0xa0>
 8003bca:	7cb8      	ldrb	r0, [r7, #18]
 8003bcc:	2815      	cmp	r0, #21
 8003bce:	d202      	bcs.n	8003bd6 <PE_StateMachine_VDMCable+0xb2>
 8003bd0:	4872      	ldr	r0, [pc, #456]	@ (8003d9c <.text_6>)
 8003bd2:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003bd4:	e00a      	b.n	8003bec <PE_StateMachine_VDMCable+0xc8>
 8003bd6:	68e0      	ldr	r0, [r4, #12]
 8003bd8:	6940      	ldr	r0, [r0, #20]
 8003bda:	9000      	str	r0, [sp, #0]
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d005      	beq.n	8003bec <PE_StateMachine_VDMCable+0xc8>
 8003be0:	2300      	movs	r3, #0
 8003be2:	2205      	movs	r2, #5
 8003be4:	2101      	movs	r1, #1
 8003be6:	7c20      	ldrb	r0, [r4, #16]
 8003be8:	9f00      	ldr	r7, [sp, #0]
 8003bea:	47b8      	blx	r7
 8003bec:	6860      	ldr	r0, [r4, #4]
 8003bee:	6800      	ldr	r0, [r0, #0]
 8003bf0:	0a00      	lsrs	r0, r0, #8
 8003bf2:	4030      	ands	r0, r6
 8003bf4:	2803      	cmp	r0, #3
 8003bf6:	d100      	bne.n	8003bfa <PE_StateMachine_VDMCable+0xd6>
 8003bf8:	e0a4      	b.n	8003d44 <PE_StateMachine_VDMCable+0x220>
 8003bfa:	4869      	ldr	r0, [pc, #420]	@ (8003da0 <.text_7>)
 8003bfc:	8be1      	ldrh	r1, [r4, #30]
 8003bfe:	4201      	tst	r1, r0
 8003c00:	d00b      	beq.n	8003c1a <PE_StateMachine_VDMCable+0xf6>
 8003c02:	2108      	movs	r1, #8
 8003c04:	7461      	strb	r1, [r4, #17]
 8003c06:	8be1      	ldrh	r1, [r4, #30]
 8003c08:	4001      	ands	r1, r0
 8003c0a:	292d      	cmp	r1, #45	@ 0x2d
 8003c0c:	d203      	bcs.n	8003c16 <PE_StateMachine_VDMCable+0xf2>
 8003c0e:	8be1      	ldrh	r1, [r4, #30]
 8003c10:	0005      	movs	r5, r0
 8003c12:	400d      	ands	r5, r1
 8003c14:	e0b9      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003c16:	252d      	movs	r5, #45	@ 0x2d
 8003c18:	e0b7      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003c1a:	7466      	strb	r6, [r4, #17]
 8003c1c:	e0b5      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003c1e:	9101      	str	r1, [sp, #4]
 8003c20:	2001      	movs	r0, #1
 8003c22:	f7fc fecf 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8003c26:	4669      	mov	r1, sp
 8003c28:	7008      	strb	r0, [r1, #0]
 8003c2a:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003c2c:	2700      	movs	r7, #0
 8003c2e:	221f      	movs	r2, #31
 8003c30:	9801      	ldr	r0, [sp, #4]
 8003c32:	7800      	ldrb	r0, [r0, #0]
 8003c34:	466b      	mov	r3, sp
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	4298      	cmp	r0, r3
 8003c3a:	d14f      	bne.n	8003cdc <PE_StateMachine_VDMCable+0x1b8>
 8003c3c:	0bc8      	lsrs	r0, r1, #15
 8003c3e:	d14d      	bne.n	8003cdc <PE_StateMachine_VDMCable+0x1b8>
 8003c40:	0b08      	lsrs	r0, r1, #12
 8003c42:	4230      	tst	r0, r6
 8003c44:	d04a      	beq.n	8003cdc <PE_StateMachine_VDMCable+0x1b8>
 8003c46:	201f      	movs	r0, #31
 8003c48:	4008      	ands	r0, r1
 8003c4a:	280f      	cmp	r0, #15
 8003c4c:	d146      	bne.n	8003cdc <PE_StateMachine_VDMCable+0x1b8>
 8003c4e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003c50:	7880      	ldrb	r0, [r0, #2]
 8003c52:	9000      	str	r0, [sp, #0]
 8003c54:	4002      	ands	r2, r0
 8003c56:	2a01      	cmp	r2, #1
 8003c58:	d13b      	bne.n	8003cd2 <PE_StateMachine_VDMCable+0x1ae>
 8003c5a:	0980      	lsrs	r0, r0, #6
 8003c5c:	d039      	beq.n	8003cd2 <PE_StateMachine_VDMCable+0x1ae>
 8003c5e:	0608      	lsls	r0, r1, #24
 8003c60:	0f81      	lsrs	r1, r0, #30
 8003c62:	0020      	movs	r0, r4
 8003c64:	f000 f9ce 	bl	8004004 <PE_ExtRevisionInteroperability_Cable>
 8003c68:	68e0      	ldr	r0, [r4, #12]
 8003c6a:	6940      	ldr	r0, [r0, #20]
 8003c6c:	2800      	cmp	r0, #0
 8003c6e:	d023      	beq.n	8003cb8 <PE_StateMachine_VDMCable+0x194>
 8003c70:	9800      	ldr	r0, [sp, #0]
 8003c72:	0985      	lsrs	r5, r0, #6
 8003c74:	07a8      	lsls	r0, r5, #30
 8003c76:	0f80      	lsrs	r0, r0, #30
 8003c78:	2801      	cmp	r0, #1
 8003c7a:	d11d      	bne.n	8003cb8 <PE_StateMachine_VDMCable+0x194>
 8003c7c:	aa03      	add	r2, sp, #12
 8003c7e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003c80:	1d81      	adds	r1, r0, #6
 8003c82:	7c20      	ldrb	r0, [r4, #16]
 8003c84:	f001 fb9a 	bl	80053bc <PE_SVDM_CheckIdentity>
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	d111      	bne.n	8003cb0 <PE_StateMachine_VDMCable+0x18c>
 8003c8c:	ab03      	add	r3, sp, #12
 8003c8e:	07aa      	lsls	r2, r5, #30
 8003c90:	0f92      	lsrs	r2, r2, #30
 8003c92:	2101      	movs	r1, #1
 8003c94:	7c20      	ldrb	r0, [r4, #16]
 8003c96:	68e5      	ldr	r5, [r4, #12]
 8003c98:	696d      	ldr	r5, [r5, #20]
 8003c9a:	47a8      	blx	r5
 8003c9c:	2152      	movs	r1, #82	@ 0x52
 8003c9e:	7c20      	ldrb	r0, [r4, #16]
 8003ca0:	f7fc fbec 	bl	800047c <USBPD_PE_Notification>
 8003ca4:	2014      	movs	r0, #20
 8003ca6:	2194      	movs	r1, #148	@ 0x94
 8003ca8:	0089      	lsls	r1, r1, #2
 8003caa:	1861      	adds	r1, r4, r1
 8003cac:	7488      	strb	r0, [r1, #18]
 8003cae:	e003      	b.n	8003cb8 <PE_StateMachine_VDMCable+0x194>
 8003cb0:	211b      	movs	r1, #27
 8003cb2:	7c20      	ldrb	r0, [r4, #16]
 8003cb4:	f7fc fbe2 	bl	800047c <USBPD_PE_Notification>
 8003cb8:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003cba:	6860      	ldr	r0, [r4, #4]
 8003cbc:	6800      	ldr	r0, [r0, #0]
 8003cbe:	0a00      	lsrs	r0, r0, #8
 8003cc0:	4030      	ands	r0, r6
 8003cc2:	2803      	cmp	r0, #3
 8003cc4:	d102      	bne.n	8003ccc <PE_StateMachine_VDMCable+0x1a8>
 8003cc6:	7460      	strb	r0, [r4, #17]
 8003cc8:	2500      	movs	r5, #0
 8003cca:	e002      	b.n	8003cd2 <PE_StateMachine_VDMCable+0x1ae>
 8003ccc:	7466      	strb	r6, [r4, #17]
 8003cce:	2500      	movs	r5, #0
 8003cd0:	7727      	strb	r7, [r4, #28]
 8003cd2:	9801      	ldr	r0, [sp, #4]
 8003cd4:	7800      	ldrb	r0, [r0, #0]
 8003cd6:	2814      	cmp	r0, #20
 8003cd8:	d119      	bne.n	8003d0e <PE_StateMachine_VDMCable+0x1ea>
 8003cda:	e056      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003cdc:	2003      	movs	r0, #3
 8003cde:	400a      	ands	r2, r1
 8003ce0:	2a10      	cmp	r2, #16
 8003ce2:	d11b      	bne.n	8003d1c <PE_StateMachine_VDMCable+0x1f8>
 8003ce4:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003ce6:	6861      	ldr	r1, [r4, #4]
 8003ce8:	6809      	ldr	r1, [r1, #0]
 8003cea:	0a09      	lsrs	r1, r1, #8
 8003cec:	4031      	ands	r1, r6
 8003cee:	2903      	cmp	r1, #3
 8003cf0:	d102      	bne.n	8003cf8 <PE_StateMachine_VDMCable+0x1d4>
 8003cf2:	7460      	strb	r0, [r4, #17]
 8003cf4:	2500      	movs	r5, #0
 8003cf6:	e002      	b.n	8003cfe <PE_StateMachine_VDMCable+0x1da>
 8003cf8:	7466      	strb	r6, [r4, #17]
 8003cfa:	2500      	movs	r5, #0
 8003cfc:	7727      	strb	r7, [r4, #28]
 8003cfe:	2159      	movs	r1, #89	@ 0x59
 8003d00:	7c20      	ldrb	r0, [r4, #16]
 8003d02:	f7fc fbbb 	bl	800047c <USBPD_PE_Notification>
 8003d06:	9801      	ldr	r0, [sp, #4]
 8003d08:	7800      	ldrb	r0, [r0, #0]
 8003d0a:	2814      	cmp	r0, #20
 8003d0c:	d03d      	beq.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003d0e:	2014      	movs	r0, #20
 8003d10:	9901      	ldr	r1, [sp, #4]
 8003d12:	7008      	strb	r0, [r1, #0]
 8003d14:	0020      	movs	r0, r4
 8003d16:	f7fc fe1c 	bl	8000952 <PE_Clear_RxEvent>
 8003d1a:	e036      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003d1c:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003d1e:	03aa      	lsls	r2, r5, #14
 8003d20:	4291      	cmp	r1, r2
 8003d22:	d132      	bne.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003d24:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003d26:	6861      	ldr	r1, [r4, #4]
 8003d28:	680a      	ldr	r2, [r1, #0]
 8003d2a:	0a13      	lsrs	r3, r2, #8
 8003d2c:	4033      	ands	r3, r6
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d10c      	bne.n	8003d4c <PE_StateMachine_VDMCable+0x228>
 8003d32:	68e0      	ldr	r0, [r4, #12]
 8003d34:	6945      	ldr	r5, [r0, #20]
 8003d36:	2d00      	cmp	r5, #0
 8003d38:	d004      	beq.n	8003d44 <PE_StateMachine_VDMCable+0x220>
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	2101      	movs	r1, #1
 8003d40:	7c20      	ldrb	r0, [r4, #16]
 8003d42:	47a8      	blx	r5
 8003d44:	2003      	movs	r0, #3
 8003d46:	7460      	strb	r0, [r4, #17]
 8003d48:	2500      	movs	r5, #0
 8003d4a:	e01e      	b.n	8003d8a <PE_StateMachine_VDMCable+0x266>
 8003d4c:	0e93      	lsrs	r3, r2, #26
 8003d4e:	4018      	ands	r0, r3
 8003d50:	2802      	cmp	r0, #2
 8003d52:	d10e      	bne.n	8003d72 <PE_StateMachine_VDMCable+0x24e>
 8003d54:	48b7      	ldr	r0, [pc, #732]	@ (8004034 <.text_10>)
 8003d56:	4010      	ands	r0, r2
 8003d58:	066a      	lsls	r2, r5, #25
 8003d5a:	4302      	orrs	r2, r0
 8003d5c:	600a      	str	r2, [r1, #0]
 8003d5e:	2101      	movs	r1, #1
 8003d60:	7c20      	ldrb	r0, [r4, #16]
 8003d62:	f001 fcea 	bl	800573a <USBPD_PRL_CBL_SetHeaderSpecification>
 8003d66:	480d      	ldr	r0, [pc, #52]	@ (8003d9c <.text_6>)
 8003d68:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003d6a:	252d      	movs	r5, #45	@ 0x2d
 8003d6c:	2008      	movs	r0, #8
 8003d6e:	7460      	strb	r0, [r4, #17]
 8003d70:	e00a      	b.n	8003d88 <PE_StateMachine_VDMCable+0x264>
 8003d72:	68e0      	ldr	r0, [r4, #12]
 8003d74:	6945      	ldr	r5, [r0, #20]
 8003d76:	2d00      	cmp	r5, #0
 8003d78:	d004      	beq.n	8003d84 <PE_StateMachine_VDMCable+0x260>
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	2101      	movs	r1, #1
 8003d80:	7c20      	ldrb	r0, [r4, #16]
 8003d82:	47a8      	blx	r5
 8003d84:	7466      	strb	r6, [r4, #17]
 8003d86:	2500      	movs	r5, #0
 8003d88:	7727      	strb	r7, [r4, #28]
 8003d8a:	0028      	movs	r0, r5
 8003d8c:	b00d      	add	sp, #52	@ 0x34
 8003d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d90 <.text_3>:
 8003d90:	00008001 	.word	0x00008001

08003d94 <.text_4>:
 8003d94:	0000983f 	.word	0x0000983f

08003d98 <.text_5>:
 8003d98:	0000801e 	.word	0x0000801e

08003d9c <.text_6>:
 8003d9c:	0000802d 	.word	0x0000802d

08003da0 <.text_7>:
 8003da0:	00007fff 	.word	0x00007fff

08003da4 <PE_SubStateMachine_VconnSwap>:
 8003da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da6:	0004      	movs	r4, r0
 8003da8:	2502      	movs	r5, #2
 8003daa:	2703      	movs	r7, #3
 8003dac:	4ea2      	ldr	r6, [pc, #648]	@ (8004038 <.text_11>)
 8003dae:	2014      	movs	r0, #20
 8003db0:	7c62      	ldrb	r2, [r4, #17]
 8003db2:	2a9d      	cmp	r2, #157	@ 0x9d
 8003db4:	d010      	beq.n	8003dd8 <PE_SubStateMachine_VconnSwap+0x34>
 8003db6:	d30e      	bcc.n	8003dd6 <PE_SubStateMachine_VconnSwap+0x32>
 8003db8:	2a9f      	cmp	r2, #159	@ 0x9f
 8003dba:	d057      	beq.n	8003e6c <PE_SubStateMachine_VconnSwap+0xc8>
 8003dbc:	d33d      	bcc.n	8003e3a <PE_SubStateMachine_VconnSwap+0x96>
 8003dbe:	2aa1      	cmp	r2, #161	@ 0xa1
 8003dc0:	d100      	bne.n	8003dc4 <PE_SubStateMachine_VconnSwap+0x20>
 8003dc2:	e085      	b.n	8003ed0 <PE_SubStateMachine_VconnSwap+0x12c>
 8003dc4:	d377      	bcc.n	8003eb6 <PE_SubStateMachine_VconnSwap+0x112>
 8003dc6:	2aa3      	cmp	r2, #163	@ 0xa3
 8003dc8:	d100      	bne.n	8003dcc <PE_SubStateMachine_VconnSwap+0x28>
 8003dca:	e0a3      	b.n	8003f14 <PE_SubStateMachine_VconnSwap+0x170>
 8003dcc:	d200      	bcs.n	8003dd0 <PE_SubStateMachine_VconnSwap+0x2c>
 8003dce:	e08e      	b.n	8003eee <PE_SubStateMachine_VconnSwap+0x14a>
 8003dd0:	2aa4      	cmp	r2, #164	@ 0xa4
 8003dd2:	d100      	bne.n	8003dd6 <PE_SubStateMachine_VconnSwap+0x32>
 8003dd4:	e106      	b.n	8003fe4 <PE_SubStateMachine_VconnSwap+0x240>
 8003dd6:	e113      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003dd8:	6860      	ldr	r0, [r4, #4]
 8003dda:	6800      	ldr	r0, [r0, #0]
 8003ddc:	21b8      	movs	r1, #184	@ 0xb8
 8003dde:	0149      	lsls	r1, r1, #5
 8003de0:	4001      	ands	r1, r0
 8003de2:	2098      	movs	r0, #152	@ 0x98
 8003de4:	0140      	lsls	r0, r0, #5
 8003de6:	4281      	cmp	r1, r0
 8003de8:	d121      	bne.n	8003e2e <PE_SubStateMachine_VconnSwap+0x8a>
 8003dea:	7c20      	ldrb	r0, [r4, #16]
 8003dec:	68a1      	ldr	r1, [r4, #8]
 8003dee:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 8003df0:	4788      	blx	r1
 8003df2:	280a      	cmp	r0, #10
 8003df4:	d002      	beq.n	8003dfc <PE_SubStateMachine_VconnSwap+0x58>
 8003df6:	280d      	cmp	r0, #13
 8003df8:	d007      	beq.n	8003e0a <PE_SubStateMachine_VconnSwap+0x66>
 8003dfa:	e00f      	b.n	8003e1c <PE_SubStateMachine_VconnSwap+0x78>
 8003dfc:	209e      	movs	r0, #158	@ 0x9e
 8003dfe:	7460      	strb	r0, [r4, #17]
 8003e00:	6960      	ldr	r0, [r4, #20]
 8003e02:	02e9      	lsls	r1, r5, #11
 8003e04:	4301      	orrs	r1, r0
 8003e06:	6161      	str	r1, [r4, #20]
 8003e08:	e0fa      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e0a:	2000      	movs	r0, #0
 8003e0c:	9000      	str	r0, [sp, #0]
 8003e0e:	2303      	movs	r3, #3
 8003e10:	220c      	movs	r2, #12
 8003e12:	2100      	movs	r1, #0
 8003e14:	0020      	movs	r0, r4
 8003e16:	f7fd fb79 	bl	800150c <PE_Send_CtrlMessage>
 8003e1a:	e0f1      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	9000      	str	r0, [sp, #0]
 8003e20:	2303      	movs	r3, #3
 8003e22:	2204      	movs	r2, #4
 8003e24:	2100      	movs	r1, #0
 8003e26:	0020      	movs	r0, r4
 8003e28:	f7fd fb70 	bl	800150c <PE_Send_CtrlMessage>
 8003e2c:	e002      	b.n	8003e34 <PE_SubStateMachine_VconnSwap+0x90>
 8003e2e:	6960      	ldr	r0, [r4, #20]
 8003e30:	4006      	ands	r6, r0
 8003e32:	6166      	str	r6, [r4, #20]
 8003e34:	7467      	strb	r7, [r4, #17]
 8003e36:	2500      	movs	r5, #0
 8003e38:	e0e2      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	9000      	str	r0, [sp, #0]
 8003e3e:	239e      	movs	r3, #158	@ 0x9e
 8003e40:	2203      	movs	r2, #3
 8003e42:	2100      	movs	r1, #0
 8003e44:	0020      	movs	r0, r4
 8003e46:	f7fd fb61 	bl	800150c <PE_Send_CtrlMessage>
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	d1f4      	bne.n	8003e38 <PE_SubStateMachine_VconnSwap+0x94>
 8003e4e:	6860      	ldr	r0, [r4, #4]
 8003e50:	6800      	ldr	r0, [r0, #0]
 8003e52:	0401      	lsls	r1, r0, #16
 8003e54:	0fc9      	lsrs	r1, r1, #31
 8003e56:	d005      	beq.n	8003e64 <PE_SubStateMachine_VconnSwap+0xc0>
 8003e58:	209f      	movs	r0, #159	@ 0x9f
 8003e5a:	7460      	strb	r0, [r4, #17]
 8003e5c:	4877      	ldr	r0, [pc, #476]	@ (800403c <.text_12>)
 8003e5e:	83e0      	strh	r0, [r4, #30]
 8003e60:	2596      	movs	r5, #150	@ 0x96
 8003e62:	e001      	b.n	8003e68 <PE_SubStateMachine_VconnSwap+0xc4>
 8003e64:	20a0      	movs	r0, #160	@ 0xa0
 8003e66:	7460      	strb	r0, [r4, #17]
 8003e68:	213f      	movs	r1, #63	@ 0x3f
 8003e6a:	e0b7      	b.n	8003fdc <PE_SubStateMachine_VconnSwap+0x238>
 8003e6c:	8be2      	ldrh	r2, [r4, #30]
 8003e6e:	03ab      	lsls	r3, r5, #14
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d100      	bne.n	8003e76 <PE_SubStateMachine_VconnSwap+0xd2>
 8003e74:	e0ac      	b.n	8003fd0 <PE_SubStateMachine_VconnSwap+0x22c>
 8003e76:	780a      	ldrb	r2, [r1, #0]
 8003e78:	2a11      	cmp	r2, #17
 8003e7a:	d11b      	bne.n	8003eb4 <PE_SubStateMachine_VconnSwap+0x110>
 8003e7c:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8003e7e:	4b70      	ldr	r3, [pc, #448]	@ (8004040 <.text_13>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b06      	cmp	r3, #6
 8003e84:	d116      	bne.n	8003eb4 <PE_SubStateMachine_VconnSwap+0x110>
 8003e86:	7008      	strb	r0, [r1, #0]
 8003e88:	0020      	movs	r0, r4
 8003e8a:	f7fc fd62 	bl	8000952 <PE_Clear_RxEvent>
 8003e8e:	68a0      	ldr	r0, [r4, #8]
 8003e90:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003e92:	2a00      	cmp	r2, #0
 8003e94:	d002      	beq.n	8003e9c <PE_SubStateMachine_VconnSwap+0xf8>
 8003e96:	2100      	movs	r1, #0
 8003e98:	7c20      	ldrb	r0, [r4, #16]
 8003e9a:	4790      	blx	r2
 8003e9c:	6960      	ldr	r0, [r4, #20]
 8003e9e:	4006      	ands	r6, r0
 8003ea0:	6166      	str	r6, [r4, #20]
 8003ea2:	7467      	strb	r7, [r4, #17]
 8003ea4:	2500      	movs	r5, #0
 8003ea6:	2142      	movs	r1, #66	@ 0x42
 8003ea8:	7c20      	ldrb	r0, [r4, #16]
 8003eaa:	f7fc fae7 	bl	800047c <USBPD_PE_Notification>
 8003eae:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003eb0:	4964      	ldr	r1, [pc, #400]	@ (8004044 <.text_14>)
 8003eb2:	5465      	strb	r5, [r4, r1]
 8003eb4:	e0a4      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003eb6:	68a0      	ldr	r0, [r4, #8]
 8003eb8:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003eba:	2a00      	cmp	r2, #0
 8003ebc:	d002      	beq.n	8003ec4 <PE_SubStateMachine_VconnSwap+0x120>
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	7c20      	ldrb	r0, [r4, #16]
 8003ec2:	4790      	blx	r2
 8003ec4:	20a1      	movs	r0, #161	@ 0xa1
 8003ec6:	7460      	strb	r0, [r4, #17]
 8003ec8:	2000      	movs	r0, #0
 8003eca:	495e      	ldr	r1, [pc, #376]	@ (8004044 <.text_14>)
 8003ecc:	5460      	strb	r0, [r4, r1]
 8003ece:	e097      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	9000      	str	r0, [sp, #0]
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	2206      	movs	r2, #6
 8003ed8:	2100      	movs	r1, #0
 8003eda:	0020      	movs	r0, r4
 8003edc:	f7fd fb16 	bl	800150c <PE_Send_CtrlMessage>
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	d1f4      	bne.n	8003ece <PE_SubStateMachine_VconnSwap+0x12a>
 8003ee4:	6960      	ldr	r0, [r4, #20]
 8003ee6:	4006      	ands	r6, r0
 8003ee8:	6166      	str	r6, [r4, #20]
 8003eea:	2142      	movs	r1, #66	@ 0x42
 8003eec:	e076      	b.n	8003fdc <PE_SubStateMachine_VconnSwap+0x238>
 8003eee:	2000      	movs	r0, #0
 8003ef0:	9000      	str	r0, [sp, #0]
 8003ef2:	23a3      	movs	r3, #163	@ 0xa3
 8003ef4:	220b      	movs	r2, #11
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	0020      	movs	r0, r4
 8003efa:	f7fd fb07 	bl	800150c <PE_Send_CtrlMessage>
 8003efe:	2800      	cmp	r0, #0
 8003f00:	d1e5      	bne.n	8003ece <PE_SubStateMachine_VconnSwap+0x12a>
 8003f02:	6960      	ldr	r0, [r4, #20]
 8003f04:	02e9      	lsls	r1, r5, #11
 8003f06:	4301      	orrs	r1, r0
 8003f08:	6161      	str	r1, [r4, #20]
 8003f0a:	484f      	ldr	r0, [pc, #316]	@ (8004048 <.text_15>)
 8003f0c:	83e0      	strh	r0, [r4, #30]
 8003f0e:	251b      	movs	r5, #27
 8003f10:	213e      	movs	r1, #62	@ 0x3e
 8003f12:	e063      	b.n	8003fdc <PE_SubStateMachine_VconnSwap+0x238>
 8003f14:	780a      	ldrb	r2, [r1, #0]
 8003f16:	2a11      	cmp	r2, #17
 8003f18:	d155      	bne.n	8003fc6 <PE_SubStateMachine_VconnSwap+0x222>
 8003f1a:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8003f1c:	23f0      	movs	r3, #240	@ 0xf0
 8003f1e:	021b      	lsls	r3, r3, #8
 8003f20:	4013      	ands	r3, r2
 8003f22:	d150      	bne.n	8003fc6 <PE_SubStateMachine_VconnSwap+0x222>
 8003f24:	06d2      	lsls	r2, r2, #27
 8003f26:	0ed2      	lsrs	r2, r2, #27
 8003f28:	2a03      	cmp	r2, #3
 8003f2a:	d006      	beq.n	8003f3a <PE_SubStateMachine_VconnSwap+0x196>
 8003f2c:	2a04      	cmp	r2, #4
 8003f2e:	d024      	beq.n	8003f7a <PE_SubStateMachine_VconnSwap+0x1d6>
 8003f30:	2a0c      	cmp	r2, #12
 8003f32:	d014      	beq.n	8003f5e <PE_SubStateMachine_VconnSwap+0x1ba>
 8003f34:	2a10      	cmp	r2, #16
 8003f36:	d02e      	beq.n	8003f96 <PE_SubStateMachine_VconnSwap+0x1f2>
 8003f38:	e045      	b.n	8003fc6 <PE_SubStateMachine_VconnSwap+0x222>
 8003f3a:	6862      	ldr	r2, [r4, #4]
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	0413      	lsls	r3, r2, #16
 8003f40:	0fdb      	lsrs	r3, r3, #31
 8003f42:	d001      	beq.n	8003f48 <PE_SubStateMachine_VconnSwap+0x1a4>
 8003f44:	229f      	movs	r2, #159	@ 0x9f
 8003f46:	e000      	b.n	8003f4a <PE_SubStateMachine_VconnSwap+0x1a6>
 8003f48:	22a0      	movs	r2, #160	@ 0xa0
 8003f4a:	7462      	strb	r2, [r4, #17]
 8003f4c:	780a      	ldrb	r2, [r1, #0]
 8003f4e:	2a14      	cmp	r2, #20
 8003f50:	d003      	beq.n	8003f5a <PE_SubStateMachine_VconnSwap+0x1b6>
 8003f52:	7008      	strb	r0, [r1, #0]
 8003f54:	0020      	movs	r0, r4
 8003f56:	f7fc fcfc 	bl	8000952 <PE_Clear_RxEvent>
 8003f5a:	213f      	movs	r1, #63	@ 0x3f
 8003f5c:	e030      	b.n	8003fc0 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f5e:	6962      	ldr	r2, [r4, #20]
 8003f60:	4032      	ands	r2, r6
 8003f62:	6162      	str	r2, [r4, #20]
 8003f64:	7467      	strb	r7, [r4, #17]
 8003f66:	2500      	movs	r5, #0
 8003f68:	780a      	ldrb	r2, [r1, #0]
 8003f6a:	2a14      	cmp	r2, #20
 8003f6c:	d003      	beq.n	8003f76 <PE_SubStateMachine_VconnSwap+0x1d2>
 8003f6e:	7008      	strb	r0, [r1, #0]
 8003f70:	0020      	movs	r0, r4
 8003f72:	f7fc fcee 	bl	8000952 <PE_Clear_RxEvent>
 8003f76:	2140      	movs	r1, #64	@ 0x40
 8003f78:	e022      	b.n	8003fc0 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f7a:	6962      	ldr	r2, [r4, #20]
 8003f7c:	4032      	ands	r2, r6
 8003f7e:	6162      	str	r2, [r4, #20]
 8003f80:	7467      	strb	r7, [r4, #17]
 8003f82:	2500      	movs	r5, #0
 8003f84:	780a      	ldrb	r2, [r1, #0]
 8003f86:	2a14      	cmp	r2, #20
 8003f88:	d003      	beq.n	8003f92 <PE_SubStateMachine_VconnSwap+0x1ee>
 8003f8a:	7008      	strb	r0, [r1, #0]
 8003f8c:	0020      	movs	r0, r4
 8003f8e:	f7fc fce0 	bl	8000952 <PE_Clear_RxEvent>
 8003f92:	2141      	movs	r1, #65	@ 0x41
 8003f94:	e014      	b.n	8003fc0 <PE_SubStateMachine_VconnSwap+0x21c>
 8003f96:	6862      	ldr	r2, [r4, #4]
 8003f98:	6812      	ldr	r2, [r2, #0]
 8003f9a:	0413      	lsls	r3, r2, #16
 8003f9c:	0fdb      	lsrs	r3, r3, #31
 8003f9e:	d102      	bne.n	8003fa6 <PE_SubStateMachine_VconnSwap+0x202>
 8003fa0:	22a4      	movs	r2, #164	@ 0xa4
 8003fa2:	7462      	strb	r2, [r4, #17]
 8003fa4:	e004      	b.n	8003fb0 <PE_SubStateMachine_VconnSwap+0x20c>
 8003fa6:	6962      	ldr	r2, [r4, #20]
 8003fa8:	4032      	ands	r2, r6
 8003faa:	6162      	str	r2, [r4, #20]
 8003fac:	7467      	strb	r7, [r4, #17]
 8003fae:	2500      	movs	r5, #0
 8003fb0:	780a      	ldrb	r2, [r1, #0]
 8003fb2:	2a14      	cmp	r2, #20
 8003fb4:	d003      	beq.n	8003fbe <PE_SubStateMachine_VconnSwap+0x21a>
 8003fb6:	7008      	strb	r0, [r1, #0]
 8003fb8:	0020      	movs	r0, r4
 8003fba:	f7fc fcca 	bl	8000952 <PE_Clear_RxEvent>
 8003fbe:	2143      	movs	r1, #67	@ 0x43
 8003fc0:	7c20      	ldrb	r0, [r4, #16]
 8003fc2:	f7fc fa5b 	bl	800047c <USBPD_PE_Notification>
 8003fc6:	8be0      	ldrh	r0, [r4, #30]
 8003fc8:	2180      	movs	r1, #128	@ 0x80
 8003fca:	0209      	lsls	r1, r1, #8
 8003fcc:	4288      	cmp	r0, r1
 8003fce:	d117      	bne.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fd0:	6960      	ldr	r0, [r4, #20]
 8003fd2:	4006      	ands	r6, r0
 8003fd4:	6166      	str	r6, [r4, #20]
 8003fd6:	7467      	strb	r7, [r4, #17]
 8003fd8:	2500      	movs	r5, #0
 8003fda:	211c      	movs	r1, #28
 8003fdc:	7c20      	ldrb	r0, [r4, #16]
 8003fde:	f7fc fa4d 	bl	800047c <USBPD_PE_Notification>
 8003fe2:	e00d      	b.n	8004000 <PE_SubStateMachine_VconnSwap+0x25c>
 8003fe4:	68a0      	ldr	r0, [r4, #8]
 8003fe6:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003fe8:	2a00      	cmp	r2, #0
 8003fea:	d002      	beq.n	8003ff2 <PE_SubStateMachine_VconnSwap+0x24e>
 8003fec:	2101      	movs	r1, #1
 8003fee:	7c20      	ldrb	r0, [r4, #16]
 8003ff0:	4790      	blx	r2
 8003ff2:	6960      	ldr	r0, [r4, #20]
 8003ff4:	4006      	ands	r6, r0
 8003ff6:	6166      	str	r6, [r4, #20]
 8003ff8:	7467      	strb	r7, [r4, #17]
 8003ffa:	2500      	movs	r5, #0
 8003ffc:	4813      	ldr	r0, [pc, #76]	@ (800404c <.text_16>)
 8003ffe:	8460      	strh	r0, [r4, #34]	@ 0x22
 8004000:	0028      	movs	r0, r5
 8004002:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004004 <PE_ExtRevisionInteroperability_Cable>:
 8004004:	b538      	push	{r3, r4, r5, lr}
 8004006:	000a      	movs	r2, r1
 8004008:	6843      	ldr	r3, [r0, #4]
 800400a:	681c      	ldr	r4, [r3, #0]
 800400c:	2103      	movs	r1, #3
 800400e:	2503      	movs	r5, #3
 8004010:	4025      	ands	r5, r4
 8004012:	42aa      	cmp	r2, r5
 8004014:	d300      	bcc.n	8004018 <PE_ExtRevisionInteroperability_Cable+0x14>
 8004016:	002a      	movs	r2, r5
 8004018:	4d06      	ldr	r5, [pc, #24]	@ (8004034 <.text_10>)
 800401a:	4025      	ands	r5, r4
 800401c:	0694      	lsls	r4, r2, #26
 800401e:	068a      	lsls	r2, r1, #26
 8004020:	4022      	ands	r2, r4
 8004022:	432a      	orrs	r2, r5
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	0e92      	lsrs	r2, r2, #26
 8004028:	4011      	ands	r1, r2
 800402a:	7c00      	ldrb	r0, [r0, #16]
 800402c:	f001 fb85 	bl	800573a <USBPD_PRL_CBL_SetHeaderSpecification>
 8004030:	bd31      	pop	{r0, r4, r5, pc}
	...

08004034 <.text_10>:
 8004034:	f3ffffff 	.word	0xf3ffffff

08004038 <.text_11>:
 8004038:	ffffefff 	.word	0xffffefff

0800403c <.text_12>:
 800403c:	00008096 	.word	0x00008096

08004040 <.text_13>:
 8004040:	0000f01f 	.word	0x0000f01f

08004044 <.text_14>:
 8004044:	00000262 	.word	0x00000262

08004048 <.text_15>:
 8004048:	0000801b 	.word	0x0000801b

0800404c <.text_16>:
 800404c:	0000802d 	.word	0x0000802d

08004050 <USBPD_PE_SVDM_RequestIdentity>:
 8004050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004052:	000a      	movs	r2, r1
 8004054:	49aa      	ldr	r1, [pc, #680]	@ (8004300 <.text_8>)
 8004056:	0083      	lsls	r3, r0, #2
 8004058:	58cb      	ldr	r3, [r1, r3]
 800405a:	2110      	movs	r1, #16
 800405c:	2401      	movs	r4, #1
 800405e:	681d      	ldr	r5, [r3, #0]
 8004060:	686d      	ldr	r5, [r5, #4]
 8004062:	0a6d      	lsrs	r5, r5, #9
 8004064:	4025      	ands	r5, r4
 8004066:	d004      	beq.n	8004072 <USBPD_PE_SVDM_RequestIdentity+0x22>
 8004068:	68dd      	ldr	r5, [r3, #12]
 800406a:	2d00      	cmp	r5, #0
 800406c:	d001      	beq.n	8004072 <USBPD_PE_SVDM_RequestIdentity+0x22>
 800406e:	2a02      	cmp	r2, #2
 8004070:	d101      	bne.n	8004076 <USBPD_PE_SVDM_RequestIdentity+0x26>
 8004072:	2102      	movs	r1, #2
 8004074:	e02d      	b.n	80040d2 <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004076:	2532      	movs	r5, #50	@ 0x32
 8004078:	5d5d      	ldrb	r5, [r3, r5]
 800407a:	2d00      	cmp	r5, #0
 800407c:	d104      	bne.n	8004088 <USBPD_PE_SVDM_RequestIdentity+0x38>
 800407e:	685d      	ldr	r5, [r3, #4]
 8004080:	682d      	ldr	r5, [r5, #0]
 8004082:	0b2d      	lsrs	r5, r5, #12
 8004084:	402c      	ands	r4, r5
 8004086:	d101      	bne.n	800408c <USBPD_PE_SVDM_RequestIdentity+0x3c>
 8004088:	2103      	movs	r1, #3
 800408a:	e022      	b.n	80040d2 <USBPD_PE_SVDM_RequestIdentity+0x82>
 800408c:	2433      	movs	r4, #51	@ 0x33
 800408e:	551a      	strb	r2, [r3, r4]
 8004090:	2507      	movs	r5, #7
 8004092:	2a00      	cmp	r2, #0
 8004094:	d002      	beq.n	800409c <USBPD_PE_SVDM_RequestIdentity+0x4c>
 8004096:	2a01      	cmp	r2, #1
 8004098:	d008      	beq.n	80040ac <USBPD_PE_SVDM_RequestIdentity+0x5c>
 800409a:	e01a      	b.n	80040d2 <USBPD_PE_SVDM_RequestIdentity+0x82>
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	0a12      	lsrs	r2, r2, #8
 80040a2:	4015      	ands	r5, r2
 80040a4:	2d03      	cmp	r5, #3
 80040a6:	d114      	bne.n	80040d2 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040a8:	217d      	movs	r1, #125	@ 0x7d
 80040aa:	e00c      	b.n	80040c6 <USBPD_PE_SVDM_RequestIdentity+0x76>
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	4eab      	ldr	r6, [pc, #684]	@ (8004360 <.text_10>)
 80040b2:	4016      	ands	r6, r2
 80040b4:	2782      	movs	r7, #130	@ 0x82
 80040b6:	007f      	lsls	r7, r7, #1
 80040b8:	42be      	cmp	r6, r7
 80040ba:	d003      	beq.n	80040c4 <USBPD_PE_SVDM_RequestIdentity+0x74>
 80040bc:	0a12      	lsrs	r2, r2, #8
 80040be:	4015      	ands	r5, r2
 80040c0:	2d03      	cmp	r5, #3
 80040c2:	d106      	bne.n	80040d2 <USBPD_PE_SVDM_RequestIdentity+0x82>
 80040c4:	2105      	movs	r1, #5
 80040c6:	2232      	movs	r2, #50	@ 0x32
 80040c8:	5499      	strb	r1, [r3, r2]
 80040ca:	6899      	ldr	r1, [r3, #8]
 80040cc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80040ce:	4788      	blx	r1
 80040d0:	2100      	movs	r1, #0
 80040d2:	0008      	movs	r0, r1
 80040d4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080040d6 <USBPD_PE_SVDM_RequestSVID>:
 80040d6:	b570      	push	{r4, r5, r6, lr}
 80040d8:	000a      	movs	r2, r1
 80040da:	4989      	ldr	r1, [pc, #548]	@ (8004300 <.text_8>)
 80040dc:	0083      	lsls	r3, r0, #2
 80040de:	58cb      	ldr	r3, [r1, r3]
 80040e0:	2110      	movs	r1, #16
 80040e2:	68dc      	ldr	r4, [r3, #12]
 80040e4:	2c00      	cmp	r4, #0
 80040e6:	d001      	beq.n	80040ec <USBPD_PE_SVDM_RequestSVID+0x16>
 80040e8:	2a02      	cmp	r2, #2
 80040ea:	d101      	bne.n	80040f0 <USBPD_PE_SVDM_RequestSVID+0x1a>
 80040ec:	2102      	movs	r1, #2
 80040ee:	e020      	b.n	8004132 <USBPD_PE_SVDM_RequestSVID+0x5c>
 80040f0:	2432      	movs	r4, #50	@ 0x32
 80040f2:	5d1c      	ldrb	r4, [r3, r4]
 80040f4:	2c00      	cmp	r4, #0
 80040f6:	d105      	bne.n	8004104 <USBPD_PE_SVDM_RequestSVID+0x2e>
 80040f8:	685c      	ldr	r4, [r3, #4]
 80040fa:	6825      	ldr	r5, [r4, #0]
 80040fc:	2401      	movs	r4, #1
 80040fe:	0b2e      	lsrs	r6, r5, #12
 8004100:	4026      	ands	r6, r4
 8004102:	d101      	bne.n	8004108 <USBPD_PE_SVDM_RequestSVID+0x32>
 8004104:	2103      	movs	r1, #3
 8004106:	e014      	b.n	8004132 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004108:	056d      	lsls	r5, r5, #21
 800410a:	0f6d      	lsrs	r5, r5, #29
 800410c:	2d03      	cmp	r5, #3
 800410e:	d110      	bne.n	8004132 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004110:	2533      	movs	r5, #51	@ 0x33
 8004112:	555a      	strb	r2, [r3, r5]
 8004114:	257f      	movs	r5, #127	@ 0x7f
 8004116:	2632      	movs	r6, #50	@ 0x32
 8004118:	559d      	strb	r5, [r3, r6]
 800411a:	2a00      	cmp	r2, #0
 800411c:	d005      	beq.n	800412a <USBPD_PE_SVDM_RequestSVID+0x54>
 800411e:	2a01      	cmp	r2, #1
 8004120:	d107      	bne.n	8004132 <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004122:	695a      	ldr	r2, [r3, #20]
 8004124:	0c12      	lsrs	r2, r2, #16
 8004126:	4014      	ands	r4, r2
 8004128:	d003      	beq.n	8004132 <USBPD_PE_SVDM_RequestSVID+0x5c>
 800412a:	6899      	ldr	r1, [r3, #8]
 800412c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800412e:	4788      	blx	r1
 8004130:	2100      	movs	r1, #0
 8004132:	0008      	movs	r0, r1
 8004134:	bd70      	pop	{r4, r5, r6, pc}

08004136 <USBPD_PE_SVDM_RequestMode>:
 8004136:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004138:	000b      	movs	r3, r1
 800413a:	4971      	ldr	r1, [pc, #452]	@ (8004300 <.text_8>)
 800413c:	0084      	lsls	r4, r0, #2
 800413e:	590c      	ldr	r4, [r1, r4]
 8004140:	2110      	movs	r1, #16
 8004142:	68e5      	ldr	r5, [r4, #12]
 8004144:	2d00      	cmp	r5, #0
 8004146:	d001      	beq.n	800414c <USBPD_PE_SVDM_RequestMode+0x16>
 8004148:	2b02      	cmp	r3, #2
 800414a:	d101      	bne.n	8004150 <USBPD_PE_SVDM_RequestMode+0x1a>
 800414c:	2102      	movs	r1, #2
 800414e:	e023      	b.n	8004198 <USBPD_PE_SVDM_RequestMode+0x62>
 8004150:	2532      	movs	r5, #50	@ 0x32
 8004152:	5d65      	ldrb	r5, [r4, r5]
 8004154:	2d00      	cmp	r5, #0
 8004156:	d105      	bne.n	8004164 <USBPD_PE_SVDM_RequestMode+0x2e>
 8004158:	6865      	ldr	r5, [r4, #4]
 800415a:	682e      	ldr	r6, [r5, #0]
 800415c:	2501      	movs	r5, #1
 800415e:	0b37      	lsrs	r7, r6, #12
 8004160:	402f      	ands	r7, r5
 8004162:	d101      	bne.n	8004168 <USBPD_PE_SVDM_RequestMode+0x32>
 8004164:	2103      	movs	r1, #3
 8004166:	e017      	b.n	8004198 <USBPD_PE_SVDM_RequestMode+0x62>
 8004168:	0576      	lsls	r6, r6, #21
 800416a:	0f76      	lsrs	r6, r6, #29
 800416c:	2e03      	cmp	r6, #3
 800416e:	d113      	bne.n	8004198 <USBPD_PE_SVDM_RequestMode+0x62>
 8004170:	2633      	movs	r6, #51	@ 0x33
 8004172:	55a3      	strb	r3, [r4, r6]
 8004174:	2681      	movs	r6, #129	@ 0x81
 8004176:	2732      	movs	r7, #50	@ 0x32
 8004178:	55e6      	strb	r6, [r4, r7]
 800417a:	2696      	movs	r6, #150	@ 0x96
 800417c:	00b6      	lsls	r6, r6, #2
 800417e:	53a2      	strh	r2, [r4, r6]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d005      	beq.n	8004190 <USBPD_PE_SVDM_RequestMode+0x5a>
 8004184:	2b01      	cmp	r3, #1
 8004186:	d107      	bne.n	8004198 <USBPD_PE_SVDM_RequestMode+0x62>
 8004188:	6962      	ldr	r2, [r4, #20]
 800418a:	0c12      	lsrs	r2, r2, #16
 800418c:	4015      	ands	r5, r2
 800418e:	d003      	beq.n	8004198 <USBPD_PE_SVDM_RequestMode+0x62>
 8004190:	68a1      	ldr	r1, [r4, #8]
 8004192:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004194:	4788      	blx	r1
 8004196:	2100      	movs	r1, #0
 8004198:	0008      	movs	r0, r1
 800419a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800419c <USBPD_PE_SVDM_RequestModeEnter>:
 800419c:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800419e:	4858      	ldr	r0, [pc, #352]	@ (8004300 <.text_8>)
 80041a0:	466c      	mov	r4, sp
 80041a2:	7824      	ldrb	r4, [r4, #0]
 80041a4:	00a4      	lsls	r4, r4, #2
 80041a6:	5904      	ldr	r4, [r0, r4]
 80041a8:	2010      	movs	r0, #16
 80041aa:	68e5      	ldr	r5, [r4, #12]
 80041ac:	2d00      	cmp	r5, #0
 80041ae:	d101      	bne.n	80041b4 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 80041b0:	2002      	movs	r0, #2
 80041b2:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041b4:	2532      	movs	r5, #50	@ 0x32
 80041b6:	5d65      	ldrb	r5, [r4, r5]
 80041b8:	2d00      	cmp	r5, #0
 80041ba:	d105      	bne.n	80041c8 <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 80041bc:	6865      	ldr	r5, [r4, #4]
 80041be:	682e      	ldr	r6, [r5, #0]
 80041c0:	2501      	movs	r5, #1
 80041c2:	0b37      	lsrs	r7, r6, #12
 80041c4:	402f      	ands	r7, r5
 80041c6:	d101      	bne.n	80041cc <USBPD_PE_SVDM_RequestModeEnter+0x30>
 80041c8:	2003      	movs	r0, #3
 80041ca:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80041cc:	27e1      	movs	r7, #225	@ 0xe1
 80041ce:	00ff      	lsls	r7, r7, #3
 80041d0:	4037      	ands	r7, r6
 80041d2:	26c2      	movs	r6, #194	@ 0xc2
 80041d4:	00b6      	lsls	r6, r6, #2
 80041d6:	42b7      	cmp	r7, r6
 80041d8:	d11e      	bne.n	8004218 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 80041da:	2633      	movs	r6, #51	@ 0x33
 80041dc:	55a1      	strb	r1, [r4, r6]
 80041de:	2682      	movs	r6, #130	@ 0x82
 80041e0:	2732      	movs	r7, #50	@ 0x32
 80041e2:	55e6      	strb	r6, [r4, r7]
 80041e4:	2696      	movs	r6, #150	@ 0x96
 80041e6:	00b6      	lsls	r6, r6, #2
 80041e8:	53a2      	strh	r2, [r4, r6]
 80041ea:	6966      	ldr	r6, [r4, #20]
 80041ec:	4aaf      	ldr	r2, [pc, #700]	@ (80044ac <.text_13>)
 80041ee:	4032      	ands	r2, r6
 80041f0:	019e      	lsls	r6, r3, #6
 80041f2:	23e0      	movs	r3, #224	@ 0xe0
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	4033      	ands	r3, r6
 80041f8:	4313      	orrs	r3, r2
 80041fa:	6163      	str	r3, [r4, #20]
 80041fc:	2900      	cmp	r1, #0
 80041fe:	d005      	beq.n	800420c <USBPD_PE_SVDM_RequestModeEnter+0x70>
 8004200:	2902      	cmp	r1, #2
 8004202:	d000      	beq.n	8004206 <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004204:	d208      	bcs.n	8004218 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004206:	0c19      	lsrs	r1, r3, #16
 8004208:	400d      	ands	r5, r1
 800420a:	d005      	beq.n	8004218 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 800420c:	4668      	mov	r0, sp
 800420e:	7800      	ldrb	r0, [r0, #0]
 8004210:	68a1      	ldr	r1, [r4, #8]
 8004212:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004214:	4788      	blx	r1
 8004216:	2000      	movs	r0, #0
 8004218:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

0800421a <USBPD_PE_SVDM_RequestModeExit>:
 800421a:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800421c:	4838      	ldr	r0, [pc, #224]	@ (8004300 <.text_8>)
 800421e:	466c      	mov	r4, sp
 8004220:	7824      	ldrb	r4, [r4, #0]
 8004222:	00a4      	lsls	r4, r4, #2
 8004224:	5904      	ldr	r4, [r0, r4]
 8004226:	2010      	movs	r0, #16
 8004228:	68e5      	ldr	r5, [r4, #12]
 800422a:	2d00      	cmp	r5, #0
 800422c:	d101      	bne.n	8004232 <USBPD_PE_SVDM_RequestModeExit+0x18>
 800422e:	2002      	movs	r0, #2
 8004230:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004232:	2532      	movs	r5, #50	@ 0x32
 8004234:	5d65      	ldrb	r5, [r4, r5]
 8004236:	2d00      	cmp	r5, #0
 8004238:	d105      	bne.n	8004246 <USBPD_PE_SVDM_RequestModeExit+0x2c>
 800423a:	6865      	ldr	r5, [r4, #4]
 800423c:	682e      	ldr	r6, [r5, #0]
 800423e:	2501      	movs	r5, #1
 8004240:	0b37      	lsrs	r7, r6, #12
 8004242:	402f      	ands	r7, r5
 8004244:	d101      	bne.n	800424a <USBPD_PE_SVDM_RequestModeExit+0x30>
 8004246:	2003      	movs	r0, #3
 8004248:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800424a:	27e1      	movs	r7, #225	@ 0xe1
 800424c:	00ff      	lsls	r7, r7, #3
 800424e:	4037      	ands	r7, r6
 8004250:	26c2      	movs	r6, #194	@ 0xc2
 8004252:	00b6      	lsls	r6, r6, #2
 8004254:	42b7      	cmp	r7, r6
 8004256:	d11e      	bne.n	8004296 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 8004258:	2633      	movs	r6, #51	@ 0x33
 800425a:	55a1      	strb	r1, [r4, r6]
 800425c:	2683      	movs	r6, #131	@ 0x83
 800425e:	2732      	movs	r7, #50	@ 0x32
 8004260:	55e6      	strb	r6, [r4, r7]
 8004262:	2696      	movs	r6, #150	@ 0x96
 8004264:	00b6      	lsls	r6, r6, #2
 8004266:	53a2      	strh	r2, [r4, r6]
 8004268:	6966      	ldr	r6, [r4, #20]
 800426a:	4a90      	ldr	r2, [pc, #576]	@ (80044ac <.text_13>)
 800426c:	4032      	ands	r2, r6
 800426e:	019e      	lsls	r6, r3, #6
 8004270:	23e0      	movs	r3, #224	@ 0xe0
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4033      	ands	r3, r6
 8004276:	4313      	orrs	r3, r2
 8004278:	6163      	str	r3, [r4, #20]
 800427a:	2900      	cmp	r1, #0
 800427c:	d005      	beq.n	800428a <USBPD_PE_SVDM_RequestModeExit+0x70>
 800427e:	2902      	cmp	r1, #2
 8004280:	d000      	beq.n	8004284 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 8004282:	d208      	bcs.n	8004296 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 8004284:	0c19      	lsrs	r1, r3, #16
 8004286:	400d      	ands	r5, r1
 8004288:	d005      	beq.n	8004296 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 800428a:	4668      	mov	r0, sp
 800428c:	7800      	ldrb	r0, [r0, #0]
 800428e:	68a1      	ldr	r1, [r4, #8]
 8004290:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004292:	4788      	blx	r1
 8004294:	2000      	movs	r0, #0
 8004296:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004298 <USBPD_PE_SVDM_RequestSpecific>:
 8004298:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800429a:	4819      	ldr	r0, [pc, #100]	@ (8004300 <.text_8>)
 800429c:	466c      	mov	r4, sp
 800429e:	7824      	ldrb	r4, [r4, #0]
 80042a0:	00a4      	lsls	r4, r4, #2
 80042a2:	5904      	ldr	r4, [r0, r4]
 80042a4:	2010      	movs	r0, #16
 80042a6:	68e5      	ldr	r5, [r4, #12]
 80042a8:	2d00      	cmp	r5, #0
 80042aa:	d101      	bne.n	80042b0 <USBPD_PE_SVDM_RequestSpecific+0x18>
 80042ac:	2002      	movs	r0, #2
 80042ae:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042b0:	2532      	movs	r5, #50	@ 0x32
 80042b2:	5d65      	ldrb	r5, [r4, r5]
 80042b4:	2d00      	cmp	r5, #0
 80042b6:	d105      	bne.n	80042c4 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 80042b8:	6865      	ldr	r5, [r4, #4]
 80042ba:	682d      	ldr	r5, [r5, #0]
 80042bc:	2601      	movs	r6, #1
 80042be:	0b2f      	lsrs	r7, r5, #12
 80042c0:	4037      	ands	r7, r6
 80042c2:	d101      	bne.n	80042c8 <USBPD_PE_SVDM_RequestSpecific+0x30>
 80042c4:	2003      	movs	r0, #3
 80042c6:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80042c8:	6967      	ldr	r7, [r4, #20]
 80042ca:	0c3f      	lsrs	r7, r7, #16
 80042cc:	403e      	ands	r6, r7
 80042ce:	d101      	bne.n	80042d4 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 80042d0:	000e      	movs	r6, r1
 80042d2:	d113      	bne.n	80042fc <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042d4:	056d      	lsls	r5, r5, #21
 80042d6:	0f6d      	lsrs	r5, r5, #29
 80042d8:	2d03      	cmp	r5, #3
 80042da:	d10f      	bne.n	80042fc <USBPD_PE_SVDM_RequestSpecific+0x64>
 80042dc:	2033      	movs	r0, #51	@ 0x33
 80042de:	5421      	strb	r1, [r4, r0]
 80042e0:	2085      	movs	r0, #133	@ 0x85
 80042e2:	2132      	movs	r1, #50	@ 0x32
 80042e4:	5460      	strb	r0, [r4, r1]
 80042e6:	2095      	movs	r0, #149	@ 0x95
 80042e8:	0080      	lsls	r0, r0, #2
 80042ea:	1820      	adds	r0, r4, r0
 80042ec:	6002      	str	r2, [r0, #0]
 80042ee:	8083      	strh	r3, [r0, #4]
 80042f0:	4668      	mov	r0, sp
 80042f2:	7800      	ldrb	r0, [r0, #0]
 80042f4:	68a1      	ldr	r1, [r4, #8]
 80042f6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80042f8:	4788      	blx	r1
 80042fa:	2000      	movs	r0, #0
 80042fc:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08004300 <.text_8>:
 8004300:	200001dc 	.word	0x200001dc

08004304 <USBPD_PE_SVDM_RequestAttention>:
 8004304:	b538      	push	{r3, r4, r5, lr}
 8004306:	000b      	movs	r3, r1
 8004308:	4969      	ldr	r1, [pc, #420]	@ (80044b0 <.text_14>)
 800430a:	0084      	lsls	r4, r0, #2
 800430c:	590d      	ldr	r5, [r1, r4]
 800430e:	2110      	movs	r1, #16
 8004310:	68ec      	ldr	r4, [r5, #12]
 8004312:	2c00      	cmp	r4, #0
 8004314:	d001      	beq.n	800431a <USBPD_PE_SVDM_RequestAttention+0x16>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <USBPD_PE_SVDM_RequestAttention+0x1a>
 800431a:	2102      	movs	r1, #2
 800431c:	e01e      	b.n	800435c <USBPD_PE_SVDM_RequestAttention+0x58>
 800431e:	2332      	movs	r3, #50	@ 0x32
 8004320:	5ceb      	ldrb	r3, [r5, r3]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d104      	bne.n	8004330 <USBPD_PE_SVDM_RequestAttention+0x2c>
 8004326:	686b      	ldr	r3, [r5, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	04dc      	lsls	r4, r3, #19
 800432c:	0fe4      	lsrs	r4, r4, #31
 800432e:	d101      	bne.n	8004334 <USBPD_PE_SVDM_RequestAttention+0x30>
 8004330:	2103      	movs	r1, #3
 8004332:	e013      	b.n	800435c <USBPD_PE_SVDM_RequestAttention+0x58>
 8004334:	055b      	lsls	r3, r3, #21
 8004336:	0f5b      	lsrs	r3, r3, #29
 8004338:	2b03      	cmp	r3, #3
 800433a:	d10f      	bne.n	800435c <USBPD_PE_SVDM_RequestAttention+0x58>
 800433c:	2400      	movs	r4, #0
 800433e:	2333      	movs	r3, #51	@ 0x33
 8004340:	54ec      	strb	r4, [r5, r3]
 8004342:	2184      	movs	r1, #132	@ 0x84
 8004344:	2332      	movs	r3, #50	@ 0x32
 8004346:	54e9      	strb	r1, [r5, r3]
 8004348:	2195      	movs	r1, #149	@ 0x95
 800434a:	0089      	lsls	r1, r1, #2
 800434c:	1869      	adds	r1, r5, r1
 800434e:	2306      	movs	r3, #6
 8004350:	600b      	str	r3, [r1, #0]
 8004352:	808a      	strh	r2, [r1, #4]
 8004354:	68a9      	ldr	r1, [r5, #8]
 8004356:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004358:	4788      	blx	r1
 800435a:	2100      	movs	r1, #0
 800435c:	0008      	movs	r0, r1
 800435e:	bd32      	pop	{r1, r4, r5, pc}

08004360 <.text_10>:
 8004360:	00000704 	.word	0x00000704

08004364 <USBPD_PE_UVDM_RequestMessage>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	000a      	movs	r2, r1
 8004368:	4951      	ldr	r1, [pc, #324]	@ (80044b0 <.text_14>)
 800436a:	0083      	lsls	r3, r0, #2
 800436c:	58cb      	ldr	r3, [r1, r3]
 800436e:	2110      	movs	r1, #16
 8004370:	68dc      	ldr	r4, [r3, #12]
 8004372:	2c00      	cmp	r4, #0
 8004374:	d101      	bne.n	800437a <USBPD_PE_UVDM_RequestMessage+0x16>
 8004376:	2102      	movs	r1, #2
 8004378:	e01d      	b.n	80043b6 <USBPD_PE_UVDM_RequestMessage+0x52>
 800437a:	2432      	movs	r4, #50	@ 0x32
 800437c:	5d1c      	ldrb	r4, [r3, r4]
 800437e:	2c00      	cmp	r4, #0
 8004380:	d105      	bne.n	800438e <USBPD_PE_UVDM_RequestMessage+0x2a>
 8004382:	685c      	ldr	r4, [r3, #4]
 8004384:	6824      	ldr	r4, [r4, #0]
 8004386:	2501      	movs	r5, #1
 8004388:	0b26      	lsrs	r6, r4, #12
 800438a:	402e      	ands	r6, r5
 800438c:	d101      	bne.n	8004392 <USBPD_PE_UVDM_RequestMessage+0x2e>
 800438e:	2103      	movs	r1, #3
 8004390:	e011      	b.n	80043b6 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004392:	0be6      	lsrs	r6, r4, #15
 8004394:	4035      	ands	r5, r6
 8004396:	d101      	bne.n	800439c <USBPD_PE_UVDM_RequestMessage+0x38>
 8004398:	0015      	movs	r5, r2
 800439a:	d10c      	bne.n	80043b6 <USBPD_PE_UVDM_RequestMessage+0x52>
 800439c:	0564      	lsls	r4, r4, #21
 800439e:	0f64      	lsrs	r4, r4, #29
 80043a0:	2c03      	cmp	r4, #3
 80043a2:	d108      	bne.n	80043b6 <USBPD_PE_UVDM_RequestMessage+0x52>
 80043a4:	2133      	movs	r1, #51	@ 0x33
 80043a6:	545a      	strb	r2, [r3, r1]
 80043a8:	2186      	movs	r1, #134	@ 0x86
 80043aa:	2232      	movs	r2, #50	@ 0x32
 80043ac:	5499      	strb	r1, [r3, r2]
 80043ae:	6899      	ldr	r1, [r3, #8]
 80043b0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80043b2:	4788      	blx	r1
 80043b4:	2100      	movs	r1, #0
 80043b6:	0008      	movs	r0, r1
 80043b8:	bd70      	pop	{r4, r5, r6, pc}

080043ba <PE_Receive_SVDM>:
 80043ba:	493e      	ldr	r1, [pc, #248]	@ (80044b4 <.text_15>)
 80043bc:	1842      	adds	r2, r0, r1
 80043be:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80043c0:	0449      	lsls	r1, r1, #17
 80043c2:	0f49      	lsrs	r1, r1, #29
 80043c4:	1e49      	subs	r1, r1, #1
 80043c6:	7611      	strb	r1, [r2, #24]
 80043c8:	2131      	movs	r1, #49	@ 0x31
 80043ca:	5c41      	ldrb	r1, [r0, r1]
 80043cc:	2900      	cmp	r1, #0
 80043ce:	d000      	beq.n	80043d2 <PE_Receive_SVDM+0x18>
 80043d0:	4770      	bx	lr
 80043d2:	b570      	push	{r4, r5, r6, lr}
 80043d4:	2300      	movs	r3, #0
 80043d6:	e010      	b.n	80043fa <PE_Receive_SVDM+0x40>
 80043d8:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80043da:	009c      	lsls	r4, r3, #2
 80043dc:	1909      	adds	r1, r1, r4
 80043de:	798c      	ldrb	r4, [r1, #6]
 80043e0:	79cd      	ldrb	r5, [r1, #7]
 80043e2:	022d      	lsls	r5, r5, #8
 80043e4:	1964      	adds	r4, r4, r5
 80043e6:	7a0d      	ldrb	r5, [r1, #8]
 80043e8:	042d      	lsls	r5, r5, #16
 80043ea:	1964      	adds	r4, r4, r5
 80043ec:	7a49      	ldrb	r1, [r1, #9]
 80043ee:	0609      	lsls	r1, r1, #24
 80043f0:	1861      	adds	r1, r4, r1
 80043f2:	009c      	lsls	r4, r3, #2
 80043f4:	5111      	str	r1, [r2, r4]
 80043f6:	1c5b      	adds	r3, r3, #1
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	7e11      	ldrb	r1, [r2, #24]
 80043fc:	428b      	cmp	r3, r1
 80043fe:	dbeb      	blt.n	80043d8 <PE_Receive_SVDM+0x1e>
 8004400:	0004      	movs	r4, r0
 8004402:	2503      	movs	r5, #3
 8004404:	4b2c      	ldr	r3, [pc, #176]	@ (80044b8 <.text_16>)
 8004406:	482d      	ldr	r0, [pc, #180]	@ (80044bc <.text_17>)
 8004408:	2694      	movs	r6, #148	@ 0x94
 800440a:	00b6      	lsls	r6, r6, #2
 800440c:	5da6      	ldrb	r6, [r4, r6]
 800440e:	06f6      	lsls	r6, r6, #27
 8004410:	0ef6      	lsrs	r6, r6, #27
 8004412:	1e76      	subs	r6, r6, #1
 8004414:	d00d      	beq.n	8004432 <PE_Receive_SVDM+0x78>
 8004416:	1e76      	subs	r6, r6, #1
 8004418:	d022      	beq.n	8004460 <PE_Receive_SVDM+0xa6>
 800441a:	1e76      	subs	r6, r6, #1
 800441c:	d025      	beq.n	800446a <PE_Receive_SVDM+0xb0>
 800441e:	1e76      	subs	r6, r6, #1
 8004420:	d028      	beq.n	8004474 <PE_Receive_SVDM+0xba>
 8004422:	1e76      	subs	r6, r6, #1
 8004424:	d02b      	beq.n	800447e <PE_Receive_SVDM+0xc4>
 8004426:	1e76      	subs	r6, r6, #1
 8004428:	d02e      	beq.n	8004488 <PE_Receive_SVDM+0xce>
 800442a:	3e0a      	subs	r6, #10
 800442c:	2e0f      	cmp	r6, #15
 800442e:	d937      	bls.n	80044a0 <PE_Receive_SVDM+0xe6>
 8004430:	bd70      	pop	{r4, r5, r6, pc}
 8004432:	2150      	movs	r1, #80	@ 0x50
 8004434:	7721      	strb	r1, [r4, #28]
 8004436:	6861      	ldr	r1, [r4, #4]
 8004438:	680a      	ldr	r2, [r1, #0]
 800443a:	0693      	lsls	r3, r2, #26
 800443c:	0fdb      	lsrs	r3, r3, #31
 800443e:	2694      	movs	r6, #148	@ 0x94
 8004440:	00b6      	lsls	r6, r6, #2
 8004442:	59a6      	ldr	r6, [r4, r6]
 8004444:	0b76      	lsrs	r6, r6, #13
 8004446:	4035      	ands	r5, r6
 8004448:	429d      	cmp	r5, r3
 800444a:	da00      	bge.n	800444e <PE_Receive_SVDM+0x94>
 800444c:	002b      	movs	r3, r5
 800444e:	2520      	movs	r5, #32
 8004450:	43aa      	bics	r2, r5
 8004452:	015b      	lsls	r3, r3, #5
 8004454:	402b      	ands	r3, r5
 8004456:	4313      	orrs	r3, r2
 8004458:	600b      	str	r3, [r1, #0]
 800445a:	83e0      	strh	r0, [r4, #30]
 800445c:	2075      	movs	r0, #117	@ 0x75
 800445e:	e023      	b.n	80044a8 <PE_Receive_SVDM+0xee>
 8004460:	2152      	movs	r1, #82	@ 0x52
 8004462:	7721      	strb	r1, [r4, #28]
 8004464:	83e0      	strh	r0, [r4, #30]
 8004466:	2076      	movs	r0, #118	@ 0x76
 8004468:	e01e      	b.n	80044a8 <PE_Receive_SVDM+0xee>
 800446a:	2153      	movs	r1, #83	@ 0x53
 800446c:	7721      	strb	r1, [r4, #28]
 800446e:	83e0      	strh	r0, [r4, #30]
 8004470:	2078      	movs	r0, #120	@ 0x78
 8004472:	e019      	b.n	80044a8 <PE_Receive_SVDM+0xee>
 8004474:	2054      	movs	r0, #84	@ 0x54
 8004476:	7720      	strb	r0, [r4, #28]
 8004478:	83e3      	strh	r3, [r4, #30]
 800447a:	2079      	movs	r0, #121	@ 0x79
 800447c:	e014      	b.n	80044a8 <PE_Receive_SVDM+0xee>
 800447e:	2055      	movs	r0, #85	@ 0x55
 8004480:	7720      	strb	r0, [r4, #28]
 8004482:	83e3      	strh	r3, [r4, #30]
 8004484:	207a      	movs	r0, #122	@ 0x7a
 8004486:	e00f      	b.n	80044a8 <PE_Receive_SVDM+0xee>
 8004488:	68e0      	ldr	r0, [r4, #12]
 800448a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d005      	beq.n	800449c <PE_Receive_SVDM+0xe2>
 8004490:	2900      	cmp	r1, #0
 8004492:	d000      	beq.n	8004496 <PE_Receive_SVDM+0xdc>
 8004494:	2101      	movs	r1, #1
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	7c20      	ldrb	r0, [r4, #16]
 800449a:	4798      	blx	r3
 800449c:	7465      	strb	r5, [r4, #17]
 800449e:	bd70      	pop	{r4, r5, r6, pc}
 80044a0:	215a      	movs	r1, #90	@ 0x5a
 80044a2:	7721      	strb	r1, [r4, #28]
 80044a4:	83e0      	strh	r0, [r4, #30]
 80044a6:	207b      	movs	r0, #123	@ 0x7b
 80044a8:	7460      	strb	r0, [r4, #17]
 80044aa:	bd70      	pop	{r4, r5, r6, pc}

080044ac <.text_13>:
 80044ac:	fffffe3f 	.word	0xfffffe3f

080044b0 <.text_14>:
 80044b0:	200001dc 	.word	0x200001dc

080044b4 <.text_15>:
 80044b4:	00000494 	.word	0x00000494

080044b8 <.text_16>:
 80044b8:	00008019 	.word	0x00008019

080044bc <.text_17>:
 80044bc:	0000800f 	.word	0x0000800f

080044c0 <PE_StateMachine_VDM>:
 80044c0:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 80044c2:	b09c      	sub	sp, #112	@ 0x70
 80044c4:	0005      	movs	r5, r0
 80044c6:	2002      	movs	r0, #2
 80044c8:	9004      	str	r0, [sp, #16]
 80044ca:	7c6a      	ldrb	r2, [r5, #17]
 80044cc:	0010      	movs	r0, r2
 80044ce:	3875      	subs	r0, #117	@ 0x75
 80044d0:	2807      	cmp	r0, #7
 80044d2:	d206      	bcs.n	80044e2 <__iar_annotation$$branch+0x4>
 80044d4:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80044d6:	7800      	ldrb	r0, [r0, #0]
 80044d8:	2814      	cmp	r0, #20
 80044da:	d002      	beq.n	80044e2 <__iar_annotation$$branch+0x4>
 80044dc:	2002      	movs	r0, #2

080044de <__iar_annotation$$branch>:
 80044de:	f000 febc 	bl	800525a <__iar_annotation$$branch+0xce4>
 80044e2:	2094      	movs	r0, #148	@ 0x94
 80044e4:	0080      	lsls	r0, r0, #2
 80044e6:	182c      	adds	r4, r5, r0
 80044e8:	210b      	movs	r1, #11
 80044ea:	271e      	movs	r7, #30
 80044ec:	201f      	movs	r0, #31
 80044ee:	43c0      	mvns	r0, r0
 80044f0:	26c0      	movs	r6, #192	@ 0xc0
 80044f2:	43f6      	mvns	r6, r6
 80044f4:	2a75      	cmp	r2, #117	@ 0x75
 80044f6:	d041      	beq.n	800457c <__iar_annotation$$branch+0x6>
 80044f8:	2a76      	cmp	r2, #118	@ 0x76
 80044fa:	d100      	bne.n	80044fe <__iar_annotation$$branch+0x20>
 80044fc:	e0bb      	b.n	8004676 <__iar_annotation$$branch+0x100>
 80044fe:	2a77      	cmp	r2, #119	@ 0x77
 8004500:	d100      	bne.n	8004504 <__iar_annotation$$branch+0x26>
 8004502:	e144      	b.n	800478e <__iar_annotation$$branch+0x218>
 8004504:	2a78      	cmp	r2, #120	@ 0x78
 8004506:	d100      	bne.n	800450a <__iar_annotation$$branch+0x2c>
 8004508:	e1b4      	b.n	8004874 <__iar_annotation$$branch+0x2fe>
 800450a:	2a79      	cmp	r2, #121	@ 0x79
 800450c:	d100      	bne.n	8004510 <__iar_annotation$$branch+0x32>
 800450e:	e216      	b.n	800493e <__iar_annotation$$branch+0x3c8>
 8004510:	2a7a      	cmp	r2, #122	@ 0x7a
 8004512:	d100      	bne.n	8004516 <__iar_annotation$$branch+0x38>
 8004514:	e24b      	b.n	80049ae <__iar_annotation$$branch+0x438>
 8004516:	2a7b      	cmp	r2, #123	@ 0x7b
 8004518:	d100      	bne.n	800451c <__iar_annotation$$branch+0x3e>
 800451a:	e292      	b.n	8004a42 <__iar_annotation$$branch+0x4cc>
 800451c:	2a7d      	cmp	r2, #125	@ 0x7d
 800451e:	d100      	bne.n	8004522 <__iar_annotation$$branch+0x44>
 8004520:	e2e0      	b.n	8004ae4 <__iar_annotation$$branch+0x56e>
 8004522:	2a7f      	cmp	r2, #127	@ 0x7f
 8004524:	d100      	bne.n	8004528 <__iar_annotation$$branch+0x4a>
 8004526:	e352      	b.n	8004bce <__iar_annotation$$branch+0x658>
 8004528:	2a81      	cmp	r2, #129	@ 0x81
 800452a:	d100      	bne.n	800452e <__iar_annotation$$branch+0x50>
 800452c:	e3c2      	b.n	8004cb4 <__iar_annotation$$branch+0x73e>
 800452e:	2a82      	cmp	r2, #130	@ 0x82
 8004530:	d101      	bne.n	8004536 <__iar_annotation$$branch+0x4>

08004532 <__iar_annotation$$branch>:
 8004532:	f000 fc3b 	bl	8004dac <__iar_annotation$$branch+0x836>
 8004536:	2a83      	cmp	r2, #131	@ 0x83
 8004538:	d101      	bne.n	800453e <__iar_annotation$$branch+0x4>

0800453a <__iar_annotation$$branch>:
 800453a:	f000 fcc9 	bl	8004ed0 <__iar_annotation$$branch+0x95a>
 800453e:	2a84      	cmp	r2, #132	@ 0x84
 8004540:	d101      	bne.n	8004546 <__iar_annotation$$branch+0x4>

08004542 <__iar_annotation$$branch>:
 8004542:	f000 fe38 	bl	80051b6 <__iar_annotation$$branch+0xc40>
 8004546:	2a85      	cmp	r2, #133	@ 0x85
 8004548:	d101      	bne.n	800454e <__iar_annotation$$branch+0x4>

0800454a <__iar_annotation$$branch>:
 800454a:	f000 fd5d 	bl	8005008 <__iar_annotation$$branch+0xa92>
 800454e:	2a87      	cmp	r2, #135	@ 0x87
 8004550:	d100      	bne.n	8004554 <__iar_annotation$$branch+0xa>
 8004552:	e2fc      	b.n	8004b4e <__iar_annotation$$branch+0x5d8>
 8004554:	2a89      	cmp	r2, #137	@ 0x89
 8004556:	d100      	bne.n	800455a <__iar_annotation$$branch+0x10>
 8004558:	e375      	b.n	8004c46 <__iar_annotation$$branch+0x6d0>
 800455a:	2a8b      	cmp	r2, #139	@ 0x8b
 800455c:	d101      	bne.n	8004562 <__iar_annotation$$branch+0x4>

0800455e <__iar_annotation$$branch>:
 800455e:	f000 fbe4 	bl	8004d2a <__iar_annotation$$branch+0x7b4>
 8004562:	2a8c      	cmp	r2, #140	@ 0x8c
 8004564:	d101      	bne.n	800456a <__iar_annotation$$branch+0x4>

08004566 <__iar_annotation$$branch>:
 8004566:	f000 fc63 	bl	8004e30 <__iar_annotation$$branch+0x8ba>
 800456a:	2a8d      	cmp	r2, #141	@ 0x8d
 800456c:	d101      	bne.n	8004572 <__iar_annotation$$branch+0x4>

0800456e <__iar_annotation$$branch>:
 800456e:	f000 fcf7 	bl	8004f60 <__iar_annotation$$branch+0x9ea>
 8004572:	2a8f      	cmp	r2, #143	@ 0x8f
 8004574:	d101      	bne.n	800457a <__iar_annotation$$branch+0x4>

08004576 <__iar_annotation$$branch>:
 8004576:	f000 fda5 	bl	80050c4 <__iar_annotation$$branch+0xb4e>
 800457a:	e2b2      	b.n	8004ae2 <__iar_annotation$$branch+0x56c>
 800457c:	2201      	movs	r2, #1
 800457e:	9203      	str	r2, [sp, #12]
 8004580:	03d3      	lsls	r3, r2, #15
 8004582:	8bea      	ldrh	r2, [r5, #30]
 8004584:	429a      	cmp	r2, r3
 8004586:	d100      	bne.n	800458a <__iar_annotation$$branch+0x14>
 8004588:	e262      	b.n	8004a50 <__iar_annotation$$branch+0x4da>
 800458a:	2701      	movs	r7, #1
 800458c:	6822      	ldr	r2, [r4, #0]
 800458e:	4010      	ands	r0, r2
 8004590:	4338      	orrs	r0, r7
 8004592:	6020      	str	r0, [r4, #0]
 8004594:	4303      	orrs	r3, r0
 8004596:	6023      	str	r3, [r4, #0]
 8004598:	6868      	ldr	r0, [r5, #4]
 800459a:	6800      	ldr	r0, [r0, #0]
 800459c:	0942      	lsrs	r2, r0, #5
 800459e:	403a      	ands	r2, r7
 80045a0:	48c9      	ldr	r0, [pc, #804]	@ (80048c8 <__iar_annotation$$branch+0x352>)
 80045a2:	4018      	ands	r0, r3
 80045a4:	0352      	lsls	r2, r2, #13
 80045a6:	4302      	orrs	r2, r0
 80045a8:	6022      	str	r2, [r4, #0]
 80045aa:	6868      	ldr	r0, [r5, #4]
 80045ac:	6800      	ldr	r0, [r0, #0]
 80045ae:	4001      	ands	r1, r0
 80045b0:	2909      	cmp	r1, #9
 80045b2:	d051      	beq.n	8004658 <__iar_annotation$$branch+0xe2>
 80045b4:	68e8      	ldr	r0, [r5, #12]
 80045b6:	2800      	cmp	r0, #0
 80045b8:	d04e      	beq.n	8004658 <__iar_annotation$$branch+0xe2>
 80045ba:	6803      	ldr	r3, [r0, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d04b      	beq.n	8004658 <__iar_annotation$$branch+0xe2>
 80045c0:	0c10      	lsrs	r0, r2, #16
 80045c2:	21ff      	movs	r1, #255	@ 0xff
 80045c4:	0209      	lsls	r1, r1, #8
 80045c6:	4288      	cmp	r0, r1
 80045c8:	d146      	bne.n	8004658 <__iar_annotation$$branch+0xe2>
 80045ca:	a90b      	add	r1, sp, #44	@ 0x2c
 80045cc:	7c28      	ldrb	r0, [r5, #16]
 80045ce:	4798      	blx	r3
 80045d0:	2803      	cmp	r0, #3
 80045d2:	d002      	beq.n	80045da <__iar_annotation$$branch+0x64>
 80045d4:	280f      	cmp	r0, #15
 80045d6:	d005      	beq.n	80045e4 <__iar_annotation$$branch+0x6e>
 80045d8:	e03e      	b.n	8004658 <__iar_annotation$$branch+0xe2>
 80045da:	6820      	ldr	r0, [r4, #0]
 80045dc:	21c0      	movs	r1, #192	@ 0xc0
 80045de:	4301      	orrs	r1, r0
 80045e0:	6021      	str	r1, [r4, #0]
 80045e2:	e03e      	b.n	8004662 <__iar_annotation$$branch+0xec>
 80045e4:	6820      	ldr	r0, [r4, #0]
 80045e6:	4006      	ands	r6, r0
 80045e8:	2040      	movs	r0, #64	@ 0x40
 80045ea:	4330      	orrs	r0, r6
 80045ec:	6020      	str	r0, [r4, #0]
 80045ee:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80045f0:	9015      	str	r0, [sp, #84]	@ 0x54
 80045f2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80045f4:	9016      	str	r0, [sp, #88]	@ 0x58
 80045f6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80045f8:	9017      	str	r0, [sp, #92]	@ 0x5c
 80045fa:	2004      	movs	r0, #4
 80045fc:	9003      	str	r0, [sp, #12]
 80045fe:	a80b      	add	r0, sp, #44	@ 0x2c
 8004600:	2120      	movs	r1, #32
 8004602:	5c40      	ldrb	r0, [r0, r1]
 8004604:	0841      	lsrs	r1, r0, #1
 8004606:	4239      	tst	r1, r7
 8004608:	d003      	beq.n	8004612 <__iar_annotation$$branch+0x9c>
 800460a:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800460c:	9118      	str	r1, [sp, #96]	@ 0x60
 800460e:	2105      	movs	r1, #5
 8004610:	9103      	str	r1, [sp, #12]
 8004612:	08c2      	lsrs	r2, r0, #3
 8004614:	2101      	movs	r1, #1
 8004616:	4011      	ands	r1, r2
 8004618:	d008      	beq.n	800462c <__iar_annotation$$branch+0xb6>
 800461a:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800461c:	aa14      	add	r2, sp, #80	@ 0x50
 800461e:	9b03      	ldr	r3, [sp, #12]
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	50d6      	str	r6, [r2, r3]
 8004624:	9a03      	ldr	r2, [sp, #12]
 8004626:	1c52      	adds	r2, r2, #1
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	9203      	str	r2, [sp, #12]
 800462c:	0900      	lsrs	r0, r0, #4
 800462e:	4238      	tst	r0, r7
 8004630:	d017      	beq.n	8004662 <__iar_annotation$$branch+0xec>
 8004632:	2900      	cmp	r1, #0
 8004634:	d007      	beq.n	8004646 <__iar_annotation$$branch+0xd0>
 8004636:	2000      	movs	r0, #0
 8004638:	a914      	add	r1, sp, #80	@ 0x50
 800463a:	9a03      	ldr	r2, [sp, #12]
 800463c:	0092      	lsls	r2, r2, #2
 800463e:	5088      	str	r0, [r1, r2]
 8004640:	9803      	ldr	r0, [sp, #12]
 8004642:	1c40      	adds	r0, r0, #1
 8004644:	9003      	str	r0, [sp, #12]
 8004646:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8004648:	a914      	add	r1, sp, #80	@ 0x50
 800464a:	9a03      	ldr	r2, [sp, #12]
 800464c:	0092      	lsls	r2, r2, #2
 800464e:	5088      	str	r0, [r1, r2]
 8004650:	9803      	ldr	r0, [sp, #12]
 8004652:	1c40      	adds	r0, r0, #1
 8004654:	9003      	str	r0, [sp, #12]
 8004656:	e004      	b.n	8004662 <__iar_annotation$$branch+0xec>
 8004658:	6820      	ldr	r0, [r4, #0]
 800465a:	4006      	ands	r6, r0
 800465c:	2080      	movs	r0, #128	@ 0x80
 800465e:	4330      	orrs	r0, r6
 8004660:	6020      	str	r0, [r4, #0]
 8004662:	6820      	ldr	r0, [r4, #0]
 8004664:	9014      	str	r0, [sp, #80]	@ 0x50
 8004666:	2000      	movs	r0, #0
 8004668:	9002      	str	r0, [sp, #8]
 800466a:	2003      	movs	r0, #3
 800466c:	9001      	str	r0, [sp, #4]
 800466e:	9803      	ldr	r0, [sp, #12]
 8004670:	9000      	str	r0, [sp, #0]
 8004672:	ab14      	add	r3, sp, #80	@ 0x50
 8004674:	e22f      	b.n	8004ad6 <__iar_annotation$$branch+0x560>
 8004676:	2201      	movs	r2, #1
 8004678:	466b      	mov	r3, sp
 800467a:	731a      	strb	r2, [r3, #12]
 800467c:	03d2      	lsls	r2, r2, #15
 800467e:	8beb      	ldrh	r3, [r5, #30]
 8004680:	4293      	cmp	r3, r2
 8004682:	d100      	bne.n	8004686 <__iar_annotation$$branch+0x110>
 8004684:	e1e4      	b.n	8004a50 <__iar_annotation$$branch+0x4da>
 8004686:	6823      	ldr	r3, [r4, #0]
 8004688:	4018      	ands	r0, r3
 800468a:	2302      	movs	r3, #2
 800468c:	4303      	orrs	r3, r0
 800468e:	6023      	str	r3, [r4, #0]
 8004690:	431a      	orrs	r2, r3
 8004692:	6022      	str	r2, [r4, #0]
 8004694:	6868      	ldr	r0, [r5, #4]
 8004696:	6803      	ldr	r3, [r0, #0]
 8004698:	0698      	lsls	r0, r3, #26
 800469a:	0fc0      	lsrs	r0, r0, #31
 800469c:	4b8a      	ldr	r3, [pc, #552]	@ (80048c8 <__iar_annotation$$branch+0x352>)
 800469e:	4013      	ands	r3, r2
 80046a0:	0340      	lsls	r0, r0, #13
 80046a2:	4318      	orrs	r0, r3
 80046a4:	6020      	str	r0, [r4, #0]
 80046a6:	686a      	ldr	r2, [r5, #4]
 80046a8:	6812      	ldr	r2, [r2, #0]
 80046aa:	4011      	ands	r1, r2
 80046ac:	2909      	cmp	r1, #9
 80046ae:	d05f      	beq.n	8004770 <__iar_annotation$$branch+0x1fa>
 80046b0:	68e9      	ldr	r1, [r5, #12]
 80046b2:	684b      	ldr	r3, [r1, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d05b      	beq.n	8004770 <__iar_annotation$$branch+0x1fa>
 80046b8:	0c00      	lsrs	r0, r0, #16
 80046ba:	21ff      	movs	r1, #255	@ 0xff
 80046bc:	0209      	lsls	r1, r1, #8
 80046be:	4288      	cmp	r0, r1
 80046c0:	d156      	bne.n	8004770 <__iar_annotation$$branch+0x1fa>
 80046c2:	4882      	ldr	r0, [pc, #520]	@ (80048cc <__iar_annotation$$branch+0x356>)
 80046c4:	182a      	adds	r2, r5, r0
 80046c6:	a905      	add	r1, sp, #20
 80046c8:	7c28      	ldrb	r0, [r5, #16]
 80046ca:	4798      	blx	r3
 80046cc:	2803      	cmp	r0, #3
 80046ce:	d04b      	beq.n	8004768 <__iar_annotation$$branch+0x1f2>
 80046d0:	280f      	cmp	r0, #15
 80046d2:	d14d      	bne.n	8004770 <__iar_annotation$$branch+0x1fa>
 80046d4:	6820      	ldr	r0, [r4, #0]
 80046d6:	4006      	ands	r6, r0
 80046d8:	2040      	movs	r0, #64	@ 0x40
 80046da:	4330      	orrs	r0, r6
 80046dc:	6020      	str	r0, [r4, #0]
 80046de:	211c      	movs	r1, #28
 80046e0:	a806      	add	r0, sp, #24
 80046e2:	f011 fd0e 	bl	8016102 <__aeabi_memclr>
 80046e6:	2300      	movs	r3, #0
 80046e8:	2200      	movs	r2, #0
 80046ea:	a806      	add	r0, sp, #24
 80046ec:	9000      	str	r0, [sp, #0]
 80046ee:	e014      	b.n	800471a <__iar_annotation$$branch+0x1a4>
 80046f0:	005f      	lsls	r7, r3, #1
 80046f2:	5bf6      	ldrh	r6, [r6, r7]
 80046f4:	0436      	lsls	r6, r6, #16
 80046f6:	430e      	orrs	r6, r1
 80046f8:	6006      	str	r6, [r0, #0]
 80046fa:	e00d      	b.n	8004718 <__iar_annotation$$branch+0x1a2>
 80046fc:	1c52      	adds	r2, r2, #1
 80046fe:	9800      	ldr	r0, [sp, #0]
 8004700:	1d00      	adds	r0, r0, #4
 8004702:	0859      	lsrs	r1, r3, #1
 8004704:	0089      	lsls	r1, r1, #2
 8004706:	1840      	adds	r0, r0, r1
 8004708:	07d9      	lsls	r1, r3, #31
 800470a:	6801      	ldr	r1, [r0, #0]
 800470c:	9e05      	ldr	r6, [sp, #20]
 800470e:	d5ef      	bpl.n	80046f0 <__iar_annotation$$branch+0x17a>
 8004710:	005f      	lsls	r7, r3, #1
 8004712:	5bf6      	ldrh	r6, [r6, r7]
 8004714:	4331      	orrs	r1, r6
 8004716:	6001      	str	r1, [r0, #0]
 8004718:	1c5b      	adds	r3, r3, #1
 800471a:	486d      	ldr	r0, [pc, #436]	@ (80048d0 <__iar_annotation$$branch+0x35a>)
 800471c:	1828      	adds	r0, r5, r0
 800471e:	7840      	ldrb	r0, [r0, #1]
 8004720:	4283      	cmp	r3, r0
 8004722:	d201      	bcs.n	8004728 <__iar_annotation$$branch+0x1b2>
 8004724:	2b0c      	cmp	r3, #12
 8004726:	d3e9      	bcc.n	80046fc <__iar_annotation$$branch+0x186>
 8004728:	1a80      	subs	r0, r0, r2
 800472a:	4969      	ldr	r1, [pc, #420]	@ (80048d0 <__iar_annotation$$branch+0x35a>)
 800472c:	1869      	adds	r1, r5, r1
 800472e:	7048      	strb	r0, [r1, #1]
 8004730:	b2d0      	uxtb	r0, r2
 8004732:	280c      	cmp	r0, #12
 8004734:	d111      	bne.n	800475a <__iar_annotation$$branch+0x1e4>
 8004736:	6820      	ldr	r0, [r4, #0]
 8004738:	9006      	str	r0, [sp, #24]
 800473a:	2000      	movs	r0, #0
 800473c:	9002      	str	r0, [sp, #8]
 800473e:	2077      	movs	r0, #119	@ 0x77
 8004740:	9001      	str	r0, [sp, #4]
 8004742:	2007      	movs	r0, #7
 8004744:	9000      	str	r0, [sp, #0]
 8004746:	ab06      	add	r3, sp, #24
 8004748:	220f      	movs	r2, #15
 800474a:	2031      	movs	r0, #49	@ 0x31
 800474c:	5c29      	ldrb	r1, [r5, r0]
 800474e:	0028      	movs	r0, r5
 8004750:	f7fc ff07 	bl	8001562 <PE_Send_DataMessage>
 8004754:	485f      	ldr	r0, [pc, #380]	@ (80048d4 <__iar_annotation$$branch+0x35e>)
 8004756:	83e8      	strh	r0, [r5, #30]
 8004758:	e1c3      	b.n	8004ae2 <__iar_annotation$$branch+0x56c>
 800475a:	0612      	lsls	r2, r2, #24
 800475c:	0e50      	lsrs	r0, r2, #25
 800475e:	1c80      	adds	r0, r0, #2
 8004760:	4669      	mov	r1, sp
 8004762:	7308      	strb	r0, [r1, #12]
 8004764:	6820      	ldr	r0, [r4, #0]
 8004766:	e008      	b.n	800477a <__iar_annotation$$branch+0x204>
 8004768:	6821      	ldr	r1, [r4, #0]
 800476a:	20c0      	movs	r0, #192	@ 0xc0
 800476c:	4308      	orrs	r0, r1
 800476e:	e003      	b.n	8004778 <__iar_annotation$$branch+0x202>
 8004770:	6820      	ldr	r0, [r4, #0]
 8004772:	4006      	ands	r6, r0
 8004774:	2080      	movs	r0, #128	@ 0x80
 8004776:	4330      	orrs	r0, r6
 8004778:	6020      	str	r0, [r4, #0]
 800477a:	9006      	str	r0, [sp, #24]
 800477c:	2000      	movs	r0, #0
 800477e:	9002      	str	r0, [sp, #8]
 8004780:	2003      	movs	r0, #3
 8004782:	9001      	str	r0, [sp, #4]
 8004784:	4668      	mov	r0, sp
 8004786:	7b00      	ldrb	r0, [r0, #12]
 8004788:	9000      	str	r0, [sp, #0]
 800478a:	ab06      	add	r3, sp, #24
 800478c:	e1a3      	b.n	8004ad6 <__iar_annotation$$branch+0x560>
 800478e:	2180      	movs	r1, #128	@ 0x80
 8004790:	0209      	lsls	r1, r1, #8
 8004792:	8bea      	ldrh	r2, [r5, #30]
 8004794:	428a      	cmp	r2, r1
 8004796:	d100      	bne.n	800479a <__iar_annotation$$branch+0x224>
 8004798:	e15a      	b.n	8004a50 <__iar_annotation$$branch+0x4da>
 800479a:	6822      	ldr	r2, [r4, #0]
 800479c:	4010      	ands	r0, r2
 800479e:	2202      	movs	r2, #2
 80047a0:	4302      	orrs	r2, r0
 80047a2:	6022      	str	r2, [r4, #0]
 80047a4:	b292      	uxth	r2, r2
 80047a6:	20ff      	movs	r0, #255	@ 0xff
 80047a8:	0600      	lsls	r0, r0, #24
 80047aa:	4310      	orrs	r0, r2
 80047ac:	6020      	str	r0, [r4, #0]
 80047ae:	4301      	orrs	r1, r0
 80047b0:	6021      	str	r1, [r4, #0]
 80047b2:	2701      	movs	r7, #1
 80047b4:	6868      	ldr	r0, [r5, #4]
 80047b6:	6800      	ldr	r0, [r0, #0]
 80047b8:	0940      	lsrs	r0, r0, #5
 80047ba:	4038      	ands	r0, r7
 80047bc:	4a42      	ldr	r2, [pc, #264]	@ (80048c8 <__iar_annotation$$branch+0x352>)
 80047be:	400a      	ands	r2, r1
 80047c0:	0340      	lsls	r0, r0, #13
 80047c2:	4310      	orrs	r0, r2
 80047c4:	6020      	str	r0, [r4, #0]
 80047c6:	4006      	ands	r6, r0
 80047c8:	2040      	movs	r0, #64	@ 0x40
 80047ca:	4330      	orrs	r0, r6
 80047cc:	6020      	str	r0, [r4, #0]
 80047ce:	aa03      	add	r2, sp, #12
 80047d0:	a905      	add	r1, sp, #20
 80047d2:	7c28      	ldrb	r0, [r5, #16]
 80047d4:	68eb      	ldr	r3, [r5, #12]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	4798      	blx	r3
 80047da:	211c      	movs	r1, #28
 80047dc:	a806      	add	r0, sp, #24
 80047de:	f011 fc90 	bl	8016102 <__aeabi_memclr>
 80047e2:	2100      	movs	r1, #0
 80047e4:	2200      	movs	r2, #0
 80047e6:	a806      	add	r0, sp, #24
 80047e8:	002c      	movs	r4, r5
 80047ea:	e016      	b.n	800481a <__iar_annotation$$branch+0x2a4>
 80047ec:	004d      	lsls	r5, r1, #1
 80047ee:	5b75      	ldrh	r5, [r6, r5]
 80047f0:	042d      	lsls	r5, r5, #16
 80047f2:	4666      	mov	r6, ip
 80047f4:	4335      	orrs	r5, r6
 80047f6:	601d      	str	r5, [r3, #0]
 80047f8:	e00e      	b.n	8004818 <__iar_annotation$$branch+0x2a2>
 80047fa:	1c52      	adds	r2, r2, #1
 80047fc:	1d03      	adds	r3, r0, #4
 80047fe:	084d      	lsrs	r5, r1, #1
 8004800:	00ad      	lsls	r5, r5, #2
 8004802:	195b      	adds	r3, r3, r5
 8004804:	4239      	tst	r1, r7
 8004806:	681e      	ldr	r6, [r3, #0]
 8004808:	46b4      	mov	ip, r6
 800480a:	9e05      	ldr	r6, [sp, #20]
 800480c:	d0ee      	beq.n	80047ec <__iar_annotation$$branch+0x276>
 800480e:	004d      	lsls	r5, r1, #1
 8004810:	5b75      	ldrh	r5, [r6, r5]
 8004812:	4666      	mov	r6, ip
 8004814:	432e      	orrs	r6, r5
 8004816:	601e      	str	r6, [r3, #0]
 8004818:	1c49      	adds	r1, r1, #1
 800481a:	4b2d      	ldr	r3, [pc, #180]	@ (80048d0 <__iar_annotation$$branch+0x35a>)
 800481c:	18e3      	adds	r3, r4, r3
 800481e:	785b      	ldrb	r3, [r3, #1]
 8004820:	4299      	cmp	r1, r3
 8004822:	d201      	bcs.n	8004828 <__iar_annotation$$branch+0x2b2>
 8004824:	290c      	cmp	r1, #12
 8004826:	d3e8      	bcc.n	80047fa <__iar_annotation$$branch+0x284>
 8004828:	1a98      	subs	r0, r3, r2
 800482a:	4929      	ldr	r1, [pc, #164]	@ (80048d0 <__iar_annotation$$branch+0x35a>)
 800482c:	1861      	adds	r1, r4, r1
 800482e:	7048      	strb	r0, [r1, #1]
 8004830:	b2d0      	uxtb	r0, r2
 8004832:	280c      	cmp	r0, #12
 8004834:	d10f      	bne.n	8004856 <__iar_annotation$$branch+0x2e0>
 8004836:	2000      	movs	r0, #0
 8004838:	9002      	str	r0, [sp, #8]
 800483a:	2077      	movs	r0, #119	@ 0x77
 800483c:	9001      	str	r0, [sp, #4]
 800483e:	2007      	movs	r0, #7
 8004840:	9000      	str	r0, [sp, #0]
 8004842:	ab06      	add	r3, sp, #24
 8004844:	220f      	movs	r2, #15
 8004846:	2031      	movs	r0, #49	@ 0x31
 8004848:	5c21      	ldrb	r1, [r4, r0]
 800484a:	0020      	movs	r0, r4
 800484c:	f7fc fe89 	bl	8001562 <PE_Send_DataMessage>
 8004850:	4820      	ldr	r0, [pc, #128]	@ (80048d4 <__iar_annotation$$branch+0x35e>)
 8004852:	83e0      	strh	r0, [r4, #30]
 8004854:	e145      	b.n	8004ae2 <__iar_annotation$$branch+0x56c>
 8004856:	2000      	movs	r0, #0
 8004858:	9002      	str	r0, [sp, #8]
 800485a:	2003      	movs	r0, #3
 800485c:	9001      	str	r0, [sp, #4]
 800485e:	0610      	lsls	r0, r2, #24
 8004860:	0e40      	lsrs	r0, r0, #25
 8004862:	1c80      	adds	r0, r0, #2
 8004864:	b2c0      	uxtb	r0, r0
 8004866:	9000      	str	r0, [sp, #0]
 8004868:	ab06      	add	r3, sp, #24
 800486a:	220f      	movs	r2, #15
 800486c:	2031      	movs	r0, #49	@ 0x31
 800486e:	5c21      	ldrb	r1, [r4, r0]
 8004870:	0020      	movs	r0, r4
 8004872:	e134      	b.n	8004ade <__iar_annotation$$branch+0x568>
 8004874:	2201      	movs	r2, #1
 8004876:	9206      	str	r2, [sp, #24]
 8004878:	03d2      	lsls	r2, r2, #15
 800487a:	8beb      	ldrh	r3, [r5, #30]
 800487c:	4293      	cmp	r3, r2
 800487e:	d100      	bne.n	8004882 <__iar_annotation$$branch+0x30c>
 8004880:	e3c1      	b.n	8005006 <__iar_annotation$$branch+0xa90>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	4018      	ands	r0, r3
 8004886:	2303      	movs	r3, #3
 8004888:	4303      	orrs	r3, r0
 800488a:	6023      	str	r3, [r4, #0]
 800488c:	431a      	orrs	r2, r3
 800488e:	6022      	str	r2, [r4, #0]
 8004890:	6868      	ldr	r0, [r5, #4]
 8004892:	6803      	ldr	r3, [r0, #0]
 8004894:	0698      	lsls	r0, r3, #26
 8004896:	0fc0      	lsrs	r0, r0, #31
 8004898:	4b0b      	ldr	r3, [pc, #44]	@ (80048c8 <__iar_annotation$$branch+0x352>)
 800489a:	4013      	ands	r3, r2
 800489c:	0340      	lsls	r0, r0, #13
 800489e:	4318      	orrs	r0, r3
 80048a0:	6020      	str	r0, [r4, #0]
 80048a2:	686a      	ldr	r2, [r5, #4]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	4011      	ands	r1, r2
 80048a8:	2909      	cmp	r1, #9
 80048aa:	d037      	beq.n	800491c <__iar_annotation$$branch+0x3a6>
 80048ac:	68e9      	ldr	r1, [r5, #12]
 80048ae:	688f      	ldr	r7, [r1, #8]
 80048b0:	2f00      	cmp	r7, #0
 80048b2:	d033      	beq.n	800491c <__iar_annotation$$branch+0x3a6>
 80048b4:	ab03      	add	r3, sp, #12
 80048b6:	aa05      	add	r2, sp, #20
 80048b8:	0c01      	lsrs	r1, r0, #16
 80048ba:	7c28      	ldrb	r0, [r5, #16]
 80048bc:	47b8      	blx	r7
 80048be:	2803      	cmp	r0, #3
 80048c0:	d00a      	beq.n	80048d8 <__iar_annotation$$branch+0x362>
 80048c2:	280f      	cmp	r0, #15
 80048c4:	d00d      	beq.n	80048e2 <__iar_annotation$$branch+0x36c>
 80048c6:	e029      	b.n	800491c <__iar_annotation$$branch+0x3a6>
 80048c8:	ffff9fff 	.word	0xffff9fff
 80048cc:	000004ad 	.word	0x000004ad
 80048d0:	000004ac 	.word	0x000004ac
 80048d4:	0000800f 	.word	0x0000800f
 80048d8:	6820      	ldr	r0, [r4, #0]
 80048da:	21c0      	movs	r1, #192	@ 0xc0
 80048dc:	4301      	orrs	r1, r0
 80048de:	6021      	str	r1, [r4, #0]
 80048e0:	e023      	b.n	800492a <__iar_annotation$$branch+0x3b4>
 80048e2:	4668      	mov	r0, sp
 80048e4:	7b00      	ldrb	r0, [r0, #12]
 80048e6:	2800      	cmp	r0, #0
 80048e8:	d018      	beq.n	800491c <__iar_annotation$$branch+0x3a6>
 80048ea:	4668      	mov	r0, sp
 80048ec:	7b02      	ldrb	r2, [r0, #12]
 80048ee:	2a07      	cmp	r2, #7
 80048f0:	d214      	bcs.n	800491c <__iar_annotation$$branch+0x3a6>
 80048f2:	6820      	ldr	r0, [r4, #0]
 80048f4:	4006      	ands	r6, r0
 80048f6:	2040      	movs	r0, #64	@ 0x40
 80048f8:	4330      	orrs	r0, r6
 80048fa:	6020      	str	r0, [r4, #0]
 80048fc:	2300      	movs	r3, #0
 80048fe:	9806      	ldr	r0, [sp, #24]
 8004900:	4293      	cmp	r3, r2
 8004902:	d211      	bcs.n	8004928 <__iar_annotation$$branch+0x3b2>
 8004904:	9905      	ldr	r1, [sp, #20]
 8004906:	6809      	ldr	r1, [r1, #0]
 8004908:	ae07      	add	r6, sp, #28
 800490a:	1d36      	adds	r6, r6, #4
 800490c:	009f      	lsls	r7, r3, #2
 800490e:	51f1      	str	r1, [r6, r7]
 8004910:	9905      	ldr	r1, [sp, #20]
 8004912:	1d09      	adds	r1, r1, #4
 8004914:	9105      	str	r1, [sp, #20]
 8004916:	1c40      	adds	r0, r0, #1
 8004918:	1c5b      	adds	r3, r3, #1
 800491a:	e7f1      	b.n	8004900 <__iar_annotation$$branch+0x38a>
 800491c:	6820      	ldr	r0, [r4, #0]
 800491e:	4006      	ands	r6, r0
 8004920:	2080      	movs	r0, #128	@ 0x80
 8004922:	4330      	orrs	r0, r6
 8004924:	6020      	str	r0, [r4, #0]
 8004926:	e000      	b.n	800492a <__iar_annotation$$branch+0x3b4>
 8004928:	9006      	str	r0, [sp, #24]
 800492a:	6820      	ldr	r0, [r4, #0]
 800492c:	9007      	str	r0, [sp, #28]
 800492e:	2000      	movs	r0, #0
 8004930:	9002      	str	r0, [sp, #8]
 8004932:	2003      	movs	r0, #3
 8004934:	9001      	str	r0, [sp, #4]
 8004936:	9806      	ldr	r0, [sp, #24]
 8004938:	9000      	str	r0, [sp, #0]
 800493a:	ab07      	add	r3, sp, #28
 800493c:	e0cb      	b.n	8004ad6 <__iar_annotation$$branch+0x560>
 800493e:	2180      	movs	r1, #128	@ 0x80
 8004940:	0209      	lsls	r1, r1, #8
 8004942:	8bea      	ldrh	r2, [r5, #30]
 8004944:	428a      	cmp	r2, r1
 8004946:	d100      	bne.n	800494a <__iar_annotation$$branch+0x3d4>
 8004948:	e35d      	b.n	8005006 <__iar_annotation$$branch+0xa90>
 800494a:	6822      	ldr	r2, [r4, #0]
 800494c:	4010      	ands	r0, r2
 800494e:	2204      	movs	r2, #4
 8004950:	4302      	orrs	r2, r0
 8004952:	6022      	str	r2, [r4, #0]
 8004954:	4311      	orrs	r1, r2
 8004956:	6021      	str	r1, [r4, #0]
 8004958:	2001      	movs	r0, #1
 800495a:	686a      	ldr	r2, [r5, #4]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	0952      	lsrs	r2, r2, #5
 8004960:	4002      	ands	r2, r0
 8004962:	4ba6      	ldr	r3, [pc, #664]	@ (8004bfc <__iar_annotation$$branch+0x686>)
 8004964:	400b      	ands	r3, r1
 8004966:	0351      	lsls	r1, r2, #13
 8004968:	4319      	orrs	r1, r3
 800496a:	6021      	str	r1, [r4, #0]
 800496c:	686a      	ldr	r2, [r5, #4]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	08d2      	lsrs	r2, r2, #3
 8004972:	4010      	ands	r0, r2
 8004974:	d152      	bne.n	8004a1c <__iar_annotation$$branch+0x4a6>
 8004976:	68e8      	ldr	r0, [r5, #12]
 8004978:	68c3      	ldr	r3, [r0, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d04e      	beq.n	8004a1c <__iar_annotation$$branch+0x4a6>
 800497e:	2707      	movs	r7, #7
 8004980:	0a0a      	lsrs	r2, r1, #8
 8004982:	403a      	ands	r2, r7
 8004984:	0c09      	lsrs	r1, r1, #16
 8004986:	7c28      	ldrb	r0, [r5, #16]
 8004988:	4798      	blx	r3
 800498a:	2803      	cmp	r0, #3
 800498c:	d041      	beq.n	8004a12 <__iar_annotation$$branch+0x49c>
 800498e:	280f      	cmp	r0, #15
 8004990:	d144      	bne.n	8004a1c <__iar_annotation$$branch+0x4a6>
 8004992:	6820      	ldr	r0, [r4, #0]
 8004994:	4006      	ands	r6, r0
 8004996:	2040      	movs	r0, #64	@ 0x40
 8004998:	4330      	orrs	r0, r6
 800499a:	6020      	str	r0, [r4, #0]
 800499c:	0a00      	lsrs	r0, r0, #8
 800499e:	4007      	ands	r7, r0
 80049a0:	6968      	ldr	r0, [r5, #20]
 80049a2:	4940      	ldr	r1, [pc, #256]	@ (8004aa4 <__iar_annotation$$branch+0x52e>)
 80049a4:	4001      	ands	r1, r0
 80049a6:	01b8      	lsls	r0, r7, #6
 80049a8:	4308      	orrs	r0, r1
 80049aa:	6168      	str	r0, [r5, #20]
 80049ac:	e03b      	b.n	8004a26 <__iar_annotation$$branch+0x4b0>
 80049ae:	2180      	movs	r1, #128	@ 0x80
 80049b0:	0209      	lsls	r1, r1, #8
 80049b2:	8bea      	ldrh	r2, [r5, #30]
 80049b4:	428a      	cmp	r2, r1
 80049b6:	d04b      	beq.n	8004a50 <__iar_annotation$$branch+0x4da>
 80049b8:	6822      	ldr	r2, [r4, #0]
 80049ba:	4010      	ands	r0, r2
 80049bc:	2205      	movs	r2, #5
 80049be:	4302      	orrs	r2, r0
 80049c0:	6022      	str	r2, [r4, #0]
 80049c2:	4311      	orrs	r1, r2
 80049c4:	6021      	str	r1, [r4, #0]
 80049c6:	2001      	movs	r0, #1
 80049c8:	686a      	ldr	r2, [r5, #4]
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	0952      	lsrs	r2, r2, #5
 80049ce:	4002      	ands	r2, r0
 80049d0:	4b8a      	ldr	r3, [pc, #552]	@ (8004bfc <__iar_annotation$$branch+0x686>)
 80049d2:	400b      	ands	r3, r1
 80049d4:	0351      	lsls	r1, r2, #13
 80049d6:	4319      	orrs	r1, r3
 80049d8:	6021      	str	r1, [r4, #0]
 80049da:	686a      	ldr	r2, [r5, #4]
 80049dc:	6812      	ldr	r2, [r2, #0]
 80049de:	08d2      	lsrs	r2, r2, #3
 80049e0:	4010      	ands	r0, r2
 80049e2:	d11b      	bne.n	8004a1c <__iar_annotation$$branch+0x4a6>
 80049e4:	68e8      	ldr	r0, [r5, #12]
 80049e6:	6903      	ldr	r3, [r0, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d017      	beq.n	8004a1c <__iar_annotation$$branch+0x4a6>
 80049ec:	0548      	lsls	r0, r1, #21
 80049ee:	0f42      	lsrs	r2, r0, #29
 80049f0:	0c09      	lsrs	r1, r1, #16
 80049f2:	7c28      	ldrb	r0, [r5, #16]
 80049f4:	4798      	blx	r3
 80049f6:	2803      	cmp	r0, #3
 80049f8:	d00b      	beq.n	8004a12 <__iar_annotation$$branch+0x49c>
 80049fa:	280f      	cmp	r0, #15
 80049fc:	d10e      	bne.n	8004a1c <__iar_annotation$$branch+0x4a6>
 80049fe:	6820      	ldr	r0, [r4, #0]
 8004a00:	4006      	ands	r6, r0
 8004a02:	2040      	movs	r0, #64	@ 0x40
 8004a04:	4330      	orrs	r0, r6
 8004a06:	6020      	str	r0, [r4, #0]
 8004a08:	6968      	ldr	r0, [r5, #20]
 8004a0a:	4926      	ldr	r1, [pc, #152]	@ (8004aa4 <__iar_annotation$$branch+0x52e>)
 8004a0c:	4001      	ands	r1, r0
 8004a0e:	6169      	str	r1, [r5, #20]
 8004a10:	e009      	b.n	8004a26 <__iar_annotation$$branch+0x4b0>
 8004a12:	6820      	ldr	r0, [r4, #0]
 8004a14:	21c0      	movs	r1, #192	@ 0xc0
 8004a16:	4301      	orrs	r1, r0
 8004a18:	6021      	str	r1, [r4, #0]
 8004a1a:	e004      	b.n	8004a26 <__iar_annotation$$branch+0x4b0>
 8004a1c:	6820      	ldr	r0, [r4, #0]
 8004a1e:	4006      	ands	r6, r0
 8004a20:	2080      	movs	r0, #128	@ 0x80
 8004a22:	4330      	orrs	r0, r6
 8004a24:	6020      	str	r0, [r4, #0]
 8004a26:	2000      	movs	r0, #0
 8004a28:	9002      	str	r0, [sp, #8]
 8004a2a:	2003      	movs	r0, #3
 8004a2c:	9001      	str	r0, [sp, #4]
 8004a2e:	2001      	movs	r0, #1
 8004a30:	9000      	str	r0, [sp, #0]
 8004a32:	0023      	movs	r3, r4
 8004a34:	220f      	movs	r2, #15
 8004a36:	2031      	movs	r0, #49	@ 0x31
 8004a38:	5c29      	ldrb	r1, [r5, r0]
 8004a3a:	0028      	movs	r0, r5
 8004a3c:	f7fc fd91 	bl	8001562 <PE_Send_DataMessage>
 8004a40:	e04f      	b.n	8004ae2 <__iar_annotation$$branch+0x56c>
 8004a42:	2001      	movs	r0, #1
 8004a44:	4669      	mov	r1, sp
 8004a46:	7308      	strb	r0, [r1, #12]
 8004a48:	8be8      	ldrh	r0, [r5, #30]
 8004a4a:	2180      	movs	r1, #128	@ 0x80
 8004a4c:	0209      	lsls	r1, r1, #8
 8004a4e:	4288      	cmp	r0, r1
 8004a50:	d100      	bne.n	8004a54 <__iar_annotation$$branch+0x4de>
 8004a52:	e3ab      	b.n	80051ac <__iar_annotation$$branch+0xc36>
 8004a54:	68e8      	ldr	r0, [r5, #12]
 8004a56:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004a58:	2f00      	cmp	r7, #0
 8004a5a:	d02a      	beq.n	8004ab2 <__iar_annotation$$branch+0x53c>
 8004a5c:	4868      	ldr	r0, [pc, #416]	@ (8004c00 <__iar_annotation$$branch+0x68a>)
 8004a5e:	182b      	adds	r3, r5, r0
 8004a60:	3018      	adds	r0, #24
 8004a62:	182a      	adds	r2, r5, r0
 8004a64:	7820      	ldrb	r0, [r4, #0]
 8004a66:	06c1      	lsls	r1, r0, #27
 8004a68:	0ec9      	lsrs	r1, r1, #27
 8004a6a:	7c28      	ldrb	r0, [r5, #16]
 8004a6c:	47b8      	blx	r7
 8004a6e:	2803      	cmp	r0, #3
 8004a70:	d01a      	beq.n	8004aa8 <__iar_annotation$$branch+0x532>
 8004a72:	280f      	cmp	r0, #15
 8004a74:	d11d      	bne.n	8004ab2 <__iar_annotation$$branch+0x53c>
 8004a76:	6820      	ldr	r0, [r4, #0]
 8004a78:	4006      	ands	r6, r0
 8004a7a:	2040      	movs	r0, #64	@ 0x40
 8004a7c:	4330      	orrs	r0, r6
 8004a7e:	6020      	str	r0, [r4, #0]
 8004a80:	2200      	movs	r2, #0
 8004a82:	4668      	mov	r0, sp
 8004a84:	7b00      	ldrb	r0, [r0, #12]
 8004a86:	495f      	ldr	r1, [pc, #380]	@ (8004c04 <__iar_annotation$$branch+0x68e>)
 8004a88:	5c69      	ldrb	r1, [r5, r1]
 8004a8a:	428a      	cmp	r2, r1
 8004a8c:	d217      	bcs.n	8004abe <__iar_annotation$$branch+0x548>
 8004a8e:	0091      	lsls	r1, r2, #2
 8004a90:	4b5b      	ldr	r3, [pc, #364]	@ (8004c00 <__iar_annotation$$branch+0x68a>)
 8004a92:	18eb      	adds	r3, r5, r3
 8004a94:	585b      	ldr	r3, [r3, r1]
 8004a96:	ae05      	add	r6, sp, #20
 8004a98:	1d36      	adds	r6, r6, #4
 8004a9a:	5073      	str	r3, [r6, r1]
 8004a9c:	1c40      	adds	r0, r0, #1
 8004a9e:	1c52      	adds	r2, r2, #1
 8004aa0:	e7f1      	b.n	8004a86 <__iar_annotation$$branch+0x510>
 8004aa2:	bf00      	nop
 8004aa4:	fffffe3f 	.word	0xfffffe3f
 8004aa8:	6820      	ldr	r0, [r4, #0]
 8004aaa:	21c0      	movs	r1, #192	@ 0xc0
 8004aac:	4301      	orrs	r1, r0
 8004aae:	6021      	str	r1, [r4, #0]
 8004ab0:	e007      	b.n	8004ac2 <__iar_annotation$$branch+0x54c>
 8004ab2:	6820      	ldr	r0, [r4, #0]
 8004ab4:	4006      	ands	r6, r0
 8004ab6:	2080      	movs	r0, #128	@ 0x80
 8004ab8:	4330      	orrs	r0, r6
 8004aba:	6020      	str	r0, [r4, #0]
 8004abc:	e001      	b.n	8004ac2 <__iar_annotation$$branch+0x54c>
 8004abe:	4669      	mov	r1, sp
 8004ac0:	7308      	strb	r0, [r1, #12]
 8004ac2:	6820      	ldr	r0, [r4, #0]
 8004ac4:	9005      	str	r0, [sp, #20]
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	9002      	str	r0, [sp, #8]
 8004aca:	2003      	movs	r0, #3
 8004acc:	9001      	str	r0, [sp, #4]
 8004ace:	4668      	mov	r0, sp
 8004ad0:	7b00      	ldrb	r0, [r0, #12]
 8004ad2:	9000      	str	r0, [sp, #0]
 8004ad4:	ab05      	add	r3, sp, #20
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	2031      	movs	r0, #49	@ 0x31
 8004ada:	5c29      	ldrb	r1, [r5, r0]
 8004adc:	0028      	movs	r0, r5
 8004ade:	f7fc fd40 	bl	8001562 <PE_Send_DataMessage>
 8004ae2:	e3b9      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 8004ae4:	2101      	movs	r1, #1
 8004ae6:	6822      	ldr	r2, [r4, #0]
 8004ae8:	4010      	ands	r0, r2
 8004aea:	4308      	orrs	r0, r1
 8004aec:	6020      	str	r0, [r4, #0]
 8004aee:	03ca      	lsls	r2, r1, #15
 8004af0:	4302      	orrs	r2, r0
 8004af2:	6022      	str	r2, [r4, #0]
 8004af4:	6868      	ldr	r0, [r5, #4]
 8004af6:	6800      	ldr	r0, [r0, #0]
 8004af8:	0943      	lsrs	r3, r0, #5
 8004afa:	400b      	ands	r3, r1
 8004afc:	483f      	ldr	r0, [pc, #252]	@ (8004bfc <__iar_annotation$$branch+0x686>)
 8004afe:	4010      	ands	r0, r2
 8004b00:	035a      	lsls	r2, r3, #13
 8004b02:	4302      	orrs	r2, r0
 8004b04:	6022      	str	r2, [r4, #0]
 8004b06:	48bf      	ldr	r0, [pc, #764]	@ (8004e04 <__iar_annotation$$branch+0x88e>)
 8004b08:	4010      	ands	r0, r2
 8004b0a:	6020      	str	r0, [r4, #0]
 8004b0c:	4006      	ands	r6, r0
 8004b0e:	6026      	str	r6, [r4, #0]
 8004b10:	b2b0      	uxth	r0, r6
 8004b12:	22ff      	movs	r2, #255	@ 0xff
 8004b14:	0612      	lsls	r2, r2, #24
 8004b16:	4302      	orrs	r2, r0
 8004b18:	6022      	str	r2, [r4, #0]
 8004b1a:	6868      	ldr	r0, [r5, #4]
 8004b1c:	6800      	ldr	r0, [r0, #0]
 8004b1e:	0880      	lsrs	r0, r0, #2
 8004b20:	4001      	ands	r1, r0
 8004b22:	d003      	beq.n	8004b2c <__iar_annotation$$branch+0x5b6>
 8004b24:	6968      	ldr	r0, [r5, #20]
 8004b26:	0741      	lsls	r1, r0, #29
 8004b28:	0fc8      	lsrs	r0, r1, #31
 8004b2a:	e000      	b.n	8004b2e <__iar_annotation$$branch+0x5b8>
 8004b2c:	2002      	movs	r0, #2
 8004b2e:	9002      	str	r0, [sp, #8]
 8004b30:	2087      	movs	r0, #135	@ 0x87
 8004b32:	9001      	str	r0, [sp, #4]
 8004b34:	2001      	movs	r0, #1
 8004b36:	9000      	str	r0, [sp, #0]
 8004b38:	0023      	movs	r3, r4
 8004b3a:	220f      	movs	r2, #15
 8004b3c:	2031      	movs	r0, #49	@ 0x31
 8004b3e:	5c29      	ldrb	r1, [r5, r0]
 8004b40:	0028      	movs	r0, r5
 8004b42:	f7fc fd0e 	bl	8001562 <PE_Send_DataMessage>
 8004b46:	2800      	cmp	r0, #0
 8004b48:	d1cb      	bne.n	8004ae2 <__iar_annotation$$branch+0x56c>
 8004b4a:	2050      	movs	r0, #80	@ 0x50
 8004b4c:	e0e8      	b.n	8004d20 <__iar_annotation$$branch+0x7aa>
 8004b4e:	2031      	movs	r0, #49	@ 0x31
 8004b50:	5c28      	ldrb	r0, [r5, r0]
 8004b52:	f7fb ff37 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8004b56:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004b58:	7809      	ldrb	r1, [r1, #0]
 8004b5a:	4281      	cmp	r1, r0
 8004b5c:	d000      	beq.n	8004b60 <__iar_annotation$$branch+0x5ea>
 8004b5e:	e245      	b.n	8004fec <__iar_annotation$$branch+0xa76>
 8004b60:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004b62:	0bc2      	lsrs	r2, r0, #15
 8004b64:	d176      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004b66:	0b02      	lsrs	r2, r0, #12
 8004b68:	0752      	lsls	r2, r2, #29
 8004b6a:	d012      	beq.n	8004b92 <__iar_annotation$$branch+0x61c>
 8004b6c:	06c0      	lsls	r0, r0, #27
 8004b6e:	0ec0      	lsrs	r0, r0, #27
 8004b70:	280f      	cmp	r0, #15
 8004b72:	d16f      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004b74:	2914      	cmp	r1, #20
 8004b76:	d005      	beq.n	8004b84 <__iar_annotation$$branch+0x60e>
 8004b78:	2014      	movs	r0, #20
 8004b7a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004b7c:	7008      	strb	r0, [r1, #0]
 8004b7e:	0028      	movs	r0, r5
 8004b80:	f7fb fee7 	bl	8000952 <PE_Clear_RxEvent>
 8004b84:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004b86:	7881      	ldrb	r1, [r0, #2]
 8004b88:	06ca      	lsls	r2, r1, #27
 8004b8a:	0ed2      	lsrs	r2, r2, #27
 8004b8c:	2a01      	cmp	r2, #1
 8004b8e:	d161      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004b90:	098c      	lsrs	r4, r1, #6
 8004b92:	d100      	bne.n	8004b96 <__iar_annotation$$branch+0x620>
 8004b94:	e22a      	b.n	8004fec <__iar_annotation$$branch+0xa76>
 8004b96:	68e9      	ldr	r1, [r5, #12]
 8004b98:	6949      	ldr	r1, [r1, #20]
 8004b9a:	2900      	cmp	r1, #0
 8004b9c:	d100      	bne.n	8004ba0 <__iar_annotation$$branch+0x62a>
 8004b9e:	e2e3      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004ba0:	2103      	movs	r1, #3
 8004ba2:	4021      	ands	r1, r4
 8004ba4:	2901      	cmp	r1, #1
 8004ba6:	d000      	beq.n	8004baa <__iar_annotation$$branch+0x634>
 8004ba8:	e2de      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004baa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004bac:	1d81      	adds	r1, r0, #6
 8004bae:	7c28      	ldrb	r0, [r5, #16]
 8004bb0:	f000 fc04 	bl	80053bc <PE_SVDM_CheckIdentity>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	d108      	bne.n	8004bca <__iar_annotation$$branch+0x654>
 8004bb8:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004bba:	2201      	movs	r2, #1
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	7c28      	ldrb	r0, [r5, #16]
 8004bc0:	68ec      	ldr	r4, [r5, #12]
 8004bc2:	6964      	ldr	r4, [r4, #20]
 8004bc4:	47a0      	blx	r4
 8004bc6:	2151      	movs	r1, #81	@ 0x51
 8004bc8:	e0ec      	b.n	8004da4 <__iar_annotation$$branch+0x82e>
 8004bca:	211b      	movs	r1, #27
 8004bcc:	e0ea      	b.n	8004da4 <__iar_annotation$$branch+0x82e>
 8004bce:	6821      	ldr	r1, [r4, #0]
 8004bd0:	400e      	ands	r6, r1
 8004bd2:	6026      	str	r6, [r4, #0]
 8004bd4:	2102      	movs	r1, #2
 8004bd6:	4030      	ands	r0, r6
 8004bd8:	4308      	orrs	r0, r1
 8004bda:	6020      	str	r0, [r4, #0]
 8004bdc:	b280      	uxth	r0, r0
 8004bde:	22ff      	movs	r2, #255	@ 0xff
 8004be0:	0612      	lsls	r2, r2, #24
 8004be2:	4302      	orrs	r2, r0
 8004be4:	6022      	str	r2, [r4, #0]
 8004be6:	0388      	lsls	r0, r1, #14
 8004be8:	4310      	orrs	r0, r2
 8004bea:	6020      	str	r0, [r4, #0]
 8004bec:	2201      	movs	r2, #1
 8004bee:	686b      	ldr	r3, [r5, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	095e      	lsrs	r6, r3, #5
 8004bf4:	4016      	ands	r6, r2
 8004bf6:	4b01      	ldr	r3, [pc, #4]	@ (8004bfc <__iar_annotation$$branch+0x686>)
 8004bf8:	e006      	b.n	8004c08 <__iar_annotation$$branch+0x692>
 8004bfa:	bf00      	nop
 8004bfc:	ffff9fff 	.word	0xffff9fff
 8004c00:	00000494 	.word	0x00000494
 8004c04:	000004ac 	.word	0x000004ac
 8004c08:	4003      	ands	r3, r0
 8004c0a:	0370      	lsls	r0, r6, #13
 8004c0c:	4318      	orrs	r0, r3
 8004c0e:	6020      	str	r0, [r4, #0]
 8004c10:	4b7c      	ldr	r3, [pc, #496]	@ (8004e04 <__iar_annotation$$branch+0x88e>)
 8004c12:	4003      	ands	r3, r0
 8004c14:	6023      	str	r3, [r4, #0]
 8004c16:	6868      	ldr	r0, [r5, #4]
 8004c18:	6800      	ldr	r0, [r0, #0]
 8004c1a:	0880      	lsrs	r0, r0, #2
 8004c1c:	4002      	ands	r2, r0
 8004c1e:	d002      	beq.n	8004c26 <__iar_annotation$$branch+0x6b0>
 8004c20:	6968      	ldr	r0, [r5, #20]
 8004c22:	0740      	lsls	r0, r0, #29
 8004c24:	0fc1      	lsrs	r1, r0, #31
 8004c26:	9102      	str	r1, [sp, #8]
 8004c28:	2089      	movs	r0, #137	@ 0x89
 8004c2a:	9001      	str	r0, [sp, #4]
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	9000      	str	r0, [sp, #0]
 8004c30:	0023      	movs	r3, r4
 8004c32:	220f      	movs	r2, #15
 8004c34:	2031      	movs	r0, #49	@ 0x31
 8004c36:	5c29      	ldrb	r1, [r5, r0]
 8004c38:	0028      	movs	r0, r5
 8004c3a:	f7fc fc92 	bl	8001562 <PE_Send_DataMessage>
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	d172      	bne.n	8004d28 <__iar_annotation$$branch+0x7b2>
 8004c42:	2052      	movs	r0, #82	@ 0x52
 8004c44:	e06c      	b.n	8004d20 <__iar_annotation$$branch+0x7aa>
 8004c46:	2031      	movs	r0, #49	@ 0x31
 8004c48:	5c28      	ldrb	r0, [r5, r0]
 8004c4a:	f7fb febb 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8004c4e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004c50:	7809      	ldrb	r1, [r1, #0]
 8004c52:	4281      	cmp	r1, r0
 8004c54:	d000      	beq.n	8004c58 <__iar_annotation$$branch+0x6e2>
 8004c56:	e1c9      	b.n	8004fec <__iar_annotation$$branch+0xa76>
 8004c58:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004c5a:	0bc2      	lsrs	r2, r0, #15
 8004c5c:	d1fa      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004c5e:	0b02      	lsrs	r2, r0, #12
 8004c60:	0752      	lsls	r2, r2, #29
 8004c62:	d06f      	beq.n	8004d44 <__iar_annotation$$branch+0x7ce>
 8004c64:	06c0      	lsls	r0, r0, #27
 8004c66:	0ec0      	lsrs	r0, r0, #27
 8004c68:	280f      	cmp	r0, #15
 8004c6a:	d1f3      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004c6c:	2914      	cmp	r1, #20
 8004c6e:	d005      	beq.n	8004c7c <__iar_annotation$$branch+0x706>
 8004c70:	2014      	movs	r0, #20
 8004c72:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004c74:	7008      	strb	r0, [r1, #0]
 8004c76:	0028      	movs	r0, r5
 8004c78:	f7fb fe6b 	bl	8000952 <PE_Clear_RxEvent>
 8004c7c:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004c7e:	7881      	ldrb	r1, [r0, #2]
 8004c80:	06ca      	lsls	r2, r1, #27
 8004c82:	0ed2      	lsrs	r2, r2, #27
 8004c84:	2a02      	cmp	r2, #2
 8004c86:	d1e5      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004c88:	060c      	lsls	r4, r1, #24
 8004c8a:	d05b      	beq.n	8004d44 <__iar_annotation$$branch+0x7ce>
 8004c8c:	68e9      	ldr	r1, [r5, #12]
 8004c8e:	6989      	ldr	r1, [r1, #24]
 8004c90:	2900      	cmp	r1, #0
 8004c92:	d100      	bne.n	8004c96 <__iar_annotation$$branch+0x720>
 8004c94:	e268      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004c96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c98:	1d81      	adds	r1, r0, #6
 8004c9a:	7c28      	ldrb	r0, [r5, #16]
 8004c9c:	f000 fc55 	bl	800554a <PE_SVDM_CheckSVIDs>
 8004ca0:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ca2:	0fa2      	lsrs	r2, r4, #30
 8004ca4:	2031      	movs	r0, #49	@ 0x31
 8004ca6:	5c29      	ldrb	r1, [r5, r0]
 8004ca8:	7c28      	ldrb	r0, [r5, #16]
 8004caa:	68ec      	ldr	r4, [r5, #12]
 8004cac:	69a4      	ldr	r4, [r4, #24]
 8004cae:	47a0      	blx	r4
 8004cb0:	2153      	movs	r1, #83	@ 0x53
 8004cb2:	e077      	b.n	8004da4 <__iar_annotation$$branch+0x82e>
 8004cb4:	6821      	ldr	r1, [r4, #0]
 8004cb6:	400e      	ands	r6, r1
 8004cb8:	6026      	str	r6, [r4, #0]
 8004cba:	4030      	ands	r0, r6
 8004cbc:	2103      	movs	r1, #3
 8004cbe:	4301      	orrs	r1, r0
 8004cc0:	6021      	str	r1, [r4, #0]
 8004cc2:	8920      	ldrh	r0, [r4, #8]
 8004cc4:	b28a      	uxth	r2, r1
 8004cc6:	0401      	lsls	r1, r0, #16
 8004cc8:	4311      	orrs	r1, r2
 8004cca:	6021      	str	r1, [r4, #0]
 8004ccc:	2080      	movs	r0, #128	@ 0x80
 8004cce:	0200      	lsls	r0, r0, #8
 8004cd0:	4308      	orrs	r0, r1
 8004cd2:	6020      	str	r0, [r4, #0]
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	686a      	ldr	r2, [r5, #4]
 8004cd8:	6812      	ldr	r2, [r2, #0]
 8004cda:	0952      	lsrs	r2, r2, #5
 8004cdc:	400a      	ands	r2, r1
 8004cde:	4b9e      	ldr	r3, [pc, #632]	@ (8004f58 <__iar_annotation$$branch+0x9e2>)
 8004ce0:	4003      	ands	r3, r0
 8004ce2:	0350      	lsls	r0, r2, #13
 8004ce4:	4318      	orrs	r0, r3
 8004ce6:	6020      	str	r0, [r4, #0]
 8004ce8:	4a46      	ldr	r2, [pc, #280]	@ (8004e04 <__iar_annotation$$branch+0x88e>)
 8004cea:	4002      	ands	r2, r0
 8004cec:	6022      	str	r2, [r4, #0]
 8004cee:	6868      	ldr	r0, [r5, #4]
 8004cf0:	6800      	ldr	r0, [r0, #0]
 8004cf2:	0880      	lsrs	r0, r0, #2
 8004cf4:	4001      	ands	r1, r0
 8004cf6:	d003      	beq.n	8004d00 <__iar_annotation$$branch+0x78a>
 8004cf8:	6968      	ldr	r0, [r5, #20]
 8004cfa:	0741      	lsls	r1, r0, #29
 8004cfc:	0fc8      	lsrs	r0, r1, #31
 8004cfe:	e000      	b.n	8004d02 <__iar_annotation$$branch+0x78c>
 8004d00:	2002      	movs	r0, #2
 8004d02:	9002      	str	r0, [sp, #8]
 8004d04:	208b      	movs	r0, #139	@ 0x8b
 8004d06:	9001      	str	r0, [sp, #4]
 8004d08:	2001      	movs	r0, #1
 8004d0a:	9000      	str	r0, [sp, #0]
 8004d0c:	0023      	movs	r3, r4
 8004d0e:	220f      	movs	r2, #15
 8004d10:	2031      	movs	r0, #49	@ 0x31
 8004d12:	5c29      	ldrb	r1, [r5, r0]
 8004d14:	0028      	movs	r0, r5
 8004d16:	f7fc fc24 	bl	8001562 <PE_Send_DataMessage>
 8004d1a:	2800      	cmp	r0, #0
 8004d1c:	d104      	bne.n	8004d28 <__iar_annotation$$branch+0x7b2>
 8004d1e:	2053      	movs	r0, #83	@ 0x53
 8004d20:	7728      	strb	r0, [r5, #28]
 8004d22:	488e      	ldr	r0, [pc, #568]	@ (8004f5c <__iar_annotation$$branch+0x9e6>)
 8004d24:	83e8      	strh	r0, [r5, #30]
 8004d26:	9704      	str	r7, [sp, #16]
 8004d28:	e296      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 8004d2a:	2031      	movs	r0, #49	@ 0x31
 8004d2c:	5c28      	ldrb	r0, [r5, r0]
 8004d2e:	f7fb fe49 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8004d32:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004d34:	7809      	ldrb	r1, [r1, #0]
 8004d36:	4281      	cmp	r1, r0
 8004d38:	d18c      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004d3a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004d3c:	0bc2      	lsrs	r2, r0, #15
 8004d3e:	d189      	bne.n	8004c54 <__iar_annotation$$branch+0x6de>
 8004d40:	0b02      	lsrs	r2, r0, #12
 8004d42:	0752      	lsls	r2, r2, #29
 8004d44:	d100      	bne.n	8004d48 <__iar_annotation$$branch+0x7d2>
 8004d46:	e151      	b.n	8004fec <__iar_annotation$$branch+0xa76>
 8004d48:	06c0      	lsls	r0, r0, #27
 8004d4a:	0ec0      	lsrs	r0, r0, #27
 8004d4c:	280f      	cmp	r0, #15
 8004d4e:	d000      	beq.n	8004d52 <__iar_annotation$$branch+0x7dc>
 8004d50:	e14c      	b.n	8004fec <__iar_annotation$$branch+0xa76>
 8004d52:	2914      	cmp	r1, #20
 8004d54:	d005      	beq.n	8004d62 <__iar_annotation$$branch+0x7ec>
 8004d56:	2014      	movs	r0, #20
 8004d58:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004d5a:	7008      	strb	r0, [r1, #0]
 8004d5c:	0028      	movs	r0, r5
 8004d5e:	f7fb fdf8 	bl	8000952 <PE_Clear_RxEvent>
 8004d62:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004d64:	7881      	ldrb	r1, [r0, #2]
 8004d66:	06ca      	lsls	r2, r1, #27
 8004d68:	0ed2      	lsrs	r2, r2, #27
 8004d6a:	2a03      	cmp	r2, #3
 8004d6c:	d1ef      	bne.n	8004d4e <__iar_annotation$$branch+0x7d8>
 8004d6e:	098e      	lsrs	r6, r1, #6
 8004d70:	d0e8      	beq.n	8004d44 <__iar_annotation$$branch+0x7ce>
 8004d72:	68e9      	ldr	r1, [r5, #12]
 8004d74:	69c9      	ldr	r1, [r1, #28]
 8004d76:	2900      	cmp	r1, #0
 8004d78:	d017      	beq.n	8004daa <__iar_annotation$$branch+0x834>
 8004d7a:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004d7c:	1d82      	adds	r2, r0, #6
 8004d7e:	6820      	ldr	r0, [r4, #0]
 8004d80:	0c01      	lsrs	r1, r0, #16
 8004d82:	7c28      	ldrb	r0, [r5, #16]
 8004d84:	f000 fc22 	bl	80055cc <PE_SVDM_CheckModes>
 8004d88:	2403      	movs	r4, #3
 8004d8a:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	4032      	ands	r2, r6
 8004d90:	2031      	movs	r0, #49	@ 0x31
 8004d92:	5c29      	ldrb	r1, [r5, r0]
 8004d94:	7c28      	ldrb	r0, [r5, #16]
 8004d96:	68ef      	ldr	r7, [r5, #12]
 8004d98:	69ff      	ldr	r7, [r7, #28]
 8004d9a:	47b8      	blx	r7
 8004d9c:	4034      	ands	r4, r6
 8004d9e:	2c01      	cmp	r4, #1
 8004da0:	d103      	bne.n	8004daa <__iar_annotation$$branch+0x834>
 8004da2:	2154      	movs	r1, #84	@ 0x54
 8004da4:	7c28      	ldrb	r0, [r5, #16]
 8004da6:	f7fb fb69 	bl	800047c <USBPD_PE_Notification>
 8004daa:	e1dd      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004dac:	6821      	ldr	r1, [r4, #0]
 8004dae:	400e      	ands	r6, r1
 8004db0:	6026      	str	r6, [r4, #0]
 8004db2:	4030      	ands	r0, r6
 8004db4:	2104      	movs	r1, #4
 8004db6:	4301      	orrs	r1, r0
 8004db8:	6021      	str	r1, [r4, #0]
 8004dba:	8920      	ldrh	r0, [r4, #8]
 8004dbc:	b289      	uxth	r1, r1
 8004dbe:	0400      	lsls	r0, r0, #16
 8004dc0:	4308      	orrs	r0, r1
 8004dc2:	6020      	str	r0, [r4, #0]
 8004dc4:	2180      	movs	r1, #128	@ 0x80
 8004dc6:	0209      	lsls	r1, r1, #8
 8004dc8:	4301      	orrs	r1, r0
 8004dca:	6021      	str	r1, [r4, #0]
 8004dcc:	2001      	movs	r0, #1
 8004dce:	686a      	ldr	r2, [r5, #4]
 8004dd0:	6812      	ldr	r2, [r2, #0]
 8004dd2:	0952      	lsrs	r2, r2, #5
 8004dd4:	4002      	ands	r2, r0
 8004dd6:	4b60      	ldr	r3, [pc, #384]	@ (8004f58 <__iar_annotation$$branch+0x9e2>)
 8004dd8:	400b      	ands	r3, r1
 8004dda:	0351      	lsls	r1, r2, #13
 8004ddc:	4319      	orrs	r1, r3
 8004dde:	6021      	str	r1, [r4, #0]
 8004de0:	696a      	ldr	r2, [r5, #20]
 8004de2:	05d2      	lsls	r2, r2, #23
 8004de4:	0f52      	lsrs	r2, r2, #29
 8004de6:	4b07      	ldr	r3, [pc, #28]	@ (8004e04 <__iar_annotation$$branch+0x88e>)
 8004de8:	400b      	ands	r3, r1
 8004dea:	0211      	lsls	r1, r2, #8
 8004dec:	4319      	orrs	r1, r3
 8004dee:	6021      	str	r1, [r4, #0]
 8004df0:	6869      	ldr	r1, [r5, #4]
 8004df2:	6809      	ldr	r1, [r1, #0]
 8004df4:	0889      	lsrs	r1, r1, #2
 8004df6:	4008      	ands	r0, r1
 8004df8:	d006      	beq.n	8004e08 <__iar_annotation$$branch+0x892>
 8004dfa:	6968      	ldr	r0, [r5, #20]
 8004dfc:	0741      	lsls	r1, r0, #29
 8004dfe:	0fc8      	lsrs	r0, r1, #31
 8004e00:	e003      	b.n	8004e0a <__iar_annotation$$branch+0x894>
 8004e02:	bf00      	nop
 8004e04:	fffff8ff 	.word	0xfffff8ff
 8004e08:	2002      	movs	r0, #2
 8004e0a:	9002      	str	r0, [sp, #8]
 8004e0c:	208c      	movs	r0, #140	@ 0x8c
 8004e0e:	9001      	str	r0, [sp, #4]
 8004e10:	2001      	movs	r0, #1
 8004e12:	9000      	str	r0, [sp, #0]
 8004e14:	0023      	movs	r3, r4
 8004e16:	220f      	movs	r2, #15
 8004e18:	2031      	movs	r0, #49	@ 0x31
 8004e1a:	5c29      	ldrb	r1, [r5, r0]
 8004e1c:	0028      	movs	r0, r5
 8004e1e:	f7fc fba0 	bl	8001562 <PE_Send_DataMessage>
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d000      	beq.n	8004e28 <__iar_annotation$$branch+0x8b2>
 8004e26:	e217      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 8004e28:	2054      	movs	r0, #84	@ 0x54
 8004e2a:	7728      	strb	r0, [r5, #28]
 8004e2c:	2134      	movs	r1, #52	@ 0x34
 8004e2e:	e08c      	b.n	8004f4a <__iar_annotation$$branch+0x9d4>
 8004e30:	2634      	movs	r6, #52	@ 0x34
 8004e32:	2031      	movs	r0, #49	@ 0x31
 8004e34:	5c28      	ldrb	r0, [r5, r0]
 8004e36:	f7fb fdc5 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8004e3a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004e3c:	7809      	ldrb	r1, [r1, #0]
 8004e3e:	4281      	cmp	r1, r0
 8004e40:	d144      	bne.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e42:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004e44:	0bc2      	lsrs	r2, r0, #15
 8004e46:	d141      	bne.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e48:	2707      	movs	r7, #7
 8004e4a:	0b02      	lsrs	r2, r0, #12
 8004e4c:	423a      	tst	r2, r7
 8004e4e:	d03d      	beq.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e50:	06c0      	lsls	r0, r0, #27
 8004e52:	0ec0      	lsrs	r0, r0, #27
 8004e54:	280f      	cmp	r0, #15
 8004e56:	d139      	bne.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e58:	2914      	cmp	r1, #20
 8004e5a:	d005      	beq.n	8004e68 <__iar_annotation$$branch+0x8f2>
 8004e5c:	2014      	movs	r0, #20
 8004e5e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004e60:	7008      	strb	r0, [r1, #0]
 8004e62:	0028      	movs	r0, r5
 8004e64:	f7fb fd75 	bl	8000952 <PE_Clear_RxEvent>
 8004e68:	2000      	movs	r0, #0
 8004e6a:	7728      	strb	r0, [r5, #28]
 8004e6c:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004e6e:	7880      	ldrb	r0, [r0, #2]
 8004e70:	06c1      	lsls	r1, r0, #27
 8004e72:	0ec9      	lsrs	r1, r1, #27
 8004e74:	2904      	cmp	r1, #4
 8004e76:	d129      	bne.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e78:	0980      	lsrs	r0, r0, #6
 8004e7a:	d027      	beq.n	8004ecc <__iar_annotation$$branch+0x956>
 8004e7c:	9001      	str	r0, [sp, #4]
 8004e7e:	488f      	ldr	r0, [pc, #572]	@ (80050bc <__iar_annotation$$branch+0xb46>)
 8004e80:	9901      	ldr	r1, [sp, #4]
 8004e82:	2901      	cmp	r1, #1
 8004e84:	d004      	beq.n	8004e90 <__iar_annotation$$branch+0x91a>
 8004e86:	d30e      	bcc.n	8004ea6 <__iar_annotation$$branch+0x930>
 8004e88:	2903      	cmp	r1, #3
 8004e8a:	d008      	beq.n	8004e9e <__iar_annotation$$branch+0x928>
 8004e8c:	d302      	bcc.n	8004e94 <__iar_annotation$$branch+0x91e>
 8004e8e:	e00a      	b.n	8004ea6 <__iar_annotation$$branch+0x930>
 8004e90:	2635      	movs	r6, #53	@ 0x35
 8004e92:	e008      	b.n	8004ea6 <__iar_annotation$$branch+0x930>
 8004e94:	6969      	ldr	r1, [r5, #20]
 8004e96:	4008      	ands	r0, r1
 8004e98:	6168      	str	r0, [r5, #20]
 8004e9a:	2636      	movs	r6, #54	@ 0x36
 8004e9c:	e003      	b.n	8004ea6 <__iar_annotation$$branch+0x930>
 8004e9e:	6969      	ldr	r1, [r5, #20]
 8004ea0:	4008      	ands	r0, r1
 8004ea2:	6168      	str	r0, [r5, #20]
 8004ea4:	2637      	movs	r6, #55	@ 0x37
 8004ea6:	0031      	movs	r1, r6
 8004ea8:	7c28      	ldrb	r0, [r5, #16]
 8004eaa:	f7fb fae7 	bl	800047c <USBPD_PE_Notification>
 8004eae:	68e8      	ldr	r0, [r5, #12]
 8004eb0:	6a06      	ldr	r6, [r0, #32]
 8004eb2:	2e00      	cmp	r6, #0
 8004eb4:	d009      	beq.n	8004eca <__iar_annotation$$branch+0x954>
 8004eb6:	6820      	ldr	r0, [r4, #0]
 8004eb8:	0a01      	lsrs	r1, r0, #8
 8004eba:	400f      	ands	r7, r1
 8004ebc:	9700      	str	r7, [sp, #0]
 8004ebe:	0c03      	lsrs	r3, r0, #16
 8004ec0:	9a01      	ldr	r2, [sp, #4]
 8004ec2:	2031      	movs	r0, #49	@ 0x31
 8004ec4:	5c29      	ldrb	r1, [r5, r0]
 8004ec6:	7c28      	ldrb	r0, [r5, #16]
 8004ec8:	47b0      	blx	r6
 8004eca:	e14d      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004ecc:	5da8      	ldrb	r0, [r5, r6]
 8004ece:	e08f      	b.n	8004ff0 <__iar_annotation$$branch+0xa7a>
 8004ed0:	6821      	ldr	r1, [r4, #0]
 8004ed2:	400e      	ands	r6, r1
 8004ed4:	6026      	str	r6, [r4, #0]
 8004ed6:	4030      	ands	r0, r6
 8004ed8:	2105      	movs	r1, #5
 8004eda:	4301      	orrs	r1, r0
 8004edc:	6021      	str	r1, [r4, #0]
 8004ede:	8920      	ldrh	r0, [r4, #8]
 8004ee0:	b289      	uxth	r1, r1
 8004ee2:	0400      	lsls	r0, r0, #16
 8004ee4:	4308      	orrs	r0, r1
 8004ee6:	6020      	str	r0, [r4, #0]
 8004ee8:	2180      	movs	r1, #128	@ 0x80
 8004eea:	0209      	lsls	r1, r1, #8
 8004eec:	4301      	orrs	r1, r0
 8004eee:	6021      	str	r1, [r4, #0]
 8004ef0:	2001      	movs	r0, #1
 8004ef2:	686a      	ldr	r2, [r5, #4]
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	0952      	lsrs	r2, r2, #5
 8004ef8:	4002      	ands	r2, r0
 8004efa:	4b17      	ldr	r3, [pc, #92]	@ (8004f58 <__iar_annotation$$branch+0x9e2>)
 8004efc:	400b      	ands	r3, r1
 8004efe:	0351      	lsls	r1, r2, #13
 8004f00:	4319      	orrs	r1, r3
 8004f02:	6021      	str	r1, [r4, #0]
 8004f04:	696a      	ldr	r2, [r5, #20]
 8004f06:	05d2      	lsls	r2, r2, #23
 8004f08:	0f52      	lsrs	r2, r2, #29
 8004f0a:	4b6d      	ldr	r3, [pc, #436]	@ (80050c0 <__iar_annotation$$branch+0xb4a>)
 8004f0c:	400b      	ands	r3, r1
 8004f0e:	0211      	lsls	r1, r2, #8
 8004f10:	4319      	orrs	r1, r3
 8004f12:	6021      	str	r1, [r4, #0]
 8004f14:	6869      	ldr	r1, [r5, #4]
 8004f16:	6809      	ldr	r1, [r1, #0]
 8004f18:	0889      	lsrs	r1, r1, #2
 8004f1a:	4008      	ands	r0, r1
 8004f1c:	d003      	beq.n	8004f26 <__iar_annotation$$branch+0x9b0>
 8004f1e:	6968      	ldr	r0, [r5, #20]
 8004f20:	0741      	lsls	r1, r0, #29
 8004f22:	0fc8      	lsrs	r0, r1, #31
 8004f24:	e000      	b.n	8004f28 <__iar_annotation$$branch+0x9b2>
 8004f26:	2002      	movs	r0, #2
 8004f28:	9002      	str	r0, [sp, #8]
 8004f2a:	208d      	movs	r0, #141	@ 0x8d
 8004f2c:	9001      	str	r0, [sp, #4]
 8004f2e:	2001      	movs	r0, #1
 8004f30:	9000      	str	r0, [sp, #0]
 8004f32:	0023      	movs	r3, r4
 8004f34:	220f      	movs	r2, #15
 8004f36:	2031      	movs	r0, #49	@ 0x31
 8004f38:	5c29      	ldrb	r1, [r5, r0]
 8004f3a:	0028      	movs	r0, r5
 8004f3c:	f7fc fb11 	bl	8001562 <PE_Send_DataMessage>
 8004f40:	2800      	cmp	r0, #0
 8004f42:	d15e      	bne.n	8005002 <__iar_annotation$$branch+0xa8c>
 8004f44:	2055      	movs	r0, #85	@ 0x55
 8004f46:	7728      	strb	r0, [r5, #28]
 8004f48:	2155      	movs	r1, #85	@ 0x55
 8004f4a:	7c28      	ldrb	r0, [r5, #16]
 8004f4c:	f7fb fa96 	bl	800047c <USBPD_PE_Notification>
 8004f50:	48c3      	ldr	r0, [pc, #780]	@ (8005260 <.text_19>)
 8004f52:	83e8      	strh	r0, [r5, #30]
 8004f54:	2032      	movs	r0, #50	@ 0x32
 8004f56:	e12c      	b.n	80051b2 <__iar_annotation$$branch+0xc3c>
 8004f58:	ffff9fff 	.word	0xffff9fff
 8004f5c:	0000801e 	.word	0x0000801e
 8004f60:	2031      	movs	r0, #49	@ 0x31
 8004f62:	5c28      	ldrb	r0, [r5, r0]
 8004f64:	f7fb fd2e 	bl	80009c4 <PE_Convert_SOPRxEvent>
 8004f68:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004f6a:	7809      	ldrb	r1, [r1, #0]
 8004f6c:	4281      	cmp	r1, r0
 8004f6e:	d13d      	bne.n	8004fec <__iar_annotation$$branch+0xa76>
 8004f70:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004f72:	0bc2      	lsrs	r2, r0, #15
 8004f74:	d13a      	bne.n	8004fec <__iar_annotation$$branch+0xa76>
 8004f76:	2607      	movs	r6, #7
 8004f78:	0b02      	lsrs	r2, r0, #12
 8004f7a:	4232      	tst	r2, r6
 8004f7c:	d036      	beq.n	8004fec <__iar_annotation$$branch+0xa76>
 8004f7e:	06c0      	lsls	r0, r0, #27
 8004f80:	0ec0      	lsrs	r0, r0, #27
 8004f82:	280f      	cmp	r0, #15
 8004f84:	d132      	bne.n	8004fec <__iar_annotation$$branch+0xa76>
 8004f86:	2914      	cmp	r1, #20
 8004f88:	d005      	beq.n	8004f96 <__iar_annotation$$branch+0xa20>
 8004f8a:	2014      	movs	r0, #20
 8004f8c:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004f8e:	7008      	strb	r0, [r1, #0]
 8004f90:	0028      	movs	r0, r5
 8004f92:	f7fb fcde 	bl	8000952 <PE_Clear_RxEvent>
 8004f96:	2000      	movs	r0, #0
 8004f98:	7728      	strb	r0, [r5, #28]
 8004f9a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004f9c:	7880      	ldrb	r0, [r0, #2]
 8004f9e:	06c1      	lsls	r1, r0, #27
 8004fa0:	0ec9      	lsrs	r1, r1, #27
 8004fa2:	2905      	cmp	r1, #5
 8004fa4:	d122      	bne.n	8004fec <__iar_annotation$$branch+0xa76>
 8004fa6:	0980      	lsrs	r0, r0, #6
 8004fa8:	d020      	beq.n	8004fec <__iar_annotation$$branch+0xa76>
 8004faa:	9001      	str	r0, [sp, #4]
 8004fac:	2801      	cmp	r0, #1
 8004fae:	d004      	beq.n	8004fba <__iar_annotation$$branch+0xa44>
 8004fb0:	d309      	bcc.n	8004fc6 <__iar_annotation$$branch+0xa50>
 8004fb2:	2803      	cmp	r0, #3
 8004fb4:	d005      	beq.n	8004fc2 <__iar_annotation$$branch+0xa4c>
 8004fb6:	d302      	bcc.n	8004fbe <__iar_annotation$$branch+0xa48>
 8004fb8:	e005      	b.n	8004fc6 <__iar_annotation$$branch+0xa50>
 8004fba:	2156      	movs	r1, #86	@ 0x56
 8004fbc:	e004      	b.n	8004fc8 <__iar_annotation$$branch+0xa52>
 8004fbe:	2157      	movs	r1, #87	@ 0x57
 8004fc0:	e002      	b.n	8004fc8 <__iar_annotation$$branch+0xa52>
 8004fc2:	2158      	movs	r1, #88	@ 0x58
 8004fc4:	e000      	b.n	8004fc8 <__iar_annotation$$branch+0xa52>
 8004fc6:	2155      	movs	r1, #85	@ 0x55
 8004fc8:	7c28      	ldrb	r0, [r5, #16]
 8004fca:	f7fb fa57 	bl	800047c <USBPD_PE_Notification>
 8004fce:	68e8      	ldr	r0, [r5, #12]
 8004fd0:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 8004fd2:	2f00      	cmp	r7, #0
 8004fd4:	d009      	beq.n	8004fea <__iar_annotation$$branch+0xa74>
 8004fd6:	6820      	ldr	r0, [r4, #0]
 8004fd8:	0a01      	lsrs	r1, r0, #8
 8004fda:	400e      	ands	r6, r1
 8004fdc:	9600      	str	r6, [sp, #0]
 8004fde:	0c03      	lsrs	r3, r0, #16
 8004fe0:	9a01      	ldr	r2, [sp, #4]
 8004fe2:	2031      	movs	r0, #49	@ 0x31
 8004fe4:	5c29      	ldrb	r1, [r5, r0]
 8004fe6:	7c28      	ldrb	r0, [r5, #16]
 8004fe8:	47b8      	blx	r7
 8004fea:	e0bd      	b.n	8005168 <__iar_annotation$$branch+0xbf2>
 8004fec:	2034      	movs	r0, #52	@ 0x34
 8004fee:	5c28      	ldrb	r0, [r5, r0]
 8004ff0:	06c0      	lsls	r0, r0, #27
 8004ff2:	0ec0      	lsrs	r0, r0, #27
 8004ff4:	2810      	cmp	r0, #16
 8004ff6:	d100      	bne.n	8004ffa <__iar_annotation$$branch+0xa84>
 8004ff8:	e0bf      	b.n	800517a <__iar_annotation$$branch+0xc04>
 8004ffa:	8be8      	ldrh	r0, [r5, #30]
 8004ffc:	2180      	movs	r1, #128	@ 0x80
 8004ffe:	0209      	lsls	r1, r1, #8
 8005000:	4288      	cmp	r0, r1
 8005002:	d000      	beq.n	8005006 <__iar_annotation$$branch+0xa90>
 8005004:	e128      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 8005006:	e0d1      	b.n	80051ac <__iar_annotation$$branch+0xc36>
 8005008:	2100      	movs	r1, #0
 800500a:	466a      	mov	r2, sp
 800500c:	7311      	strb	r1, [r2, #12]
 800500e:	6821      	ldr	r1, [r4, #0]
 8005010:	400e      	ands	r6, r1
 8005012:	6026      	str	r6, [r4, #0]
 8005014:	6861      	ldr	r1, [r4, #4]
 8005016:	4030      	ands	r0, r6
 8005018:	06c9      	lsls	r1, r1, #27
 800501a:	0ec9      	lsrs	r1, r1, #27
 800501c:	4301      	orrs	r1, r0
 800501e:	6021      	str	r1, [r4, #0]
 8005020:	8920      	ldrh	r0, [r4, #8]
 8005022:	b28a      	uxth	r2, r1
 8005024:	0401      	lsls	r1, r0, #16
 8005026:	4311      	orrs	r1, r2
 8005028:	6021      	str	r1, [r4, #0]
 800502a:	2080      	movs	r0, #128	@ 0x80
 800502c:	0200      	lsls	r0, r0, #8
 800502e:	4308      	orrs	r0, r1
 8005030:	6020      	str	r0, [r4, #0]
 8005032:	2601      	movs	r6, #1
 8005034:	6869      	ldr	r1, [r5, #4]
 8005036:	6809      	ldr	r1, [r1, #0]
 8005038:	0949      	lsrs	r1, r1, #5
 800503a:	4031      	ands	r1, r6
 800503c:	4aaa      	ldr	r2, [pc, #680]	@ (80052e8 <.text_21>)
 800503e:	4002      	ands	r2, r0
 8005040:	0348      	lsls	r0, r1, #13
 8005042:	4310      	orrs	r0, r2
 8005044:	6020      	str	r0, [r4, #0]
 8005046:	491e      	ldr	r1, [pc, #120]	@ (80050c0 <__iar_annotation$$branch+0xb4a>)
 8005048:	4001      	ands	r1, r0
 800504a:	0230      	lsls	r0, r6, #8
 800504c:	4308      	orrs	r0, r1
 800504e:	6020      	str	r0, [r4, #0]
 8005050:	9005      	str	r0, [sp, #20]
 8005052:	68e8      	ldr	r0, [r5, #12]
 8005054:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8005056:	9001      	str	r0, [sp, #4]
 8005058:	2800      	cmp	r0, #0
 800505a:	d00b      	beq.n	8005074 <__iar_annotation$$branch+0xafe>
 800505c:	a805      	add	r0, sp, #20
 800505e:	1d00      	adds	r0, r0, #4
 8005060:	9000      	str	r0, [sp, #0]
 8005062:	ab03      	add	r3, sp, #12
 8005064:	7820      	ldrb	r0, [r4, #0]
 8005066:	06c2      	lsls	r2, r0, #27
 8005068:	0ed2      	lsrs	r2, r2, #27
 800506a:	2031      	movs	r0, #49	@ 0x31
 800506c:	5c29      	ldrb	r1, [r5, r0]
 800506e:	7c28      	ldrb	r0, [r5, #16]
 8005070:	9c01      	ldr	r4, [sp, #4]
 8005072:	47a0      	blx	r4
 8005074:	4668      	mov	r0, sp
 8005076:	7b00      	ldrb	r0, [r0, #12]
 8005078:	1c40      	adds	r0, r0, #1
 800507a:	4669      	mov	r1, sp
 800507c:	7308      	strb	r0, [r1, #12]
 800507e:	6868      	ldr	r0, [r5, #4]
 8005080:	6800      	ldr	r0, [r0, #0]
 8005082:	0880      	lsrs	r0, r0, #2
 8005084:	4006      	ands	r6, r0
 8005086:	d003      	beq.n	8005090 <__iar_annotation$$branch+0xb1a>
 8005088:	6968      	ldr	r0, [r5, #20]
 800508a:	0741      	lsls	r1, r0, #29
 800508c:	0fc8      	lsrs	r0, r1, #31
 800508e:	e000      	b.n	8005092 <__iar_annotation$$branch+0xb1c>
 8005090:	2002      	movs	r0, #2
 8005092:	9002      	str	r0, [sp, #8]
 8005094:	208f      	movs	r0, #143	@ 0x8f
 8005096:	9001      	str	r0, [sp, #4]
 8005098:	4668      	mov	r0, sp
 800509a:	7b00      	ldrb	r0, [r0, #12]
 800509c:	9000      	str	r0, [sp, #0]
 800509e:	ab05      	add	r3, sp, #20
 80050a0:	220f      	movs	r2, #15
 80050a2:	2031      	movs	r0, #49	@ 0x31
 80050a4:	5c29      	ldrb	r1, [r5, r0]
 80050a6:	0028      	movs	r0, r5
 80050a8:	f7fc fa5b 	bl	8001562 <PE_Send_DataMessage>
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d104      	bne.n	80050ba <__iar_annotation$$branch+0xb44>
 80050b0:	205a      	movs	r0, #90	@ 0x5a
 80050b2:	7728      	strb	r0, [r5, #28]
 80050b4:	48bf      	ldr	r0, [pc, #764]	@ (80053b4 <.text_23>)
 80050b6:	83e8      	strh	r0, [r5, #30]
 80050b8:	9704      	str	r7, [sp, #16]
 80050ba:	e0ca      	b.n	8005252 <__iar_annotation$$branch+0xcdc>
 80050bc:	fffffe3f 	.word	0xfffffe3f
 80050c0:	fffff8ff 	.word	0xfffff8ff
 80050c4:	2607      	movs	r6, #7
 80050c6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050c8:	0b00      	lsrs	r0, r0, #12
 80050ca:	2107      	movs	r1, #7
 80050cc:	4001      	ands	r1, r0
 80050ce:	1e48      	subs	r0, r1, #1
 80050d0:	4669      	mov	r1, sp
 80050d2:	7108      	strb	r0, [r1, #4]
 80050d4:	2031      	movs	r0, #49	@ 0x31
 80050d6:	5c28      	ldrb	r0, [r5, r0]
 80050d8:	f7fb fc74 	bl	80009c4 <PE_Convert_SOPRxEvent>
 80050dc:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050de:	7809      	ldrb	r1, [r1, #0]
 80050e0:	4281      	cmp	r1, r0
 80050e2:	d144      	bne.n	800516e <__iar_annotation$$branch+0xbf8>
 80050e4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050e6:	0bc2      	lsrs	r2, r0, #15
 80050e8:	d141      	bne.n	800516e <__iar_annotation$$branch+0xbf8>
 80050ea:	0b02      	lsrs	r2, r0, #12
 80050ec:	4232      	tst	r2, r6
 80050ee:	d03e      	beq.n	800516e <__iar_annotation$$branch+0xbf8>
 80050f0:	06c0      	lsls	r0, r0, #27
 80050f2:	0ec0      	lsrs	r0, r0, #27
 80050f4:	280f      	cmp	r0, #15
 80050f6:	d13a      	bne.n	800516e <__iar_annotation$$branch+0xbf8>
 80050f8:	2914      	cmp	r1, #20
 80050fa:	d005      	beq.n	8005108 <__iar_annotation$$branch+0xb92>
 80050fc:	2014      	movs	r0, #20
 80050fe:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005100:	7008      	strb	r0, [r1, #0]
 8005102:	0028      	movs	r0, r5
 8005104:	f7fb fc25 	bl	8000952 <PE_Clear_RxEvent>
 8005108:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800510a:	7880      	ldrb	r0, [r0, #2]
 800510c:	06c1      	lsls	r1, r0, #27
 800510e:	0ec9      	lsrs	r1, r1, #27
 8005110:	6862      	ldr	r2, [r4, #4]
 8005112:	4291      	cmp	r1, r2
 8005114:	d12b      	bne.n	800516e <__iar_annotation$$branch+0xbf8>
 8005116:	0981      	lsrs	r1, r0, #6
 8005118:	d029      	beq.n	800516e <__iar_annotation$$branch+0xbf8>
 800511a:	68e9      	ldr	r1, [r5, #12]
 800511c:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800511e:	2900      	cmp	r1, #0
 8005120:	d022      	beq.n	8005168 <__iar_annotation$$branch+0xbf2>
 8005122:	2600      	movs	r6, #0
 8005124:	e011      	b.n	800514a <__iar_annotation$$branch+0xbd4>
 8005126:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8005128:	00b2      	lsls	r2, r6, #2
 800512a:	188b      	adds	r3, r1, r2
 800512c:	799c      	ldrb	r4, [r3, #6]
 800512e:	79df      	ldrb	r7, [r3, #7]
 8005130:	023f      	lsls	r7, r7, #8
 8005132:	19e4      	adds	r4, r4, r7
 8005134:	3108      	adds	r1, #8
 8005136:	5c89      	ldrb	r1, [r1, r2]
 8005138:	0409      	lsls	r1, r1, #16
 800513a:	1861      	adds	r1, r4, r1
 800513c:	7a5a      	ldrb	r2, [r3, #9]
 800513e:	0612      	lsls	r2, r2, #24
 8005140:	1889      	adds	r1, r1, r2
 8005142:	aa05      	add	r2, sp, #20
 8005144:	00b3      	lsls	r3, r6, #2
 8005146:	50d1      	str	r1, [r2, r3]
 8005148:	1c76      	adds	r6, r6, #1
 800514a:	4669      	mov	r1, sp
 800514c:	7909      	ldrb	r1, [r1, #4]
 800514e:	428e      	cmp	r6, r1
 8005150:	d3e9      	bcc.n	8005126 <__iar_annotation$$branch+0xbb0>
 8005152:	a905      	add	r1, sp, #20
 8005154:	9100      	str	r1, [sp, #0]
 8005156:	ab01      	add	r3, sp, #4
 8005158:	06c2      	lsls	r2, r0, #27
 800515a:	0ed2      	lsrs	r2, r2, #27
 800515c:	2031      	movs	r0, #49	@ 0x31
 800515e:	5c29      	ldrb	r1, [r5, r0]
 8005160:	7c28      	ldrb	r0, [r5, #16]
 8005162:	68ec      	ldr	r4, [r5, #12]
 8005164:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 8005166:	47a0      	blx	r4
 8005168:	2000      	movs	r0, #0
 800516a:	83e8      	strh	r0, [r5, #30]
 800516c:	e01e      	b.n	80051ac <__iar_annotation$$branch+0xc36>
 800516e:	2034      	movs	r0, #52	@ 0x34
 8005170:	5c28      	ldrb	r0, [r5, r0]
 8005172:	06c0      	lsls	r0, r0, #27
 8005174:	0ec0      	lsrs	r0, r0, #27
 8005176:	2810      	cmp	r0, #16
 8005178:	d113      	bne.n	80051a2 <__iar_annotation$$branch+0xc2c>
 800517a:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800517c:	7800      	ldrb	r0, [r0, #0]
 800517e:	2814      	cmp	r0, #20
 8005180:	d005      	beq.n	800518e <__iar_annotation$$branch+0xc18>
 8005182:	2014      	movs	r0, #20
 8005184:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005186:	7008      	strb	r0, [r1, #0]
 8005188:	0028      	movs	r0, r5
 800518a:	f7fb fbe2 	bl	8000952 <PE_Clear_RxEvent>
 800518e:	2000      	movs	r0, #0
 8005190:	83e8      	strh	r0, [r5, #30]
 8005192:	2103      	movs	r1, #3
 8005194:	7469      	strb	r1, [r5, #17]
 8005196:	9004      	str	r0, [sp, #16]
 8005198:	2159      	movs	r1, #89	@ 0x59
 800519a:	7c28      	ldrb	r0, [r5, #16]
 800519c:	f7fb f96e 	bl	800047c <USBPD_PE_Notification>
 80051a0:	e05a      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 80051a2:	8be8      	ldrh	r0, [r5, #30]
 80051a4:	2180      	movs	r1, #128	@ 0x80
 80051a6:	0209      	lsls	r1, r1, #8
 80051a8:	4288      	cmp	r0, r1
 80051aa:	d155      	bne.n	8005258 <__iar_annotation$$branch+0xce2>
 80051ac:	2003      	movs	r0, #3
 80051ae:	7468      	strb	r0, [r5, #17]
 80051b0:	2000      	movs	r0, #0
 80051b2:	9004      	str	r0, [sp, #16]
 80051b4:	e050      	b.n	8005258 <__iar_annotation$$branch+0xce2>
 80051b6:	2100      	movs	r1, #0
 80051b8:	466a      	mov	r2, sp
 80051ba:	7311      	strb	r1, [r2, #12]
 80051bc:	6821      	ldr	r1, [r4, #0]
 80051be:	400e      	ands	r6, r1
 80051c0:	6026      	str	r6, [r4, #0]
 80051c2:	6861      	ldr	r1, [r4, #4]
 80051c4:	4030      	ands	r0, r6
 80051c6:	06c9      	lsls	r1, r1, #27
 80051c8:	0ec9      	lsrs	r1, r1, #27
 80051ca:	4301      	orrs	r1, r0
 80051cc:	6021      	str	r1, [r4, #0]
 80051ce:	8920      	ldrh	r0, [r4, #8]
 80051d0:	b28a      	uxth	r2, r1
 80051d2:	0401      	lsls	r1, r0, #16
 80051d4:	4311      	orrs	r1, r2
 80051d6:	6021      	str	r1, [r4, #0]
 80051d8:	2080      	movs	r0, #128	@ 0x80
 80051da:	0200      	lsls	r0, r0, #8
 80051dc:	4308      	orrs	r0, r1
 80051de:	6020      	str	r0, [r4, #0]
 80051e0:	2601      	movs	r6, #1
 80051e2:	6869      	ldr	r1, [r5, #4]
 80051e4:	6809      	ldr	r1, [r1, #0]
 80051e6:	0949      	lsrs	r1, r1, #5
 80051e8:	4031      	ands	r1, r6
 80051ea:	4a3f      	ldr	r2, [pc, #252]	@ (80052e8 <.text_21>)
 80051ec:	4002      	ands	r2, r0
 80051ee:	0348      	lsls	r0, r1, #13
 80051f0:	4310      	orrs	r0, r2
 80051f2:	6020      	str	r0, [r4, #0]
 80051f4:	4970      	ldr	r1, [pc, #448]	@ (80053b8 <.text_24>)
 80051f6:	4001      	ands	r1, r0
 80051f8:	0230      	lsls	r0, r6, #8
 80051fa:	4308      	orrs	r0, r1
 80051fc:	6020      	str	r0, [r4, #0]
 80051fe:	9005      	str	r0, [sp, #20]
 8005200:	68e8      	ldr	r0, [r5, #12]
 8005202:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <__iar_annotation$$branch+0xc9c>
 8005208:	a805      	add	r0, sp, #20
 800520a:	1d02      	adds	r2, r0, #4
 800520c:	a903      	add	r1, sp, #12
 800520e:	7c28      	ldrb	r0, [r5, #16]
 8005210:	4798      	blx	r3
 8005212:	4668      	mov	r0, sp
 8005214:	7b00      	ldrb	r0, [r0, #12]
 8005216:	1c40      	adds	r0, r0, #1
 8005218:	4669      	mov	r1, sp
 800521a:	7308      	strb	r0, [r1, #12]
 800521c:	6868      	ldr	r0, [r5, #4]
 800521e:	6800      	ldr	r0, [r0, #0]
 8005220:	0880      	lsrs	r0, r0, #2
 8005222:	4006      	ands	r6, r0
 8005224:	d003      	beq.n	800522e <__iar_annotation$$branch+0xcb8>
 8005226:	6968      	ldr	r0, [r5, #20]
 8005228:	0741      	lsls	r1, r0, #29
 800522a:	0fc8      	lsrs	r0, r1, #31
 800522c:	e000      	b.n	8005230 <__iar_annotation$$branch+0xcba>
 800522e:	2002      	movs	r0, #2
 8005230:	9002      	str	r0, [sp, #8]
 8005232:	2003      	movs	r0, #3
 8005234:	9001      	str	r0, [sp, #4]
 8005236:	4668      	mov	r0, sp
 8005238:	7b00      	ldrb	r0, [r0, #12]
 800523a:	9000      	str	r0, [sp, #0]
 800523c:	ab05      	add	r3, sp, #20
 800523e:	220f      	movs	r2, #15
 8005240:	2031      	movs	r0, #49	@ 0x31
 8005242:	5c29      	ldrb	r1, [r5, r0]
 8005244:	0028      	movs	r0, r5
 8005246:	f7fc f98c 	bl	8001562 <PE_Send_DataMessage>
 800524a:	2800      	cmp	r0, #0
 800524c:	d101      	bne.n	8005252 <__iar_annotation$$branch+0xcdc>
 800524e:	205a      	movs	r0, #90	@ 0x5a
 8005250:	7728      	strb	r0, [r5, #28]
 8005252:	2000      	movs	r0, #0
 8005254:	2132      	movs	r1, #50	@ 0x32
 8005256:	5468      	strb	r0, [r5, r1]
 8005258:	9804      	ldr	r0, [sp, #16]
 800525a:	b01d      	add	sp, #116	@ 0x74
 800525c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005260 <.text_19>:
 8005260:	00008032 	.word	0x00008032

08005264 <PE_StateMachine_UVDM>:
 8005264:	2914      	cmp	r1, #20
 8005266:	d000      	beq.n	800526a <PE_StateMachine_UVDM+0x6>
 8005268:	4770      	bx	lr
 800526a:	b570      	push	{r4, r5, r6, lr}
 800526c:	b08c      	sub	sp, #48	@ 0x30
 800526e:	0004      	movs	r4, r0
 8005270:	68e0      	ldr	r0, [r4, #12]
 8005272:	2800      	cmp	r0, #0
 8005274:	d035      	beq.n	80052e2 <PE_StateMachine_UVDM+0x7e>
 8005276:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8005278:	2800      	cmp	r0, #0
 800527a:	d032      	beq.n	80052e2 <PE_StateMachine_UVDM+0x7e>
 800527c:	2500      	movs	r5, #0
 800527e:	4669      	mov	r1, sp
 8005280:	730d      	strb	r5, [r1, #12]
 8005282:	a805      	add	r0, sp, #20
 8005284:	1d03      	adds	r3, r0, #4
 8005286:	aa03      	add	r2, sp, #12
 8005288:	a904      	add	r1, sp, #16
 800528a:	7c20      	ldrb	r0, [r4, #16]
 800528c:	68e6      	ldr	r6, [r4, #12]
 800528e:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 8005290:	47b0      	blx	r6
 8005292:	9804      	ldr	r0, [sp, #16]
 8005294:	49cc      	ldr	r1, [pc, #816]	@ (80055c8 <.text_27>)
 8005296:	4001      	ands	r1, r0
 8005298:	9104      	str	r1, [sp, #16]
 800529a:	4668      	mov	r0, sp
 800529c:	7b00      	ldrb	r0, [r0, #12]
 800529e:	1c40      	adds	r0, r0, #1
 80052a0:	4669      	mov	r1, sp
 80052a2:	7308      	strb	r0, [r1, #12]
 80052a4:	9804      	ldr	r0, [sp, #16]
 80052a6:	9005      	str	r0, [sp, #20]
 80052a8:	6860      	ldr	r0, [r4, #4]
 80052aa:	6800      	ldr	r0, [r0, #0]
 80052ac:	0741      	lsls	r1, r0, #29
 80052ae:	0fc9      	lsrs	r1, r1, #31
 80052b0:	d003      	beq.n	80052ba <PE_StateMachine_UVDM+0x56>
 80052b2:	6960      	ldr	r0, [r4, #20]
 80052b4:	0741      	lsls	r1, r0, #29
 80052b6:	0fc8      	lsrs	r0, r1, #31
 80052b8:	e000      	b.n	80052bc <PE_StateMachine_UVDM+0x58>
 80052ba:	2002      	movs	r0, #2
 80052bc:	9002      	str	r0, [sp, #8]
 80052be:	2003      	movs	r0, #3
 80052c0:	9001      	str	r0, [sp, #4]
 80052c2:	4668      	mov	r0, sp
 80052c4:	7b00      	ldrb	r0, [r0, #12]
 80052c6:	9000      	str	r0, [sp, #0]
 80052c8:	ab05      	add	r3, sp, #20
 80052ca:	220f      	movs	r2, #15
 80052cc:	2031      	movs	r0, #49	@ 0x31
 80052ce:	5c21      	ldrb	r1, [r4, r0]
 80052d0:	0020      	movs	r0, r4
 80052d2:	f7fc f946 	bl	8001562 <PE_Send_DataMessage>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d101      	bne.n	80052de <PE_StateMachine_UVDM+0x7a>
 80052da:	2059      	movs	r0, #89	@ 0x59
 80052dc:	7720      	strb	r0, [r4, #28]
 80052de:	2032      	movs	r0, #50	@ 0x32
 80052e0:	5425      	strb	r5, [r4, r0]
 80052e2:	b00c      	add	sp, #48	@ 0x30
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080052e8 <.text_21>:
 80052e8:	ffff9fff 	.word	0xffff9fff

080052ec <PE_Check_DataMessageVDM>:
 80052ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ee:	2403      	movs	r4, #3
 80052f0:	2501      	movs	r5, #1
 80052f2:	6801      	ldr	r1, [r0, #0]
 80052f4:	6849      	ldr	r1, [r1, #4]
 80052f6:	0949      	lsrs	r1, r1, #5
 80052f8:	4029      	ands	r1, r5
 80052fa:	d01f      	beq.n	800533c <PE_Check_DataMessageVDM+0x50>
 80052fc:	68c1      	ldr	r1, [r0, #12]
 80052fe:	2900      	cmp	r1, #0
 8005300:	d01c      	beq.n	800533c <PE_Check_DataMessageVDM+0x50>
 8005302:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005304:	788a      	ldrb	r2, [r1, #2]
 8005306:	78cb      	ldrb	r3, [r1, #3]
 8005308:	021b      	lsls	r3, r3, #8
 800530a:	18d2      	adds	r2, r2, r3
 800530c:	790b      	ldrb	r3, [r1, #4]
 800530e:	041b      	lsls	r3, r3, #16
 8005310:	18d2      	adds	r2, r2, r3
 8005312:	7949      	ldrb	r1, [r1, #5]
 8005314:	0609      	lsls	r1, r1, #24
 8005316:	1851      	adds	r1, r2, r1
 8005318:	9100      	str	r1, [sp, #0]
 800531a:	0bca      	lsrs	r2, r1, #15
 800531c:	402a      	ands	r2, r5
 800531e:	d014      	beq.n	800534a <PE_Check_DataMessageVDM+0x5e>
 8005320:	2394      	movs	r3, #148	@ 0x94
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	50c1      	str	r1, [r0, r3]
 8005326:	0989      	lsrs	r1, r1, #6
 8005328:	4021      	ands	r1, r4
 800532a:	d107      	bne.n	800533c <PE_Check_DataMessageVDM+0x50>
 800532c:	6801      	ldr	r1, [r0, #0]
 800532e:	6849      	ldr	r1, [r1, #4]
 8005330:	0a09      	lsrs	r1, r1, #8
 8005332:	4029      	ands	r1, r5
 8005334:	d002      	beq.n	800533c <PE_Check_DataMessageVDM+0x50>
 8005336:	f7ff f840 	bl	80043ba <PE_Receive_SVDM>
 800533a:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800533c:	6841      	ldr	r1, [r0, #4]
 800533e:	6809      	ldr	r1, [r1, #0]
 8005340:	400c      	ands	r4, r1
 8005342:	2c02      	cmp	r4, #2
 8005344:	d134      	bne.n	80053b0 <PE_Check_DataMessageVDM+0xc4>
 8005346:	7445      	strb	r5, [r0, #17]
 8005348:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800534a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 800534c:	0449      	lsls	r1, r1, #17
 800534e:	0f49      	lsrs	r1, r1, #29
 8005350:	1e49      	subs	r1, r1, #1
 8005352:	4ab1      	ldr	r2, [pc, #708]	@ (8005618 <.text_29>)
 8005354:	5481      	strb	r1, [r0, r2]
 8005356:	0006      	movs	r6, r0
 8005358:	2000      	movs	r0, #0
 800535a:	e00f      	b.n	800537c <PE_Check_DataMessageVDM+0x90>
 800535c:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 800535e:	0082      	lsls	r2, r0, #2
 8005360:	1889      	adds	r1, r1, r2
 8005362:	798a      	ldrb	r2, [r1, #6]
 8005364:	79cf      	ldrb	r7, [r1, #7]
 8005366:	023f      	lsls	r7, r7, #8
 8005368:	19d2      	adds	r2, r2, r7
 800536a:	7a0f      	ldrb	r7, [r1, #8]
 800536c:	043f      	lsls	r7, r7, #16
 800536e:	19d2      	adds	r2, r2, r7
 8005370:	7a49      	ldrb	r1, [r1, #9]
 8005372:	0609      	lsls	r1, r1, #24
 8005374:	1851      	adds	r1, r2, r1
 8005376:	0082      	lsls	r2, r0, #2
 8005378:	5099      	str	r1, [r3, r2]
 800537a:	1c40      	adds	r0, r0, #1
 800537c:	49a7      	ldr	r1, [pc, #668]	@ (800561c <.text_30>)
 800537e:	1873      	adds	r3, r6, r1
 8005380:	3118      	adds	r1, #24
 8005382:	1872      	adds	r2, r6, r1
 8005384:	7811      	ldrb	r1, [r2, #0]
 8005386:	4288      	cmp	r0, r1
 8005388:	d3e8      	bcc.n	800535c <PE_Check_DataMessageVDM+0x70>
 800538a:	9900      	ldr	r1, [sp, #0]
 800538c:	68f0      	ldr	r0, [r6, #12]
 800538e:	2800      	cmp	r0, #0
 8005390:	d008      	beq.n	80053a4 <PE_Check_DataMessageVDM+0xb8>
 8005392:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005394:	2f00      	cmp	r7, #0
 8005396:	d005      	beq.n	80053a4 <PE_Check_DataMessageVDM+0xb8>
 8005398:	7c30      	ldrb	r0, [r6, #16]
 800539a:	47b8      	blx	r7
 800539c:	2800      	cmp	r0, #0
 800539e:	d101      	bne.n	80053a4 <PE_Check_DataMessageVDM+0xb8>
 80053a0:	7474      	strb	r4, [r6, #17]
 80053a2:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80053a4:	6870      	ldr	r0, [r6, #4]
 80053a6:	6800      	ldr	r0, [r0, #0]
 80053a8:	4004      	ands	r4, r0
 80053aa:	2c02      	cmp	r4, #2
 80053ac:	d100      	bne.n	80053b0 <PE_Check_DataMessageVDM+0xc4>
 80053ae:	7475      	strb	r5, [r6, #17]
 80053b0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

080053b4 <.text_23>:
 80053b4:	0000801e 	.word	0x0000801e

080053b8 <.text_24>:
 80053b8:	fffff8ff 	.word	0xfffff8ff

080053bc <PE_SVDM_CheckIdentity>:
 80053bc:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 80053be:	0003      	movs	r3, r0
 80053c0:	2000      	movs	r0, #0
 80053c2:	4c97      	ldr	r4, [pc, #604]	@ (8005620 <.text_31>)
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	58e3      	ldr	r3, [r4, r3]
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80053cc:	045b      	lsls	r3, r3, #17
 80053ce:	0f5b      	lsrs	r3, r3, #29
 80053d0:	1e5c      	subs	r4, r3, #1
 80053d2:	b2e3      	uxtb	r3, r4
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d200      	bcs.n	80053da <PE_SVDM_CheckIdentity+0x1e>
 80053d8:	e0b5      	b.n	8005546 <PE_SVDM_CheckIdentity+0x18a>
 80053da:	000b      	movs	r3, r1
 80053dc:	7819      	ldrb	r1, [r3, #0]
 80053de:	785d      	ldrb	r5, [r3, #1]
 80053e0:	022d      	lsls	r5, r5, #8
 80053e2:	1949      	adds	r1, r1, r5
 80053e4:	789d      	ldrb	r5, [r3, #2]
 80053e6:	042d      	lsls	r5, r5, #16
 80053e8:	1949      	adds	r1, r1, r5
 80053ea:	78dd      	ldrb	r5, [r3, #3]
 80053ec:	062d      	lsls	r5, r5, #24
 80053ee:	194d      	adds	r5, r1, r5
 80053f0:	6015      	str	r5, [r2, #0]
 80053f2:	7919      	ldrb	r1, [r3, #4]
 80053f4:	795e      	ldrb	r6, [r3, #5]
 80053f6:	0236      	lsls	r6, r6, #8
 80053f8:	1989      	adds	r1, r1, r6
 80053fa:	799e      	ldrb	r6, [r3, #6]
 80053fc:	0436      	lsls	r6, r6, #16
 80053fe:	1989      	adds	r1, r1, r6
 8005400:	79de      	ldrb	r6, [r3, #7]
 8005402:	0636      	lsls	r6, r6, #24
 8005404:	1989      	adds	r1, r1, r6
 8005406:	6051      	str	r1, [r2, #4]
 8005408:	2108      	movs	r1, #8
 800540a:	7a1e      	ldrb	r6, [r3, #8]
 800540c:	7a5f      	ldrb	r7, [r3, #9]
 800540e:	023f      	lsls	r7, r7, #8
 8005410:	19f6      	adds	r6, r6, r7
 8005412:	7a9f      	ldrb	r7, [r3, #10]
 8005414:	043f      	lsls	r7, r7, #16
 8005416:	19f6      	adds	r6, r6, r7
 8005418:	7adf      	ldrb	r7, [r3, #11]
 800541a:	063f      	lsls	r7, r7, #24
 800541c:	19f6      	adds	r6, r6, r7
 800541e:	6096      	str	r6, [r2, #8]
 8005420:	1ee4      	subs	r4, r4, #3
 8005422:	2620      	movs	r6, #32
 8005424:	5d97      	ldrb	r7, [r2, r6]
 8005426:	26e0      	movs	r6, #224	@ 0xe0
 8005428:	403e      	ands	r6, r7
 800542a:	466f      	mov	r7, sp
 800542c:	703e      	strb	r6, [r7, #0]
 800542e:	466e      	mov	r6, sp
 8005430:	7836      	ldrb	r6, [r6, #0]
 8005432:	2720      	movs	r7, #32
 8005434:	55d6      	strb	r6, [r2, r7]
 8005436:	0626      	lsls	r6, r4, #24
 8005438:	d022      	beq.n	8005480 <PE_SVDM_CheckIdentity+0xc4>
 800543a:	1e66      	subs	r6, r4, #1
 800543c:	466f      	mov	r7, sp
 800543e:	707e      	strb	r6, [r7, #1]
 8005440:	00ae      	lsls	r6, r5, #2
 8005442:	0f76      	lsrs	r6, r6, #29
 8005444:	2e05      	cmp	r6, #5
 8005446:	d827      	bhi.n	8005498 <PE_SVDM_CheckIdentity+0xdc>
 8005448:	a701      	add	r7, pc, #4	@ (adr r7, 8005450 <PE_SVDM_CheckIdentity+0x94>)
 800544a:	5dbf      	ldrb	r7, [r7, r6]
 800544c:	44bf      	add	pc, r7
 800544e:	bf00      	nop
 8005450:	5a060632 	.word	0x5a060632
 8005454:	a680      	.short	0xa680
 8005456:	210c      	movs	r1, #12
 8005458:	466c      	mov	r4, sp
 800545a:	7824      	ldrb	r4, [r4, #0]
 800545c:	2608      	movs	r6, #8
 800545e:	4326      	orrs	r6, r4
 8005460:	2420      	movs	r4, #32
 8005462:	5516      	strb	r6, [r2, r4]
 8005464:	7b1c      	ldrb	r4, [r3, #12]
 8005466:	7b5e      	ldrb	r6, [r3, #13]
 8005468:	0236      	lsls	r6, r6, #8
 800546a:	19a4      	adds	r4, r4, r6
 800546c:	7b9e      	ldrb	r6, [r3, #14]
 800546e:	0436      	lsls	r6, r6, #16
 8005470:	19a4      	adds	r4, r4, r6
 8005472:	7bde      	ldrb	r6, [r3, #15]
 8005474:	0636      	lsls	r6, r6, #24
 8005476:	19a4      	adds	r4, r4, r6
 8005478:	6194      	str	r4, [r2, #24]
 800547a:	466c      	mov	r4, sp
 800547c:	7864      	ldrb	r4, [r4, #1]
 800547e:	0026      	movs	r6, r4
 8005480:	d062      	beq.n	8005548 <PE_SVDM_CheckIdentity+0x18c>
 8005482:	9e01      	ldr	r6, [sp, #4]
 8005484:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 8005486:	0636      	lsls	r6, r6, #24
 8005488:	0fb6      	lsrs	r6, r6, #30
 800548a:	2e02      	cmp	r6, #2
 800548c:	d35c      	bcc.n	8005548 <PE_SVDM_CheckIdentity+0x18c>
 800548e:	01ad      	lsls	r5, r5, #6
 8005490:	0f6d      	lsrs	r5, r5, #29
 8005492:	d059      	beq.n	8005548 <PE_SVDM_CheckIdentity+0x18c>
 8005494:	1e6d      	subs	r5, r5, #1
 8005496:	2d02      	cmp	r5, #2
 8005498:	d855      	bhi.n	8005546 <PE_SVDM_CheckIdentity+0x18a>
 800549a:	2520      	movs	r5, #32
 800549c:	5d55      	ldrb	r5, [r2, r5]
 800549e:	08ef      	lsrs	r7, r5, #3
 80054a0:	07ff      	lsls	r7, r7, #31
 80054a2:	d53b      	bpl.n	800551c <PE_SVDM_CheckIdentity+0x160>
 80054a4:	3108      	adds	r1, #8
 80054a6:	1e64      	subs	r4, r4, #1
 80054a8:	e039      	b.n	800551e <PE_SVDM_CheckIdentity+0x162>
 80054aa:	210c      	movs	r1, #12
 80054ac:	466c      	mov	r4, sp
 80054ae:	7824      	ldrb	r4, [r4, #0]
 80054b0:	2601      	movs	r6, #1
 80054b2:	4326      	orrs	r6, r4
 80054b4:	2420      	movs	r4, #32
 80054b6:	5516      	strb	r6, [r2, r4]
 80054b8:	7b1c      	ldrb	r4, [r3, #12]
 80054ba:	7b5e      	ldrb	r6, [r3, #13]
 80054bc:	0236      	lsls	r6, r6, #8
 80054be:	19a4      	adds	r4, r4, r6
 80054c0:	7b9e      	ldrb	r6, [r3, #14]
 80054c2:	0436      	lsls	r6, r6, #16
 80054c4:	19a4      	adds	r4, r4, r6
 80054c6:	7bde      	ldrb	r6, [r3, #15]
 80054c8:	0636      	lsls	r6, r6, #24
 80054ca:	19a4      	adds	r4, r4, r6
 80054cc:	60d4      	str	r4, [r2, #12]
 80054ce:	e7d4      	b.n	800547a <PE_SVDM_CheckIdentity+0xbe>
 80054d0:	210c      	movs	r1, #12
 80054d2:	466c      	mov	r4, sp
 80054d4:	7824      	ldrb	r4, [r4, #0]
 80054d6:	2604      	movs	r6, #4
 80054d8:	4326      	orrs	r6, r4
 80054da:	2420      	movs	r4, #32
 80054dc:	5516      	strb	r6, [r2, r4]
 80054de:	7b1c      	ldrb	r4, [r3, #12]
 80054e0:	7b5e      	ldrb	r6, [r3, #13]
 80054e2:	0236      	lsls	r6, r6, #8
 80054e4:	19a4      	adds	r4, r4, r6
 80054e6:	7b9e      	ldrb	r6, [r3, #14]
 80054e8:	0436      	lsls	r6, r6, #16
 80054ea:	19a4      	adds	r4, r4, r6
 80054ec:	7bde      	ldrb	r6, [r3, #15]
 80054ee:	0636      	lsls	r6, r6, #24
 80054f0:	19a4      	adds	r4, r4, r6
 80054f2:	6154      	str	r4, [r2, #20]
 80054f4:	e7c1      	b.n	800547a <PE_SVDM_CheckIdentity+0xbe>
 80054f6:	210c      	movs	r1, #12
 80054f8:	466c      	mov	r4, sp
 80054fa:	7824      	ldrb	r4, [r4, #0]
 80054fc:	2602      	movs	r6, #2
 80054fe:	4326      	orrs	r6, r4
 8005500:	2420      	movs	r4, #32
 8005502:	5516      	strb	r6, [r2, r4]
 8005504:	7b1c      	ldrb	r4, [r3, #12]
 8005506:	7b5e      	ldrb	r6, [r3, #13]
 8005508:	0236      	lsls	r6, r6, #8
 800550a:	19a4      	adds	r4, r4, r6
 800550c:	7b9e      	ldrb	r6, [r3, #14]
 800550e:	0436      	lsls	r6, r6, #16
 8005510:	19a4      	adds	r4, r4, r6
 8005512:	7bde      	ldrb	r6, [r3, #15]
 8005514:	0636      	lsls	r6, r6, #24
 8005516:	19a4      	adds	r4, r4, r6
 8005518:	6114      	str	r4, [r2, #16]
 800551a:	e7ae      	b.n	800547a <PE_SVDM_CheckIdentity+0xbe>
 800551c:	1d09      	adds	r1, r1, #4
 800551e:	b2e4      	uxtb	r4, r4
 8005520:	2c01      	cmp	r4, #1
 8005522:	d110      	bne.n	8005546 <PE_SVDM_CheckIdentity+0x18a>
 8005524:	2410      	movs	r4, #16
 8005526:	432c      	orrs	r4, r5
 8005528:	2520      	movs	r5, #32
 800552a:	5554      	strb	r4, [r2, r5]
 800552c:	1859      	adds	r1, r3, r1
 800552e:	780b      	ldrb	r3, [r1, #0]
 8005530:	784c      	ldrb	r4, [r1, #1]
 8005532:	0224      	lsls	r4, r4, #8
 8005534:	191b      	adds	r3, r3, r4
 8005536:	788c      	ldrb	r4, [r1, #2]
 8005538:	0424      	lsls	r4, r4, #16
 800553a:	191b      	adds	r3, r3, r4
 800553c:	78c9      	ldrb	r1, [r1, #3]
 800553e:	0609      	lsls	r1, r1, #24
 8005540:	1859      	adds	r1, r3, r1
 8005542:	61d1      	str	r1, [r2, #28]
 8005544:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 8005546:	2002      	movs	r0, #2
 8005548:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

0800554a <PE_SVDM_CheckSVIDs>:
 800554a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800554c:	4b34      	ldr	r3, [pc, #208]	@ (8005620 <.text_31>)
 800554e:	0080      	lsls	r0, r0, #2
 8005550:	5818      	ldr	r0, [r3, r0]
 8005552:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005554:	0440      	lsls	r0, r0, #17
 8005556:	0f40      	lsrs	r0, r0, #29
 8005558:	1e46      	subs	r6, r0, #1
 800555a:	b2f6      	uxtb	r6, r6
 800555c:	2000      	movs	r0, #0
 800555e:	2500      	movs	r5, #0
 8005560:	7610      	strb	r0, [r2, #24]
 8005562:	7650      	strb	r0, [r2, #25]
 8005564:	000b      	movs	r3, r1
 8005566:	0014      	movs	r4, r2
 8005568:	0031      	movs	r1, r6
 800556a:	5c1a      	ldrb	r2, [r3, r0]
 800556c:	1c5e      	adds	r6, r3, #1
 800556e:	5c36      	ldrb	r6, [r6, r0]
 8005570:	0236      	lsls	r6, r6, #8
 8005572:	1992      	adds	r2, r2, r6
 8005574:	7e26      	ldrb	r6, [r4, #24]
 8005576:	0076      	lsls	r6, r6, #1
 8005578:	53a2      	strh	r2, [r4, r6]
 800557a:	7e26      	ldrb	r6, [r4, #24]
 800557c:	2201      	movs	r2, #1
 800557e:	0077      	lsls	r7, r6, #1
 8005580:	5be7      	ldrh	r7, [r4, r7]
 8005582:	2f00      	cmp	r7, #0
 8005584:	d002      	beq.n	800558c <PE_SVDM_CheckSVIDs+0x42>
 8005586:	1c76      	adds	r6, r6, #1
 8005588:	7626      	strb	r6, [r4, #24]
 800558a:	e001      	b.n	8005590 <PE_SVDM_CheckSVIDs+0x46>
 800558c:	2501      	movs	r5, #1
 800558e:	7662      	strb	r2, [r4, #25]
 8005590:	1c80      	adds	r0, r0, #2
 8005592:	b2c0      	uxtb	r0, r0
 8005594:	5c1e      	ldrb	r6, [r3, r0]
 8005596:	1c5f      	adds	r7, r3, #1
 8005598:	5c3f      	ldrb	r7, [r7, r0]
 800559a:	023f      	lsls	r7, r7, #8
 800559c:	19f6      	adds	r6, r6, r7
 800559e:	7e27      	ldrb	r7, [r4, #24]
 80055a0:	007f      	lsls	r7, r7, #1
 80055a2:	53e6      	strh	r6, [r4, r7]
 80055a4:	7e26      	ldrb	r6, [r4, #24]
 80055a6:	0077      	lsls	r7, r6, #1
 80055a8:	5be7      	ldrh	r7, [r4, r7]
 80055aa:	2f00      	cmp	r7, #0
 80055ac:	d002      	beq.n	80055b4 <PE_SVDM_CheckSVIDs+0x6a>
 80055ae:	1c76      	adds	r6, r6, #1
 80055b0:	7626      	strb	r6, [r4, #24]
 80055b2:	e001      	b.n	80055b8 <PE_SVDM_CheckSVIDs+0x6e>
 80055b4:	2501      	movs	r5, #1
 80055b6:	7662      	strb	r2, [r4, #25]
 80055b8:	1c80      	adds	r0, r0, #2
 80055ba:	b2c0      	uxtb	r0, r0
 80055bc:	008a      	lsls	r2, r1, #2
 80055be:	4290      	cmp	r0, r2
 80055c0:	d201      	bcs.n	80055c6 <PE_SVDM_CheckSVIDs+0x7c>
 80055c2:	002a      	movs	r2, r5
 80055c4:	d0d1      	beq.n	800556a <PE_SVDM_CheckSVIDs+0x20>
 80055c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055c8 <.text_27>:
 80055c8:	ffff7fff 	.word	0xffff7fff

080055cc <PE_SVDM_CheckModes>:
 80055cc:	b530      	push	{r4, r5, lr}
 80055ce:	4c14      	ldr	r4, [pc, #80]	@ (8005620 <.text_31>)
 80055d0:	0080      	lsls	r0, r0, #2
 80055d2:	5820      	ldr	r0, [r4, r0]
 80055d4:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80055d6:	0440      	lsls	r0, r0, #17
 80055d8:	0f40      	lsrs	r0, r0, #29
 80055da:	1e40      	subs	r0, r0, #1
 80055dc:	b2c0      	uxtb	r0, r0
 80055de:	2400      	movs	r4, #0
 80055e0:	8399      	strh	r1, [r3, #28]
 80055e2:	601c      	str	r4, [r3, #0]
 80055e4:	5d11      	ldrb	r1, [r2, r4]
 80055e6:	1915      	adds	r5, r2, r4
 80055e8:	786d      	ldrb	r5, [r5, #1]
 80055ea:	022d      	lsls	r5, r5, #8
 80055ec:	1949      	adds	r1, r1, r5
 80055ee:	1915      	adds	r5, r2, r4
 80055f0:	78ad      	ldrb	r5, [r5, #2]
 80055f2:	042d      	lsls	r5, r5, #16
 80055f4:	1949      	adds	r1, r1, r5
 80055f6:	1915      	adds	r5, r2, r4
 80055f8:	78ed      	ldrb	r5, [r5, #3]
 80055fa:	062d      	lsls	r5, r5, #24
 80055fc:	1949      	adds	r1, r1, r5
 80055fe:	681d      	ldr	r5, [r3, #0]
 8005600:	00ad      	lsls	r5, r5, #2
 8005602:	195d      	adds	r5, r3, r5
 8005604:	6069      	str	r1, [r5, #4]
 8005606:	6819      	ldr	r1, [r3, #0]
 8005608:	1c49      	adds	r1, r1, #1
 800560a:	6019      	str	r1, [r3, #0]
 800560c:	1d24      	adds	r4, r4, #4
 800560e:	b2e4      	uxtb	r4, r4
 8005610:	0081      	lsls	r1, r0, #2
 8005612:	428c      	cmp	r4, r1
 8005614:	d3e6      	bcc.n	80055e4 <PE_SVDM_CheckModes+0x18>
 8005616:	bd30      	pop	{r4, r5, pc}

08005618 <.text_29>:
 8005618:	000004ac 	.word	0x000004ac

0800561c <.text_30>:
 800561c:	00000494 	.word	0x00000494

08005620 <.text_31>:
 8005620:	200001dc 	.word	0x200001dc

08005624 <USBPD_PRL_TimerCounter>:
 8005624:	4954      	ldr	r1, [pc, #336]	@ (8005778 <.text_15>)
 8005626:	0080      	lsls	r0, r0, #2
 8005628:	1808      	adds	r0, r1, r0
 800562a:	6801      	ldr	r1, [r0, #0]
 800562c:	790a      	ldrb	r2, [r1, #4]
 800562e:	2a00      	cmp	r2, #0
 8005630:	d002      	beq.n	8005638 <USBPD_PRL_TimerCounter+0x14>
 8005632:	790a      	ldrb	r2, [r1, #4]
 8005634:	1e52      	subs	r2, r2, #1
 8005636:	710a      	strb	r2, [r1, #4]
 8005638:	6800      	ldr	r0, [r0, #0]
 800563a:	7841      	ldrb	r1, [r0, #1]
 800563c:	2900      	cmp	r1, #0
 800563e:	d001      	beq.n	8005644 <USBPD_PRL_TimerCounter+0x20>
 8005640:	1e49      	subs	r1, r1, #1
 8005642:	7041      	strb	r1, [r0, #1]
 8005644:	4770      	bx	lr
	...

08005648 <USBPD_PRL_Init>:
 8005648:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 800564a:	b081      	sub	sp, #4
 800564c:	0014      	movs	r4, r2
 800564e:	001d      	movs	r5, r3
 8005650:	2616      	movs	r6, #22
 8005652:	209c      	movs	r0, #156	@ 0x9c
 8005654:	0040      	lsls	r0, r0, #1
 8005656:	f010 fc47 	bl	8015ee8 <malloc>
 800565a:	0007      	movs	r7, r0
 800565c:	d01e      	beq.n	800569c <USBPD_PRL_Init+0x54>
 800565e:	9e02      	ldr	r6, [sp, #8]
 8005660:	219c      	movs	r1, #156	@ 0x9c
 8005662:	0049      	lsls	r1, r1, #1
 8005664:	f010 fd4d 	bl	8016102 <__aeabi_memclr>
 8005668:	220f      	movs	r2, #15
 800566a:	2103      	movs	r1, #3
 800566c:	1db8      	adds	r0, r7, #6
 800566e:	f010 fd41 	bl	80160f4 <__aeabi_memset>
 8005672:	4841      	ldr	r0, [pc, #260]	@ (8005778 <.text_15>)
 8005674:	4669      	mov	r1, sp
 8005676:	7909      	ldrb	r1, [r1, #4]
 8005678:	0089      	lsls	r1, r1, #2
 800567a:	5047      	str	r7, [r0, r1]
 800567c:	62bc      	str	r4, [r7, #40]	@ 0x28
 800567e:	62fd      	str	r5, [r7, #44]	@ 0x2c
 8005680:	2001      	movs	r0, #1
 8005682:	9000      	str	r0, [sp, #0]
 8005684:	6870      	ldr	r0, [r6, #4]
 8005686:	0743      	lsls	r3, r0, #29
 8005688:	0fdb      	lsrs	r3, r3, #31
 800568a:	003a      	movs	r2, r7
 800568c:	3230      	adds	r2, #48	@ 0x30
 800568e:	bf00      	nop
 8005690:	a103      	add	r1, pc, #12	@ (adr r1, 80056a0 <USBPD_PRL_Init::PRL_PhyCallbacks>)
 8005692:	4668      	mov	r0, sp
 8005694:	7900      	ldrb	r0, [r0, #4]
 8005696:	f00a ffa1 	bl	80105dc <USBPD_PHY_Init>
 800569a:	0006      	movs	r6, r0
 800569c:	0030      	movs	r0, r6
 800569e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080056a0 <USBPD_PRL_Init::PRL_PhyCallbacks>:
 80056a0:	5cd9 0800 6031 0800 608b 0800 60a5 0800     .\..1`...`...`..
 80056b0:	60ad 0800 5799 0800                         .`...W..

080056b8 <USBPD_PRL_GetMemoryConsumption>:
 80056b8:	20ea      	movs	r0, #234	@ 0xea
 80056ba:	0080      	lsls	r0, r0, #2
 80056bc:	4770      	bx	lr

080056be <USBPD_PRL_SetHeader>:
 80056be:	b530      	push	{r4, r5, lr}
 80056c0:	4c2d      	ldr	r4, [pc, #180]	@ (8005778 <.text_15>)
 80056c2:	0080      	lsls	r0, r0, #2
 80056c4:	5820      	ldr	r0, [r4, r0]
 80056c6:	8a44      	ldrh	r4, [r0, #18]
 80056c8:	4d2c      	ldr	r5, [pc, #176]	@ (800577c <.text_16>)
 80056ca:	4025      	ands	r5, r4
 80056cc:	0209      	lsls	r1, r1, #8
 80056ce:	2480      	movs	r4, #128	@ 0x80
 80056d0:	0064      	lsls	r4, r4, #1
 80056d2:	4021      	ands	r1, r4
 80056d4:	4329      	orrs	r1, r5
 80056d6:	8241      	strh	r1, [r0, #18]
 80056d8:	4c29      	ldr	r4, [pc, #164]	@ (8005780 <.text_17>)
 80056da:	400c      	ands	r4, r1
 80056dc:	0151      	lsls	r1, r2, #5
 80056de:	2220      	movs	r2, #32
 80056e0:	4011      	ands	r1, r2
 80056e2:	4321      	orrs	r1, r4
 80056e4:	8241      	strh	r1, [r0, #18]
 80056e6:	4a27      	ldr	r2, [pc, #156]	@ (8005784 <.text_18>)
 80056e8:	400a      	ands	r2, r1
 80056ea:	0199      	lsls	r1, r3, #6
 80056ec:	23c0      	movs	r3, #192	@ 0xc0
 80056ee:	400b      	ands	r3, r1
 80056f0:	4313      	orrs	r3, r2
 80056f2:	8243      	strh	r3, [r0, #18]
 80056f4:	bd30      	pop	{r4, r5, pc}

080056f6 <USBPD_PRL_SetHeaderPowerRole>:
 80056f6:	4a20      	ldr	r2, [pc, #128]	@ (8005778 <.text_15>)
 80056f8:	0080      	lsls	r0, r0, #2
 80056fa:	5810      	ldr	r0, [r2, r0]
 80056fc:	8a42      	ldrh	r2, [r0, #18]
 80056fe:	4b1f      	ldr	r3, [pc, #124]	@ (800577c <.text_16>)
 8005700:	4013      	ands	r3, r2
 8005702:	0209      	lsls	r1, r1, #8
 8005704:	2280      	movs	r2, #128	@ 0x80
 8005706:	0052      	lsls	r2, r2, #1
 8005708:	e007      	b.n	800571a <.text_10>

0800570a <USBPD_PRL_SetHeaderDataRole>:
 800570a:	4a1b      	ldr	r2, [pc, #108]	@ (8005778 <.text_15>)
 800570c:	0080      	lsls	r0, r0, #2
 800570e:	5810      	ldr	r0, [r2, r0]
 8005710:	8a42      	ldrh	r2, [r0, #18]
 8005712:	4b1b      	ldr	r3, [pc, #108]	@ (8005780 <.text_17>)
 8005714:	4013      	ands	r3, r2
 8005716:	0149      	lsls	r1, r1, #5
 8005718:	2220      	movs	r2, #32

0800571a <.text_10>:
 800571a:	4011      	ands	r1, r2
 800571c:	4319      	orrs	r1, r3
 800571e:	8241      	strh	r1, [r0, #18]
 8005720:	4770      	bx	lr

08005722 <USBPD_PRL_SetHeaderSpecification>:
 8005722:	4a15      	ldr	r2, [pc, #84]	@ (8005778 <.text_15>)
 8005724:	0080      	lsls	r0, r0, #2
 8005726:	5810      	ldr	r0, [r2, r0]
 8005728:	8a42      	ldrh	r2, [r0, #18]
 800572a:	4b16      	ldr	r3, [pc, #88]	@ (8005784 <.text_18>)
 800572c:	4013      	ands	r3, r2
 800572e:	0189      	lsls	r1, r1, #6
 8005730:	22c0      	movs	r2, #192	@ 0xc0
 8005732:	400a      	ands	r2, r1
 8005734:	431a      	orrs	r2, r3
 8005736:	8242      	strh	r2, [r0, #18]
 8005738:	4770      	bx	lr

0800573a <USBPD_PRL_CBL_SetHeaderSpecification>:
 800573a:	4a0f      	ldr	r2, [pc, #60]	@ (8005778 <.text_15>)
 800573c:	0080      	lsls	r0, r0, #2
 800573e:	5810      	ldr	r0, [r2, r0]
 8005740:	018a      	lsls	r2, r1, #6
 8005742:	21c0      	movs	r1, #192	@ 0xc0
 8005744:	4011      	ands	r1, r2
 8005746:	4a0f      	ldr	r2, [pc, #60]	@ (8005784 <.text_18>)
 8005748:	8a83      	ldrh	r3, [r0, #20]
 800574a:	4013      	ands	r3, r2
 800574c:	430b      	orrs	r3, r1
 800574e:	8283      	strh	r3, [r0, #20]
 8005750:	8ac3      	ldrh	r3, [r0, #22]
 8005752:	401a      	ands	r2, r3
 8005754:	4311      	orrs	r1, r2
 8005756:	82c1      	strh	r1, [r0, #22]
 8005758:	4770      	bx	lr

0800575a <USBPD_PRL_SRCSetSinkNG>:
 800575a:	b580      	push	{r7, lr}
 800575c:	f00b f833 	bl	80107c6 <USBPD_PHY_SetResistor_SinkTxNG>
 8005760:	bd01      	pop	{r0, pc}

08005762 <USBPD_PRL_SRCReleaseSinkNG>:
 8005762:	b510      	push	{r4, lr}
 8005764:	0004      	movs	r4, r0
 8005766:	f00b f83d 	bl	80107e4 <USBPD_PHY_SetResistor_SinkTxOK>
 800576a:	2000      	movs	r0, #0
 800576c:	4902      	ldr	r1, [pc, #8]	@ (8005778 <.text_15>)
 800576e:	00a2      	lsls	r2, r4, #2
 8005770:	5889      	ldr	r1, [r1, r2]
 8005772:	7148      	strb	r0, [r1, #5]
 8005774:	bd10      	pop	{r4, pc}
	...

08005778 <.text_15>:
 8005778:	200001e8 	.word	0x200001e8

0800577c <.text_16>:
 800577c:	0000feff 	.word	0x0000feff

08005780 <.text_17>:
 8005780:	0000ffdf 	.word	0x0000ffdf

08005784 <.text_18>:
 8005784:	0000ff3f 	.word	0x0000ff3f

08005788 <USBPD_PRL_IsResistor_SinkTxOK>:
 8005788:	b580      	push	{r7, lr}
 800578a:	f00b f851 	bl	8010830 <USBPD_PHY_IsResistor_SinkTxOk>
 800578e:	bd02      	pop	{r1, pc}

08005790 <USBPD_PRL_FastRoleSwapSignalling>:
 8005790:	b580      	push	{r7, lr}
 8005792:	f00b f85d 	bl	8010850 <USBPD_PHY_FastRoleSwapSignalling>
 8005796:	bd01      	pop	{r0, pc}

08005798 <PRL_FastRoleSwapReception>:
 8005798:	b580      	push	{r7, lr}
 800579a:	f7fb fa4d 	bl	8000c38 <PE_PRL_FastRoleSwapReception>
 800579e:	bd01      	pop	{r0, pc}

080057a0 <USBPD_PRL_SOPCapability>:
 80057a0:	b580      	push	{r7, lr}
 80057a2:	f00b f82f 	bl	8010804 <USBPD_PHY_SOPSupported>
 80057a6:	bd01      	pop	{r0, pc}

080057a8 <USBPD_PRL_SendMessage>:
 80057a8:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 80057aa:	b087      	sub	sp, #28
 80057ac:	2503      	movs	r5, #3
 80057ae:	4668      	mov	r0, sp
 80057b0:	7f00      	ldrb	r0, [r0, #28]
 80057b2:	9005      	str	r0, [sp, #20]
 80057b4:	48ca      	ldr	r0, [pc, #808]	@ (8005ae0 <USBPD_PRL_SendMessage+0x338>)
 80057b6:	9a05      	ldr	r2, [sp, #20]
 80057b8:	0092      	lsls	r2, r2, #2
 80057ba:	1880      	adds	r0, r0, r2
 80057bc:	9000      	str	r0, [sp, #0]
 80057be:	6800      	ldr	r0, [r0, #0]
 80057c0:	0004      	movs	r4, r0
 80057c2:	7962      	ldrb	r2, [r4, #5]
 80057c4:	2a00      	cmp	r2, #0
 80057c6:	d004      	beq.n	80057d2 <USBPD_PRL_SendMessage+0x2a>
 80057c8:	7a62      	ldrb	r2, [r4, #9]
 80057ca:	2a00      	cmp	r2, #0
 80057cc:	d101      	bne.n	80057d2 <USBPD_PRL_SendMessage+0x2a>
 80057ce:	220f      	movs	r2, #15
 80057d0:	7142      	strb	r2, [r0, #5]
 80057d2:	466a      	mov	r2, sp
 80057d4:	7111      	strb	r1, [r2, #4]
 80057d6:	4669      	mov	r1, sp
 80057d8:	7909      	ldrb	r1, [r1, #4]
 80057da:	9104      	str	r1, [sp, #16]
 80057dc:	1861      	adds	r1, r4, r1
 80057de:	9a05      	ldr	r2, [sp, #20]
 80057e0:	0052      	lsls	r2, r2, #1
 80057e2:	1c52      	adds	r2, r2, #1
 80057e4:	466e      	mov	r6, sp
 80057e6:	7172      	strb	r2, [r6, #5]
 80057e8:	9a04      	ldr	r2, [sp, #16]
 80057ea:	0052      	lsls	r2, r2, #1
 80057ec:	9203      	str	r2, [sp, #12]
 80057ee:	2600      	movs	r6, #0
 80057f0:	9302      	str	r3, [sp, #8]
 80057f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80057f4:	7963      	ldrb	r3, [r4, #5]
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d900      	bls.n	80057fc <USBPD_PRL_SendMessage+0x54>
 80057fa:	e1f6      	b.n	8005bea <USBPD_PRL_SendMessage+0x442>
 80057fc:	a701      	add	r7, pc, #4	@ (adr r7, 8005804 <USBPD_PRL_SendMessage+0x5c>)
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	5aff      	ldrh	r7, [r7, r3]
 8005802:	44bf      	add	pc, r7
 8005804:	00480020 	.word	0x00480020
 8005808:	03e4005e 	.word	0x03e4005e
 800580c:	00a8006a 	.word	0x00a8006a
 8005810:	015a0086 	.word	0x015a0086
 8005814:	03e403e4 	.word	0x03e403e4
 8005818:	030802de 	.word	0x030802de
 800581c:	03560334 	.word	0x03560334
 8005820:	03de03e4 	.word	0x03de03e4
 8005824:	03a6      	.short	0x03a6
 8005826:	f3ef 8710 	mrs	r7, PRIMASK
 800582a:	b672      	cpsid	i
 800582c:	4668      	mov	r0, sp
 800582e:	7f00      	ldrb	r0, [r0, #28]
 8005830:	f7fb f8b4 	bl	800099c <PE_PRL_Control_RxEvent>
 8005834:	2800      	cmp	r0, #0
 8005836:	d105      	bne.n	8005844 <USBPD_PRL_SendMessage+0x9c>
 8005838:	7aa0      	ldrb	r0, [r4, #10]
 800583a:	2800      	cmp	r0, #0
 800583c:	d102      	bne.n	8005844 <USBPD_PRL_SendMessage+0x9c>
 800583e:	20ff      	movs	r0, #255	@ 0xff
 8005840:	7260      	strb	r0, [r4, #9]
 8005842:	e000      	b.n	8005846 <USBPD_PRL_SendMessage+0x9e>
 8005844:	7266      	strb	r6, [r4, #9]
 8005846:	f387 8810 	msr	PRIMASK, r7
 800584a:	2006      	movs	r0, #6
 800584c:	e1a0      	b.n	8005b90 <USBPD_PRL_SendMessage+0x3e8>
 800584e:	4668      	mov	r0, sp
 8005850:	7f00      	ldrb	r0, [r0, #28]
 8005852:	f00a ffb8 	bl	80107c6 <USBPD_PHY_SetResistor_SinkTxNG>
 8005856:	2002      	movs	r0, #2
 8005858:	9900      	ldr	r1, [sp, #0]
 800585a:	6809      	ldr	r1, [r1, #0]
 800585c:	7148      	strb	r0, [r1, #5]
 800585e:	2013      	movs	r0, #19
 8005860:	7060      	strb	r0, [r4, #1]
 8005862:	e1c4      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005864:	2a01      	cmp	r2, #1
 8005866:	d10f      	bne.n	8005888 <USBPD_PRL_SendMessage+0xe0>
 8005868:	7861      	ldrb	r1, [r4, #1]
 800586a:	2900      	cmp	r1, #0
 800586c:	d10a      	bne.n	8005884 <USBPD_PRL_SendMessage+0xdc>
 800586e:	e01c      	b.n	80058aa <USBPD_PRL_SendMessage+0x102>
 8005870:	2a02      	cmp	r2, #2
 8005872:	d109      	bne.n	8005888 <USBPD_PRL_SendMessage+0xe0>
 8005874:	4668      	mov	r0, sp
 8005876:	7f00      	ldrb	r0, [r0, #28]
 8005878:	f00a ffda 	bl	8010830 <USBPD_PHY_IsResistor_SinkTxOk>
 800587c:	2801      	cmp	r0, #1
 800587e:	d101      	bne.n	8005884 <USBPD_PRL_SendMessage+0xdc>
 8005880:	2005      	movs	r0, #5
 8005882:	e185      	b.n	8005b90 <USBPD_PRL_SendMessage+0x3e8>
 8005884:	2509      	movs	r5, #9
 8005886:	e1b2      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005888:	2106      	movs	r1, #6
 800588a:	e154      	b.n	8005b36 <USBPD_PRL_SendMessage+0x38e>
 800588c:	9903      	ldr	r1, [sp, #12]
 800588e:	1861      	adds	r1, r4, r1
 8005890:	8a49      	ldrh	r1, [r1, #18]
 8005892:	0609      	lsls	r1, r1, #24
 8005894:	0f89      	lsrs	r1, r1, #30
 8005896:	2902      	cmp	r1, #2
 8005898:	d107      	bne.n	80058aa <USBPD_PRL_SendMessage+0x102>
 800589a:	2a01      	cmp	r2, #1
 800589c:	d101      	bne.n	80058a2 <USBPD_PRL_SendMessage+0xfa>
 800589e:	7142      	strb	r2, [r0, #5]
 80058a0:	e1a5      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 80058a2:	2a02      	cmp	r2, #2
 80058a4:	d101      	bne.n	80058aa <USBPD_PRL_SendMessage+0x102>
 80058a6:	2104      	movs	r1, #4
 80058a8:	e145      	b.n	8005b36 <USBPD_PRL_SendMessage+0x38e>
 80058aa:	2105      	movs	r1, #5
 80058ac:	e143      	b.n	8005b36 <USBPD_PRL_SendMessage+0x38e>
 80058ae:	9803      	ldr	r0, [sp, #12]
 80058b0:	1820      	adds	r0, r4, r0
 80058b2:	8a43      	ldrh	r3, [r0, #18]
 80058b4:	4acf      	ldr	r2, [pc, #828]	@ (8005bf4 <.text_24>)
 80058b6:	401a      	ands	r2, r3
 80058b8:	ab08      	add	r3, sp, #32
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	06db      	lsls	r3, r3, #27
 80058be:	0edb      	lsrs	r3, r3, #27
 80058c0:	4313      	orrs	r3, r2
 80058c2:	8243      	strh	r3, [r0, #18]
 80058c4:	045a      	lsls	r2, r3, #17
 80058c6:	0c52      	lsrs	r2, r2, #17
 80058c8:	ab08      	add	r3, sp, #32
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	09db      	lsrs	r3, r3, #7
 80058ce:	03db      	lsls	r3, r3, #15
 80058d0:	4313      	orrs	r3, r2
 80058d2:	8243      	strh	r3, [r0, #18]
 80058d4:	70a6      	strb	r6, [r4, #2]
 80058d6:	8a43      	ldrh	r3, [r0, #18]
 80058d8:	0bda      	lsrs	r2, r3, #15
 80058da:	d023      	beq.n	8005924 <USBPD_PRL_SendMessage+0x17c>
 80058dc:	9a02      	ldr	r2, [sp, #8]
 80058de:	7892      	ldrb	r2, [r2, #2]
 80058e0:	9b02      	ldr	r3, [sp, #8]
 80058e2:	78db      	ldrb	r3, [r3, #3]
 80058e4:	021b      	lsls	r3, r3, #8
 80058e6:	18d2      	adds	r2, r2, r3
 80058e8:	83a2      	strh	r2, [r4, #28]
 80058ea:	8ba2      	ldrh	r2, [r4, #28]
 80058ec:	0a93      	lsrs	r3, r2, #10
 80058ee:	07db      	lsls	r3, r3, #31
 80058f0:	d40f      	bmi.n	8005912 <USBPD_PRL_SendMessage+0x16a>
 80058f2:	0ad2      	lsrs	r2, r2, #11
 80058f4:	0712      	lsls	r2, r2, #28
 80058f6:	d122      	bne.n	800593e <USBPD_PRL_SendMessage+0x196>
 80058f8:	466a      	mov	r2, sp
 80058fa:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 80058fc:	1f12      	subs	r2, r2, #4
 80058fe:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005900:	05d2      	lsls	r2, r2, #23
 8005902:	0dd2      	lsrs	r2, r2, #23
 8005904:	8ba3      	ldrh	r3, [r4, #28]
 8005906:	27fe      	movs	r7, #254	@ 0xfe
 8005908:	023f      	lsls	r7, r7, #8
 800590a:	401f      	ands	r7, r3
 800590c:	433a      	orrs	r2, r7
 800590e:	83a2      	strh	r2, [r4, #28]
 8005910:	e015      	b.n	800593e <USBPD_PRL_SendMessage+0x196>
 8005912:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005914:	8a42      	ldrh	r2, [r0, #18]
 8005916:	4bb8      	ldr	r3, [pc, #736]	@ (8005bf8 <.text_25>)
 8005918:	4013      	ands	r3, r2
 800591a:	2280      	movs	r2, #128	@ 0x80
 800591c:	0152      	lsls	r2, r2, #5
 800591e:	431a      	orrs	r2, r3
 8005920:	8242      	strh	r2, [r0, #18]
 8005922:	e00c      	b.n	800593e <USBPD_PRL_SendMessage+0x196>
 8005924:	4ab4      	ldr	r2, [pc, #720]	@ (8005bf8 <.text_25>)
 8005926:	401a      	ands	r2, r3
 8005928:	466b      	mov	r3, sp
 800592a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800592c:	1e9b      	subs	r3, r3, #2
 800592e:	089b      	lsrs	r3, r3, #2
 8005930:	031b      	lsls	r3, r3, #12
 8005932:	27e0      	movs	r7, #224	@ 0xe0
 8005934:	01ff      	lsls	r7, r7, #7
 8005936:	401f      	ands	r7, r3
 8005938:	4317      	orrs	r7, r2
 800593a:	8247      	strh	r7, [r0, #18]
 800593c:	8466      	strh	r6, [r4, #34]	@ 0x22
 800593e:	aa08      	add	r2, sp, #32
 8005940:	7812      	ldrb	r2, [r2, #0]
 8005942:	2a0d      	cmp	r2, #13
 8005944:	d10a      	bne.n	800595c <USBPD_PRL_SendMessage+0x1b4>
 8005946:	8a40      	ldrh	r0, [r0, #18]
 8005948:	22f0      	movs	r2, #240	@ 0xf0
 800594a:	0212      	lsls	r2, r2, #8
 800594c:	4002      	ands	r2, r0
 800594e:	d105      	bne.n	800595c <USBPD_PRL_SendMessage+0x1b4>
 8005950:	72ce      	strb	r6, [r1, #11]
 8005952:	220f      	movs	r2, #15
 8005954:	2103      	movs	r1, #3
 8005956:	1da0      	adds	r0, r4, #6
 8005958:	f010 fbcc 	bl	80160f4 <__aeabi_memset>
 800595c:	2007      	movs	r0, #7
 800595e:	e117      	b.n	8005b90 <USBPD_PRL_SendMessage+0x3e8>
 8005960:	4669      	mov	r1, sp
 8005962:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005964:	9903      	ldr	r1, [sp, #12]
 8005966:	1841      	adds	r1, r0, r1
 8005968:	4a5d      	ldr	r2, [pc, #372]	@ (8005ae0 <USBPD_PRL_SendMessage+0x338>)
 800596a:	466b      	mov	r3, sp
 800596c:	7f1b      	ldrb	r3, [r3, #28]
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	58d2      	ldr	r2, [r2, r3]
 8005972:	466b      	mov	r3, sp
 8005974:	791b      	ldrb	r3, [r3, #4]
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	18d2      	adds	r2, r2, r3
 800597a:	8a52      	ldrh	r2, [r2, #18]
 800597c:	0bd3      	lsrs	r3, r2, #15
 800597e:	d074      	beq.n	8005a6a <USBPD_PRL_SendMessage+0x2c2>
 8005980:	8b83      	ldrh	r3, [r0, #28]
 8005982:	0a9b      	lsrs	r3, r3, #10
 8005984:	07db      	lsls	r3, r3, #31
 8005986:	d465      	bmi.n	8005a54 <USBPD_PRL_SendMessage+0x2ac>
 8005988:	4b55      	ldr	r3, [pc, #340]	@ (8005ae0 <USBPD_PRL_SendMessage+0x338>)
 800598a:	466f      	mov	r7, sp
 800598c:	7f3f      	ldrb	r7, [r7, #28]
 800598e:	00bf      	lsls	r7, r7, #2
 8005990:	59db      	ldr	r3, [r3, r7]
 8005992:	8b9b      	ldrh	r3, [r3, #28]
 8005994:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 8005996:	2f1b      	cmp	r7, #27
 8005998:	d30a      	bcc.n	80059b0 <USBPD_PRL_SendMessage+0x208>
 800599a:	0bdf      	lsrs	r7, r3, #15
 800599c:	d008      	beq.n	80059b0 <USBPD_PRL_SendMessage+0x208>
 800599e:	23e0      	movs	r3, #224	@ 0xe0
 80059a0:	01db      	lsls	r3, r3, #7
 80059a2:	4313      	orrs	r3, r2
 80059a4:	824b      	strh	r3, [r1, #18]
 80059a6:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 80059a8:	391a      	subs	r1, #26
 80059aa:	8441      	strh	r1, [r0, #34]	@ 0x22
 80059ac:	241e      	movs	r4, #30
 80059ae:	e051      	b.n	8005a54 <USBPD_PRL_SendMessage+0x2ac>
 80059b0:	0ada      	lsrs	r2, r3, #11
 80059b2:	0712      	lsls	r2, r2, #28
 80059b4:	d107      	bne.n	80059c6 <USBPD_PRL_SendMessage+0x21e>
 80059b6:	22fe      	movs	r2, #254	@ 0xfe
 80059b8:	0212      	lsls	r2, r2, #8
 80059ba:	401a      	ands	r2, r3
 80059bc:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80059be:	05db      	lsls	r3, r3, #23
 80059c0:	0ddb      	lsrs	r3, r3, #23
 80059c2:	4313      	orrs	r3, r2
 80059c4:	8383      	strh	r3, [r0, #28]
 80059c6:	8a4b      	ldrh	r3, [r1, #18]
 80059c8:	4a8b      	ldr	r2, [pc, #556]	@ (8005bf8 <.text_25>)
 80059ca:	401a      	ands	r2, r3
 80059cc:	824a      	strh	r2, [r1, #18]
 80059ce:	8b83      	ldrh	r3, [r0, #28]
 80059d0:	0bdb      	lsrs	r3, r3, #15
 80059d2:	d03c      	beq.n	8005a4e <USBPD_PRL_SendMessage+0x2a6>
 80059d4:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80059d6:	1c9b      	adds	r3, r3, #2
 80059d8:	089b      	lsrs	r3, r3, #2
 80059da:	031b      	lsls	r3, r3, #12
 80059dc:	24e0      	movs	r4, #224	@ 0xe0
 80059de:	01e4      	lsls	r4, r4, #7
 80059e0:	401c      	ands	r4, r3
 80059e2:	4314      	orrs	r4, r2
 80059e4:	824c      	strh	r4, [r1, #18]
 80059e6:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 80059e8:	1c80      	adds	r0, r0, #2
 80059ea:	0781      	lsls	r1, r0, #30
 80059ec:	0f89      	lsrs	r1, r1, #30
 80059ee:	d025      	beq.n	8005a3c <USBPD_PRL_SendMessage+0x294>
 80059f0:	2200      	movs	r2, #0
 80059f2:	483b      	ldr	r0, [pc, #236]	@ (8005ae0 <USBPD_PRL_SendMessage+0x338>)
 80059f4:	9b05      	ldr	r3, [sp, #20]
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	18c0      	adds	r0, r0, r3
 80059fa:	9000      	str	r0, [sp, #0]
 80059fc:	9802      	ldr	r0, [sp, #8]
 80059fe:	9102      	str	r1, [sp, #8]
 8005a00:	e004      	b.n	8005a0c <USBPD_PRL_SendMessage+0x264>
 8005a02:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005a04:	1859      	adds	r1, r3, r1
 8005a06:	1841      	adds	r1, r0, r1
 8005a08:	710e      	strb	r6, [r1, #4]
 8005a0a:	1c52      	adds	r2, r2, #1
 8005a0c:	9900      	ldr	r1, [sp, #0]
 8005a0e:	680b      	ldr	r3, [r1, #0]
 8005a10:	b2d1      	uxtb	r1, r2
 8005a12:	2404      	movs	r4, #4
 8005a14:	9f02      	ldr	r7, [sp, #8]
 8005a16:	1be4      	subs	r4, r4, r7
 8005a18:	42a1      	cmp	r1, r4
 8005a1a:	d3f2      	bcc.n	8005a02 <USBPD_PRL_SendMessage+0x25a>
 8005a1c:	9002      	str	r0, [sp, #8]
 8005a1e:	0018      	movs	r0, r3
 8005a20:	3012      	adds	r0, #18
 8005a22:	9903      	ldr	r1, [sp, #12]
 8005a24:	1840      	adds	r0, r0, r1
 8005a26:	8801      	ldrh	r1, [r0, #0]
 8005a28:	4a73      	ldr	r2, [pc, #460]	@ (8005bf8 <.text_25>)
 8005a2a:	400a      	ands	r2, r1
 8005a2c:	0b09      	lsrs	r1, r1, #12
 8005a2e:	1c49      	adds	r1, r1, #1
 8005a30:	0309      	lsls	r1, r1, #12
 8005a32:	23e0      	movs	r3, #224	@ 0xe0
 8005a34:	01db      	lsls	r3, r3, #7
 8005a36:	400b      	ands	r3, r1
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	8003      	strh	r3, [r0, #0]
 8005a3c:	9800      	ldr	r0, [sp, #0]
 8005a3e:	6800      	ldr	r0, [r0, #0]
 8005a40:	3012      	adds	r0, #18
 8005a42:	9903      	ldr	r1, [sp, #12]
 8005a44:	5a40      	ldrh	r0, [r0, r1]
 8005a46:	0440      	lsls	r0, r0, #17
 8005a48:	0f40      	lsrs	r0, r0, #29
 8005a4a:	0084      	lsls	r4, r0, #2
 8005a4c:	1ca4      	adds	r4, r4, #2
 8005a4e:	9800      	ldr	r0, [sp, #0]
 8005a50:	6800      	ldr	r0, [r0, #0]
 8005a52:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005a54:	9800      	ldr	r0, [sp, #0]
 8005a56:	6800      	ldr	r0, [r0, #0]
 8005a58:	8b80      	ldrh	r0, [r0, #28]
 8005a5a:	9902      	ldr	r1, [sp, #8]
 8005a5c:	7088      	strb	r0, [r1, #2]
 8005a5e:	9800      	ldr	r0, [sp, #0]
 8005a60:	6800      	ldr	r0, [r0, #0]
 8005a62:	8b80      	ldrh	r0, [r0, #28]
 8005a64:	0a00      	lsrs	r0, r0, #8
 8005a66:	9902      	ldr	r1, [sp, #8]
 8005a68:	70c8      	strb	r0, [r1, #3]
 8005a6a:	9800      	ldr	r0, [sp, #0]
 8005a6c:	6802      	ldr	r2, [r0, #0]
 8005a6e:	0010      	movs	r0, r2
 8005a70:	3012      	adds	r0, #18
 8005a72:	9903      	ldr	r1, [sp, #12]
 8005a74:	1840      	adds	r0, r0, r1
 8005a76:	8803      	ldrh	r3, [r0, #0]
 8005a78:	498c      	ldr	r1, [pc, #560]	@ (8005cac <.text_30>)
 8005a7a:	4019      	ands	r1, r3
 8005a7c:	320b      	adds	r2, #11
 8005a7e:	9b04      	ldr	r3, [sp, #16]
 8005a80:	5cd2      	ldrb	r2, [r2, r3]
 8005a82:	0253      	lsls	r3, r2, #9
 8005a84:	22e0      	movs	r2, #224	@ 0xe0
 8005a86:	0112      	lsls	r2, r2, #4
 8005a88:	401a      	ands	r2, r3
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	8002      	strh	r2, [r0, #0]
 8005a8e:	9802      	ldr	r0, [sp, #8]
 8005a90:	7002      	strb	r2, [r0, #0]
 8005a92:	9800      	ldr	r0, [sp, #0]
 8005a94:	6800      	ldr	r0, [r0, #0]
 8005a96:	3012      	adds	r0, #18
 8005a98:	9903      	ldr	r1, [sp, #12]
 8005a9a:	5a40      	ldrh	r0, [r0, r1]
 8005a9c:	0a00      	lsrs	r0, r0, #8
 8005a9e:	9902      	ldr	r1, [sp, #8]
 8005aa0:	7048      	strb	r0, [r1, #1]
 8005aa2:	9800      	ldr	r0, [sp, #0]
 8005aa4:	6800      	ldr	r0, [r0, #0]
 8005aa6:	81c4      	strh	r4, [r0, #14]
 8005aa8:	210a      	movs	r1, #10
 8005aaa:	7141      	strb	r1, [r0, #5]
 8005aac:	2102      	movs	r1, #2
 8005aae:	7401      	strb	r1, [r0, #16]
 8005ab0:	b2a0      	uxth	r0, r4
 8005ab2:	9000      	str	r0, [sp, #0]
 8005ab4:	9b02      	ldr	r3, [sp, #8]
 8005ab6:	4668      	mov	r0, sp
 8005ab8:	7902      	ldrb	r2, [r0, #4]
 8005aba:	7f01      	ldrb	r1, [r0, #28]
 8005abc:	2002      	movs	r0, #2
 8005abe:	4e7c      	ldr	r6, [pc, #496]	@ (8005cb0 <.text_31>)
 8005ac0:	6836      	ldr	r6, [r6, #0]
 8005ac2:	47b0      	blx	r6
 8005ac4:	497b      	ldr	r1, [pc, #492]	@ (8005cb4 <.text_32>)
 8005ac6:	4668      	mov	r0, sp
 8005ac8:	7940      	ldrb	r0, [r0, #5]
 8005aca:	f00c fa29 	bl	8011f20 <USBPD_TIM_Start>
 8005ace:	b2a3      	uxth	r3, r4
 8005ad0:	9a02      	ldr	r2, [sp, #8]
 8005ad2:	4668      	mov	r0, sp
 8005ad4:	7901      	ldrb	r1, [r0, #4]
 8005ad6:	7f00      	ldrb	r0, [r0, #28]
 8005ad8:	f00a fe2f 	bl	801073a <USBPD_PHY_SendMessage>
 8005adc:	e087      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005ade:	bf00      	nop
 8005ae0:	200001e8 	.word	0x200001e8
 8005ae4:	f3ef 8410 	mrs	r4, PRIMASK
 8005ae8:	b672      	cpsid	i
 8005aea:	9800      	ldr	r0, [sp, #0]
 8005aec:	6800      	ldr	r0, [r0, #0]
 8005aee:	7940      	ldrb	r0, [r0, #5]
 8005af0:	280a      	cmp	r0, #10
 8005af2:	d109      	bne.n	8005b08 <USBPD_PRL_SendMessage+0x360>
 8005af4:	4668      	mov	r0, sp
 8005af6:	7940      	ldrb	r0, [r0, #5]
 8005af8:	f00c fa80 	bl	8011ffc <USBPD_TIM_IsExpired>
 8005afc:	2801      	cmp	r0, #1
 8005afe:	d103      	bne.n	8005b08 <USBPD_PRL_SendMessage+0x360>
 8005b00:	200d      	movs	r0, #13
 8005b02:	9900      	ldr	r1, [sp, #0]
 8005b04:	6809      	ldr	r1, [r1, #0]
 8005b06:	7148      	strb	r0, [r1, #5]
 8005b08:	f384 8810 	msr	PRIMASK, r4
 8005b0c:	e06f      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005b0e:	7aca      	ldrb	r2, [r1, #11]
 8005b10:	8b67      	ldrh	r7, [r4, #26]
 8005b12:	053f      	lsls	r7, r7, #20
 8005b14:	0f7f      	lsrs	r7, r7, #29
 8005b16:	42ba      	cmp	r2, r7
 8005b18:	d10c      	bne.n	8005b34 <USBPD_PRL_SendMessage+0x38c>
 8005b1a:	7ea3      	ldrb	r3, [r4, #26]
 8005b1c:	06db      	lsls	r3, r3, #27
 8005b1e:	0edb      	lsrs	r3, r3, #27
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d107      	bne.n	8005b34 <USBPD_PRL_SendMessage+0x38c>
 8005b24:	1c52      	adds	r2, r2, #1
 8005b26:	0750      	lsls	r0, r2, #29
 8005b28:	0f40      	lsrs	r0, r0, #29
 8005b2a:	72c8      	strb	r0, [r1, #11]
 8005b2c:	9800      	ldr	r0, [sp, #0]
 8005b2e:	6800      	ldr	r0, [r0, #0]
 8005b30:	7146      	strb	r6, [r0, #5]
 8005b32:	e011      	b.n	8005b58 <USBPD_PRL_SendMessage+0x3b0>
 8005b34:	210d      	movs	r1, #13
 8005b36:	7141      	strb	r1, [r0, #5]
 8005b38:	e059      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005b3a:	7ac8      	ldrb	r0, [r1, #11]
 8005b3c:	1c40      	adds	r0, r0, #1
 8005b3e:	0740      	lsls	r0, r0, #29
 8005b40:	0f40      	lsrs	r0, r0, #29
 8005b42:	72c8      	strb	r0, [r1, #11]
 8005b44:	9800      	ldr	r0, [sp, #0]
 8005b46:	6800      	ldr	r0, [r0, #0]
 8005b48:	7146      	strb	r6, [r0, #5]
 8005b4a:	8ba1      	ldrh	r1, [r4, #28]
 8005b4c:	485a      	ldr	r0, [pc, #360]	@ (8005cb8 <.text_33>)
 8005b4e:	4008      	ands	r0, r1
 8005b50:	83a0      	strh	r0, [r4, #28]
 8005b52:	495a      	ldr	r1, [pc, #360]	@ (8005cbc <.text_34>)
 8005b54:	4001      	ands	r1, r0
 8005b56:	83a1      	strh	r1, [r4, #28]
 8005b58:	2505      	movs	r5, #5
 8005b5a:	e048      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005b5c:	78a0      	ldrb	r0, [r4, #2]
 8005b5e:	1c40      	adds	r0, r0, #1
 8005b60:	70a0      	strb	r0, [r4, #2]
 8005b62:	9a03      	ldr	r2, [sp, #12]
 8005b64:	18a2      	adds	r2, r4, r2
 8005b66:	8a52      	ldrh	r2, [r2, #18]
 8005b68:	0613      	lsls	r3, r2, #24
 8005b6a:	0f9b      	lsrs	r3, r3, #30
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <USBPD_PRL_SendMessage+0x3cc>
 8005b70:	2303      	movs	r3, #3
 8005b72:	e000      	b.n	8005b76 <USBPD_PRL_SendMessage+0x3ce>
 8005b74:	2302      	movs	r3, #2
 8005b76:	0bd2      	lsrs	r2, r2, #15
 8005b78:	d006      	beq.n	8005b88 <USBPD_PRL_SendMessage+0x3e0>
 8005b7a:	8ba2      	ldrh	r2, [r4, #28]
 8005b7c:	0bd4      	lsrs	r4, r2, #15
 8005b7e:	d103      	bne.n	8005b88 <USBPD_PRL_SendMessage+0x3e0>
 8005b80:	05d2      	lsls	r2, r2, #23
 8005b82:	0dd2      	lsrs	r2, r2, #23
 8005b84:	2a1b      	cmp	r2, #27
 8005b86:	d207      	bcs.n	8005b98 <USBPD_PRL_SendMessage+0x3f0>
 8005b88:	b2c0      	uxtb	r0, r0
 8005b8a:	4283      	cmp	r3, r0
 8005b8c:	d304      	bcc.n	8005b98 <USBPD_PRL_SendMessage+0x3f0>
 8005b8e:	2010      	movs	r0, #16
 8005b90:	9900      	ldr	r1, [sp, #0]
 8005b92:	6809      	ldr	r1, [r1, #0]
 8005b94:	7148      	strb	r0, [r1, #5]
 8005b96:	e02a      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005b98:	9800      	ldr	r0, [sp, #0]
 8005b9a:	6800      	ldr	r0, [r0, #0]
 8005b9c:	7146      	strb	r6, [r0, #5]
 8005b9e:	2507      	movs	r5, #7
 8005ba0:	7ac8      	ldrb	r0, [r1, #11]
 8005ba2:	1c40      	adds	r0, r0, #1
 8005ba4:	2207      	movs	r2, #7
 8005ba6:	4002      	ands	r2, r0
 8005ba8:	72ca      	strb	r2, [r1, #11]
 8005baa:	e020      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005bac:	210a      	movs	r1, #10
 8005bae:	7141      	strb	r1, [r0, #5]
 8005bb0:	2002      	movs	r0, #2
 8005bb2:	7420      	strb	r0, [r4, #16]
 8005bb4:	493f      	ldr	r1, [pc, #252]	@ (8005cb4 <.text_32>)
 8005bb6:	4668      	mov	r0, sp
 8005bb8:	7940      	ldrb	r0, [r0, #5]
 8005bba:	f00c f9b1 	bl	8011f20 <USBPD_TIM_Start>
 8005bbe:	89e3      	ldrh	r3, [r4, #14]
 8005bc0:	9a02      	ldr	r2, [sp, #8]
 8005bc2:	4668      	mov	r0, sp
 8005bc4:	7901      	ldrb	r1, [r0, #4]
 8005bc6:	7f00      	ldrb	r0, [r0, #28]
 8005bc8:	f00a fdb7 	bl	801073a <USBPD_PHY_SendMessage>
 8005bcc:	4668      	mov	r0, sp
 8005bce:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005bd0:	9000      	str	r0, [sp, #0]
 8005bd2:	9b02      	ldr	r3, [sp, #8]
 8005bd4:	4668      	mov	r0, sp
 8005bd6:	7902      	ldrb	r2, [r0, #4]
 8005bd8:	7f01      	ldrb	r1, [r0, #28]
 8005bda:	2002      	movs	r0, #2
 8005bdc:	4c34      	ldr	r4, [pc, #208]	@ (8005cb0 <.text_31>)
 8005bde:	6824      	ldr	r4, [r4, #0]
 8005be0:	47a0      	blx	r4
 8005be2:	e004      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005be4:	7146      	strb	r6, [r0, #5]
 8005be6:	2506      	movs	r5, #6
 8005be8:	e001      	b.n	8005bee <USBPD_PRL_SendMessage+0x446>
 8005bea:	7146      	strb	r6, [r0, #5]
 8005bec:	2510      	movs	r5, #16
 8005bee:	0028      	movs	r0, r5
 8005bf0:	b009      	add	sp, #36	@ 0x24
 8005bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bf4 <.text_24>:
 8005bf4:	0000ffe0 	.word	0x0000ffe0

08005bf8 <.text_25>:
 8005bf8:	00008fff 	.word	0x00008fff

08005bfc <USBPD_PRL_ResetRequestProcess>:
 8005bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfe:	0005      	movs	r5, r0
 8005c00:	000e      	movs	r6, r1
 8005c02:	482f      	ldr	r0, [pc, #188]	@ (8005cc0 <.text_35>)
 8005c04:	00a9      	lsls	r1, r5, #2
 8005c06:	1840      	adds	r0, r0, r1
 8005c08:	9000      	str	r0, [sp, #0]
 8005c0a:	6804      	ldr	r4, [r0, #0]
 8005c0c:	2700      	movs	r7, #0
 8005c0e:	70e7      	strb	r7, [r4, #3]
 8005c10:	72e7      	strb	r7, [r4, #11]
 8005c12:	7327      	strb	r7, [r4, #12]
 8005c14:	7367      	strb	r7, [r4, #13]
 8005c16:	220f      	movs	r2, #15
 8005c18:	2103      	movs	r1, #3
 8005c1a:	1da0      	adds	r0, r4, #6
 8005c1c:	f010 fa6a 	bl	80160f4 <__aeabi_memset>
 8005c20:	9800      	ldr	r0, [sp, #0]
 8005c22:	6800      	ldr	r0, [r0, #0]
 8005c24:	7147      	strb	r7, [r0, #5]
 8005c26:	9700      	str	r7, [sp, #0]
 8005c28:	2300      	movs	r3, #0
 8005c2a:	0032      	movs	r2, r6
 8005c2c:	0029      	movs	r1, r5
 8005c2e:	2002      	movs	r0, #2
 8005c30:	4f1f      	ldr	r7, [pc, #124]	@ (8005cb0 <.text_31>)
 8005c32:	683f      	ldr	r7, [r7, #0]
 8005c34:	47b8      	blx	r7
 8005c36:	0028      	movs	r0, r5
 8005c38:	f000 f849 	bl	8005cce <PRL_DisableRX>
 8005c3c:	0031      	movs	r1, r6
 8005c3e:	0028      	movs	r0, r5
 8005c40:	f00a fd65 	bl	801070e <USBPD_PHY_ResetRequest>
 8005c44:	2005      	movs	r0, #5
 8005c46:	7120      	strb	r0, [r4, #4]
 8005c48:	78e0      	ldrb	r0, [r4, #3]
 8005c4a:	2801      	cmp	r0, #1
 8005c4c:	d002      	beq.n	8005c54 <USBPD_PRL_ResetRequestProcess+0x58>
 8005c4e:	7920      	ldrb	r0, [r4, #4]
 8005c50:	2800      	cmp	r0, #0
 8005c52:	d1f9      	bne.n	8005c48 <USBPD_PRL_ResetRequestProcess+0x4c>
 8005c54:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005c56 <USBDPD_PRL_BistCarrierEyeMode>:
 8005c56:	b580      	push	{r7, lr}
 8005c58:	2905      	cmp	r1, #5
 8005c5a:	d102      	bne.n	8005c62 <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005c5c:	f00a fd8c 	bl	8010778 <USBPD_PHY_Send_BIST_Pattern>
 8005c60:	bd02      	pop	{r1, pc}
 8005c62:	2010      	movs	r0, #16
 8005c64:	bd02      	pop	{r1, pc}

08005c66 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005c66:	b580      	push	{r7, lr}
 8005c68:	2905      	cmp	r1, #5
 8005c6a:	d103      	bne.n	8005c74 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005c6c:	2107      	movs	r1, #7
 8005c6e:	f00a fd93 	bl	8010798 <USBPD_PHY_ExitTransmit>
 8005c72:	bd02      	pop	{r1, pc}
 8005c74:	2010      	movs	r0, #16
 8005c76:	bd02      	pop	{r1, pc}

08005c78 <USBPD_PRL_Reset>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	0004      	movs	r4, r0
 8005c7c:	4810      	ldr	r0, [pc, #64]	@ (8005cc0 <.text_35>)
 8005c7e:	00a1      	lsls	r1, r4, #2
 8005c80:	5845      	ldr	r5, [r0, r1]
 8005c82:	2600      	movs	r6, #0
 8005c84:	716e      	strb	r6, [r5, #5]
 8005c86:	702e      	strb	r6, [r5, #0]
 8005c88:	712e      	strb	r6, [r5, #4]
 8005c8a:	72ee      	strb	r6, [r5, #11]
 8005c8c:	732e      	strb	r6, [r5, #12]
 8005c8e:	736e      	strb	r6, [r5, #13]
 8005c90:	220f      	movs	r2, #15
 8005c92:	2103      	movs	r1, #3
 8005c94:	1da8      	adds	r0, r5, #6
 8005c96:	f010 fa2d 	bl	80160f4 <__aeabi_memset>
 8005c9a:	2025      	movs	r0, #37	@ 0x25
 8005c9c:	542e      	strb	r6, [r5, r0]
 8005c9e:	0020      	movs	r0, r4
 8005ca0:	f00a fd2b 	bl	80106fa <USBPD_PHY_Reset>
 8005ca4:	0020      	movs	r0, r4
 8005ca6:	f00a fde2 	bl	801086e <USBPD_PHY_EnableRX>
 8005caa:	bd70      	pop	{r4, r5, r6, pc}

08005cac <.text_30>:
 8005cac:	0000f1ff 	.word	0x0000f1ff

08005cb0 <.text_31>:
 8005cb0:	20000000 	.word	0x20000000

08005cb4 <.text_32>:
 8005cb4:	00002710 	.word	0x00002710

08005cb8 <.text_33>:
 8005cb8:	000087ff 	.word	0x000087ff

08005cbc <.text_34>:
 8005cbc:	0000fbff 	.word	0x0000fbff

08005cc0 <.text_35>:
 8005cc0:	200001e8 	.word	0x200001e8

08005cc4 <USBPD_PRL_Stop>:
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	f00a fde1 	bl	801088c <USBPD_PHY_DisableRX>
 8005cca:	bd01      	pop	{r0, pc}

08005ccc <USBPD_PRL_DeInit>:
 8005ccc:	4770      	bx	lr

08005cce <PRL_DisableRX>:
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	f00a fddc 	bl	801088c <USBPD_PHY_DisableRX>
 8005cd4:	bd01      	pop	{r0, pc}
	...

08005cd8 <PRL_Received>:
 8005cd8:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005cda:	b089      	sub	sp, #36	@ 0x24
 8005cdc:	a809      	add	r0, sp, #36	@ 0x24
 8005cde:	7805      	ldrb	r5, [r0, #0]
 8005ce0:	48d0      	ldr	r0, [pc, #832]	@ (8006024 <PRL_Received+0x34c>)
 8005ce2:	00a9      	lsls	r1, r5, #2
 8005ce4:	1846      	adds	r6, r0, r1
 8005ce6:	6834      	ldr	r4, [r6, #0]
 8005ce8:	4628      	mov	r0, r5
 8005cea:	f00a fcfb 	bl	80106e4 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005cee:	a909      	add	r1, sp, #36	@ 0x24
 8005cf0:	7809      	ldrb	r1, [r1, #0]
 8005cf2:	0049      	lsls	r1, r1, #1
 8005cf4:	466a      	mov	r2, sp
 8005cf6:	7011      	strb	r1, [r2, #0]
 8005cf8:	0001      	movs	r1, r0
 8005cfa:	4668      	mov	r0, sp
 8005cfc:	7800      	ldrb	r0, [r0, #0]
 8005cfe:	f00c f90f 	bl	8011f20 <USBPD_TIM_Start>
 8005d02:	2030      	movs	r0, #48	@ 0x30
 8005d04:	5c20      	ldrb	r0, [r4, r0]
 8005d06:	2131      	movs	r1, #49	@ 0x31
 8005d08:	5c61      	ldrb	r1, [r4, r1]
 8005d0a:	0209      	lsls	r1, r1, #8
 8005d0c:	1840      	adds	r0, r0, r1
 8005d0e:	4669      	mov	r1, sp
 8005d10:	8088      	strh	r0, [r1, #4]
 8005d12:	4668      	mov	r0, sp
 8005d14:	8880      	ldrh	r0, [r0, #4]
 8005d16:	0440      	lsls	r0, r0, #17
 8005d18:	0f40      	lsrs	r0, r0, #29
 8005d1a:	0080      	lsls	r0, r0, #2
 8005d1c:	9005      	str	r0, [sp, #20]
 8005d1e:	1c80      	adds	r0, r0, #2
 8005d20:	9007      	str	r0, [sp, #28]
 8005d22:	48c1      	ldr	r0, [pc, #772]	@ (8006028 <.text_40>)
 8005d24:	8889      	ldrh	r1, [r1, #4]
 8005d26:	4001      	ands	r1, r0
 8005d28:	2901      	cmp	r1, #1
 8005d2a:	d116      	bne.n	8005d5a <PRL_Received+0x82>
 8005d2c:	0068      	lsls	r0, r5, #1
 8005d2e:	1c40      	adds	r0, r0, #1
 8005d30:	b2c0      	uxtb	r0, r0
 8005d32:	f00c f963 	bl	8011ffc <USBPD_TIM_IsExpired>
 8005d36:	2801      	cmp	r0, #1
 8005d38:	d04c      	beq.n	8005dd4 <PRL_Received+0xfc>
 8005d3a:	200b      	movs	r0, #11
 8005d3c:	6831      	ldr	r1, [r6, #0]
 8005d3e:	7148      	strb	r0, [r1, #5]
 8005d40:	4668      	mov	r0, sp
 8005d42:	8880      	ldrh	r0, [r0, #4]
 8005d44:	8360      	strh	r0, [r4, #26]
 8005d46:	9807      	ldr	r0, [sp, #28]
 8005d48:	9000      	str	r0, [sp, #0]
 8005d4a:	0023      	movs	r3, r4
 8005d4c:	3330      	adds	r3, #48	@ 0x30
 8005d4e:	a80a      	add	r0, sp, #40	@ 0x28
 8005d50:	7802      	ldrb	r2, [r0, #0]
 8005d52:	a809      	add	r0, sp, #36	@ 0x24
 8005d54:	7801      	ldrb	r1, [r0, #0]
 8005d56:	2001      	movs	r0, #1
 8005d58:	e15f      	b.n	800601a <PRL_Received+0x342>
 8005d5a:	49b4      	ldr	r1, [pc, #720]	@ (800602c <.text_41>)
 8005d5c:	880f      	ldrh	r7, [r1, #0]
 8005d5e:	2601      	movs	r6, #1
 8005d60:	72a6      	strb	r6, [r4, #10]
 8005d62:	a90a      	add	r1, sp, #40	@ 0x28
 8005d64:	7809      	ldrb	r1, [r1, #0]
 8005d66:	1861      	adds	r1, r4, r1
 8005d68:	9104      	str	r1, [sp, #16]
 8005d6a:	2500      	movs	r5, #0
 8005d6c:	4669      	mov	r1, sp
 8005d6e:	8889      	ldrh	r1, [r1, #4]
 8005d70:	4008      	ands	r0, r1
 8005d72:	280d      	cmp	r0, #13
 8005d74:	d106      	bne.n	8005d84 <PRL_Received+0xac>
 8005d76:	9904      	ldr	r1, [sp, #16]
 8005d78:	72cd      	strb	r5, [r1, #11]
 8005d7a:	220f      	movs	r2, #15
 8005d7c:	2103      	movs	r1, #3
 8005d7e:	1da0      	adds	r0, r4, #6
 8005d80:	f010 f9b8 	bl	80160f4 <__aeabi_memset>
 8005d84:	a80a      	add	r0, sp, #40	@ 0x28
 8005d86:	7800      	ldrb	r0, [r0, #0]
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d10d      	bne.n	8005da8 <PRL_Received+0xd0>
 8005d8c:	8a61      	ldrh	r1, [r4, #18]
 8005d8e:	094a      	lsrs	r2, r1, #5
 8005d90:	2001      	movs	r0, #1
 8005d92:	4010      	ands	r0, r2
 8005d94:	0a0a      	lsrs	r2, r1, #8
 8005d96:	2101      	movs	r1, #1
 8005d98:	4011      	ands	r1, r2
 8005d9a:	4abf      	ldr	r2, [pc, #764]	@ (8006098 <.text_44>)
 8005d9c:	403a      	ands	r2, r7
 8005d9e:	0143      	lsls	r3, r0, #5
 8005da0:	4313      	orrs	r3, r2
 8005da2:	0208      	lsls	r0, r1, #8
 8005da4:	4318      	orrs	r0, r3
 8005da6:	e001      	b.n	8005dac <PRL_Received+0xd4>
 8005da8:	48bc      	ldr	r0, [pc, #752]	@ (800609c <.text_45>)
 8005daa:	4038      	ands	r0, r7
 8005dac:	49bc      	ldr	r1, [pc, #752]	@ (80060a0 <.text_46>)
 8005dae:	4001      	ands	r1, r0
 8005db0:	4668      	mov	r0, sp
 8005db2:	8880      	ldrh	r0, [r0, #4]
 8005db4:	22e0      	movs	r2, #224	@ 0xe0
 8005db6:	0112      	lsls	r2, r2, #4
 8005db8:	4002      	ands	r2, r0
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	2040      	movs	r0, #64	@ 0x40
 8005dbe:	4310      	orrs	r0, r2
 8005dc0:	7620      	strb	r0, [r4, #24]
 8005dc2:	0a00      	lsrs	r0, r0, #8
 8005dc4:	7660      	strb	r0, [r4, #25]
 8005dc6:	a80a      	add	r0, sp, #40	@ 0x28
 8005dc8:	7801      	ldrb	r1, [r0, #0]
 8005dca:	a809      	add	r0, sp, #36	@ 0x24
 8005dcc:	7800      	ldrb	r0, [r0, #0]
 8005dce:	f7fa ff49 	bl	8000c64 <PE_PRL_PostReceiveEvent>
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	d100      	bne.n	8005dd8 <PRL_Received+0x100>
 8005dd6:	e123      	b.n	8006020 <PRL_Received+0x348>
 8005dd8:	7426      	strb	r6, [r4, #16]
 8005dda:	4668      	mov	r0, sp
 8005ddc:	7800      	ldrb	r0, [r0, #0]
 8005dde:	f00c f90d 	bl	8011ffc <USBPD_TIM_IsExpired>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d0f9      	beq.n	8005dda <PRL_Received+0x102>
 8005de6:	2302      	movs	r3, #2
 8005de8:	0022      	movs	r2, r4
 8005dea:	3218      	adds	r2, #24
 8005dec:	a80a      	add	r0, sp, #40	@ 0x28
 8005dee:	7801      	ldrb	r1, [r0, #0]
 8005df0:	a809      	add	r0, sp, #36	@ 0x24
 8005df2:	7800      	ldrb	r0, [r0, #0]
 8005df4:	f00a fca1 	bl	801073a <USBPD_PHY_SendMessage>
 8005df8:	9006      	str	r0, [sp, #24]
 8005dfa:	a80a      	add	r0, sp, #40	@ 0x28
 8005dfc:	7800      	ldrb	r0, [r0, #0]
 8005dfe:	7260      	strb	r0, [r4, #9]
 8005e00:	0021      	movs	r1, r4
 8005e02:	3130      	adds	r1, #48	@ 0x30
 8005e04:	a809      	add	r0, sp, #36	@ 0x24
 8005e06:	7800      	ldrb	r0, [r0, #0]
 8005e08:	f7fa ff60 	bl	8000ccc <PE_PRL_PostReceiveEventCopy>
 8005e0c:	2033      	movs	r0, #51	@ 0x33
 8005e0e:	5c20      	ldrb	r0, [r4, r0]
 8005e10:	2132      	movs	r1, #50	@ 0x32
 8005e12:	5c61      	ldrb	r1, [r4, r1]
 8005e14:	0203      	lsls	r3, r0, #8
 8005e16:	18ca      	adds	r2, r1, r3
 8005e18:	466b      	mov	r3, sp
 8005e1a:	80da      	strh	r2, [r3, #6]
 8005e1c:	466a      	mov	r2, sp
 8005e1e:	8892      	ldrh	r2, [r2, #4]
 8005e20:	0452      	lsls	r2, r2, #17
 8005e22:	0f52      	lsrs	r2, r2, #29
 8005e24:	81da      	strh	r2, [r3, #14]
 8005e26:	466a      	mov	r2, sp
 8005e28:	88d2      	ldrh	r2, [r2, #6]
 8005e2a:	05d2      	lsls	r2, r2, #23
 8005e2c:	0dd2      	lsrs	r2, r2, #23
 8005e2e:	811a      	strh	r2, [r3, #8]
 8005e30:	466a      	mov	r2, sp
 8005e32:	88d2      	ldrh	r2, [r2, #6]
 8005e34:	0bd2      	lsrs	r2, r2, #15
 8005e36:	819a      	strh	r2, [r3, #12]
 8005e38:	466a      	mov	r2, sp
 8005e3a:	8892      	ldrh	r2, [r2, #4]
 8005e3c:	0bd2      	lsrs	r2, r2, #15
 8005e3e:	815a      	strh	r2, [r3, #10]
 8005e40:	d007      	beq.n	8005e52 <PRL_Received+0x17a>
 8005e42:	466a      	mov	r2, sp
 8005e44:	8992      	ldrh	r2, [r2, #12]
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	d103      	bne.n	8005e52 <PRL_Received+0x17a>
 8005e4a:	4668      	mov	r0, sp
 8005e4c:	8900      	ldrh	r0, [r0, #8]
 8005e4e:	1d00      	adds	r0, r0, #4
 8005e50:	e01b      	b.n	8005e8a <PRL_Received+0x1b2>
 8005e52:	7822      	ldrb	r2, [r4, #0]
 8005e54:	2a00      	cmp	r2, #0
 8005e56:	d117      	bne.n	8005e88 <PRL_Received+0x1b0>
 8005e58:	466a      	mov	r2, sp
 8005e5a:	89d2      	ldrh	r2, [r2, #14]
 8005e5c:	2a00      	cmp	r2, #0
 8005e5e:	d013      	beq.n	8005e88 <PRL_Received+0x1b0>
 8005e60:	466a      	mov	r2, sp
 8005e62:	8892      	ldrh	r2, [r2, #4]
 8005e64:	06d2      	lsls	r2, r2, #27
 8005e66:	0ed2      	lsrs	r2, r2, #27
 8005e68:	2a03      	cmp	r2, #3
 8005e6a:	d10d      	bne.n	8005e88 <PRL_Received+0x1b0>
 8005e6c:	0200      	lsls	r0, r0, #8
 8005e6e:	1808      	adds	r0, r1, r0
 8005e70:	2134      	movs	r1, #52	@ 0x34
 8005e72:	5c61      	ldrb	r1, [r4, r1]
 8005e74:	0409      	lsls	r1, r1, #16
 8005e76:	1840      	adds	r0, r0, r1
 8005e78:	2135      	movs	r1, #53	@ 0x35
 8005e7a:	5c61      	ldrb	r1, [r4, r1]
 8005e7c:	0609      	lsls	r1, r1, #24
 8005e7e:	1840      	adds	r0, r0, r1
 8005e80:	0f00      	lsrs	r0, r0, #28
 8005e82:	2808      	cmp	r0, #8
 8005e84:	d100      	bne.n	8005e88 <PRL_Received+0x1b0>
 8005e86:	7026      	strb	r6, [r4, #0]
 8005e88:	9807      	ldr	r0, [sp, #28]
 8005e8a:	9000      	str	r0, [sp, #0]
 8005e8c:	0023      	movs	r3, r4
 8005e8e:	3330      	adds	r3, #48	@ 0x30
 8005e90:	a80a      	add	r0, sp, #40	@ 0x28
 8005e92:	7802      	ldrb	r2, [r0, #0]
 8005e94:	a809      	add	r0, sp, #36	@ 0x24
 8005e96:	7801      	ldrb	r1, [r0, #0]
 8005e98:	2001      	movs	r0, #1
 8005e9a:	4fc1      	ldr	r7, [pc, #772]	@ (80061a0 <.text_51>)
 8005e9c:	683f      	ldr	r7, [r7, #0]
 8005e9e:	47b8      	blx	r7
 8005ea0:	9806      	ldr	r0, [sp, #24]
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	d10b      	bne.n	8005ebe <PRL_Received+0x1e6>
 8005ea6:	2002      	movs	r0, #2
 8005ea8:	9000      	str	r0, [sp, #0]
 8005eaa:	0023      	movs	r3, r4
 8005eac:	3318      	adds	r3, #24
 8005eae:	a80a      	add	r0, sp, #40	@ 0x28
 8005eb0:	7802      	ldrb	r2, [r0, #0]
 8005eb2:	a809      	add	r0, sp, #36	@ 0x24
 8005eb4:	7801      	ldrb	r1, [r0, #0]
 8005eb6:	2002      	movs	r0, #2
 8005eb8:	4fb9      	ldr	r7, [pc, #740]	@ (80061a0 <.text_51>)
 8005eba:	683f      	ldr	r7, [r7, #0]
 8005ebc:	47b8      	blx	r7
 8005ebe:	4668      	mov	r0, sp
 8005ec0:	8880      	ldrh	r0, [r0, #4]
 8005ec2:	0a40      	lsrs	r0, r0, #9
 8005ec4:	2107      	movs	r1, #7
 8005ec6:	9a04      	ldr	r2, [sp, #16]
 8005ec8:	7992      	ldrb	r2, [r2, #6]
 8005eca:	2307      	movs	r3, #7
 8005ecc:	4003      	ands	r3, r0
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d103      	bne.n	8005eda <PRL_Received+0x202>
 8005ed2:	9a06      	ldr	r2, [sp, #24]
 8005ed4:	2a00      	cmp	r2, #0
 8005ed6:	d100      	bne.n	8005eda <PRL_Received+0x202>
 8005ed8:	e08f      	b.n	8005ffa <PRL_Received+0x322>
 8005eda:	4001      	ands	r1, r0
 8005edc:	9804      	ldr	r0, [sp, #16]
 8005ede:	7181      	strb	r1, [r0, #6]
 8005ee0:	4668      	mov	r0, sp
 8005ee2:	8880      	ldrh	r0, [r0, #4]
 8005ee4:	8420      	strh	r0, [r4, #32]
 8005ee6:	4668      	mov	r0, sp
 8005ee8:	8940      	ldrh	r0, [r0, #10]
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d043      	beq.n	8005f76 <PRL_Received+0x29e>
 8005eee:	4668      	mov	r0, sp
 8005ef0:	8980      	ldrh	r0, [r0, #12]
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d03f      	beq.n	8005f76 <PRL_Received+0x29e>
 8005ef6:	4668      	mov	r0, sp
 8005ef8:	88c0      	ldrh	r0, [r0, #6]
 8005efa:	83e0      	strh	r0, [r4, #30]
 8005efc:	4668      	mov	r0, sp
 8005efe:	88c0      	ldrh	r0, [r0, #6]
 8005f00:	0440      	lsls	r0, r0, #17
 8005f02:	0f01      	lsrs	r1, r0, #28
 8005f04:	201a      	movs	r0, #26
 8005f06:	4348      	muls	r0, r1
 8005f08:	9905      	ldr	r1, [sp, #20]
 8005f0a:	1e89      	subs	r1, r1, #2
 8005f0c:	466a      	mov	r2, sp
 8005f0e:	88d2      	ldrh	r2, [r2, #6]
 8005f10:	23f8      	movs	r3, #248	@ 0xf8
 8005f12:	01db      	lsls	r3, r3, #7
 8005f14:	4013      	ands	r3, r2
 8005f16:	d12f      	bne.n	8005f78 <PRL_Received+0x2a0>
 8005f18:	466a      	mov	r2, sp
 8005f1a:	88d2      	ldrh	r2, [r2, #6]
 8005f1c:	05d2      	lsls	r2, r2, #23
 8005f1e:	0dd2      	lsrs	r2, r2, #23
 8005f20:	466b      	mov	r3, sp
 8005f22:	89db      	ldrh	r3, [r3, #14]
 8005f24:	2b07      	cmp	r3, #7
 8005f26:	d30a      	bcc.n	8005f3e <PRL_Received+0x266>
 8005f28:	2a1a      	cmp	r2, #26
 8005f2a:	d811      	bhi.n	8005f50 <PRL_Received+0x278>
 8005f2c:	e007      	b.n	8005f3e <PRL_Received+0x266>
 8005f2e:	0023      	movs	r3, r4
 8005f30:	3334      	adds	r3, #52	@ 0x34
 8005f32:	5d5b      	ldrb	r3, [r3, r5]
 8005f34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f36:	182f      	adds	r7, r5, r0
 8005f38:	55f3      	strb	r3, [r6, r7]
 8005f3a:	1c6d      	adds	r5, r5, #1
 8005f3c:	b2ad      	uxth	r5, r5
 8005f3e:	428d      	cmp	r5, r1
 8005f40:	d3f5      	bcc.n	8005f2e <PRL_Received+0x256>
 8005f42:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005f44:	4291      	cmp	r1, r2
 8005f46:	d301      	bcc.n	8005f4c <PRL_Received+0x274>
 8005f48:	4669      	mov	r1, sp
 8005f4a:	8909      	ldrh	r1, [r1, #8]
 8005f4c:	8001      	strh	r1, [r0, #0]
 8005f4e:	e00c      	b.n	8005f6a <PRL_Received+0x292>
 8005f50:	2025      	movs	r0, #37	@ 0x25
 8005f52:	5426      	strb	r6, [r4, r0]
 8005f54:	0020      	movs	r0, r4
 8005f56:	3034      	adds	r0, #52	@ 0x34
 8005f58:	5d40      	ldrb	r0, [r0, r5]
 8005f5a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005f5c:	5548      	strb	r0, [r1, r5]
 8005f5e:	1c6d      	adds	r5, r5, #1
 8005f60:	2d1a      	cmp	r5, #26
 8005f62:	d3f7      	bcc.n	8005f54 <PRL_Received+0x27c>
 8005f64:	201a      	movs	r0, #26
 8005f66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005f68:	8008      	strh	r0, [r1, #0]
 8005f6a:	a80a      	add	r0, sp, #40	@ 0x28
 8005f6c:	7801      	ldrb	r1, [r0, #0]
 8005f6e:	a809      	add	r0, sp, #36	@ 0x24
 8005f70:	7800      	ldrb	r0, [r0, #0]
 8005f72:	f7fa fe77 	bl	8000c64 <PE_PRL_PostReceiveEvent>
 8005f76:	e053      	b.n	8006020 <PRL_Received+0x348>
 8005f78:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005f7a:	8812      	ldrh	r2, [r2, #0]
 8005f7c:	9b05      	ldr	r3, [sp, #20]
 8005f7e:	18d3      	adds	r3, r2, r3
 8005f80:	1e9b      	subs	r3, r3, #2
 8005f82:	27ff      	movs	r7, #255	@ 0xff
 8005f84:	1dbf      	adds	r7, r7, #6
 8005f86:	321a      	adds	r2, #26
 8005f88:	42ba      	cmp	r2, r7
 8005f8a:	d21b      	bcs.n	8005fc4 <PRL_Received+0x2ec>
 8005f8c:	466a      	mov	r2, sp
 8005f8e:	8912      	ldrh	r2, [r2, #8]
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d217      	bcs.n	8005fc4 <PRL_Received+0x2ec>
 8005f94:	2225      	movs	r2, #37	@ 0x25
 8005f96:	54a6      	strb	r6, [r4, r2]
 8005f98:	e007      	b.n	8005faa <PRL_Received+0x2d2>
 8005f9a:	0022      	movs	r2, r4
 8005f9c:	3234      	adds	r2, #52	@ 0x34
 8005f9e:	5d52      	ldrb	r2, [r2, r5]
 8005fa0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005fa2:	182e      	adds	r6, r5, r0
 8005fa4:	559a      	strb	r2, [r3, r6]
 8005fa6:	1c6d      	adds	r5, r5, #1
 8005fa8:	b2ad      	uxth	r5, r5
 8005faa:	428d      	cmp	r5, r1
 8005fac:	d3f5      	bcc.n	8005f9a <PRL_Received+0x2c2>
 8005fae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005fb0:	8801      	ldrh	r1, [r0, #0]
 8005fb2:	466a      	mov	r2, sp
 8005fb4:	8892      	ldrh	r2, [r2, #4]
 8005fb6:	0a92      	lsrs	r2, r2, #10
 8005fb8:	231c      	movs	r3, #28
 8005fba:	4013      	ands	r3, r2
 8005fbc:	1e9a      	subs	r2, r3, #2
 8005fbe:	1889      	adds	r1, r1, r2
 8005fc0:	8001      	strh	r1, [r0, #0]
 8005fc2:	e02d      	b.n	8006020 <PRL_Received+0x348>
 8005fc4:	42bb      	cmp	r3, r7
 8005fc6:	d215      	bcs.n	8005ff4 <PRL_Received+0x31c>
 8005fc8:	466a      	mov	r2, sp
 8005fca:	8912      	ldrh	r2, [r2, #8]
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d311      	bcc.n	8005ff4 <PRL_Received+0x31c>
 8005fd0:	2225      	movs	r2, #37	@ 0x25
 8005fd2:	54a6      	strb	r6, [r4, r2]
 8005fd4:	e007      	b.n	8005fe6 <PRL_Received+0x30e>
 8005fd6:	0022      	movs	r2, r4
 8005fd8:	3234      	adds	r2, #52	@ 0x34
 8005fda:	5d52      	ldrb	r2, [r2, r5]
 8005fdc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005fde:	182e      	adds	r6, r5, r0
 8005fe0:	559a      	strb	r2, [r3, r6]
 8005fe2:	1c6d      	adds	r5, r5, #1
 8005fe4:	b2ad      	uxth	r5, r5
 8005fe6:	428d      	cmp	r5, r1
 8005fe8:	d3f5      	bcc.n	8005fd6 <PRL_Received+0x2fe>
 8005fea:	4668      	mov	r0, sp
 8005fec:	8900      	ldrh	r0, [r0, #8]
 8005fee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005ff0:	8008      	strh	r0, [r1, #0]
 8005ff2:	e015      	b.n	8006020 <PRL_Received+0x348>
 8005ff4:	2025      	movs	r0, #37	@ 0x25
 8005ff6:	5425      	strb	r5, [r4, r0]
 8005ff8:	e012      	b.n	8006020 <PRL_Received+0x348>
 8005ffa:	20ff      	movs	r0, #255	@ 0xff
 8005ffc:	7260      	strb	r0, [r4, #9]
 8005ffe:	7425      	strb	r5, [r4, #16]
 8006000:	a809      	add	r0, sp, #36	@ 0x24
 8006002:	7800      	ldrb	r0, [r0, #0]
 8006004:	f7fa fe4a 	bl	8000c9c <PE_PRL_PostReceiveEventError>
 8006008:	72a5      	strb	r5, [r4, #10]
 800600a:	2017      	movs	r0, #23
 800600c:	9000      	str	r0, [sp, #0]
 800600e:	bf00      	nop
 8006010:	a367      	add	r3, pc, #412	@ (adr r3, 80061b0 <.text_55>)
 8006012:	2200      	movs	r2, #0
 8006014:	a809      	add	r0, sp, #36	@ 0x24
 8006016:	7801      	ldrb	r1, [r0, #0]
 8006018:	2006      	movs	r0, #6
 800601a:	4c61      	ldr	r4, [pc, #388]	@ (80061a0 <.text_51>)
 800601c:	6824      	ldr	r4, [r4, #0]
 800601e:	47a0      	blx	r4
 8006020:	b00b      	add	sp, #44	@ 0x2c
 8006022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006024:	200001e8 	.word	0x200001e8

08006028 <.text_40>:
 8006028:	0000f01f 	.word	0x0000f01f

0800602c <.text_41>:
 800602c:	080161d4 	.word	0x080161d4

08006030 <PRL_ResetIndicate>:
 8006030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006032:	0004      	movs	r4, r0
 8006034:	000d      	movs	r5, r1
 8006036:	2d05      	cmp	r5, #5
 8006038:	d119      	bne.n	800606e <PRL_ResetIndicate+0x3e>
 800603a:	485a      	ldr	r0, [pc, #360]	@ (80061a4 <.text_52>)
 800603c:	00a1      	lsls	r1, r4, #2
 800603e:	1840      	adds	r0, r0, r1
 8006040:	9000      	str	r0, [sp, #0]
 8006042:	6807      	ldr	r7, [r0, #0]
 8006044:	2600      	movs	r6, #0
 8006046:	2000      	movs	r0, #0
 8006048:	b2c2      	uxtb	r2, r0
 800604a:	18ba      	adds	r2, r7, r2
 800604c:	72d6      	strb	r6, [r2, #11]
 800604e:	1c40      	adds	r0, r0, #1
 8006050:	b2c1      	uxtb	r1, r0
 8006052:	2903      	cmp	r1, #3
 8006054:	d3f8      	bcc.n	8006048 <PRL_ResetIndicate+0x18>
 8006056:	220f      	movs	r2, #15
 8006058:	2103      	movs	r1, #3
 800605a:	1db8      	adds	r0, r7, #6
 800605c:	f010 f84a 	bl	80160f4 <__aeabi_memset>
 8006060:	9900      	ldr	r1, [sp, #0]
 8006062:	6809      	ldr	r1, [r1, #0]
 8006064:	714e      	strb	r6, [r1, #5]
 8006066:	703e      	strb	r6, [r7, #0]
 8006068:	0020      	movs	r0, r4
 800606a:	f7ff fe30 	bl	8005cce <PRL_DisableRX>
 800606e:	2000      	movs	r0, #0
 8006070:	9000      	str	r0, [sp, #0]
 8006072:	2300      	movs	r3, #0
 8006074:	002a      	movs	r2, r5
 8006076:	0021      	movs	r1, r4
 8006078:	2001      	movs	r0, #1
 800607a:	4e49      	ldr	r6, [pc, #292]	@ (80061a0 <.text_51>)
 800607c:	6836      	ldr	r6, [r6, #0]
 800607e:	47b0      	blx	r6
 8006080:	0029      	movs	r1, r5
 8006082:	0020      	movs	r0, r4
 8006084:	f7fa fce6 	bl	8000a54 <PE_PRL_ResetReceived>
 8006088:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800608a <PRL_ResetCompleted>:
 800608a:	2101      	movs	r1, #1
 800608c:	4a45      	ldr	r2, [pc, #276]	@ (80061a4 <.text_52>)
 800608e:	0080      	lsls	r0, r0, #2
 8006090:	5810      	ldr	r0, [r2, r0]
 8006092:	70c1      	strb	r1, [r0, #3]
 8006094:	4770      	bx	lr
	...

08006098 <.text_44>:
 8006098:	0000fedf 	.word	0x0000fedf

0800609c <.text_45>:
 800609c:	0000feff 	.word	0x0000feff

080060a0 <.text_46>:
 80060a0:	0000f13f 	.word	0x0000f13f

080060a4 <PRL_BistCompleted>:
 80060a4:	b580      	push	{r7, lr}
 80060a6:	f7fa fd01 	bl	8000aac <PE_PRL_BistCompleted>
 80060aa:	bd01      	pop	{r0, pc}

080060ac <PRL_TxCompleted>:
 80060ac:	b570      	push	{r4, r5, r6, lr}
 80060ae:	0004      	movs	r4, r0
 80060b0:	4a3c      	ldr	r2, [pc, #240]	@ (80061a4 <.text_52>)
 80060b2:	00a3      	lsls	r3, r4, #2
 80060b4:	58d6      	ldr	r6, [r2, r3]
 80060b6:	2500      	movs	r5, #0
 80060b8:	7c32      	ldrb	r2, [r6, #16]
 80060ba:	2a01      	cmp	r2, #1
 80060bc:	d002      	beq.n	80060c4 <PRL_TxCompleted+0x18>
 80060be:	2a02      	cmp	r2, #2
 80060c0:	d009      	beq.n	80060d6 <PRL_TxCompleted+0x2a>
 80060c2:	e010      	b.n	80060e6 <PRL_TxCompleted+0x3a>
 80060c4:	2900      	cmp	r1, #0
 80060c6:	d102      	bne.n	80060ce <PRL_TxCompleted+0x22>
 80060c8:	f7fa fe1a 	bl	8000d00 <PE_PRL_PostReceiveEventComplete>
 80060cc:	e001      	b.n	80060d2 <PRL_TxCompleted+0x26>
 80060ce:	f7fa fde5 	bl	8000c9c <PE_PRL_PostReceiveEventError>
 80060d2:	72b5      	strb	r5, [r6, #10]
 80060d4:	e007      	b.n	80060e6 <PRL_TxCompleted+0x3a>
 80060d6:	f00a faf7 	bl	80106c8 <USBPD_PHY_GetRetryTimerValue>
 80060da:	0001      	movs	r1, r0
 80060dc:	0060      	lsls	r0, r4, #1
 80060de:	1c40      	adds	r0, r0, #1
 80060e0:	b2c0      	uxtb	r0, r0
 80060e2:	f00b ff1d 	bl	8011f20 <USBPD_TIM_Start>
 80060e6:	7435      	strb	r5, [r6, #16]
 80060e8:	bd70      	pop	{r4, r5, r6, pc}

080060ea <USBPD_PRL_PrepareExtendedTxChunkSending>:
 80060ea:	b570      	push	{r4, r5, r6, lr}
 80060ec:	4c2d      	ldr	r4, [pc, #180]	@ (80061a4 <.text_52>)
 80060ee:	0080      	lsls	r0, r0, #2
 80060f0:	5820      	ldr	r0, [r4, r0]
 80060f2:	2480      	movs	r4, #128	@ 0x80
 80060f4:	0224      	lsls	r4, r4, #8
 80060f6:	8b85      	ldrh	r5, [r0, #28]
 80060f8:	4e2b      	ldr	r6, [pc, #172]	@ (80061a8 <.text_53>)
 80060fa:	402e      	ands	r6, r5
 80060fc:	02c9      	lsls	r1, r1, #11
 80060fe:	4331      	orrs	r1, r6
 8006100:	25fe      	movs	r5, #254	@ 0xfe
 8006102:	022d      	lsls	r5, r5, #8
 8006104:	400d      	ands	r5, r1
 8006106:	05d1      	lsls	r1, r2, #23
 8006108:	0dc9      	lsrs	r1, r1, #23
 800610a:	4329      	orrs	r1, r5
 800610c:	4321      	orrs	r1, r4
 800610e:	8381      	strh	r1, [r0, #28]
 8006110:	8a41      	ldrh	r1, [r0, #18]
 8006112:	430c      	orrs	r4, r1
 8006114:	8244      	strh	r4, [r0, #18]
 8006116:	4a25      	ldr	r2, [pc, #148]	@ (80061ac <.text_54>)
 8006118:	4022      	ands	r2, r4
 800611a:	2120      	movs	r1, #32
 800611c:	5c41      	ldrb	r1, [r0, r1]
 800611e:	06c9      	lsls	r1, r1, #27
 8006120:	0ec9      	lsrs	r1, r1, #27
 8006122:	4311      	orrs	r1, r2
 8006124:	8241      	strh	r1, [r0, #18]
 8006126:	7019      	strb	r1, [r3, #0]
 8006128:	8a41      	ldrh	r1, [r0, #18]
 800612a:	0a09      	lsrs	r1, r1, #8
 800612c:	7059      	strb	r1, [r3, #1]
 800612e:	8b81      	ldrh	r1, [r0, #28]
 8006130:	7099      	strb	r1, [r3, #2]
 8006132:	8b80      	ldrh	r0, [r0, #28]
 8006134:	0a00      	lsrs	r0, r0, #8
 8006136:	70d8      	strb	r0, [r3, #3]
 8006138:	bd70      	pop	{r4, r5, r6, pc}

0800613a <USBPD_PRL_PrepareChunkRequest>:
 800613a:	b510      	push	{r4, lr}
 800613c:	4a19      	ldr	r2, [pc, #100]	@ (80061a4 <.text_52>)
 800613e:	0080      	lsls	r0, r0, #2
 8006140:	5810      	ldr	r0, [r2, r0]
 8006142:	8b83      	ldrh	r3, [r0, #28]
 8006144:	2284      	movs	r2, #132	@ 0x84
 8006146:	0212      	lsls	r2, r2, #8
 8006148:	431a      	orrs	r2, r3
 800614a:	8382      	strh	r2, [r0, #28]
 800614c:	2386      	movs	r3, #134	@ 0x86
 800614e:	021b      	lsls	r3, r3, #8
 8006150:	4013      	ands	r3, r2
 8006152:	8bc2      	ldrh	r2, [r0, #30]
 8006154:	0ad2      	lsrs	r2, r2, #11
 8006156:	1c52      	adds	r2, r2, #1
 8006158:	02d2      	lsls	r2, r2, #11
 800615a:	24f0      	movs	r4, #240	@ 0xf0
 800615c:	01e4      	lsls	r4, r4, #7
 800615e:	4014      	ands	r4, r2
 8006160:	431c      	orrs	r4, r3
 8006162:	8384      	strh	r4, [r0, #28]
 8006164:	8a43      	ldrh	r3, [r0, #18]
 8006166:	2280      	movs	r2, #128	@ 0x80
 8006168:	0212      	lsls	r2, r2, #8
 800616a:	431a      	orrs	r2, r3
 800616c:	0003      	movs	r3, r0
 800616e:	3312      	adds	r3, #18
 8006170:	801a      	strh	r2, [r3, #0]
 8006172:	4c0e      	ldr	r4, [pc, #56]	@ (80061ac <.text_54>)
 8006174:	4014      	ands	r4, r2
 8006176:	2220      	movs	r2, #32
 8006178:	5c82      	ldrb	r2, [r0, r2]
 800617a:	06d2      	lsls	r2, r2, #27
 800617c:	0ed2      	lsrs	r2, r2, #27
 800617e:	4322      	orrs	r2, r4
 8006180:	801a      	strh	r2, [r3, #0]
 8006182:	2200      	movs	r2, #0
 8006184:	7142      	strb	r2, [r0, #5]
 8006186:	8a43      	ldrh	r3, [r0, #18]
 8006188:	700b      	strb	r3, [r1, #0]
 800618a:	8a43      	ldrh	r3, [r0, #18]
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	704b      	strb	r3, [r1, #1]
 8006190:	8b83      	ldrh	r3, [r0, #28]
 8006192:	708b      	strb	r3, [r1, #2]
 8006194:	8b80      	ldrh	r0, [r0, #28]
 8006196:	0a00      	lsrs	r0, r0, #8
 8006198:	70c8      	strb	r0, [r1, #3]
 800619a:	710a      	strb	r2, [r1, #4]
 800619c:	714a      	strb	r2, [r1, #5]
 800619e:	bd10      	pop	{r4, pc}

080061a0 <.text_51>:
 80061a0:	20000000 	.word	0x20000000

080061a4 <.text_52>:
 80061a4:	200001e8 	.word	0x200001e8

080061a8 <.text_53>:
 80061a8:	000083ff 	.word	0x000083ff

080061ac <.text_54>:
 80061ac:	0000ffe0 	.word	0x0000ffe0

080061b0 <.text_55>:
 80061b0:	5f4c5250 	.word	0x5f4c5250
 80061b4:	4e455645 	.word	0x4e455645
 80061b8:	58525f54 	.word	0x58525f54
 80061bc:	5349445f 	.word	0x5349445f
 80061c0:	44524143 	.word	0x44524143
 80061c4:	00004445 	.word	0x00004445

080061c8 <__udivsi3>:
 80061c8:	2200      	movs	r2, #0
 80061ca:	0843      	lsrs	r3, r0, #1
 80061cc:	428b      	cmp	r3, r1
 80061ce:	d374      	bcc.n	80062ba <__udivsi3+0xf2>
 80061d0:	0903      	lsrs	r3, r0, #4
 80061d2:	428b      	cmp	r3, r1
 80061d4:	d35f      	bcc.n	8006296 <__udivsi3+0xce>
 80061d6:	0a03      	lsrs	r3, r0, #8
 80061d8:	428b      	cmp	r3, r1
 80061da:	d344      	bcc.n	8006266 <__udivsi3+0x9e>
 80061dc:	0b03      	lsrs	r3, r0, #12
 80061de:	428b      	cmp	r3, r1
 80061e0:	d328      	bcc.n	8006234 <__udivsi3+0x6c>
 80061e2:	0c03      	lsrs	r3, r0, #16
 80061e4:	428b      	cmp	r3, r1
 80061e6:	d30d      	bcc.n	8006204 <__udivsi3+0x3c>
 80061e8:	22ff      	movs	r2, #255	@ 0xff
 80061ea:	0209      	lsls	r1, r1, #8
 80061ec:	ba12      	rev	r2, r2
 80061ee:	0c03      	lsrs	r3, r0, #16
 80061f0:	428b      	cmp	r3, r1
 80061f2:	d302      	bcc.n	80061fa <__udivsi3+0x32>
 80061f4:	1212      	asrs	r2, r2, #8
 80061f6:	0209      	lsls	r1, r1, #8
 80061f8:	d065      	beq.n	80062c6 <__udivsi3+0xfe>
 80061fa:	0b03      	lsrs	r3, r0, #12
 80061fc:	428b      	cmp	r3, r1
 80061fe:	d319      	bcc.n	8006234 <__udivsi3+0x6c>
 8006200:	e000      	b.n	8006204 <__udivsi3+0x3c>
 8006202:	0a09      	lsrs	r1, r1, #8
 8006204:	0bc3      	lsrs	r3, r0, #15
 8006206:	428b      	cmp	r3, r1
 8006208:	d301      	bcc.n	800620e <__udivsi3+0x46>
 800620a:	03cb      	lsls	r3, r1, #15
 800620c:	1ac0      	subs	r0, r0, r3
 800620e:	4152      	adcs	r2, r2
 8006210:	0b83      	lsrs	r3, r0, #14
 8006212:	428b      	cmp	r3, r1
 8006214:	d301      	bcc.n	800621a <__udivsi3+0x52>
 8006216:	038b      	lsls	r3, r1, #14
 8006218:	1ac0      	subs	r0, r0, r3
 800621a:	4152      	adcs	r2, r2
 800621c:	0b43      	lsrs	r3, r0, #13
 800621e:	428b      	cmp	r3, r1
 8006220:	d301      	bcc.n	8006226 <__udivsi3+0x5e>
 8006222:	034b      	lsls	r3, r1, #13
 8006224:	1ac0      	subs	r0, r0, r3
 8006226:	4152      	adcs	r2, r2
 8006228:	0b03      	lsrs	r3, r0, #12
 800622a:	428b      	cmp	r3, r1
 800622c:	d301      	bcc.n	8006232 <__udivsi3+0x6a>
 800622e:	030b      	lsls	r3, r1, #12
 8006230:	1ac0      	subs	r0, r0, r3
 8006232:	4152      	adcs	r2, r2
 8006234:	0ac3      	lsrs	r3, r0, #11
 8006236:	428b      	cmp	r3, r1
 8006238:	d301      	bcc.n	800623e <__udivsi3+0x76>
 800623a:	02cb      	lsls	r3, r1, #11
 800623c:	1ac0      	subs	r0, r0, r3
 800623e:	4152      	adcs	r2, r2
 8006240:	0a83      	lsrs	r3, r0, #10
 8006242:	428b      	cmp	r3, r1
 8006244:	d301      	bcc.n	800624a <__udivsi3+0x82>
 8006246:	028b      	lsls	r3, r1, #10
 8006248:	1ac0      	subs	r0, r0, r3
 800624a:	4152      	adcs	r2, r2
 800624c:	0a43      	lsrs	r3, r0, #9
 800624e:	428b      	cmp	r3, r1
 8006250:	d301      	bcc.n	8006256 <__udivsi3+0x8e>
 8006252:	024b      	lsls	r3, r1, #9
 8006254:	1ac0      	subs	r0, r0, r3
 8006256:	4152      	adcs	r2, r2
 8006258:	0a03      	lsrs	r3, r0, #8
 800625a:	428b      	cmp	r3, r1
 800625c:	d301      	bcc.n	8006262 <__udivsi3+0x9a>
 800625e:	020b      	lsls	r3, r1, #8
 8006260:	1ac0      	subs	r0, r0, r3
 8006262:	4152      	adcs	r2, r2
 8006264:	d2cd      	bcs.n	8006202 <__udivsi3+0x3a>
 8006266:	09c3      	lsrs	r3, r0, #7
 8006268:	428b      	cmp	r3, r1
 800626a:	d301      	bcc.n	8006270 <__udivsi3+0xa8>
 800626c:	01cb      	lsls	r3, r1, #7
 800626e:	1ac0      	subs	r0, r0, r3
 8006270:	4152      	adcs	r2, r2
 8006272:	0983      	lsrs	r3, r0, #6
 8006274:	428b      	cmp	r3, r1
 8006276:	d301      	bcc.n	800627c <__udivsi3+0xb4>
 8006278:	018b      	lsls	r3, r1, #6
 800627a:	1ac0      	subs	r0, r0, r3
 800627c:	4152      	adcs	r2, r2
 800627e:	0943      	lsrs	r3, r0, #5
 8006280:	428b      	cmp	r3, r1
 8006282:	d301      	bcc.n	8006288 <__udivsi3+0xc0>
 8006284:	014b      	lsls	r3, r1, #5
 8006286:	1ac0      	subs	r0, r0, r3
 8006288:	4152      	adcs	r2, r2
 800628a:	0903      	lsrs	r3, r0, #4
 800628c:	428b      	cmp	r3, r1
 800628e:	d301      	bcc.n	8006294 <__udivsi3+0xcc>
 8006290:	010b      	lsls	r3, r1, #4
 8006292:	1ac0      	subs	r0, r0, r3
 8006294:	4152      	adcs	r2, r2
 8006296:	08c3      	lsrs	r3, r0, #3
 8006298:	428b      	cmp	r3, r1
 800629a:	d301      	bcc.n	80062a0 <__udivsi3+0xd8>
 800629c:	00cb      	lsls	r3, r1, #3
 800629e:	1ac0      	subs	r0, r0, r3
 80062a0:	4152      	adcs	r2, r2
 80062a2:	0883      	lsrs	r3, r0, #2
 80062a4:	428b      	cmp	r3, r1
 80062a6:	d301      	bcc.n	80062ac <__udivsi3+0xe4>
 80062a8:	008b      	lsls	r3, r1, #2
 80062aa:	1ac0      	subs	r0, r0, r3
 80062ac:	4152      	adcs	r2, r2
 80062ae:	0843      	lsrs	r3, r0, #1
 80062b0:	428b      	cmp	r3, r1
 80062b2:	d301      	bcc.n	80062b8 <__udivsi3+0xf0>
 80062b4:	004b      	lsls	r3, r1, #1
 80062b6:	1ac0      	subs	r0, r0, r3
 80062b8:	4152      	adcs	r2, r2
 80062ba:	1a41      	subs	r1, r0, r1
 80062bc:	d200      	bcs.n	80062c0 <__udivsi3+0xf8>
 80062be:	4601      	mov	r1, r0
 80062c0:	4152      	adcs	r2, r2
 80062c2:	4610      	mov	r0, r2
 80062c4:	4770      	bx	lr
 80062c6:	e7ff      	b.n	80062c8 <__udivsi3+0x100>
 80062c8:	b501      	push	{r0, lr}
 80062ca:	2000      	movs	r0, #0
 80062cc:	f000 f8f0 	bl	80064b0 <__aeabi_idiv0>
 80062d0:	bd02      	pop	{r1, pc}
 80062d2:	46c0      	nop			@ (mov r8, r8)

080062d4 <__aeabi_uidivmod>:
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d0f7      	beq.n	80062c8 <__udivsi3+0x100>
 80062d8:	e776      	b.n	80061c8 <__udivsi3>
 80062da:	4770      	bx	lr

080062dc <__divsi3>:
 80062dc:	4603      	mov	r3, r0
 80062de:	430b      	orrs	r3, r1
 80062e0:	d47f      	bmi.n	80063e2 <__divsi3+0x106>
 80062e2:	2200      	movs	r2, #0
 80062e4:	0843      	lsrs	r3, r0, #1
 80062e6:	428b      	cmp	r3, r1
 80062e8:	d374      	bcc.n	80063d4 <__divsi3+0xf8>
 80062ea:	0903      	lsrs	r3, r0, #4
 80062ec:	428b      	cmp	r3, r1
 80062ee:	d35f      	bcc.n	80063b0 <__divsi3+0xd4>
 80062f0:	0a03      	lsrs	r3, r0, #8
 80062f2:	428b      	cmp	r3, r1
 80062f4:	d344      	bcc.n	8006380 <__divsi3+0xa4>
 80062f6:	0b03      	lsrs	r3, r0, #12
 80062f8:	428b      	cmp	r3, r1
 80062fa:	d328      	bcc.n	800634e <__divsi3+0x72>
 80062fc:	0c03      	lsrs	r3, r0, #16
 80062fe:	428b      	cmp	r3, r1
 8006300:	d30d      	bcc.n	800631e <__divsi3+0x42>
 8006302:	22ff      	movs	r2, #255	@ 0xff
 8006304:	0209      	lsls	r1, r1, #8
 8006306:	ba12      	rev	r2, r2
 8006308:	0c03      	lsrs	r3, r0, #16
 800630a:	428b      	cmp	r3, r1
 800630c:	d302      	bcc.n	8006314 <__divsi3+0x38>
 800630e:	1212      	asrs	r2, r2, #8
 8006310:	0209      	lsls	r1, r1, #8
 8006312:	d065      	beq.n	80063e0 <__divsi3+0x104>
 8006314:	0b03      	lsrs	r3, r0, #12
 8006316:	428b      	cmp	r3, r1
 8006318:	d319      	bcc.n	800634e <__divsi3+0x72>
 800631a:	e000      	b.n	800631e <__divsi3+0x42>
 800631c:	0a09      	lsrs	r1, r1, #8
 800631e:	0bc3      	lsrs	r3, r0, #15
 8006320:	428b      	cmp	r3, r1
 8006322:	d301      	bcc.n	8006328 <__divsi3+0x4c>
 8006324:	03cb      	lsls	r3, r1, #15
 8006326:	1ac0      	subs	r0, r0, r3
 8006328:	4152      	adcs	r2, r2
 800632a:	0b83      	lsrs	r3, r0, #14
 800632c:	428b      	cmp	r3, r1
 800632e:	d301      	bcc.n	8006334 <__divsi3+0x58>
 8006330:	038b      	lsls	r3, r1, #14
 8006332:	1ac0      	subs	r0, r0, r3
 8006334:	4152      	adcs	r2, r2
 8006336:	0b43      	lsrs	r3, r0, #13
 8006338:	428b      	cmp	r3, r1
 800633a:	d301      	bcc.n	8006340 <__divsi3+0x64>
 800633c:	034b      	lsls	r3, r1, #13
 800633e:	1ac0      	subs	r0, r0, r3
 8006340:	4152      	adcs	r2, r2
 8006342:	0b03      	lsrs	r3, r0, #12
 8006344:	428b      	cmp	r3, r1
 8006346:	d301      	bcc.n	800634c <__divsi3+0x70>
 8006348:	030b      	lsls	r3, r1, #12
 800634a:	1ac0      	subs	r0, r0, r3
 800634c:	4152      	adcs	r2, r2
 800634e:	0ac3      	lsrs	r3, r0, #11
 8006350:	428b      	cmp	r3, r1
 8006352:	d301      	bcc.n	8006358 <__divsi3+0x7c>
 8006354:	02cb      	lsls	r3, r1, #11
 8006356:	1ac0      	subs	r0, r0, r3
 8006358:	4152      	adcs	r2, r2
 800635a:	0a83      	lsrs	r3, r0, #10
 800635c:	428b      	cmp	r3, r1
 800635e:	d301      	bcc.n	8006364 <__divsi3+0x88>
 8006360:	028b      	lsls	r3, r1, #10
 8006362:	1ac0      	subs	r0, r0, r3
 8006364:	4152      	adcs	r2, r2
 8006366:	0a43      	lsrs	r3, r0, #9
 8006368:	428b      	cmp	r3, r1
 800636a:	d301      	bcc.n	8006370 <__divsi3+0x94>
 800636c:	024b      	lsls	r3, r1, #9
 800636e:	1ac0      	subs	r0, r0, r3
 8006370:	4152      	adcs	r2, r2
 8006372:	0a03      	lsrs	r3, r0, #8
 8006374:	428b      	cmp	r3, r1
 8006376:	d301      	bcc.n	800637c <__divsi3+0xa0>
 8006378:	020b      	lsls	r3, r1, #8
 800637a:	1ac0      	subs	r0, r0, r3
 800637c:	4152      	adcs	r2, r2
 800637e:	d2cd      	bcs.n	800631c <__divsi3+0x40>
 8006380:	09c3      	lsrs	r3, r0, #7
 8006382:	428b      	cmp	r3, r1
 8006384:	d301      	bcc.n	800638a <__divsi3+0xae>
 8006386:	01cb      	lsls	r3, r1, #7
 8006388:	1ac0      	subs	r0, r0, r3
 800638a:	4152      	adcs	r2, r2
 800638c:	0983      	lsrs	r3, r0, #6
 800638e:	428b      	cmp	r3, r1
 8006390:	d301      	bcc.n	8006396 <__divsi3+0xba>
 8006392:	018b      	lsls	r3, r1, #6
 8006394:	1ac0      	subs	r0, r0, r3
 8006396:	4152      	adcs	r2, r2
 8006398:	0943      	lsrs	r3, r0, #5
 800639a:	428b      	cmp	r3, r1
 800639c:	d301      	bcc.n	80063a2 <__divsi3+0xc6>
 800639e:	014b      	lsls	r3, r1, #5
 80063a0:	1ac0      	subs	r0, r0, r3
 80063a2:	4152      	adcs	r2, r2
 80063a4:	0903      	lsrs	r3, r0, #4
 80063a6:	428b      	cmp	r3, r1
 80063a8:	d301      	bcc.n	80063ae <__divsi3+0xd2>
 80063aa:	010b      	lsls	r3, r1, #4
 80063ac:	1ac0      	subs	r0, r0, r3
 80063ae:	4152      	adcs	r2, r2
 80063b0:	08c3      	lsrs	r3, r0, #3
 80063b2:	428b      	cmp	r3, r1
 80063b4:	d301      	bcc.n	80063ba <__divsi3+0xde>
 80063b6:	00cb      	lsls	r3, r1, #3
 80063b8:	1ac0      	subs	r0, r0, r3
 80063ba:	4152      	adcs	r2, r2
 80063bc:	0883      	lsrs	r3, r0, #2
 80063be:	428b      	cmp	r3, r1
 80063c0:	d301      	bcc.n	80063c6 <__divsi3+0xea>
 80063c2:	008b      	lsls	r3, r1, #2
 80063c4:	1ac0      	subs	r0, r0, r3
 80063c6:	4152      	adcs	r2, r2
 80063c8:	0843      	lsrs	r3, r0, #1
 80063ca:	428b      	cmp	r3, r1
 80063cc:	d301      	bcc.n	80063d2 <__divsi3+0xf6>
 80063ce:	004b      	lsls	r3, r1, #1
 80063d0:	1ac0      	subs	r0, r0, r3
 80063d2:	4152      	adcs	r2, r2
 80063d4:	1a41      	subs	r1, r0, r1
 80063d6:	d200      	bcs.n	80063da <__divsi3+0xfe>
 80063d8:	4601      	mov	r1, r0
 80063da:	4152      	adcs	r2, r2
 80063dc:	4610      	mov	r0, r2
 80063de:	4770      	bx	lr
 80063e0:	e05d      	b.n	800649e <__divsi3+0x1c2>
 80063e2:	0fca      	lsrs	r2, r1, #31
 80063e4:	d000      	beq.n	80063e8 <__divsi3+0x10c>
 80063e6:	4249      	negs	r1, r1
 80063e8:	1003      	asrs	r3, r0, #32
 80063ea:	d300      	bcc.n	80063ee <__divsi3+0x112>
 80063ec:	4240      	negs	r0, r0
 80063ee:	4053      	eors	r3, r2
 80063f0:	2200      	movs	r2, #0
 80063f2:	469c      	mov	ip, r3
 80063f4:	0903      	lsrs	r3, r0, #4
 80063f6:	428b      	cmp	r3, r1
 80063f8:	d32d      	bcc.n	8006456 <__divsi3+0x17a>
 80063fa:	0a03      	lsrs	r3, r0, #8
 80063fc:	428b      	cmp	r3, r1
 80063fe:	d312      	bcc.n	8006426 <__divsi3+0x14a>
 8006400:	22fc      	movs	r2, #252	@ 0xfc
 8006402:	0189      	lsls	r1, r1, #6
 8006404:	ba12      	rev	r2, r2
 8006406:	0a03      	lsrs	r3, r0, #8
 8006408:	428b      	cmp	r3, r1
 800640a:	d30c      	bcc.n	8006426 <__divsi3+0x14a>
 800640c:	0189      	lsls	r1, r1, #6
 800640e:	1192      	asrs	r2, r2, #6
 8006410:	428b      	cmp	r3, r1
 8006412:	d308      	bcc.n	8006426 <__divsi3+0x14a>
 8006414:	0189      	lsls	r1, r1, #6
 8006416:	1192      	asrs	r2, r2, #6
 8006418:	428b      	cmp	r3, r1
 800641a:	d304      	bcc.n	8006426 <__divsi3+0x14a>
 800641c:	0189      	lsls	r1, r1, #6
 800641e:	d03a      	beq.n	8006496 <__divsi3+0x1ba>
 8006420:	1192      	asrs	r2, r2, #6
 8006422:	e000      	b.n	8006426 <__divsi3+0x14a>
 8006424:	0989      	lsrs	r1, r1, #6
 8006426:	09c3      	lsrs	r3, r0, #7
 8006428:	428b      	cmp	r3, r1
 800642a:	d301      	bcc.n	8006430 <__divsi3+0x154>
 800642c:	01cb      	lsls	r3, r1, #7
 800642e:	1ac0      	subs	r0, r0, r3
 8006430:	4152      	adcs	r2, r2
 8006432:	0983      	lsrs	r3, r0, #6
 8006434:	428b      	cmp	r3, r1
 8006436:	d301      	bcc.n	800643c <__divsi3+0x160>
 8006438:	018b      	lsls	r3, r1, #6
 800643a:	1ac0      	subs	r0, r0, r3
 800643c:	4152      	adcs	r2, r2
 800643e:	0943      	lsrs	r3, r0, #5
 8006440:	428b      	cmp	r3, r1
 8006442:	d301      	bcc.n	8006448 <__divsi3+0x16c>
 8006444:	014b      	lsls	r3, r1, #5
 8006446:	1ac0      	subs	r0, r0, r3
 8006448:	4152      	adcs	r2, r2
 800644a:	0903      	lsrs	r3, r0, #4
 800644c:	428b      	cmp	r3, r1
 800644e:	d301      	bcc.n	8006454 <__divsi3+0x178>
 8006450:	010b      	lsls	r3, r1, #4
 8006452:	1ac0      	subs	r0, r0, r3
 8006454:	4152      	adcs	r2, r2
 8006456:	08c3      	lsrs	r3, r0, #3
 8006458:	428b      	cmp	r3, r1
 800645a:	d301      	bcc.n	8006460 <__divsi3+0x184>
 800645c:	00cb      	lsls	r3, r1, #3
 800645e:	1ac0      	subs	r0, r0, r3
 8006460:	4152      	adcs	r2, r2
 8006462:	0883      	lsrs	r3, r0, #2
 8006464:	428b      	cmp	r3, r1
 8006466:	d301      	bcc.n	800646c <__divsi3+0x190>
 8006468:	008b      	lsls	r3, r1, #2
 800646a:	1ac0      	subs	r0, r0, r3
 800646c:	4152      	adcs	r2, r2
 800646e:	d2d9      	bcs.n	8006424 <__divsi3+0x148>
 8006470:	0843      	lsrs	r3, r0, #1
 8006472:	428b      	cmp	r3, r1
 8006474:	d301      	bcc.n	800647a <__divsi3+0x19e>
 8006476:	004b      	lsls	r3, r1, #1
 8006478:	1ac0      	subs	r0, r0, r3
 800647a:	4152      	adcs	r2, r2
 800647c:	1a41      	subs	r1, r0, r1
 800647e:	d200      	bcs.n	8006482 <__divsi3+0x1a6>
 8006480:	4601      	mov	r1, r0
 8006482:	4663      	mov	r3, ip
 8006484:	4152      	adcs	r2, r2
 8006486:	105b      	asrs	r3, r3, #1
 8006488:	4610      	mov	r0, r2
 800648a:	d301      	bcc.n	8006490 <__divsi3+0x1b4>
 800648c:	4240      	negs	r0, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d500      	bpl.n	8006494 <__divsi3+0x1b8>
 8006492:	4249      	negs	r1, r1
 8006494:	4770      	bx	lr
 8006496:	4663      	mov	r3, ip
 8006498:	105b      	asrs	r3, r3, #1
 800649a:	d300      	bcc.n	800649e <__divsi3+0x1c2>
 800649c:	4240      	negs	r0, r0
 800649e:	b501      	push	{r0, lr}
 80064a0:	2000      	movs	r0, #0
 80064a2:	f000 f805 	bl	80064b0 <__aeabi_idiv0>
 80064a6:	bd02      	pop	{r1, pc}

080064a8 <__aeabi_idivmod>:
 80064a8:	2900      	cmp	r1, #0
 80064aa:	d0f8      	beq.n	800649e <__divsi3+0x1c2>
 80064ac:	e716      	b.n	80062dc <__divsi3>
 80064ae:	4770      	bx	lr

080064b0 <__aeabi_idiv0>:
 80064b0:	4770      	bx	lr
 80064b2:	46c0      	nop			@ (mov r8, r8)

080064b4 <__aeabi_uldivmod>:
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d111      	bne.n	80064dc <__aeabi_uldivmod+0x28>
 80064b8:	2a00      	cmp	r2, #0
 80064ba:	d10f      	bne.n	80064dc <__aeabi_uldivmod+0x28>
 80064bc:	2900      	cmp	r1, #0
 80064be:	d100      	bne.n	80064c2 <__aeabi_uldivmod+0xe>
 80064c0:	2800      	cmp	r0, #0
 80064c2:	d002      	beq.n	80064ca <__aeabi_uldivmod+0x16>
 80064c4:	2100      	movs	r1, #0
 80064c6:	43c9      	mvns	r1, r1
 80064c8:	0008      	movs	r0, r1
 80064ca:	b407      	push	{r0, r1, r2}
 80064cc:	4802      	ldr	r0, [pc, #8]	@ (80064d8 <__aeabi_uldivmod+0x24>)
 80064ce:	a102      	add	r1, pc, #8	@ (adr r1, 80064d8 <__aeabi_uldivmod+0x24>)
 80064d0:	1840      	adds	r0, r0, r1
 80064d2:	9002      	str	r0, [sp, #8]
 80064d4:	bd03      	pop	{r0, r1, pc}
 80064d6:	46c0      	nop			@ (mov r8, r8)
 80064d8:	ffffffd9 	.word	0xffffffd9
 80064dc:	b403      	push	{r0, r1}
 80064de:	4668      	mov	r0, sp
 80064e0:	b501      	push	{r0, lr}
 80064e2:	9802      	ldr	r0, [sp, #8]
 80064e4:	f000 f806 	bl	80064f4 <__udivmoddi4>
 80064e8:	9b01      	ldr	r3, [sp, #4]
 80064ea:	469e      	mov	lr, r3
 80064ec:	b002      	add	sp, #8
 80064ee:	bc0c      	pop	{r2, r3}
 80064f0:	4770      	bx	lr
 80064f2:	46c0      	nop			@ (mov r8, r8)

080064f4 <__udivmoddi4>:
 80064f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064f6:	4657      	mov	r7, sl
 80064f8:	464e      	mov	r6, r9
 80064fa:	4645      	mov	r5, r8
 80064fc:	46de      	mov	lr, fp
 80064fe:	b5e0      	push	{r5, r6, r7, lr}
 8006500:	0004      	movs	r4, r0
 8006502:	000d      	movs	r5, r1
 8006504:	4692      	mov	sl, r2
 8006506:	4699      	mov	r9, r3
 8006508:	b083      	sub	sp, #12
 800650a:	428b      	cmp	r3, r1
 800650c:	d830      	bhi.n	8006570 <__udivmoddi4+0x7c>
 800650e:	d02d      	beq.n	800656c <__udivmoddi4+0x78>
 8006510:	4649      	mov	r1, r9
 8006512:	4650      	mov	r0, sl
 8006514:	f000 f8ba 	bl	800668c <__clzdi2>
 8006518:	0029      	movs	r1, r5
 800651a:	0006      	movs	r6, r0
 800651c:	0020      	movs	r0, r4
 800651e:	f000 f8b5 	bl	800668c <__clzdi2>
 8006522:	1a33      	subs	r3, r6, r0
 8006524:	4698      	mov	r8, r3
 8006526:	3b20      	subs	r3, #32
 8006528:	d434      	bmi.n	8006594 <__udivmoddi4+0xa0>
 800652a:	469b      	mov	fp, r3
 800652c:	4653      	mov	r3, sl
 800652e:	465a      	mov	r2, fp
 8006530:	4093      	lsls	r3, r2
 8006532:	4642      	mov	r2, r8
 8006534:	001f      	movs	r7, r3
 8006536:	4653      	mov	r3, sl
 8006538:	4093      	lsls	r3, r2
 800653a:	001e      	movs	r6, r3
 800653c:	42af      	cmp	r7, r5
 800653e:	d83b      	bhi.n	80065b8 <__udivmoddi4+0xc4>
 8006540:	42af      	cmp	r7, r5
 8006542:	d100      	bne.n	8006546 <__udivmoddi4+0x52>
 8006544:	e079      	b.n	800663a <__udivmoddi4+0x146>
 8006546:	465b      	mov	r3, fp
 8006548:	1ba4      	subs	r4, r4, r6
 800654a:	41bd      	sbcs	r5, r7
 800654c:	2b00      	cmp	r3, #0
 800654e:	da00      	bge.n	8006552 <__udivmoddi4+0x5e>
 8006550:	e076      	b.n	8006640 <__udivmoddi4+0x14c>
 8006552:	2200      	movs	r2, #0
 8006554:	2300      	movs	r3, #0
 8006556:	9200      	str	r2, [sp, #0]
 8006558:	9301      	str	r3, [sp, #4]
 800655a:	2301      	movs	r3, #1
 800655c:	465a      	mov	r2, fp
 800655e:	4093      	lsls	r3, r2
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	2301      	movs	r3, #1
 8006564:	4642      	mov	r2, r8
 8006566:	4093      	lsls	r3, r2
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	e029      	b.n	80065c0 <__udivmoddi4+0xcc>
 800656c:	4282      	cmp	r2, r0
 800656e:	d9cf      	bls.n	8006510 <__udivmoddi4+0x1c>
 8006570:	2200      	movs	r2, #0
 8006572:	2300      	movs	r3, #0
 8006574:	9200      	str	r2, [sp, #0]
 8006576:	9301      	str	r3, [sp, #4]
 8006578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <__udivmoddi4+0x8e>
 800657e:	601c      	str	r4, [r3, #0]
 8006580:	605d      	str	r5, [r3, #4]
 8006582:	9800      	ldr	r0, [sp, #0]
 8006584:	9901      	ldr	r1, [sp, #4]
 8006586:	b003      	add	sp, #12
 8006588:	bcf0      	pop	{r4, r5, r6, r7}
 800658a:	46bb      	mov	fp, r7
 800658c:	46b2      	mov	sl, r6
 800658e:	46a9      	mov	r9, r5
 8006590:	46a0      	mov	r8, r4
 8006592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006594:	4642      	mov	r2, r8
 8006596:	469b      	mov	fp, r3
 8006598:	2320      	movs	r3, #32
 800659a:	1a9b      	subs	r3, r3, r2
 800659c:	4652      	mov	r2, sl
 800659e:	40da      	lsrs	r2, r3
 80065a0:	4641      	mov	r1, r8
 80065a2:	0013      	movs	r3, r2
 80065a4:	464a      	mov	r2, r9
 80065a6:	408a      	lsls	r2, r1
 80065a8:	0017      	movs	r7, r2
 80065aa:	4642      	mov	r2, r8
 80065ac:	431f      	orrs	r7, r3
 80065ae:	4653      	mov	r3, sl
 80065b0:	4093      	lsls	r3, r2
 80065b2:	001e      	movs	r6, r3
 80065b4:	42af      	cmp	r7, r5
 80065b6:	d9c3      	bls.n	8006540 <__udivmoddi4+0x4c>
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	9200      	str	r2, [sp, #0]
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	4643      	mov	r3, r8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0d8      	beq.n	8006578 <__udivmoddi4+0x84>
 80065c6:	07fb      	lsls	r3, r7, #31
 80065c8:	0872      	lsrs	r2, r6, #1
 80065ca:	431a      	orrs	r2, r3
 80065cc:	4646      	mov	r6, r8
 80065ce:	087b      	lsrs	r3, r7, #1
 80065d0:	e00e      	b.n	80065f0 <__udivmoddi4+0xfc>
 80065d2:	42ab      	cmp	r3, r5
 80065d4:	d101      	bne.n	80065da <__udivmoddi4+0xe6>
 80065d6:	42a2      	cmp	r2, r4
 80065d8:	d80c      	bhi.n	80065f4 <__udivmoddi4+0x100>
 80065da:	1aa4      	subs	r4, r4, r2
 80065dc:	419d      	sbcs	r5, r3
 80065de:	2001      	movs	r0, #1
 80065e0:	1924      	adds	r4, r4, r4
 80065e2:	416d      	adcs	r5, r5
 80065e4:	2100      	movs	r1, #0
 80065e6:	3e01      	subs	r6, #1
 80065e8:	1824      	adds	r4, r4, r0
 80065ea:	414d      	adcs	r5, r1
 80065ec:	2e00      	cmp	r6, #0
 80065ee:	d006      	beq.n	80065fe <__udivmoddi4+0x10a>
 80065f0:	42ab      	cmp	r3, r5
 80065f2:	d9ee      	bls.n	80065d2 <__udivmoddi4+0xde>
 80065f4:	3e01      	subs	r6, #1
 80065f6:	1924      	adds	r4, r4, r4
 80065f8:	416d      	adcs	r5, r5
 80065fa:	2e00      	cmp	r6, #0
 80065fc:	d1f8      	bne.n	80065f0 <__udivmoddi4+0xfc>
 80065fe:	9800      	ldr	r0, [sp, #0]
 8006600:	9901      	ldr	r1, [sp, #4]
 8006602:	465b      	mov	r3, fp
 8006604:	1900      	adds	r0, r0, r4
 8006606:	4169      	adcs	r1, r5
 8006608:	2b00      	cmp	r3, #0
 800660a:	db24      	blt.n	8006656 <__udivmoddi4+0x162>
 800660c:	002b      	movs	r3, r5
 800660e:	465a      	mov	r2, fp
 8006610:	4644      	mov	r4, r8
 8006612:	40d3      	lsrs	r3, r2
 8006614:	002a      	movs	r2, r5
 8006616:	40e2      	lsrs	r2, r4
 8006618:	001c      	movs	r4, r3
 800661a:	465b      	mov	r3, fp
 800661c:	0015      	movs	r5, r2
 800661e:	2b00      	cmp	r3, #0
 8006620:	db2a      	blt.n	8006678 <__udivmoddi4+0x184>
 8006622:	0026      	movs	r6, r4
 8006624:	409e      	lsls	r6, r3
 8006626:	0033      	movs	r3, r6
 8006628:	0026      	movs	r6, r4
 800662a:	4647      	mov	r7, r8
 800662c:	40be      	lsls	r6, r7
 800662e:	0032      	movs	r2, r6
 8006630:	1a80      	subs	r0, r0, r2
 8006632:	4199      	sbcs	r1, r3
 8006634:	9000      	str	r0, [sp, #0]
 8006636:	9101      	str	r1, [sp, #4]
 8006638:	e79e      	b.n	8006578 <__udivmoddi4+0x84>
 800663a:	42a3      	cmp	r3, r4
 800663c:	d8bc      	bhi.n	80065b8 <__udivmoddi4+0xc4>
 800663e:	e782      	b.n	8006546 <__udivmoddi4+0x52>
 8006640:	4642      	mov	r2, r8
 8006642:	2320      	movs	r3, #32
 8006644:	2100      	movs	r1, #0
 8006646:	1a9b      	subs	r3, r3, r2
 8006648:	2200      	movs	r2, #0
 800664a:	9100      	str	r1, [sp, #0]
 800664c:	9201      	str	r2, [sp, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	40da      	lsrs	r2, r3
 8006652:	9201      	str	r2, [sp, #4]
 8006654:	e785      	b.n	8006562 <__udivmoddi4+0x6e>
 8006656:	4642      	mov	r2, r8
 8006658:	2320      	movs	r3, #32
 800665a:	1a9b      	subs	r3, r3, r2
 800665c:	002a      	movs	r2, r5
 800665e:	4646      	mov	r6, r8
 8006660:	409a      	lsls	r2, r3
 8006662:	0023      	movs	r3, r4
 8006664:	40f3      	lsrs	r3, r6
 8006666:	4644      	mov	r4, r8
 8006668:	4313      	orrs	r3, r2
 800666a:	002a      	movs	r2, r5
 800666c:	40e2      	lsrs	r2, r4
 800666e:	001c      	movs	r4, r3
 8006670:	465b      	mov	r3, fp
 8006672:	0015      	movs	r5, r2
 8006674:	2b00      	cmp	r3, #0
 8006676:	dad4      	bge.n	8006622 <__udivmoddi4+0x12e>
 8006678:	4642      	mov	r2, r8
 800667a:	002f      	movs	r7, r5
 800667c:	2320      	movs	r3, #32
 800667e:	0026      	movs	r6, r4
 8006680:	4097      	lsls	r7, r2
 8006682:	1a9b      	subs	r3, r3, r2
 8006684:	40de      	lsrs	r6, r3
 8006686:	003b      	movs	r3, r7
 8006688:	4333      	orrs	r3, r6
 800668a:	e7cd      	b.n	8006628 <__udivmoddi4+0x134>

0800668c <__clzdi2>:
 800668c:	b510      	push	{r4, lr}
 800668e:	2900      	cmp	r1, #0
 8006690:	d103      	bne.n	800669a <__clzdi2+0xe>
 8006692:	f000 f807 	bl	80066a4 <__clzsi2>
 8006696:	3020      	adds	r0, #32
 8006698:	e002      	b.n	80066a0 <__clzdi2+0x14>
 800669a:	0008      	movs	r0, r1
 800669c:	f000 f802 	bl	80066a4 <__clzsi2>
 80066a0:	bd10      	pop	{r4, pc}
 80066a2:	46c0      	nop			@ (mov r8, r8)

080066a4 <__clzsi2>:
 80066a4:	211c      	movs	r1, #28
 80066a6:	2301      	movs	r3, #1
 80066a8:	041b      	lsls	r3, r3, #16
 80066aa:	4298      	cmp	r0, r3
 80066ac:	d301      	bcc.n	80066b2 <__clzsi2+0xe>
 80066ae:	0c00      	lsrs	r0, r0, #16
 80066b0:	3910      	subs	r1, #16
 80066b2:	0a1b      	lsrs	r3, r3, #8
 80066b4:	4298      	cmp	r0, r3
 80066b6:	d301      	bcc.n	80066bc <__clzsi2+0x18>
 80066b8:	0a00      	lsrs	r0, r0, #8
 80066ba:	3908      	subs	r1, #8
 80066bc:	091b      	lsrs	r3, r3, #4
 80066be:	4298      	cmp	r0, r3
 80066c0:	d301      	bcc.n	80066c6 <__clzsi2+0x22>
 80066c2:	0900      	lsrs	r0, r0, #4
 80066c4:	3904      	subs	r1, #4
 80066c6:	a202      	add	r2, pc, #8	@ (adr r2, 80066d0 <__clzsi2+0x2c>)
 80066c8:	5c10      	ldrb	r0, [r2, r0]
 80066ca:	1840      	adds	r0, r0, r1
 80066cc:	4770      	bx	lr
 80066ce:	46c0      	nop			@ (mov r8, r8)
 80066d0:	02020304 	.word	0x02020304
 80066d4:	01010101 	.word	0x01010101
	...

080066e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	0002      	movs	r2, r0
 80066e8:	1dfb      	adds	r3, r7, #7
 80066ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80066ec:	1dfb      	adds	r3, r7, #7
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80066f2:	d809      	bhi.n	8006708 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066f4:	1dfb      	adds	r3, r7, #7
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	001a      	movs	r2, r3
 80066fa:	231f      	movs	r3, #31
 80066fc:	401a      	ands	r2, r3
 80066fe:	4b04      	ldr	r3, [pc, #16]	@ (8006710 <__NVIC_EnableIRQ+0x30>)
 8006700:	2101      	movs	r1, #1
 8006702:	4091      	lsls	r1, r2
 8006704:	000a      	movs	r2, r1
 8006706:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8006708:	46c0      	nop			@ (mov r8, r8)
 800670a:	46bd      	mov	sp, r7
 800670c:	b002      	add	sp, #8
 800670e:	bd80      	pop	{r7, pc}
 8006710:	e000e100 	.word	0xe000e100

08006714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006714:	b590      	push	{r4, r7, lr}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	0002      	movs	r2, r0
 800671c:	6039      	str	r1, [r7, #0]
 800671e:	1dfb      	adds	r3, r7, #7
 8006720:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006722:	1dfb      	adds	r3, r7, #7
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	2b7f      	cmp	r3, #127	@ 0x7f
 8006728:	d828      	bhi.n	800677c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800672a:	4a2f      	ldr	r2, [pc, #188]	@ (80067e8 <__NVIC_SetPriority+0xd4>)
 800672c:	1dfb      	adds	r3, r7, #7
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	b25b      	sxtb	r3, r3
 8006732:	089b      	lsrs	r3, r3, #2
 8006734:	33c0      	adds	r3, #192	@ 0xc0
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	589b      	ldr	r3, [r3, r2]
 800673a:	1dfa      	adds	r2, r7, #7
 800673c:	7812      	ldrb	r2, [r2, #0]
 800673e:	0011      	movs	r1, r2
 8006740:	2203      	movs	r2, #3
 8006742:	400a      	ands	r2, r1
 8006744:	00d2      	lsls	r2, r2, #3
 8006746:	21ff      	movs	r1, #255	@ 0xff
 8006748:	4091      	lsls	r1, r2
 800674a:	000a      	movs	r2, r1
 800674c:	43d2      	mvns	r2, r2
 800674e:	401a      	ands	r2, r3
 8006750:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	019b      	lsls	r3, r3, #6
 8006756:	22ff      	movs	r2, #255	@ 0xff
 8006758:	401a      	ands	r2, r3
 800675a:	1dfb      	adds	r3, r7, #7
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	0018      	movs	r0, r3
 8006760:	2303      	movs	r3, #3
 8006762:	4003      	ands	r3, r0
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006768:	481f      	ldr	r0, [pc, #124]	@ (80067e8 <__NVIC_SetPriority+0xd4>)
 800676a:	1dfb      	adds	r3, r7, #7
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	b25b      	sxtb	r3, r3
 8006770:	089b      	lsrs	r3, r3, #2
 8006772:	430a      	orrs	r2, r1
 8006774:	33c0      	adds	r3, #192	@ 0xc0
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800677a:	e031      	b.n	80067e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800677c:	4a1b      	ldr	r2, [pc, #108]	@ (80067ec <__NVIC_SetPriority+0xd8>)
 800677e:	1dfb      	adds	r3, r7, #7
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	0019      	movs	r1, r3
 8006784:	230f      	movs	r3, #15
 8006786:	400b      	ands	r3, r1
 8006788:	3b08      	subs	r3, #8
 800678a:	089b      	lsrs	r3, r3, #2
 800678c:	3306      	adds	r3, #6
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	18d3      	adds	r3, r2, r3
 8006792:	3304      	adds	r3, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	1dfa      	adds	r2, r7, #7
 8006798:	7812      	ldrb	r2, [r2, #0]
 800679a:	0011      	movs	r1, r2
 800679c:	2203      	movs	r2, #3
 800679e:	400a      	ands	r2, r1
 80067a0:	00d2      	lsls	r2, r2, #3
 80067a2:	21ff      	movs	r1, #255	@ 0xff
 80067a4:	4091      	lsls	r1, r2
 80067a6:	000a      	movs	r2, r1
 80067a8:	43d2      	mvns	r2, r2
 80067aa:	401a      	ands	r2, r3
 80067ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	019b      	lsls	r3, r3, #6
 80067b2:	22ff      	movs	r2, #255	@ 0xff
 80067b4:	401a      	ands	r2, r3
 80067b6:	1dfb      	adds	r3, r7, #7
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	0018      	movs	r0, r3
 80067bc:	2303      	movs	r3, #3
 80067be:	4003      	ands	r3, r0
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80067c4:	4809      	ldr	r0, [pc, #36]	@ (80067ec <__NVIC_SetPriority+0xd8>)
 80067c6:	1dfb      	adds	r3, r7, #7
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	001c      	movs	r4, r3
 80067cc:	230f      	movs	r3, #15
 80067ce:	4023      	ands	r3, r4
 80067d0:	3b08      	subs	r3, #8
 80067d2:	089b      	lsrs	r3, r3, #2
 80067d4:	430a      	orrs	r2, r1
 80067d6:	3306      	adds	r3, #6
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	18c3      	adds	r3, r0, r3
 80067dc:	3304      	adds	r3, #4
 80067de:	601a      	str	r2, [r3, #0]
}
 80067e0:	46c0      	nop			@ (mov r8, r8)
 80067e2:	46bd      	mov	sp, r7
 80067e4:	b003      	add	sp, #12
 80067e6:	bd90      	pop	{r4, r7, pc}
 80067e8:	e000e100 	.word	0xe000e100
 80067ec:	e000ed00 	.word	0xe000ed00

080067f0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b086      	sub	sp, #24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8006800:	4a0c      	ldr	r2, [pc, #48]	@ (8006834 <LL_DMA_SetDataTransferDirection+0x44>)
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	18d3      	adds	r3, r2, r3
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	001a      	movs	r2, r3
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	18d3      	adds	r3, r2, r3
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a09      	ldr	r2, [pc, #36]	@ (8006838 <LL_DMA_SetDataTransferDirection+0x48>)
 8006812:	4013      	ands	r3, r2
 8006814:	0019      	movs	r1, r3
 8006816:	4a07      	ldr	r2, [pc, #28]	@ (8006834 <LL_DMA_SetDataTransferDirection+0x44>)
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	18d3      	adds	r3, r2, r3
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	001a      	movs	r2, r3
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	18d3      	adds	r3, r2, r3
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	430a      	orrs	r2, r1
 8006828:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800682a:	46c0      	nop			@ (mov r8, r8)
 800682c:	46bd      	mov	sp, r7
 800682e:	b006      	add	sp, #24
 8006830:	bd80      	pop	{r7, pc}
 8006832:	46c0      	nop			@ (mov r8, r8)
 8006834:	080161d8 	.word	0x080161d8
 8006838:	ffffbfef 	.word	0xffffbfef

0800683c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b086      	sub	sp, #24
 8006840:	af00      	add	r7, sp, #0
 8006842:	60f8      	str	r0, [r7, #12]
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800684c:	4a0c      	ldr	r2, [pc, #48]	@ (8006880 <LL_DMA_SetMode+0x44>)
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	18d3      	adds	r3, r2, r3
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	001a      	movs	r2, r3
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	18d3      	adds	r3, r2, r3
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2220      	movs	r2, #32
 800685e:	4393      	bics	r3, r2
 8006860:	0019      	movs	r1, r3
 8006862:	4a07      	ldr	r2, [pc, #28]	@ (8006880 <LL_DMA_SetMode+0x44>)
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	18d3      	adds	r3, r2, r3
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	001a      	movs	r2, r3
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	18d3      	adds	r3, r2, r3
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	430a      	orrs	r2, r1
 8006874:	601a      	str	r2, [r3, #0]
             Mode);
}
 8006876:	46c0      	nop			@ (mov r8, r8)
 8006878:	46bd      	mov	sp, r7
 800687a:	b006      	add	sp, #24
 800687c:	bd80      	pop	{r7, pc}
 800687e:	46c0      	nop			@ (mov r8, r8)
 8006880:	080161d8 	.word	0x080161d8

08006884 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b086      	sub	sp, #24
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8006894:	4a0c      	ldr	r2, [pc, #48]	@ (80068c8 <LL_DMA_SetPeriphIncMode+0x44>)
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	18d3      	adds	r3, r2, r3
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	001a      	movs	r2, r3
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	18d3      	adds	r3, r2, r3
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2240      	movs	r2, #64	@ 0x40
 80068a6:	4393      	bics	r3, r2
 80068a8:	0019      	movs	r1, r3
 80068aa:	4a07      	ldr	r2, [pc, #28]	@ (80068c8 <LL_DMA_SetPeriphIncMode+0x44>)
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	18d3      	adds	r3, r2, r3
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	001a      	movs	r2, r3
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	18d3      	adds	r3, r2, r3
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 80068be:	46c0      	nop			@ (mov r8, r8)
 80068c0:	46bd      	mov	sp, r7
 80068c2:	b006      	add	sp, #24
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	46c0      	nop			@ (mov r8, r8)
 80068c8:	080161d8 	.word	0x080161d8

080068cc <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b086      	sub	sp, #24
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 80068dc:	4a0c      	ldr	r2, [pc, #48]	@ (8006910 <LL_DMA_SetMemoryIncMode+0x44>)
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	18d3      	adds	r3, r2, r3
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	001a      	movs	r2, r3
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	18d3      	adds	r3, r2, r3
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2280      	movs	r2, #128	@ 0x80
 80068ee:	4393      	bics	r3, r2
 80068f0:	0019      	movs	r1, r3
 80068f2:	4a07      	ldr	r2, [pc, #28]	@ (8006910 <LL_DMA_SetMemoryIncMode+0x44>)
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	18d3      	adds	r3, r2, r3
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	001a      	movs	r2, r3
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	18d3      	adds	r3, r2, r3
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	430a      	orrs	r2, r1
 8006904:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8006906:	46c0      	nop			@ (mov r8, r8)
 8006908:	46bd      	mov	sp, r7
 800690a:	b006      	add	sp, #24
 800690c:	bd80      	pop	{r7, pc}
 800690e:	46c0      	nop			@ (mov r8, r8)
 8006910:	080161d8 	.word	0x080161d8

08006914 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8006924:	4a0c      	ldr	r2, [pc, #48]	@ (8006958 <LL_DMA_SetPeriphSize+0x44>)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	18d3      	adds	r3, r2, r3
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	001a      	movs	r2, r3
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	18d3      	adds	r3, r2, r3
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a09      	ldr	r2, [pc, #36]	@ (800695c <LL_DMA_SetPeriphSize+0x48>)
 8006936:	4013      	ands	r3, r2
 8006938:	0019      	movs	r1, r3
 800693a:	4a07      	ldr	r2, [pc, #28]	@ (8006958 <LL_DMA_SetPeriphSize+0x44>)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	18d3      	adds	r3, r2, r3
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	001a      	movs	r2, r3
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	18d3      	adds	r3, r2, r3
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	430a      	orrs	r2, r1
 800694c:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 800694e:	46c0      	nop			@ (mov r8, r8)
 8006950:	46bd      	mov	sp, r7
 8006952:	b006      	add	sp, #24
 8006954:	bd80      	pop	{r7, pc}
 8006956:	46c0      	nop			@ (mov r8, r8)
 8006958:	080161d8 	.word	0x080161d8
 800695c:	fffffcff 	.word	0xfffffcff

08006960 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8006970:	4a0c      	ldr	r2, [pc, #48]	@ (80069a4 <LL_DMA_SetMemorySize+0x44>)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	18d3      	adds	r3, r2, r3
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	001a      	movs	r2, r3
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	18d3      	adds	r3, r2, r3
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a09      	ldr	r2, [pc, #36]	@ (80069a8 <LL_DMA_SetMemorySize+0x48>)
 8006982:	4013      	ands	r3, r2
 8006984:	0019      	movs	r1, r3
 8006986:	4a07      	ldr	r2, [pc, #28]	@ (80069a4 <LL_DMA_SetMemorySize+0x44>)
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	18d3      	adds	r3, r2, r3
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	001a      	movs	r2, r3
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	18d3      	adds	r3, r2, r3
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	430a      	orrs	r2, r1
 8006998:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 800699a:	46c0      	nop			@ (mov r8, r8)
 800699c:	46bd      	mov	sp, r7
 800699e:	b006      	add	sp, #24
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	46c0      	nop			@ (mov r8, r8)
 80069a4:	080161d8 	.word	0x080161d8
 80069a8:	fffff3ff 	.word	0xfffff3ff

080069ac <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 80069bc:	4a0c      	ldr	r2, [pc, #48]	@ (80069f0 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	18d3      	adds	r3, r2, r3
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	001a      	movs	r2, r3
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	18d3      	adds	r3, r2, r3
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a09      	ldr	r2, [pc, #36]	@ (80069f4 <LL_DMA_SetChannelPriorityLevel+0x48>)
 80069ce:	4013      	ands	r3, r2
 80069d0:	0019      	movs	r1, r3
 80069d2:	4a07      	ldr	r2, [pc, #28]	@ (80069f0 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	18d3      	adds	r3, r2, r3
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	001a      	movs	r2, r3
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	18d3      	adds	r3, r2, r3
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	601a      	str	r2, [r3, #0]
             Priority);
}
 80069e6:	46c0      	nop			@ (mov r8, r8)
 80069e8:	46bd      	mov	sp, r7
 80069ea:	b006      	add	sp, #24
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	46c0      	nop			@ (mov r8, r8)
 80069f0:	080161d8 	.word	0x080161d8
 80069f4:	ffffcfff 	.word	0xffffcfff

080069f8 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	0a9b      	lsrs	r3, r3, #10
 8006a08:	4a0f      	ldr	r2, [pc, #60]	@ (8006a48 <LL_DMA_SetPeriphRequest+0x50>)
 8006a0a:	405a      	eors	r2, r3
 8006a0c:	0013      	movs	r3, r2
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	18d3      	adds	r3, r2, r3
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8006a4c <LL_DMA_SetPeriphRequest+0x54>)
 8006a1e:	4694      	mov	ip, r2
 8006a20:	4463      	add	r3, ip
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	227f      	movs	r2, #127	@ 0x7f
 8006a26:	4393      	bics	r3, r2
 8006a28:	0019      	movs	r1, r3
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	18d3      	adds	r3, r2, r3
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4a06      	ldr	r2, [pc, #24]	@ (8006a4c <LL_DMA_SetPeriphRequest+0x54>)
 8006a34:	4694      	mov	ip, r2
 8006a36:	4463      	add	r3, ip
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	601a      	str	r2, [r3, #0]
}
 8006a3e:	46c0      	nop			@ (mov r8, r8)
 8006a40:	46bd      	mov	sp, r7
 8006a42:	b006      	add	sp, #24
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	46c0      	nop			@ (mov r8, r8)
 8006a48:	00100080 	.word	0x00100080
 8006a4c:	40020800 	.word	0x40020800

08006a50 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8006a58:	4b07      	ldr	r3, [pc, #28]	@ (8006a78 <LL_APB1_GRP1_EnableClock+0x28>)
 8006a5a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8006a5c:	4b06      	ldr	r3, [pc, #24]	@ (8006a78 <LL_APB1_GRP1_EnableClock+0x28>)
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	430a      	orrs	r2, r1
 8006a62:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8006a64:	4b04      	ldr	r3, [pc, #16]	@ (8006a78 <LL_APB1_GRP1_EnableClock+0x28>)
 8006a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
}
 8006a70:	46c0      	nop			@ (mov r8, r8)
 8006a72:	46bd      	mov	sp, r7
 8006a74:	b004      	add	sp, #16
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40021000 	.word	0x40021000

08006a7c <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b084      	sub	sp, #16
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8006a84:	4b07      	ldr	r3, [pc, #28]	@ (8006aa4 <LL_IOP_GRP1_EnableClock+0x28>)
 8006a86:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a88:	4b06      	ldr	r3, [pc, #24]	@ (8006aa4 <LL_IOP_GRP1_EnableClock+0x28>)
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8006a90:	4b04      	ldr	r3, [pc, #16]	@ (8006aa4 <LL_IOP_GRP1_EnableClock+0x28>)
 8006a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	4013      	ands	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
}
 8006a9c:	46c0      	nop			@ (mov r8, r8)
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	b004      	add	sp, #16
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	40021000 	.word	0x40021000

08006aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006aac:	f000 ff8a 	bl	80079c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006ab0:	f000 f81d 	bl	8006aee <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006ab4:	f000 fbb2 	bl	800721c <MX_GPIO_Init>
  MX_DMA_Init();
 8006ab8:	f000 fb8c 	bl	80071d4 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8006abc:	f000 f868 	bl	8006b90 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8006ac0:	f000 f8ae 	bl	8006c20 <MX_I2C2_Init>
  MX_UCPD1_Init();
 8006ac4:	f000 fa5e 	bl	8006f84 <MX_UCPD1_Init>
  MX_USART2_UART_Init();
 8006ac8:	f000 fb02 	bl	80070d0 <MX_USART2_UART_Init>
  MX_USB_Device_Init();
 8006acc:	f00e f86c 	bl	8014ba8 <MX_USB_Device_Init>
  MX_TIM2_Init();
 8006ad0:	f000 f944 	bl	8006d5c <MX_TIM2_Init>
  MX_SPI2_Init();
 8006ad4:	f000 f904 	bl	8006ce0 <MX_SPI2_Init>
  MX_TIM4_Init();
 8006ad8:	f000 f9be 	bl	8006e58 <MX_TIM4_Init>
  MX_USART4_UART_Init();
 8006adc:	f000 fb46 	bl	800716c <MX_USART4_UART_Init>
  MX_IWDG_Init();
 8006ae0:	f000 f8de 	bl	8006ca0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8006ae4:	f00d fc76 	bl	80143d4 <MX_USBPD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    USBPD_DPM_Run();
 8006ae8:	f00d fd72 	bl	80145d0 <USBPD_DPM_Run>
 8006aec:	e7fc      	b.n	8006ae8 <main+0x40>

08006aee <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006aee:	b590      	push	{r4, r7, lr}
 8006af0:	b095      	sub	sp, #84	@ 0x54
 8006af2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006af4:	2414      	movs	r4, #20
 8006af6:	193b      	adds	r3, r7, r4
 8006af8:	0018      	movs	r0, r3
 8006afa:	233c      	movs	r3, #60	@ 0x3c
 8006afc:	001a      	movs	r2, r3
 8006afe:	2100      	movs	r1, #0
 8006b00:	f00f faae 	bl	8016060 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006b04:	1d3b      	adds	r3, r7, #4
 8006b06:	0018      	movs	r0, r3
 8006b08:	2310      	movs	r3, #16
 8006b0a:	001a      	movs	r2, r3
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	f00f faa7 	bl	8016060 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b12:	2380      	movs	r3, #128	@ 0x80
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	0018      	movs	r0, r3
 8006b18:	f003 fc72 	bl	800a400 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8006b1c:	193b      	adds	r3, r7, r4
 8006b1e:	222a      	movs	r2, #42	@ 0x2a
 8006b20:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006b22:	193b      	adds	r3, r7, r4
 8006b24:	2280      	movs	r2, #128	@ 0x80
 8006b26:	0052      	lsls	r2, r2, #1
 8006b28:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8006b2a:	193b      	adds	r3, r7, r4
 8006b2c:	2280      	movs	r2, #128	@ 0x80
 8006b2e:	03d2      	lsls	r2, r2, #15
 8006b30:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8006b32:	0021      	movs	r1, r4
 8006b34:	187b      	adds	r3, r7, r1
 8006b36:	2200      	movs	r2, #0
 8006b38:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006b3a:	187b      	adds	r3, r7, r1
 8006b3c:	2240      	movs	r2, #64	@ 0x40
 8006b3e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006b40:	187b      	adds	r3, r7, r1
 8006b42:	2201      	movs	r2, #1
 8006b44:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006b46:	187b      	adds	r3, r7, r1
 8006b48:	2200      	movs	r2, #0
 8006b4a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006b4c:	187b      	adds	r3, r7, r1
 8006b4e:	0018      	movs	r0, r3
 8006b50:	f003 fca2 	bl	800a498 <HAL_RCC_OscConfig>
 8006b54:	1e03      	subs	r3, r0, #0
 8006b56:	d001      	beq.n	8006b5c <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8006b58:	f000 fbc0 	bl	80072dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006b5c:	1d3b      	adds	r3, r7, #4
 8006b5e:	2207      	movs	r2, #7
 8006b60:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006b62:	1d3b      	adds	r3, r7, #4
 8006b64:	2200      	movs	r2, #0
 8006b66:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006b68:	1d3b      	adds	r3, r7, #4
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006b6e:	1d3b      	adds	r3, r7, #4
 8006b70:	2200      	movs	r2, #0
 8006b72:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006b74:	1d3b      	adds	r3, r7, #4
 8006b76:	2100      	movs	r1, #0
 8006b78:	0018      	movs	r0, r3
 8006b7a:	f003 ffed 	bl	800ab58 <HAL_RCC_ClockConfig>
 8006b7e:	1e03      	subs	r3, r0, #0
 8006b80:	d001      	beq.n	8006b86 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8006b82:	f000 fbab 	bl	80072dc <Error_Handler>
  }
}
 8006b86:	46c0      	nop			@ (mov r8, r8)
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	b015      	add	sp, #84	@ 0x54
 8006b8c:	bd90      	pop	{r4, r7, pc}
	...

08006b90 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8006b94:	4b20      	ldr	r3, [pc, #128]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006b96:	4a21      	ldr	r2, [pc, #132]	@ (8006c1c <MX_FDCAN1_Init+0x8c>)
 8006b98:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8006b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8006ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8006ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006ba8:	2200      	movs	r2, #0
 8006baa:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8006bac:	4b1a      	ldr	r3, [pc, #104]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8006bb2:	4b19      	ldr	r3, [pc, #100]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8006bb8:	4b17      	ldr	r3, [pc, #92]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bba:	2200      	movs	r2, #0
 8006bbc:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8006bbe:	4b16      	ldr	r3, [pc, #88]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bc0:	2210      	movs	r2, #16
 8006bc2:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8006bc4:	4b14      	ldr	r3, [pc, #80]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8006bca:	4b13      	ldr	r3, [pc, #76]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bcc:	2202      	movs	r2, #2
 8006bce:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8006bd0:	4b11      	ldr	r3, [pc, #68]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bd2:	2202      	movs	r2, #2
 8006bd4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8006bd6:	4b10      	ldr	r3, [pc, #64]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bd8:	2201      	movs	r2, #1
 8006bda:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8006bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bde:	2201      	movs	r2, #1
 8006be0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8006be2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006be4:	2201      	movs	r2, #1
 8006be6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8006be8:	4b0b      	ldr	r3, [pc, #44]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bea:	2201      	movs	r2, #1
 8006bec:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8006bee:	4b0a      	ldr	r3, [pc, #40]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8006bf4:	4b08      	ldr	r3, [pc, #32]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8006bfa:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8006c00:	4b05      	ldr	r3, [pc, #20]	@ (8006c18 <MX_FDCAN1_Init+0x88>)
 8006c02:	0018      	movs	r0, r3
 8006c04:	f001 f996 	bl	8007f34 <HAL_FDCAN_Init>
 8006c08:	1e03      	subs	r3, r0, #0
 8006c0a:	d001      	beq.n	8006c10 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8006c0c:	f000 fb66 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8006c10:	46c0      	nop			@ (mov r8, r8)
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	46c0      	nop			@ (mov r8, r8)
 8006c18:	200001f4 	.word	0x200001f4
 8006c1c:	40006400 	.word	0x40006400

08006c20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006c24:	4b1b      	ldr	r3, [pc, #108]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c26:	4a1c      	ldr	r2, [pc, #112]	@ (8006c98 <MX_I2C2_Init+0x78>)
 8006c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8006c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c9c <MX_I2C2_Init+0x7c>)
 8006c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006c30:	4b18      	ldr	r3, [pc, #96]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006c36:	4b17      	ldr	r3, [pc, #92]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c38:	2201      	movs	r2, #1
 8006c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006c3c:	4b15      	ldr	r3, [pc, #84]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006c42:	4b14      	ldr	r3, [pc, #80]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006c48:	4b12      	ldr	r3, [pc, #72]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006c4e:	4b11      	ldr	r3, [pc, #68]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c50:	2200      	movs	r2, #0
 8006c52:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006c54:	4b0f      	ldr	r3, [pc, #60]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f001 fcc5 	bl	80085ec <HAL_I2C_Init>
 8006c62:	1e03      	subs	r3, r0, #0
 8006c64:	d001      	beq.n	8006c6a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8006c66:	f000 fb39 	bl	80072dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f001 fd62 	bl	8008738 <HAL_I2CEx_ConfigAnalogFilter>
 8006c74:	1e03      	subs	r3, r0, #0
 8006c76:	d001      	beq.n	8006c7c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8006c78:	f000 fb30 	bl	80072dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006c7c:	4b05      	ldr	r3, [pc, #20]	@ (8006c94 <MX_I2C2_Init+0x74>)
 8006c7e:	2100      	movs	r1, #0
 8006c80:	0018      	movs	r0, r3
 8006c82:	f001 fda5 	bl	80087d0 <HAL_I2CEx_ConfigDigitalFilter>
 8006c86:	1e03      	subs	r3, r0, #0
 8006c88:	d001      	beq.n	8006c8e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8006c8a:	f000 fb27 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006c8e:	46c0      	nop			@ (mov r8, r8)
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	20000258 	.word	0x20000258
 8006c98:	40005800 	.word	0x40005800
 8006c9c:	00303d5b 	.word	0x00303d5b

08006ca0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8006ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd4 <MX_IWDG_Init+0x34>)
 8006ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8006cd8 <MX_IWDG_Init+0x38>)
 8006ca8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8006caa:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd4 <MX_IWDG_Init+0x34>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8006cb0:	4b08      	ldr	r3, [pc, #32]	@ (8006cd4 <MX_IWDG_Init+0x34>)
 8006cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006cdc <MX_IWDG_Init+0x3c>)
 8006cb4:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8006cb6:	4b07      	ldr	r3, [pc, #28]	@ (8006cd4 <MX_IWDG_Init+0x34>)
 8006cb8:	4a08      	ldr	r2, [pc, #32]	@ (8006cdc <MX_IWDG_Init+0x3c>)
 8006cba:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8006cbc:	4b05      	ldr	r3, [pc, #20]	@ (8006cd4 <MX_IWDG_Init+0x34>)
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	f001 fdd2 	bl	8008868 <HAL_IWDG_Init>
 8006cc4:	1e03      	subs	r3, r0, #0
 8006cc6:	d001      	beq.n	8006ccc <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8006cc8:	f000 fb08 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8006ccc:	46c0      	nop			@ (mov r8, r8)
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	46c0      	nop			@ (mov r8, r8)
 8006cd4:	200002ac 	.word	0x200002ac
 8006cd8:	40003000 	.word	0x40003000
 8006cdc:	00000fff 	.word	0x00000fff

08006ce0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8006d58 <MX_SPI2_Init+0x78>)
 8006ce8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006cea:	4b1a      	ldr	r3, [pc, #104]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006cec:	2282      	movs	r2, #130	@ 0x82
 8006cee:	0052      	lsls	r2, r2, #1
 8006cf0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006cf2:	4b18      	ldr	r3, [pc, #96]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006cf8:	4b16      	ldr	r3, [pc, #88]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006cfa:	22e0      	movs	r2, #224	@ 0xe0
 8006cfc:	00d2      	lsls	r2, r2, #3
 8006cfe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d00:	4b14      	ldr	r3, [pc, #80]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006d06:	4b13      	ldr	r3, [pc, #76]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d08:	2200      	movs	r2, #0
 8006d0a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8006d0c:	4b11      	ldr	r3, [pc, #68]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d0e:	2280      	movs	r2, #128	@ 0x80
 8006d10:	02d2      	lsls	r2, r2, #11
 8006d12:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d14:	4b0f      	ldr	r3, [pc, #60]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d16:	2200      	movs	r2, #0
 8006d18:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006d20:	4b0c      	ldr	r3, [pc, #48]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d26:	4b0b      	ldr	r3, [pc, #44]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006d2c:	4b09      	ldr	r3, [pc, #36]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d2e:	2207      	movs	r2, #7
 8006d30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006d32:	4b08      	ldr	r3, [pc, #32]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006d38:	4b06      	ldr	r3, [pc, #24]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d3a:	2208      	movs	r2, #8
 8006d3c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006d3e:	4b05      	ldr	r3, [pc, #20]	@ (8006d54 <MX_SPI2_Init+0x74>)
 8006d40:	0018      	movs	r0, r3
 8006d42:	f004 faef 	bl	800b324 <HAL_SPI_Init>
 8006d46:	1e03      	subs	r3, r0, #0
 8006d48:	d001      	beq.n	8006d4e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8006d4a:	f000 fac7 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006d4e:	46c0      	nop			@ (mov r8, r8)
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	200002bc 	.word	0x200002bc
 8006d58:	40003800 	.word	0x40003800

08006d5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b08e      	sub	sp, #56	@ 0x38
 8006d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006d62:	2328      	movs	r3, #40	@ 0x28
 8006d64:	18fb      	adds	r3, r7, r3
 8006d66:	0018      	movs	r0, r3
 8006d68:	2310      	movs	r3, #16
 8006d6a:	001a      	movs	r2, r3
 8006d6c:	2100      	movs	r1, #0
 8006d6e:	f00f f977 	bl	8016060 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006d72:	231c      	movs	r3, #28
 8006d74:	18fb      	adds	r3, r7, r3
 8006d76:	0018      	movs	r0, r3
 8006d78:	230c      	movs	r3, #12
 8006d7a:	001a      	movs	r2, r3
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	f00f f96f 	bl	8016060 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006d82:	003b      	movs	r3, r7
 8006d84:	0018      	movs	r0, r3
 8006d86:	231c      	movs	r3, #28
 8006d88:	001a      	movs	r2, r3
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	f00f f968 	bl	8016060 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006d90:	4b30      	ldr	r3, [pc, #192]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006d92:	2280      	movs	r2, #128	@ 0x80
 8006d94:	05d2      	lsls	r2, r2, #23
 8006d96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8006d98:	4b2e      	ldr	r3, [pc, #184]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8006da4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006da6:	2209      	movs	r2, #9
 8006da8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006daa:	4b2a      	ldr	r3, [pc, #168]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006db0:	4b28      	ldr	r3, [pc, #160]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006db2:	2200      	movs	r2, #0
 8006db4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006db6:	4b27      	ldr	r3, [pc, #156]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006db8:	0018      	movs	r0, r3
 8006dba:	f004 fb6b 	bl	800b494 <HAL_TIM_Base_Init>
 8006dbe:	1e03      	subs	r3, r0, #0
 8006dc0:	d001      	beq.n	8006dc6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8006dc2:	f000 fa8b 	bl	80072dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006dc6:	2128      	movs	r1, #40	@ 0x28
 8006dc8:	187b      	adds	r3, r7, r1
 8006dca:	2280      	movs	r2, #128	@ 0x80
 8006dcc:	0152      	lsls	r2, r2, #5
 8006dce:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006dd0:	187a      	adds	r2, r7, r1
 8006dd2:	4b20      	ldr	r3, [pc, #128]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006dd4:	0011      	movs	r1, r2
 8006dd6:	0018      	movs	r0, r3
 8006dd8:	f004 fd14 	bl	800b804 <HAL_TIM_ConfigClockSource>
 8006ddc:	1e03      	subs	r3, r0, #0
 8006dde:	d001      	beq.n	8006de4 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8006de0:	f000 fa7c 	bl	80072dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006de4:	4b1b      	ldr	r3, [pc, #108]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006de6:	0018      	movs	r0, r3
 8006de8:	f004 fbac 	bl	800b544 <HAL_TIM_PWM_Init>
 8006dec:	1e03      	subs	r3, r0, #0
 8006dee:	d001      	beq.n	8006df4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8006df0:	f000 fa74 	bl	80072dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006df4:	211c      	movs	r1, #28
 8006df6:	187b      	adds	r3, r7, r1
 8006df8:	2200      	movs	r2, #0
 8006dfa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006dfc:	187b      	adds	r3, r7, r1
 8006dfe:	2200      	movs	r2, #0
 8006e00:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006e02:	187a      	adds	r2, r7, r1
 8006e04:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006e06:	0011      	movs	r1, r2
 8006e08:	0018      	movs	r0, r3
 8006e0a:	f005 f9c9 	bl	800c1a0 <HAL_TIMEx_MasterConfigSynchronization>
 8006e0e:	1e03      	subs	r3, r0, #0
 8006e10:	d001      	beq.n	8006e16 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8006e12:	f000 fa63 	bl	80072dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e16:	003b      	movs	r3, r7
 8006e18:	2260      	movs	r2, #96	@ 0x60
 8006e1a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5;
 8006e1c:	003b      	movs	r3, r7
 8006e1e:	2205      	movs	r2, #5
 8006e20:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e22:	003b      	movs	r3, r7
 8006e24:	2200      	movs	r2, #0
 8006e26:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006e28:	003b      	movs	r3, r7
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006e2e:	0039      	movs	r1, r7
 8006e30:	4b08      	ldr	r3, [pc, #32]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006e32:	2204      	movs	r2, #4
 8006e34:	0018      	movs	r0, r3
 8006e36:	f004 fbe5 	bl	800b604 <HAL_TIM_PWM_ConfigChannel>
 8006e3a:	1e03      	subs	r3, r0, #0
 8006e3c:	d001      	beq.n	8006e42 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8006e3e:	f000 fa4d 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006e42:	4b04      	ldr	r3, [pc, #16]	@ (8006e54 <MX_TIM2_Init+0xf8>)
 8006e44:	0018      	movs	r0, r3
 8006e46:	f000 fbe3 	bl	8007610 <HAL_TIM_MspPostInit>

}
 8006e4a:	46c0      	nop			@ (mov r8, r8)
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	b00e      	add	sp, #56	@ 0x38
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	46c0      	nop			@ (mov r8, r8)
 8006e54:	20000320 	.word	0x20000320

08006e58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b08e      	sub	sp, #56	@ 0x38
 8006e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006e5e:	2328      	movs	r3, #40	@ 0x28
 8006e60:	18fb      	adds	r3, r7, r3
 8006e62:	0018      	movs	r0, r3
 8006e64:	2310      	movs	r3, #16
 8006e66:	001a      	movs	r2, r3
 8006e68:	2100      	movs	r1, #0
 8006e6a:	f00f f8f9 	bl	8016060 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006e6e:	231c      	movs	r3, #28
 8006e70:	18fb      	adds	r3, r7, r3
 8006e72:	0018      	movs	r0, r3
 8006e74:	230c      	movs	r3, #12
 8006e76:	001a      	movs	r2, r3
 8006e78:	2100      	movs	r1, #0
 8006e7a:	f00f f8f1 	bl	8016060 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006e7e:	003b      	movs	r3, r7
 8006e80:	0018      	movs	r0, r3
 8006e82:	231c      	movs	r3, #28
 8006e84:	001a      	movs	r2, r3
 8006e86:	2100      	movs	r1, #0
 8006e88:	f00f f8ea 	bl	8016060 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006e8c:	4b3a      	ldr	r3, [pc, #232]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8006f7c <MX_TIM4_Init+0x124>)
 8006e90:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8006e92:	4b39      	ldr	r3, [pc, #228]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006e94:	2203      	movs	r2, #3
 8006e96:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e98:	4b37      	ldr	r3, [pc, #220]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3999;
 8006e9e:	4b36      	ldr	r3, [pc, #216]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006ea0:	4a37      	ldr	r2, [pc, #220]	@ (8006f80 <MX_TIM4_Init+0x128>)
 8006ea2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ea4:	4b34      	ldr	r3, [pc, #208]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006eaa:	4b33      	ldr	r3, [pc, #204]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006eac:	2200      	movs	r2, #0
 8006eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006eb0:	4b31      	ldr	r3, [pc, #196]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	f004 faee 	bl	800b494 <HAL_TIM_Base_Init>
 8006eb8:	1e03      	subs	r3, r0, #0
 8006eba:	d001      	beq.n	8006ec0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8006ebc:	f000 fa0e 	bl	80072dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006ec0:	2128      	movs	r1, #40	@ 0x28
 8006ec2:	187b      	adds	r3, r7, r1
 8006ec4:	2280      	movs	r2, #128	@ 0x80
 8006ec6:	0152      	lsls	r2, r2, #5
 8006ec8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8006eca:	187a      	adds	r2, r7, r1
 8006ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006ece:	0011      	movs	r1, r2
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	f004 fc97 	bl	800b804 <HAL_TIM_ConfigClockSource>
 8006ed6:	1e03      	subs	r3, r0, #0
 8006ed8:	d001      	beq.n	8006ede <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8006eda:	f000 f9ff 	bl	80072dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006ede:	4b26      	ldr	r3, [pc, #152]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	f004 fb2f 	bl	800b544 <HAL_TIM_PWM_Init>
 8006ee6:	1e03      	subs	r3, r0, #0
 8006ee8:	d001      	beq.n	8006eee <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8006eea:	f000 f9f7 	bl	80072dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006eee:	211c      	movs	r1, #28
 8006ef0:	187b      	adds	r3, r7, r1
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006ef6:	187b      	adds	r3, r7, r1
 8006ef8:	2200      	movs	r2, #0
 8006efa:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006efc:	187a      	adds	r2, r7, r1
 8006efe:	4b1e      	ldr	r3, [pc, #120]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006f00:	0011      	movs	r1, r2
 8006f02:	0018      	movs	r0, r3
 8006f04:	f005 f94c 	bl	800c1a0 <HAL_TIMEx_MasterConfigSynchronization>
 8006f08:	1e03      	subs	r3, r0, #0
 8006f0a:	d001      	beq.n	8006f10 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8006f0c:	f000 f9e6 	bl	80072dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006f10:	003b      	movs	r3, r7
 8006f12:	2260      	movs	r2, #96	@ 0x60
 8006f14:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 2000;
 8006f16:	003b      	movs	r3, r7
 8006f18:	22fa      	movs	r2, #250	@ 0xfa
 8006f1a:	00d2      	lsls	r2, r2, #3
 8006f1c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006f1e:	003b      	movs	r3, r7
 8006f20:	2200      	movs	r2, #0
 8006f22:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006f24:	003b      	movs	r3, r7
 8006f26:	2200      	movs	r2, #0
 8006f28:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006f2a:	0039      	movs	r1, r7
 8006f2c:	4b12      	ldr	r3, [pc, #72]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006f2e:	2204      	movs	r2, #4
 8006f30:	0018      	movs	r0, r3
 8006f32:	f004 fb67 	bl	800b604 <HAL_TIM_PWM_ConfigChannel>
 8006f36:	1e03      	subs	r3, r0, #0
 8006f38:	d001      	beq.n	8006f3e <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8006f3a:	f000 f9cf 	bl	80072dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006f3e:	0039      	movs	r1, r7
 8006f40:	4b0d      	ldr	r3, [pc, #52]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006f42:	2208      	movs	r2, #8
 8006f44:	0018      	movs	r0, r3
 8006f46:	f004 fb5d 	bl	800b604 <HAL_TIM_PWM_ConfigChannel>
 8006f4a:	1e03      	subs	r3, r0, #0
 8006f4c:	d001      	beq.n	8006f52 <MX_TIM4_Init+0xfa>
  {
    Error_Handler();
 8006f4e:	f000 f9c5 	bl	80072dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006f52:	0039      	movs	r1, r7
 8006f54:	4b08      	ldr	r3, [pc, #32]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006f56:	220c      	movs	r2, #12
 8006f58:	0018      	movs	r0, r3
 8006f5a:	f004 fb53 	bl	800b604 <HAL_TIM_PWM_ConfigChannel>
 8006f5e:	1e03      	subs	r3, r0, #0
 8006f60:	d001      	beq.n	8006f66 <MX_TIM4_Init+0x10e>
  {
    Error_Handler();
 8006f62:	f000 f9bb 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8006f66:	4b04      	ldr	r3, [pc, #16]	@ (8006f78 <MX_TIM4_Init+0x120>)
 8006f68:	0018      	movs	r0, r3
 8006f6a:	f000 fb51 	bl	8007610 <HAL_TIM_MspPostInit>

}
 8006f6e:	46c0      	nop			@ (mov r8, r8)
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b00e      	add	sp, #56	@ 0x38
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	46c0      	nop			@ (mov r8, r8)
 8006f78:	2000036c 	.word	0x2000036c
 8006f7c:	40000800 	.word	0x40000800
 8006f80:	00000f9f 	.word	0x00000f9f

08006f84 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f8a:	003b      	movs	r3, r7
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	2318      	movs	r3, #24
 8006f90:	001a      	movs	r2, r3
 8006f92:	2100      	movs	r1, #0
 8006f94:	f00f f864 	bl	8016060 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 8006f98:	2380      	movs	r3, #128	@ 0x80
 8006f9a:	049b      	lsls	r3, r3, #18
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	f7ff fd57 	bl	8006a50 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8006fa2:	2002      	movs	r0, #2
 8006fa4:	f7ff fd6a 	bl	8006a7c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8006fa8:	2001      	movs	r0, #1
 8006faa:	f7ff fd67 	bl	8006a7c <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8006fae:	003b      	movs	r3, r7
 8006fb0:	2280      	movs	r2, #128	@ 0x80
 8006fb2:	0212      	lsls	r2, r2, #8
 8006fb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006fb6:	003b      	movs	r3, r7
 8006fb8:	2203      	movs	r2, #3
 8006fba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fbc:	003b      	movs	r3, r7
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fc2:	003b      	movs	r3, r7
 8006fc4:	4a40      	ldr	r2, [pc, #256]	@ (80070c8 <MX_UCPD1_Init+0x144>)
 8006fc6:	0019      	movs	r1, r3
 8006fc8:	0010      	movs	r0, r2
 8006fca:	f006 fa1f 	bl	800d40c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8006fce:	003b      	movs	r3, r7
 8006fd0:	2280      	movs	r2, #128	@ 0x80
 8006fd2:	0052      	lsls	r2, r2, #1
 8006fd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8006fd6:	003b      	movs	r3, r7
 8006fd8:	2203      	movs	r2, #3
 8006fda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fdc:	003b      	movs	r3, r7
 8006fde:	2200      	movs	r2, #0
 8006fe0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fe2:	003a      	movs	r2, r7
 8006fe4:	23a0      	movs	r3, #160	@ 0xa0
 8006fe6:	05db      	lsls	r3, r3, #23
 8006fe8:	0011      	movs	r1, r2
 8006fea:	0018      	movs	r0, r3
 8006fec:	f006 fa0e 	bl	800d40c <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 8006ff0:	4b36      	ldr	r3, [pc, #216]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8006ff2:	223a      	movs	r2, #58	@ 0x3a
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	0018      	movs	r0, r3
 8006ff8:	f7ff fcfe 	bl	80069f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8006ffc:	4b33      	ldr	r3, [pc, #204]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8006ffe:	2200      	movs	r2, #0
 8007000:	2100      	movs	r1, #0
 8007002:	0018      	movs	r0, r3
 8007004:	f7ff fbf4 	bl	80067f0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8007008:	4b30      	ldr	r3, [pc, #192]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800700a:	2200      	movs	r2, #0
 800700c:	2100      	movs	r1, #0
 800700e:	0018      	movs	r0, r3
 8007010:	f7ff fccc 	bl	80069ac <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 8007014:	4b2d      	ldr	r3, [pc, #180]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007016:	2200      	movs	r2, #0
 8007018:	2100      	movs	r1, #0
 800701a:	0018      	movs	r0, r3
 800701c:	f7ff fc0e 	bl	800683c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8007020:	4b2a      	ldr	r3, [pc, #168]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007022:	2200      	movs	r2, #0
 8007024:	2100      	movs	r1, #0
 8007026:	0018      	movs	r0, r3
 8007028:	f7ff fc2c 	bl	8006884 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800702c:	4b27      	ldr	r3, [pc, #156]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800702e:	2280      	movs	r2, #128	@ 0x80
 8007030:	2100      	movs	r1, #0
 8007032:	0018      	movs	r0, r3
 8007034:	f7ff fc4a 	bl	80068cc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8007038:	4b24      	ldr	r3, [pc, #144]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800703a:	2200      	movs	r2, #0
 800703c:	2100      	movs	r1, #0
 800703e:	0018      	movs	r0, r3
 8007040:	f7ff fc68 	bl	8006914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8007044:	4b21      	ldr	r3, [pc, #132]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007046:	2200      	movs	r2, #0
 8007048:	2100      	movs	r1, #0
 800704a:	0018      	movs	r0, r3
 800704c:	f7ff fc88 	bl	8006960 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8007050:	4b1e      	ldr	r3, [pc, #120]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007052:	223b      	movs	r2, #59	@ 0x3b
 8007054:	2101      	movs	r1, #1
 8007056:	0018      	movs	r0, r3
 8007058:	f7ff fcce 	bl	80069f8 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800705c:	4b1b      	ldr	r3, [pc, #108]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800705e:	2210      	movs	r2, #16
 8007060:	2101      	movs	r1, #1
 8007062:	0018      	movs	r0, r3
 8007064:	f7ff fbc4 	bl	80067f0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8007068:	4b18      	ldr	r3, [pc, #96]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800706a:	2200      	movs	r2, #0
 800706c:	2101      	movs	r1, #1
 800706e:	0018      	movs	r0, r3
 8007070:	f7ff fc9c 	bl	80069ac <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8007074:	4b15      	ldr	r3, [pc, #84]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007076:	2200      	movs	r2, #0
 8007078:	2101      	movs	r1, #1
 800707a:	0018      	movs	r0, r3
 800707c:	f7ff fbde 	bl	800683c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8007080:	4b12      	ldr	r3, [pc, #72]	@ (80070cc <MX_UCPD1_Init+0x148>)
 8007082:	2200      	movs	r2, #0
 8007084:	2101      	movs	r1, #1
 8007086:	0018      	movs	r0, r3
 8007088:	f7ff fbfc 	bl	8006884 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 800708c:	4b0f      	ldr	r3, [pc, #60]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800708e:	2280      	movs	r2, #128	@ 0x80
 8007090:	2101      	movs	r1, #1
 8007092:	0018      	movs	r0, r3
 8007094:	f7ff fc1a 	bl	80068cc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8007098:	4b0c      	ldr	r3, [pc, #48]	@ (80070cc <MX_UCPD1_Init+0x148>)
 800709a:	2200      	movs	r2, #0
 800709c:	2101      	movs	r1, #1
 800709e:	0018      	movs	r0, r3
 80070a0:	f7ff fc38 	bl	8006914 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 80070a4:	4b09      	ldr	r3, [pc, #36]	@ (80070cc <MX_UCPD1_Init+0x148>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	2101      	movs	r1, #1
 80070aa:	0018      	movs	r0, r3
 80070ac:	f7ff fc58 	bl	8006960 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 80070b0:	2100      	movs	r1, #0
 80070b2:	2008      	movs	r0, #8
 80070b4:	f7ff fb2e 	bl	8006714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 80070b8:	2008      	movs	r0, #8
 80070ba:	f7ff fb11 	bl	80066e0 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 80070be:	46c0      	nop			@ (mov r8, r8)
 80070c0:	46bd      	mov	sp, r7
 80070c2:	b006      	add	sp, #24
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	46c0      	nop			@ (mov r8, r8)
 80070c8:	50000400 	.word	0x50000400
 80070cc:	40020000 	.word	0x40020000

080070d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80070d4:	4b23      	ldr	r3, [pc, #140]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070d6:	4a24      	ldr	r2, [pc, #144]	@ (8007168 <MX_USART2_UART_Init+0x98>)
 80070d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80070da:	4b22      	ldr	r3, [pc, #136]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070dc:	22e1      	movs	r2, #225	@ 0xe1
 80070de:	0252      	lsls	r2, r2, #9
 80070e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80070e2:	4b20      	ldr	r3, [pc, #128]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070e4:	2200      	movs	r2, #0
 80070e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80070e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80070ee:	4b1d      	ldr	r3, [pc, #116]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80070f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070f6:	220c      	movs	r2, #12
 80070f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80070fa:	4b1a      	ldr	r3, [pc, #104]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 80070fc:	2200      	movs	r2, #0
 80070fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007100:	4b18      	ldr	r3, [pc, #96]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 8007102:	2200      	movs	r2, #0
 8007104:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007106:	4b17      	ldr	r3, [pc, #92]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 8007108:	2200      	movs	r2, #0
 800710a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800710c:	4b15      	ldr	r3, [pc, #84]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 800710e:	2200      	movs	r2, #0
 8007110:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007112:	4b14      	ldr	r3, [pc, #80]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 8007114:	2200      	movs	r2, #0
 8007116:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007118:	4b12      	ldr	r3, [pc, #72]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 800711a:	0018      	movs	r0, r3
 800711c:	f005 f8b6 	bl	800c28c <HAL_UART_Init>
 8007120:	1e03      	subs	r3, r0, #0
 8007122:	d001      	beq.n	8007128 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8007124:	f000 f8da 	bl	80072dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007128:	4b0e      	ldr	r3, [pc, #56]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 800712a:	2100      	movs	r1, #0
 800712c:	0018      	movs	r0, r3
 800712e:	f005 fec7 	bl	800cec0 <HAL_UARTEx_SetTxFifoThreshold>
 8007132:	1e03      	subs	r3, r0, #0
 8007134:	d001      	beq.n	800713a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8007136:	f000 f8d1 	bl	80072dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800713a:	4b0a      	ldr	r3, [pc, #40]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 800713c:	2100      	movs	r1, #0
 800713e:	0018      	movs	r0, r3
 8007140:	f005 fefe 	bl	800cf40 <HAL_UARTEx_SetRxFifoThreshold>
 8007144:	1e03      	subs	r3, r0, #0
 8007146:	d001      	beq.n	800714c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8007148:	f000 f8c8 	bl	80072dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800714c:	4b05      	ldr	r3, [pc, #20]	@ (8007164 <MX_USART2_UART_Init+0x94>)
 800714e:	0018      	movs	r0, r3
 8007150:	f005 fe7c 	bl	800ce4c <HAL_UARTEx_DisableFifoMode>
 8007154:	1e03      	subs	r3, r0, #0
 8007156:	d001      	beq.n	800715c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8007158:	f000 f8c0 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800715c:	46c0      	nop			@ (mov r8, r8)
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	46c0      	nop			@ (mov r8, r8)
 8007164:	200003b8 	.word	0x200003b8
 8007168:	40004400 	.word	0x40004400

0800716c <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8007170:	4b16      	ldr	r3, [pc, #88]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007172:	4a17      	ldr	r2, [pc, #92]	@ (80071d0 <MX_USART4_UART_Init+0x64>)
 8007174:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8007176:	4b15      	ldr	r3, [pc, #84]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007178:	22e1      	movs	r2, #225	@ 0xe1
 800717a:	0252      	lsls	r2, r2, #9
 800717c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800717e:	4b13      	ldr	r3, [pc, #76]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007180:	2200      	movs	r2, #0
 8007182:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8007184:	4b11      	ldr	r3, [pc, #68]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007186:	2200      	movs	r2, #0
 8007188:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800718a:	4b10      	ldr	r3, [pc, #64]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 800718c:	2200      	movs	r2, #0
 800718e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8007190:	4b0e      	ldr	r3, [pc, #56]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007192:	220c      	movs	r2, #12
 8007194:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007196:	4b0d      	ldr	r3, [pc, #52]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 8007198:	2200      	movs	r2, #0
 800719a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800719c:	4b0b      	ldr	r3, [pc, #44]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 800719e:	2200      	movs	r2, #0
 80071a0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80071a2:	4b0a      	ldr	r3, [pc, #40]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80071a8:	4b08      	ldr	r3, [pc, #32]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80071ae:	4b07      	ldr	r3, [pc, #28]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80071b4:	4b05      	ldr	r3, [pc, #20]	@ (80071cc <MX_USART4_UART_Init+0x60>)
 80071b6:	0018      	movs	r0, r3
 80071b8:	f005 f868 	bl	800c28c <HAL_UART_Init>
 80071bc:	1e03      	subs	r3, r0, #0
 80071be:	d001      	beq.n	80071c4 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 80071c0:	f000 f88c 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 80071c4:	46c0      	nop			@ (mov r8, r8)
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	46c0      	nop			@ (mov r8, r8)
 80071cc:	2000044c 	.word	0x2000044c
 80071d0:	40004c00 	.word	0x40004c00

080071d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80071da:	4b0f      	ldr	r3, [pc, #60]	@ (8007218 <MX_DMA_Init+0x44>)
 80071dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071de:	4b0e      	ldr	r3, [pc, #56]	@ (8007218 <MX_DMA_Init+0x44>)
 80071e0:	2101      	movs	r1, #1
 80071e2:	430a      	orrs	r2, r1
 80071e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80071e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007218 <MX_DMA_Init+0x44>)
 80071e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ea:	2201      	movs	r2, #1
 80071ec:	4013      	ands	r3, r2
 80071ee:	607b      	str	r3, [r7, #4]
 80071f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 80071f2:	2100      	movs	r1, #0
 80071f4:	2009      	movs	r0, #9
 80071f6:	f7ff fa8d 	bl	8006714 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80071fa:	2009      	movs	r0, #9
 80071fc:	f7ff fa70 	bl	80066e0 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8007200:	2200      	movs	r2, #0
 8007202:	2100      	movs	r1, #0
 8007204:	200a      	movs	r0, #10
 8007206:	f000 fd49 	bl	8007c9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800720a:	200a      	movs	r0, #10
 800720c:	f000 fd5b 	bl	8007cc6 <HAL_NVIC_EnableIRQ>

}
 8007210:	46c0      	nop			@ (mov r8, r8)
 8007212:	46bd      	mov	sp, r7
 8007214:	b002      	add	sp, #8
 8007216:	bd80      	pop	{r7, pc}
 8007218:	40021000 	.word	0x40021000

0800721c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800721c:	b590      	push	{r4, r7, lr}
 800721e:	b089      	sub	sp, #36	@ 0x24
 8007220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007222:	240c      	movs	r4, #12
 8007224:	193b      	adds	r3, r7, r4
 8007226:	0018      	movs	r0, r3
 8007228:	2314      	movs	r3, #20
 800722a:	001a      	movs	r2, r3
 800722c:	2100      	movs	r1, #0
 800722e:	f00e ff17 	bl	8016060 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007232:	4b28      	ldr	r3, [pc, #160]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007234:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007236:	4b27      	ldr	r3, [pc, #156]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007238:	2101      	movs	r1, #1
 800723a:	430a      	orrs	r2, r1
 800723c:	635a      	str	r2, [r3, #52]	@ 0x34
 800723e:	4b25      	ldr	r3, [pc, #148]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007242:	2201      	movs	r2, #1
 8007244:	4013      	ands	r3, r2
 8007246:	60bb      	str	r3, [r7, #8]
 8007248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800724a:	4b22      	ldr	r3, [pc, #136]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 800724c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800724e:	4b21      	ldr	r3, [pc, #132]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007250:	2102      	movs	r1, #2
 8007252:	430a      	orrs	r2, r1
 8007254:	635a      	str	r2, [r3, #52]	@ 0x34
 8007256:	4b1f      	ldr	r3, [pc, #124]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800725a:	2202      	movs	r2, #2
 800725c:	4013      	ands	r3, r2
 800725e:	607b      	str	r3, [r7, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007262:	4b1c      	ldr	r3, [pc, #112]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007264:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007266:	4b1b      	ldr	r3, [pc, #108]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007268:	2108      	movs	r1, #8
 800726a:	430a      	orrs	r2, r1
 800726c:	635a      	str	r2, [r3, #52]	@ 0x34
 800726e:	4b19      	ldr	r3, [pc, #100]	@ (80072d4 <MX_GPIO_Init+0xb8>)
 8007270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007272:	2208      	movs	r2, #8
 8007274:	4013      	ands	r3, r2
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin|CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 800727a:	4b17      	ldr	r3, [pc, #92]	@ (80072d8 <MX_GPIO_Init+0xbc>)
 800727c:	2200      	movs	r2, #0
 800727e:	2112      	movs	r1, #18
 8007280:	0018      	movs	r0, r3
 8007282:	f001 f995 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
  GPIO_InitStruct.Pin = BLE_RESET_Pin|CAN_PWR_EN_Pin;
 8007286:	193b      	adds	r3, r7, r4
 8007288:	2212      	movs	r2, #18
 800728a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800728c:	193b      	adds	r3, r7, r4
 800728e:	2201      	movs	r2, #1
 8007290:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007292:	193b      	adds	r3, r7, r4
 8007294:	2200      	movs	r2, #0
 8007296:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007298:	193b      	adds	r3, r7, r4
 800729a:	2200      	movs	r2, #0
 800729c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800729e:	193b      	adds	r3, r7, r4
 80072a0:	4a0d      	ldr	r2, [pc, #52]	@ (80072d8 <MX_GPIO_Init+0xbc>)
 80072a2:	0019      	movs	r1, r3
 80072a4:	0010      	movs	r0, r2
 80072a6:	f001 f817 	bl	80082d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_SPI_IRQ_Pin USR_BTN_Pin */
  GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin|USR_BTN_Pin;
 80072aa:	0021      	movs	r1, r4
 80072ac:	187b      	adds	r3, r7, r1
 80072ae:	22c0      	movs	r2, #192	@ 0xc0
 80072b0:	01d2      	lsls	r2, r2, #7
 80072b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072b4:	187b      	adds	r3, r7, r1
 80072b6:	2200      	movs	r2, #0
 80072b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072ba:	187b      	adds	r3, r7, r1
 80072bc:	2200      	movs	r2, #0
 80072be:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072c0:	187b      	adds	r3, r7, r1
 80072c2:	4a05      	ldr	r2, [pc, #20]	@ (80072d8 <MX_GPIO_Init+0xbc>)
 80072c4:	0019      	movs	r1, r3
 80072c6:	0010      	movs	r0, r2
 80072c8:	f001 f806 	bl	80082d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80072cc:	46c0      	nop			@ (mov r8, r8)
 80072ce:	46bd      	mov	sp, r7
 80072d0:	b009      	add	sp, #36	@ 0x24
 80072d2:	bd90      	pop	{r4, r7, pc}
 80072d4:	40021000 	.word	0x40021000
 80072d8:	50000400 	.word	0x50000400

080072dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80072e0:	b672      	cpsid	i
}
 80072e2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80072e4:	46c0      	nop			@ (mov r8, r8)
 80072e6:	e7fd      	b.n	80072e4 <Error_Handler+0x8>

080072e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072ee:	4b11      	ldr	r3, [pc, #68]	@ (8007334 <HAL_MspInit+0x4c>)
 80072f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072f2:	4b10      	ldr	r3, [pc, #64]	@ (8007334 <HAL_MspInit+0x4c>)
 80072f4:	2101      	movs	r1, #1
 80072f6:	430a      	orrs	r2, r1
 80072f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80072fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007334 <HAL_MspInit+0x4c>)
 80072fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fe:	2201      	movs	r2, #1
 8007300:	4013      	ands	r3, r2
 8007302:	607b      	str	r3, [r7, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007306:	4b0b      	ldr	r3, [pc, #44]	@ (8007334 <HAL_MspInit+0x4c>)
 8007308:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800730a:	4b0a      	ldr	r3, [pc, #40]	@ (8007334 <HAL_MspInit+0x4c>)
 800730c:	2180      	movs	r1, #128	@ 0x80
 800730e:	0549      	lsls	r1, r1, #21
 8007310:	430a      	orrs	r2, r1
 8007312:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007314:	4b07      	ldr	r3, [pc, #28]	@ (8007334 <HAL_MspInit+0x4c>)
 8007316:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007318:	2380      	movs	r3, #128	@ 0x80
 800731a:	055b      	lsls	r3, r3, #21
 800731c:	4013      	ands	r3, r2
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8007322:	23c0      	movs	r3, #192	@ 0xc0
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	0018      	movs	r0, r3
 8007328:	f000 fbf6 	bl	8007b18 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800732c:	46c0      	nop			@ (mov r8, r8)
 800732e:	46bd      	mov	sp, r7
 8007330:	b002      	add	sp, #8
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40021000 	.word	0x40021000

08007338 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8007338:	b590      	push	{r4, r7, lr}
 800733a:	b09d      	sub	sp, #116	@ 0x74
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007340:	235c      	movs	r3, #92	@ 0x5c
 8007342:	18fb      	adds	r3, r7, r3
 8007344:	0018      	movs	r0, r3
 8007346:	2314      	movs	r3, #20
 8007348:	001a      	movs	r2, r3
 800734a:	2100      	movs	r1, #0
 800734c:	f00e fe88 	bl	8016060 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007350:	2410      	movs	r4, #16
 8007352:	193b      	adds	r3, r7, r4
 8007354:	0018      	movs	r0, r3
 8007356:	234c      	movs	r3, #76	@ 0x4c
 8007358:	001a      	movs	r2, r3
 800735a:	2100      	movs	r1, #0
 800735c:	f00e fe80 	bl	8016060 <memset>
  if(hfdcan->Instance==FDCAN1)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a22      	ldr	r2, [pc, #136]	@ (80073f0 <HAL_FDCAN_MspInit+0xb8>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d13e      	bne.n	80073e8 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800736a:	193b      	adds	r3, r7, r4
 800736c:	2280      	movs	r2, #128	@ 0x80
 800736e:	0492      	lsls	r2, r2, #18
 8007370:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8007372:	193b      	adds	r3, r7, r4
 8007374:	2200      	movs	r2, #0
 8007376:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007378:	193b      	adds	r3, r7, r4
 800737a:	0018      	movs	r0, r3
 800737c:	f003 fd96 	bl	800aeac <HAL_RCCEx_PeriphCLKConfig>
 8007380:	1e03      	subs	r3, r0, #0
 8007382:	d001      	beq.n	8007388 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8007384:	f7ff ffaa 	bl	80072dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8007388:	4b1a      	ldr	r3, [pc, #104]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 800738a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800738c:	4b19      	ldr	r3, [pc, #100]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 800738e:	2180      	movs	r1, #128	@ 0x80
 8007390:	0149      	lsls	r1, r1, #5
 8007392:	430a      	orrs	r2, r1
 8007394:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007396:	4b17      	ldr	r3, [pc, #92]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 8007398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800739a:	2380      	movs	r3, #128	@ 0x80
 800739c:	015b      	lsls	r3, r3, #5
 800739e:	4013      	ands	r3, r2
 80073a0:	60fb      	str	r3, [r7, #12]
 80073a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80073a4:	4b13      	ldr	r3, [pc, #76]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 80073a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073a8:	4b12      	ldr	r3, [pc, #72]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 80073aa:	2108      	movs	r1, #8
 80073ac:	430a      	orrs	r2, r1
 80073ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80073b0:	4b10      	ldr	r3, [pc, #64]	@ (80073f4 <HAL_FDCAN_MspInit+0xbc>)
 80073b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073b4:	2208      	movs	r2, #8
 80073b6:	4013      	ands	r3, r2
 80073b8:	60bb      	str	r3, [r7, #8]
 80073ba:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80073bc:	215c      	movs	r1, #92	@ 0x5c
 80073be:	187b      	adds	r3, r7, r1
 80073c0:	2203      	movs	r2, #3
 80073c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073c4:	187b      	adds	r3, r7, r1
 80073c6:	2202      	movs	r2, #2
 80073c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ca:	187b      	adds	r3, r7, r1
 80073cc:	2200      	movs	r2, #0
 80073ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073d0:	187b      	adds	r3, r7, r1
 80073d2:	2200      	movs	r2, #0
 80073d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 80073d6:	187b      	adds	r3, r7, r1
 80073d8:	2203      	movs	r2, #3
 80073da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80073dc:	187b      	adds	r3, r7, r1
 80073de:	4a06      	ldr	r2, [pc, #24]	@ (80073f8 <HAL_FDCAN_MspInit+0xc0>)
 80073e0:	0019      	movs	r1, r3
 80073e2:	0010      	movs	r0, r2
 80073e4:	f000 ff78 	bl	80082d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80073e8:	46c0      	nop			@ (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b01d      	add	sp, #116	@ 0x74
 80073ee:	bd90      	pop	{r4, r7, pc}
 80073f0:	40006400 	.word	0x40006400
 80073f4:	40021000 	.word	0x40021000
 80073f8:	50000c00 	.word	0x50000c00

080073fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80073fc:	b590      	push	{r4, r7, lr}
 80073fe:	b09d      	sub	sp, #116	@ 0x74
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007404:	235c      	movs	r3, #92	@ 0x5c
 8007406:	18fb      	adds	r3, r7, r3
 8007408:	0018      	movs	r0, r3
 800740a:	2314      	movs	r3, #20
 800740c:	001a      	movs	r2, r3
 800740e:	2100      	movs	r1, #0
 8007410:	f00e fe26 	bl	8016060 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007414:	2410      	movs	r4, #16
 8007416:	193b      	adds	r3, r7, r4
 8007418:	0018      	movs	r0, r3
 800741a:	234c      	movs	r3, #76	@ 0x4c
 800741c:	001a      	movs	r2, r3
 800741e:	2100      	movs	r1, #0
 8007420:	f00e fe1e 	bl	8016060 <memset>
  if(hi2c->Instance==I2C2)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a22      	ldr	r2, [pc, #136]	@ (80074b4 <HAL_I2C_MspInit+0xb8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d13e      	bne.n	80074ac <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800742e:	193b      	adds	r3, r7, r4
 8007430:	2240      	movs	r2, #64	@ 0x40
 8007432:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8007434:	193b      	adds	r3, r7, r4
 8007436:	2200      	movs	r2, #0
 8007438:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800743a:	193b      	adds	r3, r7, r4
 800743c:	0018      	movs	r0, r3
 800743e:	f003 fd35 	bl	800aeac <HAL_RCCEx_PeriphCLKConfig>
 8007442:	1e03      	subs	r3, r0, #0
 8007444:	d001      	beq.n	800744a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007446:	f7ff ff49 	bl	80072dc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800744a:	4b1b      	ldr	r3, [pc, #108]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 800744c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800744e:	4b1a      	ldr	r3, [pc, #104]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 8007450:	2101      	movs	r1, #1
 8007452:	430a      	orrs	r2, r1
 8007454:	635a      	str	r2, [r3, #52]	@ 0x34
 8007456:	4b18      	ldr	r3, [pc, #96]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 8007458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800745a:	2201      	movs	r2, #1
 800745c:	4013      	ands	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007462:	215c      	movs	r1, #92	@ 0x5c
 8007464:	187b      	adds	r3, r7, r1
 8007466:	22c0      	movs	r2, #192	@ 0xc0
 8007468:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800746a:	187b      	adds	r3, r7, r1
 800746c:	2212      	movs	r2, #18
 800746e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007470:	187b      	adds	r3, r7, r1
 8007472:	2200      	movs	r2, #0
 8007474:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007476:	187b      	adds	r3, r7, r1
 8007478:	2200      	movs	r2, #0
 800747a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 800747c:	187b      	adds	r3, r7, r1
 800747e:	2208      	movs	r2, #8
 8007480:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007482:	187a      	adds	r2, r7, r1
 8007484:	23a0      	movs	r3, #160	@ 0xa0
 8007486:	05db      	lsls	r3, r3, #23
 8007488:	0011      	movs	r1, r2
 800748a:	0018      	movs	r0, r3
 800748c:	f000 ff24 	bl	80082d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007490:	4b09      	ldr	r3, [pc, #36]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 8007492:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007494:	4b08      	ldr	r3, [pc, #32]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 8007496:	2180      	movs	r1, #128	@ 0x80
 8007498:	03c9      	lsls	r1, r1, #15
 800749a:	430a      	orrs	r2, r1
 800749c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800749e:	4b06      	ldr	r3, [pc, #24]	@ (80074b8 <HAL_I2C_MspInit+0xbc>)
 80074a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074a2:	2380      	movs	r3, #128	@ 0x80
 80074a4:	03db      	lsls	r3, r3, #15
 80074a6:	4013      	ands	r3, r2
 80074a8:	60bb      	str	r3, [r7, #8]
 80074aa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80074ac:	46c0      	nop			@ (mov r8, r8)
 80074ae:	46bd      	mov	sp, r7
 80074b0:	b01d      	add	sp, #116	@ 0x74
 80074b2:	bd90      	pop	{r4, r7, pc}
 80074b4:	40005800 	.word	0x40005800
 80074b8:	40021000 	.word	0x40021000

080074bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80074bc:	b590      	push	{r4, r7, lr}
 80074be:	b08b      	sub	sp, #44	@ 0x2c
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c4:	2414      	movs	r4, #20
 80074c6:	193b      	adds	r3, r7, r4
 80074c8:	0018      	movs	r0, r3
 80074ca:	2314      	movs	r3, #20
 80074cc:	001a      	movs	r2, r3
 80074ce:	2100      	movs	r1, #0
 80074d0:	f00e fdc6 	bl	8016060 <memset>
  if(hspi->Instance==SPI2)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a32      	ldr	r2, [pc, #200]	@ (80075a4 <HAL_SPI_MspInit+0xe8>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d15d      	bne.n	800759a <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80074de:	4b32      	ldr	r3, [pc, #200]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 80074e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074e2:	4b31      	ldr	r3, [pc, #196]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 80074e4:	2180      	movs	r1, #128	@ 0x80
 80074e6:	01c9      	lsls	r1, r1, #7
 80074e8:	430a      	orrs	r2, r1
 80074ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80074ec:	4b2e      	ldr	r3, [pc, #184]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 80074ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074f0:	2380      	movs	r3, #128	@ 0x80
 80074f2:	01db      	lsls	r3, r3, #7
 80074f4:	4013      	ands	r3, r2
 80074f6:	613b      	str	r3, [r7, #16]
 80074f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074fa:	4b2b      	ldr	r3, [pc, #172]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 80074fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074fe:	4b2a      	ldr	r3, [pc, #168]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 8007500:	2102      	movs	r1, #2
 8007502:	430a      	orrs	r2, r1
 8007504:	635a      	str	r2, [r3, #52]	@ 0x34
 8007506:	4b28      	ldr	r3, [pc, #160]	@ (80075a8 <HAL_SPI_MspInit+0xec>)
 8007508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750a:	2202      	movs	r2, #2
 800750c:	4013      	ands	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]
 8007510:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007512:	193b      	adds	r3, r7, r4
 8007514:	2204      	movs	r2, #4
 8007516:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007518:	193b      	adds	r3, r7, r4
 800751a:	2202      	movs	r2, #2
 800751c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800751e:	193b      	adds	r3, r7, r4
 8007520:	2200      	movs	r2, #0
 8007522:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007524:	193b      	adds	r3, r7, r4
 8007526:	2200      	movs	r2, #0
 8007528:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800752a:	193b      	adds	r3, r7, r4
 800752c:	2201      	movs	r2, #1
 800752e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007530:	193b      	adds	r3, r7, r4
 8007532:	4a1e      	ldr	r2, [pc, #120]	@ (80075ac <HAL_SPI_MspInit+0xf0>)
 8007534:	0019      	movs	r1, r3
 8007536:	0010      	movs	r0, r2
 8007538:	f000 fece 	bl	80082d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800753c:	0021      	movs	r1, r4
 800753e:	187b      	adds	r3, r7, r1
 8007540:	2280      	movs	r2, #128	@ 0x80
 8007542:	00d2      	lsls	r2, r2, #3
 8007544:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007546:	000c      	movs	r4, r1
 8007548:	193b      	adds	r3, r7, r4
 800754a:	2202      	movs	r2, #2
 800754c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800754e:	193b      	adds	r3, r7, r4
 8007550:	2200      	movs	r2, #0
 8007552:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007554:	193b      	adds	r3, r7, r4
 8007556:	2200      	movs	r2, #0
 8007558:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800755a:	193b      	adds	r3, r7, r4
 800755c:	2205      	movs	r2, #5
 800755e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007560:	193b      	adds	r3, r7, r4
 8007562:	4a12      	ldr	r2, [pc, #72]	@ (80075ac <HAL_SPI_MspInit+0xf0>)
 8007564:	0019      	movs	r1, r3
 8007566:	0010      	movs	r0, r2
 8007568:	f000 feb6 	bl	80082d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800756c:	0021      	movs	r1, r4
 800756e:	187b      	adds	r3, r7, r1
 8007570:	22c0      	movs	r2, #192	@ 0xc0
 8007572:	0152      	lsls	r2, r2, #5
 8007574:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007576:	187b      	adds	r3, r7, r1
 8007578:	2202      	movs	r2, #2
 800757a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800757c:	187b      	adds	r3, r7, r1
 800757e:	2200      	movs	r2, #0
 8007580:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007582:	187b      	adds	r3, r7, r1
 8007584:	2200      	movs	r2, #0
 8007586:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8007588:	187b      	adds	r3, r7, r1
 800758a:	2200      	movs	r2, #0
 800758c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800758e:	187b      	adds	r3, r7, r1
 8007590:	4a06      	ldr	r2, [pc, #24]	@ (80075ac <HAL_SPI_MspInit+0xf0>)
 8007592:	0019      	movs	r1, r3
 8007594:	0010      	movs	r0, r2
 8007596:	f000 fe9f 	bl	80082d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800759a:	46c0      	nop			@ (mov r8, r8)
 800759c:	46bd      	mov	sp, r7
 800759e:	b00b      	add	sp, #44	@ 0x2c
 80075a0:	bd90      	pop	{r4, r7, pc}
 80075a2:	46c0      	nop			@ (mov r8, r8)
 80075a4:	40003800 	.word	0x40003800
 80075a8:	40021000 	.word	0x40021000
 80075ac:	50000400 	.word	0x50000400

080075b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	2380      	movs	r3, #128	@ 0x80
 80075be:	05db      	lsls	r3, r3, #23
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d10c      	bne.n	80075de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80075c4:	4b10      	ldr	r3, [pc, #64]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075c8:	4b0f      	ldr	r3, [pc, #60]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075ca:	2101      	movs	r1, #1
 80075cc:	430a      	orrs	r2, r1
 80075ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80075d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075d4:	2201      	movs	r2, #1
 80075d6:	4013      	ands	r3, r2
 80075d8:	60fb      	str	r3, [r7, #12]
 80075da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80075dc:	e010      	b.n	8007600 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a0a      	ldr	r2, [pc, #40]	@ (800760c <HAL_TIM_Base_MspInit+0x5c>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d10b      	bne.n	8007600 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80075e8:	4b07      	ldr	r3, [pc, #28]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075ec:	4b06      	ldr	r3, [pc, #24]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075ee:	2104      	movs	r1, #4
 80075f0:	430a      	orrs	r2, r1
 80075f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80075f4:	4b04      	ldr	r3, [pc, #16]	@ (8007608 <HAL_TIM_Base_MspInit+0x58>)
 80075f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f8:	2204      	movs	r2, #4
 80075fa:	4013      	ands	r3, r2
 80075fc:	60bb      	str	r3, [r7, #8]
 80075fe:	68bb      	ldr	r3, [r7, #8]
}
 8007600:	46c0      	nop			@ (mov r8, r8)
 8007602:	46bd      	mov	sp, r7
 8007604:	b004      	add	sp, #16
 8007606:	bd80      	pop	{r7, pc}
 8007608:	40021000 	.word	0x40021000
 800760c:	40000800 	.word	0x40000800

08007610 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007610:	b590      	push	{r4, r7, lr}
 8007612:	b08b      	sub	sp, #44	@ 0x2c
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007618:	2414      	movs	r4, #20
 800761a:	193b      	adds	r3, r7, r4
 800761c:	0018      	movs	r0, r3
 800761e:	2314      	movs	r3, #20
 8007620:	001a      	movs	r2, r3
 8007622:	2100      	movs	r1, #0
 8007624:	f00e fd1c 	bl	8016060 <memset>
  if(htim->Instance==TIM2)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	2380      	movs	r3, #128	@ 0x80
 800762e:	05db      	lsls	r3, r3, #23
 8007630:	429a      	cmp	r2, r3
 8007632:	d122      	bne.n	800767a <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007634:	4b27      	ldr	r3, [pc, #156]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 8007636:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007638:	4b26      	ldr	r3, [pc, #152]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 800763a:	2102      	movs	r1, #2
 800763c:	430a      	orrs	r2, r1
 800763e:	635a      	str	r2, [r3, #52]	@ 0x34
 8007640:	4b24      	ldr	r3, [pc, #144]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 8007642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007644:	2202      	movs	r2, #2
 8007646:	4013      	ands	r3, r2
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 800764c:	0021      	movs	r1, r4
 800764e:	187b      	adds	r3, r7, r1
 8007650:	2208      	movs	r2, #8
 8007652:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007654:	187b      	adds	r3, r7, r1
 8007656:	2202      	movs	r2, #2
 8007658:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800765a:	187b      	adds	r3, r7, r1
 800765c:	2200      	movs	r2, #0
 800765e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007660:	187b      	adds	r3, r7, r1
 8007662:	2200      	movs	r2, #0
 8007664:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8007666:	187b      	adds	r3, r7, r1
 8007668:	2202      	movs	r2, #2
 800766a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 800766c:	187b      	adds	r3, r7, r1
 800766e:	4a1a      	ldr	r2, [pc, #104]	@ (80076d8 <HAL_TIM_MspPostInit+0xc8>)
 8007670:	0019      	movs	r1, r3
 8007672:	0010      	movs	r0, r2
 8007674:	f000 fe30 	bl	80082d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8007678:	e027      	b.n	80076ca <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a17      	ldr	r2, [pc, #92]	@ (80076dc <HAL_TIM_MspPostInit+0xcc>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d122      	bne.n	80076ca <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007684:	4b13      	ldr	r3, [pc, #76]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 8007686:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007688:	4b12      	ldr	r3, [pc, #72]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 800768a:	2102      	movs	r1, #2
 800768c:	430a      	orrs	r2, r1
 800768e:	635a      	str	r2, [r3, #52]	@ 0x34
 8007690:	4b10      	ldr	r3, [pc, #64]	@ (80076d4 <HAL_TIM_MspPostInit+0xc4>)
 8007692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007694:	2202      	movs	r2, #2
 8007696:	4013      	ands	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]
 800769a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 800769c:	2114      	movs	r1, #20
 800769e:	187b      	adds	r3, r7, r1
 80076a0:	22e0      	movs	r2, #224	@ 0xe0
 80076a2:	0092      	lsls	r2, r2, #2
 80076a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076a6:	187b      	adds	r3, r7, r1
 80076a8:	2202      	movs	r2, #2
 80076aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ac:	187b      	adds	r3, r7, r1
 80076ae:	2200      	movs	r2, #0
 80076b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076b2:	187b      	adds	r3, r7, r1
 80076b4:	2200      	movs	r2, #0
 80076b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 80076b8:	187b      	adds	r3, r7, r1
 80076ba:	2209      	movs	r2, #9
 80076bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80076be:	187b      	adds	r3, r7, r1
 80076c0:	4a05      	ldr	r2, [pc, #20]	@ (80076d8 <HAL_TIM_MspPostInit+0xc8>)
 80076c2:	0019      	movs	r1, r3
 80076c4:	0010      	movs	r0, r2
 80076c6:	f000 fe07 	bl	80082d8 <HAL_GPIO_Init>
}
 80076ca:	46c0      	nop			@ (mov r8, r8)
 80076cc:	46bd      	mov	sp, r7
 80076ce:	b00b      	add	sp, #44	@ 0x2c
 80076d0:	bd90      	pop	{r4, r7, pc}
 80076d2:	46c0      	nop			@ (mov r8, r8)
 80076d4:	40021000 	.word	0x40021000
 80076d8:	50000400 	.word	0x50000400
 80076dc:	40000800 	.word	0x40000800

080076e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80076e0:	b590      	push	{r4, r7, lr}
 80076e2:	b09f      	sub	sp, #124	@ 0x7c
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076e8:	2364      	movs	r3, #100	@ 0x64
 80076ea:	18fb      	adds	r3, r7, r3
 80076ec:	0018      	movs	r0, r3
 80076ee:	2314      	movs	r3, #20
 80076f0:	001a      	movs	r2, r3
 80076f2:	2100      	movs	r1, #0
 80076f4:	f00e fcb4 	bl	8016060 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80076f8:	2418      	movs	r4, #24
 80076fa:	193b      	adds	r3, r7, r4
 80076fc:	0018      	movs	r0, r3
 80076fe:	234c      	movs	r3, #76	@ 0x4c
 8007700:	001a      	movs	r2, r3
 8007702:	2100      	movs	r1, #0
 8007704:	f00e fcac 	bl	8016060 <memset>
  if(huart->Instance==USART2)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a56      	ldr	r2, [pc, #344]	@ (8007868 <HAL_UART_MspInit+0x188>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d170      	bne.n	80077f4 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007712:	193b      	adds	r3, r7, r4
 8007714:	2202      	movs	r2, #2
 8007716:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007718:	193b      	adds	r3, r7, r4
 800771a:	2200      	movs	r2, #0
 800771c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800771e:	193b      	adds	r3, r7, r4
 8007720:	0018      	movs	r0, r3
 8007722:	f003 fbc3 	bl	800aeac <HAL_RCCEx_PeriphCLKConfig>
 8007726:	1e03      	subs	r3, r0, #0
 8007728:	d001      	beq.n	800772e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800772a:	f7ff fdd7 	bl	80072dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800772e:	4b4f      	ldr	r3, [pc, #316]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007732:	4b4e      	ldr	r3, [pc, #312]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007734:	2180      	movs	r1, #128	@ 0x80
 8007736:	0289      	lsls	r1, r1, #10
 8007738:	430a      	orrs	r2, r1
 800773a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800773c:	4b4b      	ldr	r3, [pc, #300]	@ (800786c <HAL_UART_MspInit+0x18c>)
 800773e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007740:	2380      	movs	r3, #128	@ 0x80
 8007742:	029b      	lsls	r3, r3, #10
 8007744:	4013      	ands	r3, r2
 8007746:	617b      	str	r3, [r7, #20]
 8007748:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800774a:	4b48      	ldr	r3, [pc, #288]	@ (800786c <HAL_UART_MspInit+0x18c>)
 800774c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800774e:	4b47      	ldr	r3, [pc, #284]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007750:	2101      	movs	r1, #1
 8007752:	430a      	orrs	r2, r1
 8007754:	635a      	str	r2, [r3, #52]	@ 0x34
 8007756:	4b45      	ldr	r3, [pc, #276]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800775a:	2201      	movs	r2, #1
 800775c:	4013      	ands	r3, r2
 800775e:	613b      	str	r3, [r7, #16]
 8007760:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007762:	2164      	movs	r1, #100	@ 0x64
 8007764:	187b      	adds	r3, r7, r1
 8007766:	220c      	movs	r2, #12
 8007768:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800776a:	187b      	adds	r3, r7, r1
 800776c:	2202      	movs	r2, #2
 800776e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007770:	187b      	adds	r3, r7, r1
 8007772:	2200      	movs	r2, #0
 8007774:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007776:	187b      	adds	r3, r7, r1
 8007778:	2200      	movs	r2, #0
 800777a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800777c:	187b      	adds	r3, r7, r1
 800777e:	2201      	movs	r2, #1
 8007780:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007782:	187a      	adds	r2, r7, r1
 8007784:	23a0      	movs	r3, #160	@ 0xa0
 8007786:	05db      	lsls	r3, r3, #23
 8007788:	0011      	movs	r1, r2
 800778a:	0018      	movs	r0, r3
 800778c:	f000 fda4 	bl	80082d8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8007790:	4b37      	ldr	r3, [pc, #220]	@ (8007870 <HAL_UART_MspInit+0x190>)
 8007792:	4a38      	ldr	r2, [pc, #224]	@ (8007874 <HAL_UART_MspInit+0x194>)
 8007794:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8007796:	4b36      	ldr	r3, [pc, #216]	@ (8007870 <HAL_UART_MspInit+0x190>)
 8007798:	2235      	movs	r2, #53	@ 0x35
 800779a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800779c:	4b34      	ldr	r3, [pc, #208]	@ (8007870 <HAL_UART_MspInit+0x190>)
 800779e:	2210      	movs	r2, #16
 80077a0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80077a2:	4b33      	ldr	r3, [pc, #204]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80077a8:	4b31      	ldr	r3, [pc, #196]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077aa:	2280      	movs	r2, #128	@ 0x80
 80077ac:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80077ae:	4b30      	ldr	r3, [pc, #192]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80077b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80077ba:	4b2d      	ldr	r3, [pc, #180]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077bc:	2200      	movs	r2, #0
 80077be:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80077c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80077c6:	4b2a      	ldr	r3, [pc, #168]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077c8:	0018      	movs	r0, r3
 80077ca:	f000 fa99 	bl	8007d00 <HAL_DMA_Init>
 80077ce:	1e03      	subs	r3, r0, #0
 80077d0:	d001      	beq.n	80077d6 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 80077d2:	f7ff fd83 	bl	80072dc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a25      	ldr	r2, [pc, #148]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077da:	67da      	str	r2, [r3, #124]	@ 0x7c
 80077dc:	4b24      	ldr	r3, [pc, #144]	@ (8007870 <HAL_UART_MspInit+0x190>)
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 80077e2:	2200      	movs	r2, #0
 80077e4:	2100      	movs	r1, #0
 80077e6:	201c      	movs	r0, #28
 80077e8:	f000 fa58 	bl	8007c9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80077ec:	201c      	movs	r0, #28
 80077ee:	f000 fa6a 	bl	8007cc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80077f2:	e035      	b.n	8007860 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007878 <HAL_UART_MspInit+0x198>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d130      	bne.n	8007860 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 80077fe:	4b1b      	ldr	r3, [pc, #108]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007800:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007802:	4b1a      	ldr	r3, [pc, #104]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007804:	2180      	movs	r1, #128	@ 0x80
 8007806:	0309      	lsls	r1, r1, #12
 8007808:	430a      	orrs	r2, r1
 800780a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800780c:	4b17      	ldr	r3, [pc, #92]	@ (800786c <HAL_UART_MspInit+0x18c>)
 800780e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007810:	2380      	movs	r3, #128	@ 0x80
 8007812:	031b      	lsls	r3, r3, #12
 8007814:	4013      	ands	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]
 8007818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800781a:	4b14      	ldr	r3, [pc, #80]	@ (800786c <HAL_UART_MspInit+0x18c>)
 800781c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800781e:	4b13      	ldr	r3, [pc, #76]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007820:	2101      	movs	r1, #1
 8007822:	430a      	orrs	r2, r1
 8007824:	635a      	str	r2, [r3, #52]	@ 0x34
 8007826:	4b11      	ldr	r3, [pc, #68]	@ (800786c <HAL_UART_MspInit+0x18c>)
 8007828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800782a:	2201      	movs	r2, #1
 800782c:	4013      	ands	r3, r2
 800782e:	60bb      	str	r3, [r7, #8]
 8007830:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007832:	2164      	movs	r1, #100	@ 0x64
 8007834:	187b      	adds	r3, r7, r1
 8007836:	2203      	movs	r2, #3
 8007838:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800783a:	187b      	adds	r3, r7, r1
 800783c:	2202      	movs	r2, #2
 800783e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007840:	187b      	adds	r3, r7, r1
 8007842:	2200      	movs	r2, #0
 8007844:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007846:	187b      	adds	r3, r7, r1
 8007848:	2200      	movs	r2, #0
 800784a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 800784c:	187b      	adds	r3, r7, r1
 800784e:	2204      	movs	r2, #4
 8007850:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007852:	187a      	adds	r2, r7, r1
 8007854:	23a0      	movs	r3, #160	@ 0xa0
 8007856:	05db      	lsls	r3, r3, #23
 8007858:	0011      	movs	r1, r2
 800785a:	0018      	movs	r0, r3
 800785c:	f000 fd3c 	bl	80082d8 <HAL_GPIO_Init>
}
 8007860:	46c0      	nop			@ (mov r8, r8)
 8007862:	46bd      	mov	sp, r7
 8007864:	b01f      	add	sp, #124	@ 0x7c
 8007866:	bd90      	pop	{r4, r7, pc}
 8007868:	40004400 	.word	0x40004400
 800786c:	40021000 	.word	0x40021000
 8007870:	200004e0 	.word	0x200004e0
 8007874:	40020030 	.word	0x40020030
 8007878:	40004c00 	.word	0x40004c00

0800787c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007880:	46c0      	nop			@ (mov r8, r8)
 8007882:	e7fd      	b.n	8007880 <NMI_Handler+0x4>

08007884 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007888:	46c0      	nop			@ (mov r8, r8)
 800788a:	e7fd      	b.n	8007888 <HardFault_Handler+0x4>

0800788c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8007890:	46c0      	nop			@ (mov r8, r8)
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800789a:	46c0      	nop			@ (mov r8, r8)
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80078a4:	f000 f8f8 	bl	8007a98 <HAL_IncTick>
  USBPD_DPM_TimerCounter();
 80078a8:	f00c fedc 	bl	8014664 <USBPD_DPM_TimerCounter>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80078ac:	46c0      	nop			@ (mov r8, r8)
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
	...

080078b4 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 80078b8:	4b04      	ldr	r3, [pc, #16]	@ (80078cc <USB_UCPD1_2_IRQHandler+0x18>)
 80078ba:	0018      	movs	r0, r3
 80078bc:	f001 f9ac 	bl	8008c18 <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 80078c0:	f008 fc68 	bl	8010194 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 80078c4:	46c0      	nop			@ (mov r8, r8)
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	46c0      	nop			@ (mov r8, r8)
 80078cc:	20001a90 	.word	0x20001a90

080078d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80078d4:	46c0      	nop			@ (mov r8, r8)
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  TRACER_EMB_IRQHandlerDMA();
 80078de:	f00d fef5 	bl	80156cc <TRACER_EMB_IRQHandlerDMA>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80078e2:	46c0      	nop			@ (mov r8, r8)
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  TRACER_EMB_IRQHandlerUSART();
 80078ec:	f00d fef5 	bl	80156da <TRACER_EMB_IRQHandlerUSART>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80078f0:	46c0      	nop			@ (mov r8, r8)
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
	...

080078f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007900:	4a14      	ldr	r2, [pc, #80]	@ (8007954 <_sbrk+0x5c>)
 8007902:	4b15      	ldr	r3, [pc, #84]	@ (8007958 <_sbrk+0x60>)
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800790c:	4b13      	ldr	r3, [pc, #76]	@ (800795c <_sbrk+0x64>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d102      	bne.n	800791a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007914:	4b11      	ldr	r3, [pc, #68]	@ (800795c <_sbrk+0x64>)
 8007916:	4a12      	ldr	r2, [pc, #72]	@ (8007960 <_sbrk+0x68>)
 8007918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800791a:	4b10      	ldr	r3, [pc, #64]	@ (800795c <_sbrk+0x64>)
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	18d3      	adds	r3, r2, r3
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	429a      	cmp	r2, r3
 8007926:	d207      	bcs.n	8007938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007928:	f00e fbb4 	bl	8016094 <__errno>
 800792c:	0003      	movs	r3, r0
 800792e:	220c      	movs	r2, #12
 8007930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007932:	2301      	movs	r3, #1
 8007934:	425b      	negs	r3, r3
 8007936:	e009      	b.n	800794c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007938:	4b08      	ldr	r3, [pc, #32]	@ (800795c <_sbrk+0x64>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800793e:	4b07      	ldr	r3, [pc, #28]	@ (800795c <_sbrk+0x64>)
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	18d2      	adds	r2, r2, r3
 8007946:	4b05      	ldr	r3, [pc, #20]	@ (800795c <_sbrk+0x64>)
 8007948:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800794a:	68fb      	ldr	r3, [r7, #12]
}
 800794c:	0018      	movs	r0, r3
 800794e:	46bd      	mov	sp, r7
 8007950:	b006      	add	sp, #24
 8007952:	bd80      	pop	{r7, pc}
 8007954:	20024000 	.word	0x20024000
 8007958:	00000400 	.word	0x00000400
 800795c:	20000540 	.word	0x20000540
 8007960:	200024f8 	.word	0x200024f8

08007964 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007968:	46c0      	nop			@ (mov r8, r8)
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
	...

08007970 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007970:	480d      	ldr	r0, [pc, #52]	@ (80079a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007972:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007974:	f7ff fff6 	bl	8007964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007978:	480c      	ldr	r0, [pc, #48]	@ (80079ac <LoopForever+0x6>)
  ldr r1, =_edata
 800797a:	490d      	ldr	r1, [pc, #52]	@ (80079b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800797c:	4a0d      	ldr	r2, [pc, #52]	@ (80079b4 <LoopForever+0xe>)
  movs r3, #0
 800797e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007980:	e002      	b.n	8007988 <LoopCopyDataInit>

08007982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007986:	3304      	adds	r3, #4

08007988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800798a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800798c:	d3f9      	bcc.n	8007982 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800798e:	4a0a      	ldr	r2, [pc, #40]	@ (80079b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007990:	4c0a      	ldr	r4, [pc, #40]	@ (80079bc <LoopForever+0x16>)
  movs r3, #0
 8007992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007994:	e001      	b.n	800799a <LoopFillZerobss>

08007996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007998:	3204      	adds	r2, #4

0800799a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800799a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800799c:	d3fb      	bcc.n	8007996 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800799e:	f00e fb7f 	bl	80160a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80079a2:	f7ff f881 	bl	8006aa8 <main>

080079a6 <LoopForever>:

LoopForever:
  b LoopForever
 80079a6:	e7fe      	b.n	80079a6 <LoopForever>
  ldr   r0, =_estack
 80079a8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80079ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80079b0:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 80079b4:	08016478 	.word	0x08016478
  ldr r2, =_sbss
 80079b8:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 80079bc:	200024f8 	.word	0x200024f8

080079c0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80079c0:	e7fe      	b.n	80079c0 <ADC1_COMP_IRQHandler>
	...

080079c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80079ca:	1dfb      	adds	r3, r7, #7
 80079cc:	2200      	movs	r2, #0
 80079ce:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80079d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007a00 <HAL_Init+0x3c>)
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007a00 <HAL_Init+0x3c>)
 80079d6:	2180      	movs	r1, #128	@ 0x80
 80079d8:	0049      	lsls	r1, r1, #1
 80079da:	430a      	orrs	r2, r1
 80079dc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80079de:	2003      	movs	r0, #3
 80079e0:	f000 f810 	bl	8007a04 <HAL_InitTick>
 80079e4:	1e03      	subs	r3, r0, #0
 80079e6:	d003      	beq.n	80079f0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80079e8:	1dfb      	adds	r3, r7, #7
 80079ea:	2201      	movs	r2, #1
 80079ec:	701a      	strb	r2, [r3, #0]
 80079ee:	e001      	b.n	80079f4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80079f0:	f7ff fc7a 	bl	80072e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80079f4:	1dfb      	adds	r3, r7, #7
 80079f6:	781b      	ldrb	r3, [r3, #0]
}
 80079f8:	0018      	movs	r0, r3
 80079fa:	46bd      	mov	sp, r7
 80079fc:	b002      	add	sp, #8
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	40022000 	.word	0x40022000

08007a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007a04:	b590      	push	{r4, r7, lr}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007a0c:	230f      	movs	r3, #15
 8007a0e:	18fb      	adds	r3, r7, r3
 8007a10:	2200      	movs	r2, #0
 8007a12:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8007a14:	4b1d      	ldr	r3, [pc, #116]	@ (8007a8c <HAL_InitTick+0x88>)
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d02b      	beq.n	8007a74 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8007a1c:	4b1c      	ldr	r3, [pc, #112]	@ (8007a90 <HAL_InitTick+0x8c>)
 8007a1e:	681c      	ldr	r4, [r3, #0]
 8007a20:	4b1a      	ldr	r3, [pc, #104]	@ (8007a8c <HAL_InitTick+0x88>)
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	0019      	movs	r1, r3
 8007a26:	23fa      	movs	r3, #250	@ 0xfa
 8007a28:	0098      	lsls	r0, r3, #2
 8007a2a:	f7fe fbcd 	bl	80061c8 <__udivsi3>
 8007a2e:	0003      	movs	r3, r0
 8007a30:	0019      	movs	r1, r3
 8007a32:	0020      	movs	r0, r4
 8007a34:	f7fe fbc8 	bl	80061c8 <__udivsi3>
 8007a38:	0003      	movs	r3, r0
 8007a3a:	0018      	movs	r0, r3
 8007a3c:	f000 f953 	bl	8007ce6 <HAL_SYSTICK_Config>
 8007a40:	1e03      	subs	r3, r0, #0
 8007a42:	d112      	bne.n	8007a6a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b03      	cmp	r3, #3
 8007a48:	d80a      	bhi.n	8007a60 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	425b      	negs	r3, r3
 8007a50:	2200      	movs	r2, #0
 8007a52:	0018      	movs	r0, r3
 8007a54:	f000 f922 	bl	8007c9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007a58:	4b0e      	ldr	r3, [pc, #56]	@ (8007a94 <HAL_InitTick+0x90>)
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	e00d      	b.n	8007a7c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8007a60:	230f      	movs	r3, #15
 8007a62:	18fb      	adds	r3, r7, r3
 8007a64:	2201      	movs	r2, #1
 8007a66:	701a      	strb	r2, [r3, #0]
 8007a68:	e008      	b.n	8007a7c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007a6a:	230f      	movs	r3, #15
 8007a6c:	18fb      	adds	r3, r7, r3
 8007a6e:	2201      	movs	r2, #1
 8007a70:	701a      	strb	r2, [r3, #0]
 8007a72:	e003      	b.n	8007a7c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007a74:	230f      	movs	r3, #15
 8007a76:	18fb      	adds	r3, r7, r3
 8007a78:	2201      	movs	r2, #1
 8007a7a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8007a7c:	230f      	movs	r3, #15
 8007a7e:	18fb      	adds	r3, r7, r3
 8007a80:	781b      	ldrb	r3, [r3, #0]
}
 8007a82:	0018      	movs	r0, r3
 8007a84:	46bd      	mov	sp, r7
 8007a86:	b005      	add	sp, #20
 8007a88:	bd90      	pop	{r4, r7, pc}
 8007a8a:	46c0      	nop			@ (mov r8, r8)
 8007a8c:	2000000c 	.word	0x2000000c
 8007a90:	20000004 	.word	0x20000004
 8007a94:	20000008 	.word	0x20000008

08007a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007a9c:	4b05      	ldr	r3, [pc, #20]	@ (8007ab4 <HAL_IncTick+0x1c>)
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	001a      	movs	r2, r3
 8007aa2:	4b05      	ldr	r3, [pc, #20]	@ (8007ab8 <HAL_IncTick+0x20>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	18d2      	adds	r2, r2, r3
 8007aa8:	4b03      	ldr	r3, [pc, #12]	@ (8007ab8 <HAL_IncTick+0x20>)
 8007aaa:	601a      	str	r2, [r3, #0]
}
 8007aac:	46c0      	nop			@ (mov r8, r8)
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	46c0      	nop			@ (mov r8, r8)
 8007ab4:	2000000c 	.word	0x2000000c
 8007ab8:	20000544 	.word	0x20000544

08007abc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	af00      	add	r7, sp, #0
  return uwTick;
 8007ac0:	4b02      	ldr	r3, [pc, #8]	@ (8007acc <HAL_GetTick+0x10>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
}
 8007ac4:	0018      	movs	r0, r3
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	46c0      	nop			@ (mov r8, r8)
 8007acc:	20000544 	.word	0x20000544

08007ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007ad8:	f7ff fff0 	bl	8007abc <HAL_GetTick>
 8007adc:	0003      	movs	r3, r0
 8007ade:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	d005      	beq.n	8007af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007aea:	4b0a      	ldr	r3, [pc, #40]	@ (8007b14 <HAL_Delay+0x44>)
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	001a      	movs	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	189b      	adds	r3, r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007af6:	46c0      	nop			@ (mov r8, r8)
 8007af8:	f7ff ffe0 	bl	8007abc <HAL_GetTick>
 8007afc:	0002      	movs	r2, r0
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d8f7      	bhi.n	8007af8 <HAL_Delay+0x28>
  {
  }
}
 8007b08:	46c0      	nop			@ (mov r8, r8)
 8007b0a:	46c0      	nop			@ (mov r8, r8)
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	b004      	add	sp, #16
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	46c0      	nop			@ (mov r8, r8)
 8007b14:	2000000c 	.word	0x2000000c

08007b18 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8007b20:	4b06      	ldr	r3, [pc, #24]	@ (8007b3c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a06      	ldr	r2, [pc, #24]	@ (8007b40 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8007b26:	4013      	ands	r3, r2
 8007b28:	0019      	movs	r1, r3
 8007b2a:	4b04      	ldr	r3, [pc, #16]	@ (8007b3c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	601a      	str	r2, [r3, #0]
}
 8007b32:	46c0      	nop			@ (mov r8, r8)
 8007b34:	46bd      	mov	sp, r7
 8007b36:	b002      	add	sp, #8
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	46c0      	nop			@ (mov r8, r8)
 8007b3c:	40010000 	.word	0x40010000
 8007b40:	fffff9ff 	.word	0xfffff9ff

08007b44 <__NVIC_EnableIRQ>:
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	0002      	movs	r2, r0
 8007b4c:	1dfb      	adds	r3, r7, #7
 8007b4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007b50:	1dfb      	adds	r3, r7, #7
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b56:	d809      	bhi.n	8007b6c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b58:	1dfb      	adds	r3, r7, #7
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	001a      	movs	r2, r3
 8007b5e:	231f      	movs	r3, #31
 8007b60:	401a      	ands	r2, r3
 8007b62:	4b04      	ldr	r3, [pc, #16]	@ (8007b74 <__NVIC_EnableIRQ+0x30>)
 8007b64:	2101      	movs	r1, #1
 8007b66:	4091      	lsls	r1, r2
 8007b68:	000a      	movs	r2, r1
 8007b6a:	601a      	str	r2, [r3, #0]
}
 8007b6c:	46c0      	nop			@ (mov r8, r8)
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	b002      	add	sp, #8
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	e000e100 	.word	0xe000e100

08007b78 <__NVIC_SetPriority>:
{
 8007b78:	b590      	push	{r4, r7, lr}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	0002      	movs	r2, r0
 8007b80:	6039      	str	r1, [r7, #0]
 8007b82:	1dfb      	adds	r3, r7, #7
 8007b84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007b86:	1dfb      	adds	r3, r7, #7
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b8c:	d828      	bhi.n	8007be0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007b8e:	4a2f      	ldr	r2, [pc, #188]	@ (8007c4c <__NVIC_SetPriority+0xd4>)
 8007b90:	1dfb      	adds	r3, r7, #7
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	b25b      	sxtb	r3, r3
 8007b96:	089b      	lsrs	r3, r3, #2
 8007b98:	33c0      	adds	r3, #192	@ 0xc0
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	589b      	ldr	r3, [r3, r2]
 8007b9e:	1dfa      	adds	r2, r7, #7
 8007ba0:	7812      	ldrb	r2, [r2, #0]
 8007ba2:	0011      	movs	r1, r2
 8007ba4:	2203      	movs	r2, #3
 8007ba6:	400a      	ands	r2, r1
 8007ba8:	00d2      	lsls	r2, r2, #3
 8007baa:	21ff      	movs	r1, #255	@ 0xff
 8007bac:	4091      	lsls	r1, r2
 8007bae:	000a      	movs	r2, r1
 8007bb0:	43d2      	mvns	r2, r2
 8007bb2:	401a      	ands	r2, r3
 8007bb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	019b      	lsls	r3, r3, #6
 8007bba:	22ff      	movs	r2, #255	@ 0xff
 8007bbc:	401a      	ands	r2, r3
 8007bbe:	1dfb      	adds	r3, r7, #7
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	0018      	movs	r0, r3
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	4003      	ands	r3, r0
 8007bc8:	00db      	lsls	r3, r3, #3
 8007bca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007bcc:	481f      	ldr	r0, [pc, #124]	@ (8007c4c <__NVIC_SetPriority+0xd4>)
 8007bce:	1dfb      	adds	r3, r7, #7
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	b25b      	sxtb	r3, r3
 8007bd4:	089b      	lsrs	r3, r3, #2
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	33c0      	adds	r3, #192	@ 0xc0
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	501a      	str	r2, [r3, r0]
}
 8007bde:	e031      	b.n	8007c44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007be0:	4a1b      	ldr	r2, [pc, #108]	@ (8007c50 <__NVIC_SetPriority+0xd8>)
 8007be2:	1dfb      	adds	r3, r7, #7
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	0019      	movs	r1, r3
 8007be8:	230f      	movs	r3, #15
 8007bea:	400b      	ands	r3, r1
 8007bec:	3b08      	subs	r3, #8
 8007bee:	089b      	lsrs	r3, r3, #2
 8007bf0:	3306      	adds	r3, #6
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	18d3      	adds	r3, r2, r3
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	1dfa      	adds	r2, r7, #7
 8007bfc:	7812      	ldrb	r2, [r2, #0]
 8007bfe:	0011      	movs	r1, r2
 8007c00:	2203      	movs	r2, #3
 8007c02:	400a      	ands	r2, r1
 8007c04:	00d2      	lsls	r2, r2, #3
 8007c06:	21ff      	movs	r1, #255	@ 0xff
 8007c08:	4091      	lsls	r1, r2
 8007c0a:	000a      	movs	r2, r1
 8007c0c:	43d2      	mvns	r2, r2
 8007c0e:	401a      	ands	r2, r3
 8007c10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	019b      	lsls	r3, r3, #6
 8007c16:	22ff      	movs	r2, #255	@ 0xff
 8007c18:	401a      	ands	r2, r3
 8007c1a:	1dfb      	adds	r3, r7, #7
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	0018      	movs	r0, r3
 8007c20:	2303      	movs	r3, #3
 8007c22:	4003      	ands	r3, r0
 8007c24:	00db      	lsls	r3, r3, #3
 8007c26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007c28:	4809      	ldr	r0, [pc, #36]	@ (8007c50 <__NVIC_SetPriority+0xd8>)
 8007c2a:	1dfb      	adds	r3, r7, #7
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	001c      	movs	r4, r3
 8007c30:	230f      	movs	r3, #15
 8007c32:	4023      	ands	r3, r4
 8007c34:	3b08      	subs	r3, #8
 8007c36:	089b      	lsrs	r3, r3, #2
 8007c38:	430a      	orrs	r2, r1
 8007c3a:	3306      	adds	r3, #6
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	18c3      	adds	r3, r0, r3
 8007c40:	3304      	adds	r3, #4
 8007c42:	601a      	str	r2, [r3, #0]
}
 8007c44:	46c0      	nop			@ (mov r8, r8)
 8007c46:	46bd      	mov	sp, r7
 8007c48:	b003      	add	sp, #12
 8007c4a:	bd90      	pop	{r4, r7, pc}
 8007c4c:	e000e100 	.word	0xe000e100
 8007c50:	e000ed00 	.word	0xe000ed00

08007c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	1e5a      	subs	r2, r3, #1
 8007c60:	2380      	movs	r3, #128	@ 0x80
 8007c62:	045b      	lsls	r3, r3, #17
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d301      	bcc.n	8007c6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e010      	b.n	8007c8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c98 <SysTick_Config+0x44>)
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	3a01      	subs	r2, #1
 8007c72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007c74:	2301      	movs	r3, #1
 8007c76:	425b      	negs	r3, r3
 8007c78:	2103      	movs	r1, #3
 8007c7a:	0018      	movs	r0, r3
 8007c7c:	f7ff ff7c 	bl	8007b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007c80:	4b05      	ldr	r3, [pc, #20]	@ (8007c98 <SysTick_Config+0x44>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007c86:	4b04      	ldr	r3, [pc, #16]	@ (8007c98 <SysTick_Config+0x44>)
 8007c88:	2207      	movs	r2, #7
 8007c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	0018      	movs	r0, r3
 8007c90:	46bd      	mov	sp, r7
 8007c92:	b002      	add	sp, #8
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	46c0      	nop			@ (mov r8, r8)
 8007c98:	e000e010 	.word	0xe000e010

08007c9c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60b9      	str	r1, [r7, #8]
 8007ca4:	607a      	str	r2, [r7, #4]
 8007ca6:	210f      	movs	r1, #15
 8007ca8:	187b      	adds	r3, r7, r1
 8007caa:	1c02      	adds	r2, r0, #0
 8007cac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	187b      	adds	r3, r7, r1
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	b25b      	sxtb	r3, r3
 8007cb6:	0011      	movs	r1, r2
 8007cb8:	0018      	movs	r0, r3
 8007cba:	f7ff ff5d 	bl	8007b78 <__NVIC_SetPriority>
}
 8007cbe:	46c0      	nop			@ (mov r8, r8)
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	b004      	add	sp, #16
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b082      	sub	sp, #8
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	0002      	movs	r2, r0
 8007cce:	1dfb      	adds	r3, r7, #7
 8007cd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007cd2:	1dfb      	adds	r3, r7, #7
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	b25b      	sxtb	r3, r3
 8007cd8:	0018      	movs	r0, r3
 8007cda:	f7ff ff33 	bl	8007b44 <__NVIC_EnableIRQ>
}
 8007cde:	46c0      	nop			@ (mov r8, r8)
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	b002      	add	sp, #8
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	0018      	movs	r0, r3
 8007cf2:	f7ff ffaf 	bl	8007c54 <SysTick_Config>
 8007cf6:	0003      	movs	r3, r0
}
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	b002      	add	sp, #8
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e091      	b.n	8007e36 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	001a      	movs	r2, r3
 8007d18:	4b49      	ldr	r3, [pc, #292]	@ (8007e40 <HAL_DMA_Init+0x140>)
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d810      	bhi.n	8007d40 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a48      	ldr	r2, [pc, #288]	@ (8007e44 <HAL_DMA_Init+0x144>)
 8007d24:	4694      	mov	ip, r2
 8007d26:	4463      	add	r3, ip
 8007d28:	2114      	movs	r1, #20
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f7fe fa4c 	bl	80061c8 <__udivsi3>
 8007d30:	0003      	movs	r3, r0
 8007d32:	009a      	lsls	r2, r3, #2
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a43      	ldr	r2, [pc, #268]	@ (8007e48 <HAL_DMA_Init+0x148>)
 8007d3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d3e:	e00f      	b.n	8007d60 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a41      	ldr	r2, [pc, #260]	@ (8007e4c <HAL_DMA_Init+0x14c>)
 8007d46:	4694      	mov	ip, r2
 8007d48:	4463      	add	r3, ip
 8007d4a:	2114      	movs	r1, #20
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f7fe fa3b 	bl	80061c8 <__udivsi3>
 8007d52:	0003      	movs	r3, r0
 8007d54:	009a      	lsls	r2, r3, #2
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4a3c      	ldr	r2, [pc, #240]	@ (8007e50 <HAL_DMA_Init+0x150>)
 8007d5e:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2225      	movs	r2, #37	@ 0x25
 8007d64:	2102      	movs	r1, #2
 8007d66:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4938      	ldr	r1, [pc, #224]	@ (8007e54 <HAL_DMA_Init+0x154>)
 8007d74:	400a      	ands	r2, r1
 8007d76:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	6819      	ldr	r1, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	689a      	ldr	r2, [r3, #8]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	431a      	orrs	r2, r3
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	431a      	orrs	r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	695b      	ldr	r3, [r3, #20]
 8007d92:	431a      	orrs	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	699b      	ldr	r3, [r3, #24]
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	431a      	orrs	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a1b      	ldr	r3, [r3, #32]
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	430a      	orrs	r2, r1
 8007dac:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	0018      	movs	r0, r3
 8007db2:	f000 f851 	bl	8007e58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689a      	ldr	r2, [r3, #8]
 8007dba:	2380      	movs	r3, #128	@ 0x80
 8007dbc:	01db      	lsls	r3, r3, #7
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d102      	bne.n	8007dc8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	685a      	ldr	r2, [r3, #4]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dd0:	217f      	movs	r1, #127	@ 0x7f
 8007dd2:	400a      	ands	r2, r1
 8007dd4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007dde:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d011      	beq.n	8007e0c <HAL_DMA_Init+0x10c>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	2b04      	cmp	r3, #4
 8007dee:	d80d      	bhi.n	8007e0c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	0018      	movs	r0, r3
 8007df4:	f000 f87a 	bl	8007eec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007e08:	605a      	str	r2, [r3, #4]
 8007e0a:	e008      	b.n	8007e1e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2225      	movs	r2, #37	@ 0x25
 8007e28:	2101      	movs	r1, #1
 8007e2a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2224      	movs	r2, #36	@ 0x24
 8007e30:	2100      	movs	r1, #0
 8007e32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	0018      	movs	r0, r3
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	b002      	add	sp, #8
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	46c0      	nop			@ (mov r8, r8)
 8007e40:	40020407 	.word	0x40020407
 8007e44:	bffdfff8 	.word	0xbffdfff8
 8007e48:	40020000 	.word	0x40020000
 8007e4c:	bffdfbf8 	.word	0xbffdfbf8
 8007e50:	40020400 	.word	0x40020400
 8007e54:	ffff800f 	.word	0xffff800f

08007e58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	001a      	movs	r2, r3
 8007e66:	4b1d      	ldr	r3, [pc, #116]	@ (8007edc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d814      	bhi.n	8007e96 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e70:	089b      	lsrs	r3, r3, #2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4a1a      	ldr	r2, [pc, #104]	@ (8007ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8007e76:	189a      	adds	r2, r3, r2
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	001a      	movs	r2, r3
 8007e82:	23ff      	movs	r3, #255	@ 0xff
 8007e84:	4013      	ands	r3, r2
 8007e86:	3b08      	subs	r3, #8
 8007e88:	2114      	movs	r1, #20
 8007e8a:	0018      	movs	r0, r3
 8007e8c:	f7fe f99c 	bl	80061c8 <__udivsi3>
 8007e90:	0003      	movs	r3, r0
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	e014      	b.n	8007ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e9a:	089b      	lsrs	r3, r3, #2
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4a11      	ldr	r2, [pc, #68]	@ (8007ee4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8007ea0:	189a      	adds	r2, r3, r2
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	001a      	movs	r2, r3
 8007eac:	23ff      	movs	r3, #255	@ 0xff
 8007eae:	4013      	ands	r3, r2
 8007eb0:	3b08      	subs	r3, #8
 8007eb2:	2114      	movs	r1, #20
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	f7fe f987 	bl	80061c8 <__udivsi3>
 8007eba:	0003      	movs	r3, r0
 8007ebc:	3307      	adds	r3, #7
 8007ebe:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a09      	ldr	r2, [pc, #36]	@ (8007ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8007ec4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	221f      	movs	r2, #31
 8007eca:	4013      	ands	r3, r2
 8007ecc:	2201      	movs	r2, #1
 8007ece:	409a      	lsls	r2, r3
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007ed4:	46c0      	nop			@ (mov r8, r8)
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	b004      	add	sp, #16
 8007eda:	bd80      	pop	{r7, pc}
 8007edc:	40020407 	.word	0x40020407
 8007ee0:	40020800 	.word	0x40020800
 8007ee4:	4002081c 	.word	0x4002081c
 8007ee8:	40020880 	.word	0x40020880

08007eec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	227f      	movs	r2, #127	@ 0x7f
 8007efa:	4013      	ands	r3, r2
 8007efc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	4a0a      	ldr	r2, [pc, #40]	@ (8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007f02:	4694      	mov	ip, r2
 8007f04:	4463      	add	r3, ip
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	001a      	movs	r2, r3
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a07      	ldr	r2, [pc, #28]	@ (8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007f12:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	3b01      	subs	r3, #1
 8007f18:	2203      	movs	r2, #3
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	409a      	lsls	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007f24:	46c0      	nop			@ (mov r8, r8)
 8007f26:	46bd      	mov	sp, r7
 8007f28:	b004      	add	sp, #16
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	1000823f 	.word	0x1000823f
 8007f30:	40020940 	.word	0x40020940

08007f34 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e14e      	b.n	80081e4 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	225c      	movs	r2, #92	@ 0x5c
 8007f4a:	5c9b      	ldrb	r3, [r3, r2]
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d107      	bne.n	8007f62 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	225d      	movs	r2, #93	@ 0x5d
 8007f56:	2100      	movs	r1, #0
 8007f58:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	0018      	movs	r0, r3
 8007f5e:	f7ff f9eb 	bl	8007338 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2110      	movs	r1, #16
 8007f6e:	438a      	bics	r2, r1
 8007f70:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007f72:	f7ff fda3 	bl	8007abc <HAL_GetTick>
 8007f76:	0003      	movs	r3, r0
 8007f78:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007f7a:	e012      	b.n	8007fa2 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007f7c:	f7ff fd9e 	bl	8007abc <HAL_GetTick>
 8007f80:	0002      	movs	r2, r0
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	2b0a      	cmp	r3, #10
 8007f88:	d90b      	bls.n	8007fa2 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f8e:	2201      	movs	r2, #1
 8007f90:	431a      	orrs	r2, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	225c      	movs	r2, #92	@ 0x5c
 8007f9a:	2103      	movs	r1, #3
 8007f9c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e120      	b.n	80081e4 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	699b      	ldr	r3, [r3, #24]
 8007fa8:	2208      	movs	r2, #8
 8007faa:	4013      	ands	r3, r2
 8007fac:	2b08      	cmp	r3, #8
 8007fae:	d0e5      	beq.n	8007f7c <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	699a      	ldr	r2, [r3, #24]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2101      	movs	r1, #1
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007fc0:	f7ff fd7c 	bl	8007abc <HAL_GetTick>
 8007fc4:	0003      	movs	r3, r0
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007fc8:	e012      	b.n	8007ff0 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007fca:	f7ff fd77 	bl	8007abc <HAL_GetTick>
 8007fce:	0002      	movs	r2, r0
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	2b0a      	cmp	r3, #10
 8007fd6:	d90b      	bls.n	8007ff0 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fdc:	2201      	movs	r2, #1
 8007fde:	431a      	orrs	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	225c      	movs	r2, #92	@ 0x5c
 8007fe8:	2103      	movs	r1, #3
 8007fea:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e0f9      	b.n	80081e4 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	d0e6      	beq.n	8007fca <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	699a      	ldr	r2, [r3, #24]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2102      	movs	r1, #2
 8008008:	430a      	orrs	r2, r1
 800800a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a76      	ldr	r2, [pc, #472]	@ (80081ec <HAL_FDCAN_Init+0x2b8>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d103      	bne.n	800801e <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8008016:	4a76      	ldr	r2, [pc, #472]	@ (80081f0 <HAL_FDCAN_Init+0x2bc>)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	7c1b      	ldrb	r3, [r3, #16]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d108      	bne.n	8008038 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	699a      	ldr	r2, [r3, #24]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2140      	movs	r1, #64	@ 0x40
 8008032:	438a      	bics	r2, r1
 8008034:	619a      	str	r2, [r3, #24]
 8008036:	e007      	b.n	8008048 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	699a      	ldr	r2, [r3, #24]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2140      	movs	r1, #64	@ 0x40
 8008044:	430a      	orrs	r2, r1
 8008046:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	7c5b      	ldrb	r3, [r3, #17]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d109      	bne.n	8008064 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	699a      	ldr	r2, [r3, #24]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2180      	movs	r1, #128	@ 0x80
 800805c:	01c9      	lsls	r1, r1, #7
 800805e:	430a      	orrs	r2, r1
 8008060:	619a      	str	r2, [r3, #24]
 8008062:	e007      	b.n	8008074 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	699a      	ldr	r2, [r3, #24]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4961      	ldr	r1, [pc, #388]	@ (80081f4 <HAL_FDCAN_Init+0x2c0>)
 8008070:	400a      	ands	r2, r1
 8008072:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	7c9b      	ldrb	r3, [r3, #18]
 8008078:	2b01      	cmp	r3, #1
 800807a:	d108      	bne.n	800808e <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	699a      	ldr	r2, [r3, #24]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	495c      	ldr	r1, [pc, #368]	@ (80081f8 <HAL_FDCAN_Init+0x2c4>)
 8008088:	400a      	ands	r2, r1
 800808a:	619a      	str	r2, [r3, #24]
 800808c:	e008      	b.n	80080a0 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	699a      	ldr	r2, [r3, #24]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	2180      	movs	r1, #128	@ 0x80
 800809a:	0149      	lsls	r1, r1, #5
 800809c:	430a      	orrs	r2, r1
 800809e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	4a55      	ldr	r2, [pc, #340]	@ (80081fc <HAL_FDCAN_Init+0x2c8>)
 80080a8:	4013      	ands	r3, r2
 80080aa:	0019      	movs	r1, r3
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	689a      	ldr	r2, [r3, #8]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	430a      	orrs	r2, r1
 80080b6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	699a      	ldr	r2, [r3, #24]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	21a4      	movs	r1, #164	@ 0xa4
 80080c4:	438a      	bics	r2, r1
 80080c6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	691a      	ldr	r2, [r3, #16]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2110      	movs	r1, #16
 80080d4:	438a      	bics	r2, r1
 80080d6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d108      	bne.n	80080f2 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	699a      	ldr	r2, [r3, #24]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2104      	movs	r1, #4
 80080ec:	430a      	orrs	r2, r1
 80080ee:	619a      	str	r2, [r3, #24]
 80080f0:	e02c      	b.n	800814c <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d028      	beq.n	800814c <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	2b02      	cmp	r3, #2
 8008100:	d01c      	beq.n	800813c <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	699a      	ldr	r2, [r3, #24]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2180      	movs	r1, #128	@ 0x80
 800810e:	430a      	orrs	r2, r1
 8008110:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	691a      	ldr	r2, [r3, #16]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2110      	movs	r1, #16
 800811e:	430a      	orrs	r2, r1
 8008120:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	2b03      	cmp	r3, #3
 8008128:	d110      	bne.n	800814c <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	699a      	ldr	r2, [r3, #24]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2120      	movs	r1, #32
 8008136:	430a      	orrs	r2, r1
 8008138:	619a      	str	r2, [r3, #24]
 800813a:	e007      	b.n	800814c <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699a      	ldr	r2, [r3, #24]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2120      	movs	r1, #32
 8008148:	430a      	orrs	r2, r1
 800814a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	3b01      	subs	r3, #1
 8008152:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	69db      	ldr	r3, [r3, #28]
 8008158:	3b01      	subs	r3, #1
 800815a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800815c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a1b      	ldr	r3, [r3, #32]
 8008162:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008164:	431a      	orrs	r2, r3
 8008166:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	695b      	ldr	r3, [r3, #20]
 800816c:	3b01      	subs	r3, #1
 800816e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008174:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008176:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	23c0      	movs	r3, #192	@ 0xc0
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	429a      	cmp	r2, r3
 8008182:	d115      	bne.n	80081b0 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008188:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800818e:	3b01      	subs	r3, #1
 8008190:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008192:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008198:	3b01      	subs	r3, #1
 800819a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800819c:	431a      	orrs	r2, r3
 800819e:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a4:	3b01      	subs	r3, #1
 80081a6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80081ac:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80081ae:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	22c0      	movs	r2, #192	@ 0xc0
 80081b6:	5899      	ldr	r1, [r3, r2]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	21c0      	movs	r1, #192	@ 0xc0
 80081c4:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	0018      	movs	r0, r3
 80081ca:	f000 f819 	bl	8008200 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	225c      	movs	r2, #92	@ 0x5c
 80081de:	2101      	movs	r1, #1
 80081e0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	0018      	movs	r0, r3
 80081e6:	46bd      	mov	sp, r7
 80081e8:	b004      	add	sp, #16
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	40006400 	.word	0x40006400
 80081f0:	40006500 	.word	0x40006500
 80081f4:	ffffbfff 	.word	0xffffbfff
 80081f8:	ffffefff 	.word	0xffffefff
 80081fc:	fffffcff 	.word	0xfffffcff

08008200 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8008208:	4b2f      	ldr	r3, [pc, #188]	@ (80082c8 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800820a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a2e      	ldr	r2, [pc, #184]	@ (80082cc <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d105      	bne.n	8008222 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	22d4      	movs	r2, #212	@ 0xd4
 800821a:	0092      	lsls	r2, r2, #2
 800821c:	4694      	mov	ip, r2
 800821e:	4463      	add	r3, ip
 8008220:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68ba      	ldr	r2, [r7, #8]
 8008226:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	2280      	movs	r2, #128	@ 0x80
 800822e:	589b      	ldr	r3, [r3, r2]
 8008230:	4a27      	ldr	r2, [pc, #156]	@ (80082d0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8008232:	4013      	ands	r3, r2
 8008234:	0019      	movs	r1, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800823a:	041a      	lsls	r2, r3, #16
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	430a      	orrs	r2, r1
 8008242:	2180      	movs	r1, #128	@ 0x80
 8008244:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	3370      	adds	r3, #112	@ 0x70
 800824a:	001a      	movs	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2280      	movs	r2, #128	@ 0x80
 8008256:	589b      	ldr	r3, [r3, r2]
 8008258:	4a1e      	ldr	r2, [pc, #120]	@ (80082d4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800825a:	4013      	ands	r3, r2
 800825c:	0019      	movs	r1, r3
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008262:	061a      	lsls	r2, r3, #24
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	2180      	movs	r1, #128	@ 0x80
 800826c:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	33b0      	adds	r3, #176	@ 0xb0
 8008272:	001a      	movs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	3389      	adds	r3, #137	@ 0x89
 800827c:	33ff      	adds	r3, #255	@ 0xff
 800827e:	001a      	movs	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2298      	movs	r2, #152	@ 0x98
 8008288:	0092      	lsls	r2, r2, #2
 800828a:	189a      	adds	r2, r3, r2
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	229e      	movs	r2, #158	@ 0x9e
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	189a      	adds	r2, r3, r2
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	60fb      	str	r3, [r7, #12]
 80082a0:	e005      	b.n	80082ae <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	3304      	adds	r3, #4
 80082ac:	60fb      	str	r3, [r7, #12]
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	22d4      	movs	r2, #212	@ 0xd4
 80082b2:	0092      	lsls	r2, r2, #2
 80082b4:	4694      	mov	ip, r2
 80082b6:	4463      	add	r3, ip
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d3f1      	bcc.n	80082a2 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 80082be:	46c0      	nop			@ (mov r8, r8)
 80082c0:	46c0      	nop			@ (mov r8, r8)
 80082c2:	46bd      	mov	sp, r7
 80082c4:	b004      	add	sp, #16
 80082c6:	bd80      	pop	{r7, pc}
 80082c8:	4000b400 	.word	0x4000b400
 80082cc:	40006800 	.word	0x40006800
 80082d0:	ffe0ffff 	.word	0xffe0ffff
 80082d4:	f0ffffff 	.word	0xf0ffffff

080082d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b086      	sub	sp, #24
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80082e2:	2300      	movs	r3, #0
 80082e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80082e6:	e14d      	b.n	8008584 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2101      	movs	r1, #1
 80082ee:	697a      	ldr	r2, [r7, #20]
 80082f0:	4091      	lsls	r1, r2
 80082f2:	000a      	movs	r2, r1
 80082f4:	4013      	ands	r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d100      	bne.n	8008300 <HAL_GPIO_Init+0x28>
 80082fe:	e13e      	b.n	800857e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	2203      	movs	r2, #3
 8008306:	4013      	ands	r3, r2
 8008308:	2b01      	cmp	r3, #1
 800830a:	d005      	beq.n	8008318 <HAL_GPIO_Init+0x40>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	2203      	movs	r2, #3
 8008312:	4013      	ands	r3, r2
 8008314:	2b02      	cmp	r3, #2
 8008316:	d130      	bne.n	800837a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	005b      	lsls	r3, r3, #1
 8008322:	2203      	movs	r2, #3
 8008324:	409a      	lsls	r2, r3
 8008326:	0013      	movs	r3, r2
 8008328:	43da      	mvns	r2, r3
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	4013      	ands	r3, r2
 800832e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	68da      	ldr	r2, [r3, #12]
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	005b      	lsls	r3, r3, #1
 8008338:	409a      	lsls	r2, r3
 800833a:	0013      	movs	r3, r2
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	4313      	orrs	r3, r2
 8008340:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800834e:	2201      	movs	r2, #1
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	409a      	lsls	r2, r3
 8008354:	0013      	movs	r3, r2
 8008356:	43da      	mvns	r2, r3
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	4013      	ands	r3, r2
 800835c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	091b      	lsrs	r3, r3, #4
 8008364:	2201      	movs	r2, #1
 8008366:	401a      	ands	r2, r3
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	409a      	lsls	r2, r3
 800836c:	0013      	movs	r3, r2
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	4313      	orrs	r3, r2
 8008372:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	2203      	movs	r2, #3
 8008380:	4013      	ands	r3, r2
 8008382:	2b03      	cmp	r3, #3
 8008384:	d017      	beq.n	80083b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	2203      	movs	r2, #3
 8008392:	409a      	lsls	r2, r3
 8008394:	0013      	movs	r3, r2
 8008396:	43da      	mvns	r2, r3
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	4013      	ands	r3, r2
 800839c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	689a      	ldr	r2, [r3, #8]
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	005b      	lsls	r3, r3, #1
 80083a6:	409a      	lsls	r2, r3
 80083a8:	0013      	movs	r3, r2
 80083aa:	693a      	ldr	r2, [r7, #16]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2203      	movs	r2, #3
 80083bc:	4013      	ands	r3, r2
 80083be:	2b02      	cmp	r3, #2
 80083c0:	d123      	bne.n	800840a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	08da      	lsrs	r2, r3, #3
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	3208      	adds	r2, #8
 80083ca:	0092      	lsls	r2, r2, #2
 80083cc:	58d3      	ldr	r3, [r2, r3]
 80083ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	2207      	movs	r2, #7
 80083d4:	4013      	ands	r3, r2
 80083d6:	009b      	lsls	r3, r3, #2
 80083d8:	220f      	movs	r2, #15
 80083da:	409a      	lsls	r2, r3
 80083dc:	0013      	movs	r3, r2
 80083de:	43da      	mvns	r2, r3
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	4013      	ands	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	691a      	ldr	r2, [r3, #16]
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	2107      	movs	r1, #7
 80083ee:	400b      	ands	r3, r1
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	409a      	lsls	r2, r3
 80083f4:	0013      	movs	r3, r2
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	08da      	lsrs	r2, r3, #3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	3208      	adds	r2, #8
 8008404:	0092      	lsls	r2, r2, #2
 8008406:	6939      	ldr	r1, [r7, #16]
 8008408:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	2203      	movs	r2, #3
 8008416:	409a      	lsls	r2, r3
 8008418:	0013      	movs	r3, r2
 800841a:	43da      	mvns	r2, r3
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	4013      	ands	r3, r2
 8008420:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2203      	movs	r2, #3
 8008428:	401a      	ands	r2, r3
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	005b      	lsls	r3, r3, #1
 800842e:	409a      	lsls	r2, r3
 8008430:	0013      	movs	r3, r2
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	4313      	orrs	r3, r2
 8008436:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	23c0      	movs	r3, #192	@ 0xc0
 8008444:	029b      	lsls	r3, r3, #10
 8008446:	4013      	ands	r3, r2
 8008448:	d100      	bne.n	800844c <HAL_GPIO_Init+0x174>
 800844a:	e098      	b.n	800857e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800844c:	4a53      	ldr	r2, [pc, #332]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	089b      	lsrs	r3, r3, #2
 8008452:	3318      	adds	r3, #24
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	589b      	ldr	r3, [r3, r2]
 8008458:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	2203      	movs	r2, #3
 800845e:	4013      	ands	r3, r2
 8008460:	00db      	lsls	r3, r3, #3
 8008462:	220f      	movs	r2, #15
 8008464:	409a      	lsls	r2, r3
 8008466:	0013      	movs	r3, r2
 8008468:	43da      	mvns	r2, r3
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	4013      	ands	r3, r2
 800846e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	23a0      	movs	r3, #160	@ 0xa0
 8008474:	05db      	lsls	r3, r3, #23
 8008476:	429a      	cmp	r2, r3
 8008478:	d019      	beq.n	80084ae <HAL_GPIO_Init+0x1d6>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a48      	ldr	r2, [pc, #288]	@ (80085a0 <HAL_GPIO_Init+0x2c8>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d013      	beq.n	80084aa <HAL_GPIO_Init+0x1d2>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a47      	ldr	r2, [pc, #284]	@ (80085a4 <HAL_GPIO_Init+0x2cc>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d00d      	beq.n	80084a6 <HAL_GPIO_Init+0x1ce>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a46      	ldr	r2, [pc, #280]	@ (80085a8 <HAL_GPIO_Init+0x2d0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d007      	beq.n	80084a2 <HAL_GPIO_Init+0x1ca>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a45      	ldr	r2, [pc, #276]	@ (80085ac <HAL_GPIO_Init+0x2d4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d101      	bne.n	800849e <HAL_GPIO_Init+0x1c6>
 800849a:	2304      	movs	r3, #4
 800849c:	e008      	b.n	80084b0 <HAL_GPIO_Init+0x1d8>
 800849e:	2305      	movs	r3, #5
 80084a0:	e006      	b.n	80084b0 <HAL_GPIO_Init+0x1d8>
 80084a2:	2303      	movs	r3, #3
 80084a4:	e004      	b.n	80084b0 <HAL_GPIO_Init+0x1d8>
 80084a6:	2302      	movs	r3, #2
 80084a8:	e002      	b.n	80084b0 <HAL_GPIO_Init+0x1d8>
 80084aa:	2301      	movs	r3, #1
 80084ac:	e000      	b.n	80084b0 <HAL_GPIO_Init+0x1d8>
 80084ae:	2300      	movs	r3, #0
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	2103      	movs	r1, #3
 80084b4:	400a      	ands	r2, r1
 80084b6:	00d2      	lsls	r2, r2, #3
 80084b8:	4093      	lsls	r3, r2
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	4313      	orrs	r3, r2
 80084be:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80084c0:	4936      	ldr	r1, [pc, #216]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	089b      	lsrs	r3, r3, #2
 80084c6:	3318      	adds	r3, #24
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80084ce:	4b33      	ldr	r3, [pc, #204]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	43da      	mvns	r2, r3
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	4013      	ands	r3, r2
 80084dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	685a      	ldr	r2, [r3, #4]
 80084e2:	2380      	movs	r3, #128	@ 0x80
 80084e4:	035b      	lsls	r3, r3, #13
 80084e6:	4013      	ands	r3, r2
 80084e8:	d003      	beq.n	80084f2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80084f2:	4b2a      	ldr	r3, [pc, #168]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 80084f4:	693a      	ldr	r2, [r7, #16]
 80084f6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80084f8:	4b28      	ldr	r3, [pc, #160]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	43da      	mvns	r2, r3
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	4013      	ands	r3, r2
 8008506:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	2380      	movs	r3, #128	@ 0x80
 800850e:	039b      	lsls	r3, r3, #14
 8008510:	4013      	ands	r3, r2
 8008512:	d003      	beq.n	800851c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	4313      	orrs	r3, r2
 800851a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800851c:	4b1f      	ldr	r3, [pc, #124]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008522:	4a1e      	ldr	r2, [pc, #120]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 8008524:	2384      	movs	r3, #132	@ 0x84
 8008526:	58d3      	ldr	r3, [r2, r3]
 8008528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	43da      	mvns	r2, r3
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	4013      	ands	r3, r2
 8008532:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	685a      	ldr	r2, [r3, #4]
 8008538:	2380      	movs	r3, #128	@ 0x80
 800853a:	029b      	lsls	r3, r3, #10
 800853c:	4013      	ands	r3, r2
 800853e:	d003      	beq.n	8008548 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	4313      	orrs	r3, r2
 8008546:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008548:	4914      	ldr	r1, [pc, #80]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 800854a:	2284      	movs	r2, #132	@ 0x84
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008550:	4a12      	ldr	r2, [pc, #72]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 8008552:	2380      	movs	r3, #128	@ 0x80
 8008554:	58d3      	ldr	r3, [r2, r3]
 8008556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	43da      	mvns	r2, r3
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	4013      	ands	r3, r2
 8008560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	2380      	movs	r3, #128	@ 0x80
 8008568:	025b      	lsls	r3, r3, #9
 800856a:	4013      	ands	r3, r2
 800856c:	d003      	beq.n	8008576 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	4313      	orrs	r3, r2
 8008574:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008576:	4909      	ldr	r1, [pc, #36]	@ (800859c <HAL_GPIO_Init+0x2c4>)
 8008578:	2280      	movs	r2, #128	@ 0x80
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	3301      	adds	r3, #1
 8008582:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	40da      	lsrs	r2, r3
 800858c:	1e13      	subs	r3, r2, #0
 800858e:	d000      	beq.n	8008592 <HAL_GPIO_Init+0x2ba>
 8008590:	e6aa      	b.n	80082e8 <HAL_GPIO_Init+0x10>
  }
}
 8008592:	46c0      	nop			@ (mov r8, r8)
 8008594:	46c0      	nop			@ (mov r8, r8)
 8008596:	46bd      	mov	sp, r7
 8008598:	b006      	add	sp, #24
 800859a:	bd80      	pop	{r7, pc}
 800859c:	40021800 	.word	0x40021800
 80085a0:	50000400 	.word	0x50000400
 80085a4:	50000800 	.word	0x50000800
 80085a8:	50000c00 	.word	0x50000c00
 80085ac:	50001000 	.word	0x50001000

080085b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	0008      	movs	r0, r1
 80085ba:	0011      	movs	r1, r2
 80085bc:	1cbb      	adds	r3, r7, #2
 80085be:	1c02      	adds	r2, r0, #0
 80085c0:	801a      	strh	r2, [r3, #0]
 80085c2:	1c7b      	adds	r3, r7, #1
 80085c4:	1c0a      	adds	r2, r1, #0
 80085c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80085c8:	1c7b      	adds	r3, r7, #1
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d004      	beq.n	80085da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80085d0:	1cbb      	adds	r3, r7, #2
 80085d2:	881a      	ldrh	r2, [r3, #0]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80085d8:	e003      	b.n	80085e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80085da:	1cbb      	adds	r3, r7, #2
 80085dc:	881a      	ldrh	r2, [r3, #0]
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80085e2:	46c0      	nop			@ (mov r8, r8)
 80085e4:	46bd      	mov	sp, r7
 80085e6:	b002      	add	sp, #8
 80085e8:	bd80      	pop	{r7, pc}
	...

080085ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d101      	bne.n	80085fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e08f      	b.n	800871e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2241      	movs	r2, #65	@ 0x41
 8008602:	5c9b      	ldrb	r3, [r3, r2]
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d107      	bne.n	800861a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2240      	movs	r2, #64	@ 0x40
 800860e:	2100      	movs	r1, #0
 8008610:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	0018      	movs	r0, r3
 8008616:	f7fe fef1 	bl	80073fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2241      	movs	r2, #65	@ 0x41
 800861e:	2124      	movs	r1, #36	@ 0x24
 8008620:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2101      	movs	r1, #1
 800862e:	438a      	bics	r2, r1
 8008630:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	493b      	ldr	r1, [pc, #236]	@ (8008728 <HAL_I2C_Init+0x13c>)
 800863c:	400a      	ands	r2, r1
 800863e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4938      	ldr	r1, [pc, #224]	@ (800872c <HAL_I2C_Init+0x140>)
 800864c:	400a      	ands	r2, r1
 800864e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	2b01      	cmp	r3, #1
 8008656:	d108      	bne.n	800866a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	689a      	ldr	r2, [r3, #8]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2180      	movs	r1, #128	@ 0x80
 8008662:	0209      	lsls	r1, r1, #8
 8008664:	430a      	orrs	r2, r1
 8008666:	609a      	str	r2, [r3, #8]
 8008668:	e007      	b.n	800867a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	689a      	ldr	r2, [r3, #8]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2184      	movs	r1, #132	@ 0x84
 8008674:	0209      	lsls	r1, r1, #8
 8008676:	430a      	orrs	r2, r1
 8008678:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	2b02      	cmp	r3, #2
 8008680:	d109      	bne.n	8008696 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	685a      	ldr	r2, [r3, #4]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2180      	movs	r1, #128	@ 0x80
 800868e:	0109      	lsls	r1, r1, #4
 8008690:	430a      	orrs	r2, r1
 8008692:	605a      	str	r2, [r3, #4]
 8008694:	e007      	b.n	80086a6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	685a      	ldr	r2, [r3, #4]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4923      	ldr	r1, [pc, #140]	@ (8008730 <HAL_I2C_Init+0x144>)
 80086a2:	400a      	ands	r2, r1
 80086a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4920      	ldr	r1, [pc, #128]	@ (8008734 <HAL_I2C_Init+0x148>)
 80086b2:	430a      	orrs	r2, r1
 80086b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68da      	ldr	r2, [r3, #12]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	491a      	ldr	r1, [pc, #104]	@ (800872c <HAL_I2C_Init+0x140>)
 80086c2:	400a      	ands	r2, r1
 80086c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	691a      	ldr	r2, [r3, #16]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	695b      	ldr	r3, [r3, #20]
 80086ce:	431a      	orrs	r2, r3
 80086d0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	430a      	orrs	r2, r1
 80086de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	69d9      	ldr	r1, [r3, #28]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6a1a      	ldr	r2, [r3, #32]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2101      	movs	r1, #1
 80086fc:	430a      	orrs	r2, r1
 80086fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2241      	movs	r2, #65	@ 0x41
 800870a:	2120      	movs	r1, #32
 800870c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2242      	movs	r2, #66	@ 0x42
 8008718:	2100      	movs	r1, #0
 800871a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	0018      	movs	r0, r3
 8008720:	46bd      	mov	sp, r7
 8008722:	b002      	add	sp, #8
 8008724:	bd80      	pop	{r7, pc}
 8008726:	46c0      	nop			@ (mov r8, r8)
 8008728:	f0ffffff 	.word	0xf0ffffff
 800872c:	ffff7fff 	.word	0xffff7fff
 8008730:	fffff7ff 	.word	0xfffff7ff
 8008734:	02008000 	.word	0x02008000

08008738 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2241      	movs	r2, #65	@ 0x41
 8008746:	5c9b      	ldrb	r3, [r3, r2]
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b20      	cmp	r3, #32
 800874c:	d138      	bne.n	80087c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2240      	movs	r2, #64	@ 0x40
 8008752:	5c9b      	ldrb	r3, [r3, r2]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d101      	bne.n	800875c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008758:	2302      	movs	r3, #2
 800875a:	e032      	b.n	80087c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2240      	movs	r2, #64	@ 0x40
 8008760:	2101      	movs	r1, #1
 8008762:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2241      	movs	r2, #65	@ 0x41
 8008768:	2124      	movs	r1, #36	@ 0x24
 800876a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2101      	movs	r1, #1
 8008778:	438a      	bics	r2, r1
 800877a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4911      	ldr	r1, [pc, #68]	@ (80087cc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8008788:	400a      	ands	r2, r1
 800878a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	6819      	ldr	r1, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	430a      	orrs	r2, r1
 800879a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2101      	movs	r1, #1
 80087a8:	430a      	orrs	r2, r1
 80087aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2241      	movs	r2, #65	@ 0x41
 80087b0:	2120      	movs	r1, #32
 80087b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2240      	movs	r2, #64	@ 0x40
 80087b8:	2100      	movs	r1, #0
 80087ba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80087bc:	2300      	movs	r3, #0
 80087be:	e000      	b.n	80087c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80087c0:	2302      	movs	r3, #2
  }
}
 80087c2:	0018      	movs	r0, r3
 80087c4:	46bd      	mov	sp, r7
 80087c6:	b002      	add	sp, #8
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	46c0      	nop			@ (mov r8, r8)
 80087cc:	ffffefff 	.word	0xffffefff

080087d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2241      	movs	r2, #65	@ 0x41
 80087de:	5c9b      	ldrb	r3, [r3, r2]
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b20      	cmp	r3, #32
 80087e4:	d139      	bne.n	800885a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2240      	movs	r2, #64	@ 0x40
 80087ea:	5c9b      	ldrb	r3, [r3, r2]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d101      	bne.n	80087f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80087f0:	2302      	movs	r3, #2
 80087f2:	e033      	b.n	800885c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2240      	movs	r2, #64	@ 0x40
 80087f8:	2101      	movs	r1, #1
 80087fa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2241      	movs	r2, #65	@ 0x41
 8008800:	2124      	movs	r1, #36	@ 0x24
 8008802:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2101      	movs	r1, #1
 8008810:	438a      	bics	r2, r1
 8008812:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	4a11      	ldr	r2, [pc, #68]	@ (8008864 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8008820:	4013      	ands	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	021b      	lsls	r3, r3, #8
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	4313      	orrs	r3, r2
 800882c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68fa      	ldr	r2, [r7, #12]
 8008834:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2101      	movs	r1, #1
 8008842:	430a      	orrs	r2, r1
 8008844:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2241      	movs	r2, #65	@ 0x41
 800884a:	2120      	movs	r1, #32
 800884c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2240      	movs	r2, #64	@ 0x40
 8008852:	2100      	movs	r1, #0
 8008854:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008856:	2300      	movs	r3, #0
 8008858:	e000      	b.n	800885c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800885a:	2302      	movs	r3, #2
  }
}
 800885c:	0018      	movs	r0, r3
 800885e:	46bd      	mov	sp, r7
 8008860:	b004      	add	sp, #16
 8008862:	bd80      	pop	{r7, pc}
 8008864:	fffff0ff 	.word	0xfffff0ff

08008868 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d101      	bne.n	800887a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e03d      	b.n	80088f6 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a20      	ldr	r2, [pc, #128]	@ (8008900 <HAL_IWDG_Init+0x98>)
 8008880:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a1f      	ldr	r2, [pc, #124]	@ (8008904 <HAL_IWDG_Init+0x9c>)
 8008888:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	6852      	ldr	r2, [r2, #4]
 8008892:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	6892      	ldr	r2, [r2, #8]
 800889c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800889e:	f7ff f90d 	bl	8007abc <HAL_GetTick>
 80088a2:	0003      	movs	r3, r0
 80088a4:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80088a6:	e00e      	b.n	80088c6 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80088a8:	f7ff f908 	bl	8007abc <HAL_GetTick>
 80088ac:	0002      	movs	r2, r0
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	1ad3      	subs	r3, r2, r3
 80088b2:	2b31      	cmp	r3, #49	@ 0x31
 80088b4:	d907      	bls.n	80088c6 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	2207      	movs	r2, #7
 80088be:	4013      	ands	r3, r2
 80088c0:	d001      	beq.n	80088c6 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80088c2:	2303      	movs	r3, #3
 80088c4:	e017      	b.n	80088f6 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	2207      	movs	r2, #7
 80088ce:	4013      	ands	r3, r2
 80088d0:	d1ea      	bne.n	80088a8 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	691a      	ldr	r2, [r3, #16]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d005      	beq.n	80088ec <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	68d2      	ldr	r2, [r2, #12]
 80088e8:	611a      	str	r2, [r3, #16]
 80088ea:	e003      	b.n	80088f4 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a05      	ldr	r2, [pc, #20]	@ (8008908 <HAL_IWDG_Init+0xa0>)
 80088f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	0018      	movs	r0, r3
 80088f8:	46bd      	mov	sp, r7
 80088fa:	b004      	add	sp, #16
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	46c0      	nop			@ (mov r8, r8)
 8008900:	0000cccc 	.word	0x0000cccc
 8008904:	00005555 	.word	0x00005555
 8008908:	0000aaaa 	.word	0x0000aaaa

0800890c <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	000a      	movs	r2, r1
 8008916:	1cbb      	adds	r3, r7, #2
 8008918:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800891a:	230a      	movs	r3, #10
 800891c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800891e:	e002      	b.n	8008926 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	3b01      	subs	r3, #1
 8008924:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d1f9      	bne.n	8008920 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 800892c:	1cbb      	adds	r3, r7, #2
 800892e:	881b      	ldrh	r3, [r3, #0]
 8008930:	00db      	lsls	r3, r3, #3
 8008932:	4a06      	ldr	r2, [pc, #24]	@ (800894c <PCD_GET_EP_RX_CNT+0x40>)
 8008934:	4694      	mov	ip, r2
 8008936:	4463      	add	r3, ip
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	0c1b      	lsrs	r3, r3, #16
 800893c:	b29b      	uxth	r3, r3
 800893e:	059b      	lsls	r3, r3, #22
 8008940:	0d9b      	lsrs	r3, r3, #22
 8008942:	b29b      	uxth	r3, r3
}
 8008944:	0018      	movs	r0, r3
 8008946:	46bd      	mov	sp, r7
 8008948:	b004      	add	sp, #16
 800894a:	bd80      	pop	{r7, pc}
 800894c:	40009800 	.word	0x40009800

08008950 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	000a      	movs	r2, r1
 800895a:	1cbb      	adds	r3, r7, #2
 800895c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800895e:	230a      	movs	r3, #10
 8008960:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8008962:	e002      	b.n	800896a <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3b01      	subs	r3, #1
 8008968:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1f9      	bne.n	8008964 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8008970:	1cbb      	adds	r3, r7, #2
 8008972:	881b      	ldrh	r3, [r3, #0]
 8008974:	00db      	lsls	r3, r3, #3
 8008976:	4a06      	ldr	r2, [pc, #24]	@ (8008990 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8008978:	4694      	mov	ip, r2
 800897a:	4463      	add	r3, ip
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	0c1b      	lsrs	r3, r3, #16
 8008980:	b29b      	uxth	r3, r3
 8008982:	059b      	lsls	r3, r3, #22
 8008984:	0d9b      	lsrs	r3, r3, #22
 8008986:	b29b      	uxth	r3, r3
}
 8008988:	0018      	movs	r0, r3
 800898a:	46bd      	mov	sp, r7
 800898c:	b004      	add	sp, #16
 800898e:	bd80      	pop	{r7, pc}
 8008990:	40009800 	.word	0x40009800

08008994 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	000a      	movs	r2, r1
 800899e:	1cbb      	adds	r3, r7, #2
 80089a0:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80089a2:	230a      	movs	r3, #10
 80089a4:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80089a6:	e002      	b.n	80089ae <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	3b01      	subs	r3, #1
 80089ac:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1f9      	bne.n	80089a8 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 80089b4:	1cbb      	adds	r3, r7, #2
 80089b6:	881b      	ldrh	r3, [r3, #0]
 80089b8:	00db      	lsls	r3, r3, #3
 80089ba:	4a06      	ldr	r2, [pc, #24]	@ (80089d4 <PCD_GET_EP_DBUF1_CNT+0x40>)
 80089bc:	4694      	mov	ip, r2
 80089be:	4463      	add	r3, ip
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	0c1b      	lsrs	r3, r3, #16
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	059b      	lsls	r3, r3, #22
 80089c8:	0d9b      	lsrs	r3, r3, #22
 80089ca:	b29b      	uxth	r3, r3
}
 80089cc:	0018      	movs	r0, r3
 80089ce:	46bd      	mov	sp, r7
 80089d0:	b004      	add	sp, #16
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	40009800 	.word	0x40009800

080089d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80089d8:	b590      	push	{r4, r7, lr}
 80089da:	b087      	sub	sp, #28
 80089dc:	af02      	add	r7, sp, #8
 80089de:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d101      	bne.n	80089ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e0ea      	b.n	8008bc0 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a76      	ldr	r2, [pc, #472]	@ (8008bc8 <HAL_PCD_Init+0x1f0>)
 80089ee:	5c9b      	ldrb	r3, [r3, r2]
 80089f0:	b2db      	uxtb	r3, r3
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d108      	bne.n	8008a08 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	23a5      	movs	r3, #165	@ 0xa5
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	2100      	movs	r1, #0
 80089fe:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	0018      	movs	r0, r3
 8008a04:	f00c fa94 	bl	8014f30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a6f      	ldr	r2, [pc, #444]	@ (8008bc8 <HAL_PCD_Init+0x1f0>)
 8008a0c:	2103      	movs	r1, #3
 8008a0e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	0018      	movs	r0, r3
 8008a16:	f004 fddd 	bl	800d5d4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a1a:	230f      	movs	r3, #15
 8008a1c:	18fb      	adds	r3, r7, r3
 8008a1e:	2200      	movs	r2, #0
 8008a20:	701a      	strb	r2, [r3, #0]
 8008a22:	e049      	b.n	8008ab8 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008a24:	200f      	movs	r0, #15
 8008a26:	183b      	adds	r3, r7, r0
 8008a28:	781a      	ldrb	r2, [r3, #0]
 8008a2a:	6879      	ldr	r1, [r7, #4]
 8008a2c:	0013      	movs	r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	189b      	adds	r3, r3, r2
 8008a32:	00db      	lsls	r3, r3, #3
 8008a34:	18cb      	adds	r3, r1, r3
 8008a36:	3315      	adds	r3, #21
 8008a38:	2201      	movs	r2, #1
 8008a3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008a3c:	183b      	adds	r3, r7, r0
 8008a3e:	781a      	ldrb	r2, [r3, #0]
 8008a40:	6879      	ldr	r1, [r7, #4]
 8008a42:	0013      	movs	r3, r2
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	189b      	adds	r3, r3, r2
 8008a48:	00db      	lsls	r3, r3, #3
 8008a4a:	18cb      	adds	r3, r1, r3
 8008a4c:	3314      	adds	r3, #20
 8008a4e:	183a      	adds	r2, r7, r0
 8008a50:	7812      	ldrb	r2, [r2, #0]
 8008a52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008a54:	183b      	adds	r3, r7, r0
 8008a56:	781a      	ldrb	r2, [r3, #0]
 8008a58:	6879      	ldr	r1, [r7, #4]
 8008a5a:	0013      	movs	r3, r2
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	189b      	adds	r3, r3, r2
 8008a60:	00db      	lsls	r3, r3, #3
 8008a62:	18cb      	adds	r3, r1, r3
 8008a64:	3317      	adds	r3, #23
 8008a66:	2200      	movs	r2, #0
 8008a68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008a6a:	183b      	adds	r3, r7, r0
 8008a6c:	781a      	ldrb	r2, [r3, #0]
 8008a6e:	6879      	ldr	r1, [r7, #4]
 8008a70:	0013      	movs	r3, r2
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	189b      	adds	r3, r3, r2
 8008a76:	00db      	lsls	r3, r3, #3
 8008a78:	18cb      	adds	r3, r1, r3
 8008a7a:	3324      	adds	r3, #36	@ 0x24
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008a80:	183b      	adds	r3, r7, r0
 8008a82:	781a      	ldrb	r2, [r3, #0]
 8008a84:	6879      	ldr	r1, [r7, #4]
 8008a86:	0013      	movs	r3, r2
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	189b      	adds	r3, r3, r2
 8008a8c:	00db      	lsls	r3, r3, #3
 8008a8e:	18cb      	adds	r3, r1, r3
 8008a90:	3328      	adds	r3, #40	@ 0x28
 8008a92:	2200      	movs	r2, #0
 8008a94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008a96:	183b      	adds	r3, r7, r0
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	1c5a      	adds	r2, r3, #1
 8008a9e:	0013      	movs	r3, r2
 8008aa0:	009b      	lsls	r3, r3, #2
 8008aa2:	189b      	adds	r3, r3, r2
 8008aa4:	00db      	lsls	r3, r3, #3
 8008aa6:	18cb      	adds	r3, r1, r3
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	2200      	movs	r2, #0
 8008aac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008aae:	183b      	adds	r3, r7, r0
 8008ab0:	781a      	ldrb	r2, [r3, #0]
 8008ab2:	183b      	adds	r3, r7, r0
 8008ab4:	3201      	adds	r2, #1
 8008ab6:	701a      	strb	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	791b      	ldrb	r3, [r3, #4]
 8008abc:	210f      	movs	r1, #15
 8008abe:	187a      	adds	r2, r7, r1
 8008ac0:	7812      	ldrb	r2, [r2, #0]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d3ae      	bcc.n	8008a24 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008ac6:	187b      	adds	r3, r7, r1
 8008ac8:	2200      	movs	r2, #0
 8008aca:	701a      	strb	r2, [r3, #0]
 8008acc:	e056      	b.n	8008b7c <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008ace:	240f      	movs	r4, #15
 8008ad0:	193b      	adds	r3, r7, r4
 8008ad2:	781a      	ldrb	r2, [r3, #0]
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	2356      	movs	r3, #86	@ 0x56
 8008ad8:	33ff      	adds	r3, #255	@ 0xff
 8008ada:	0019      	movs	r1, r3
 8008adc:	0013      	movs	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	189b      	adds	r3, r3, r2
 8008ae2:	00db      	lsls	r3, r3, #3
 8008ae4:	18c3      	adds	r3, r0, r3
 8008ae6:	185b      	adds	r3, r3, r1
 8008ae8:	2200      	movs	r2, #0
 8008aea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008aec:	193b      	adds	r3, r7, r4
 8008aee:	781a      	ldrb	r2, [r3, #0]
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	23aa      	movs	r3, #170	@ 0xaa
 8008af4:	0059      	lsls	r1, r3, #1
 8008af6:	0013      	movs	r3, r2
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	189b      	adds	r3, r3, r2
 8008afc:	00db      	lsls	r3, r3, #3
 8008afe:	18c3      	adds	r3, r0, r3
 8008b00:	185b      	adds	r3, r3, r1
 8008b02:	193a      	adds	r2, r7, r4
 8008b04:	7812      	ldrb	r2, [r2, #0]
 8008b06:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008b08:	193b      	adds	r3, r7, r4
 8008b0a:	781a      	ldrb	r2, [r3, #0]
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	2358      	movs	r3, #88	@ 0x58
 8008b10:	33ff      	adds	r3, #255	@ 0xff
 8008b12:	0019      	movs	r1, r3
 8008b14:	0013      	movs	r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	189b      	adds	r3, r3, r2
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	18c3      	adds	r3, r0, r3
 8008b1e:	185b      	adds	r3, r3, r1
 8008b20:	2200      	movs	r2, #0
 8008b22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008b24:	193b      	adds	r3, r7, r4
 8008b26:	781a      	ldrb	r2, [r3, #0]
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	23b2      	movs	r3, #178	@ 0xb2
 8008b2c:	0059      	lsls	r1, r3, #1
 8008b2e:	0013      	movs	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	189b      	adds	r3, r3, r2
 8008b34:	00db      	lsls	r3, r3, #3
 8008b36:	18c3      	adds	r3, r0, r3
 8008b38:	185b      	adds	r3, r3, r1
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008b3e:	193b      	adds	r3, r7, r4
 8008b40:	781a      	ldrb	r2, [r3, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	23b4      	movs	r3, #180	@ 0xb4
 8008b46:	0059      	lsls	r1, r3, #1
 8008b48:	0013      	movs	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	189b      	adds	r3, r3, r2
 8008b4e:	00db      	lsls	r3, r3, #3
 8008b50:	18c3      	adds	r3, r0, r3
 8008b52:	185b      	adds	r3, r3, r1
 8008b54:	2200      	movs	r2, #0
 8008b56:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008b58:	193b      	adds	r3, r7, r4
 8008b5a:	781a      	ldrb	r2, [r3, #0]
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	23b6      	movs	r3, #182	@ 0xb6
 8008b60:	0059      	lsls	r1, r3, #1
 8008b62:	0013      	movs	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	189b      	adds	r3, r3, r2
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	18c3      	adds	r3, r0, r3
 8008b6c:	185b      	adds	r3, r3, r1
 8008b6e:	2200      	movs	r2, #0
 8008b70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b72:	193b      	adds	r3, r7, r4
 8008b74:	781a      	ldrb	r2, [r3, #0]
 8008b76:	193b      	adds	r3, r7, r4
 8008b78:	3201      	adds	r2, #1
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	791b      	ldrb	r3, [r3, #4]
 8008b80:	220f      	movs	r2, #15
 8008b82:	18ba      	adds	r2, r7, r2
 8008b84:	7812      	ldrb	r2, [r2, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d3a1      	bcc.n	8008ace <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6818      	ldr	r0, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	466a      	mov	r2, sp
 8008b92:	7c19      	ldrb	r1, [r3, #16]
 8008b94:	7011      	strb	r1, [r2, #0]
 8008b96:	6859      	ldr	r1, [r3, #4]
 8008b98:	689a      	ldr	r2, [r3, #8]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f004 fd53 	bl	800d646 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a07      	ldr	r2, [pc, #28]	@ (8008bc8 <HAL_PCD_Init+0x1f0>)
 8008baa:	2101      	movs	r1, #1
 8008bac:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	7b1b      	ldrb	r3, [r3, #12]
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d103      	bne.n	8008bbe <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	0018      	movs	r0, r3
 8008bba:	f001 fbf1 	bl	800a3a0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008bbe:	2300      	movs	r3, #0
}
 8008bc0:	0018      	movs	r0, r3
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	b005      	add	sp, #20
 8008bc6:	bd90      	pop	{r4, r7, pc}
 8008bc8:	00000295 	.word	0x00000295

08008bcc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	23a5      	movs	r3, #165	@ 0xa5
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	5cd3      	ldrb	r3, [r2, r3]
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d101      	bne.n	8008be4 <HAL_PCD_Start+0x18>
 8008be0:	2302      	movs	r3, #2
 8008be2:	e014      	b.n	8008c0e <HAL_PCD_Start+0x42>
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	23a5      	movs	r3, #165	@ 0xa5
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	2101      	movs	r1, #1
 8008bec:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	0018      	movs	r0, r3
 8008bf4:	f004 fcda 	bl	800d5ac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	0018      	movs	r0, r3
 8008bfe:	f006 fae4 	bl	800f1ca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	23a5      	movs	r3, #165	@ 0xa5
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	2100      	movs	r1, #0
 8008c0a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	0018      	movs	r0, r3
 8008c10:	46bd      	mov	sp, r7
 8008c12:	b002      	add	sp, #8
 8008c14:	bd80      	pop	{r7, pc}
	...

08008c18 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	0018      	movs	r0, r3
 8008c26:	f006 fae0 	bl	800f1ea <USB_ReadInterrupts>
 8008c2a:	0003      	movs	r3, r0
 8008c2c:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8008c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8008e20 <HAL_PCD_IRQHandler+0x208>)
 8008c30:	23a0      	movs	r3, #160	@ 0xa0
 8008c32:	58d3      	ldr	r3, [r2, r3]
 8008c34:	2204      	movs	r2, #4
 8008c36:	4013      	ands	r3, r2
 8008c38:	d100      	bne.n	8008c3c <HAL_PCD_IRQHandler+0x24>
 8008c3a:	e0ed      	b.n	8008e18 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	2380      	movs	r3, #128	@ 0x80
 8008c40:	021b      	lsls	r3, r3, #8
 8008c42:	4013      	ands	r3, r2
 8008c44:	d004      	beq.n	8008c50 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	0018      	movs	r0, r3
 8008c4a:	f000 fb35 	bl	80092b8 <PCD_EP_ISR_Handler>

    return;
 8008c4e:	e0e4      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	2380      	movs	r3, #128	@ 0x80
 8008c54:	00db      	lsls	r3, r3, #3
 8008c56:	4013      	ands	r3, r2
 8008c58:	d011      	beq.n	8008c7e <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	496f      	ldr	r1, [pc, #444]	@ (8008e24 <HAL_PCD_IRQHandler+0x20c>)
 8008c66:	400a      	ands	r2, r1
 8008c68:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	0018      	movs	r0, r3
 8008c6e:	f00c fa22 	bl	80150b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2100      	movs	r1, #0
 8008c76:	0018      	movs	r0, r3
 8008c78:	f000 f8e4 	bl	8008e44 <HAL_PCD_SetAddress>

    return;
 8008c7c:	e0cd      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	2380      	movs	r3, #128	@ 0x80
 8008c82:	01db      	lsls	r3, r3, #7
 8008c84:	4013      	ands	r3, r2
 8008c86:	d008      	beq.n	8008c9a <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4965      	ldr	r1, [pc, #404]	@ (8008e28 <HAL_PCD_IRQHandler+0x210>)
 8008c94:	400a      	ands	r2, r1
 8008c96:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008c98:	e0bf      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	2380      	movs	r3, #128	@ 0x80
 8008c9e:	019b      	lsls	r3, r3, #6
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	d008      	beq.n	8008cb6 <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	495f      	ldr	r1, [pc, #380]	@ (8008e2c <HAL_PCD_IRQHandler+0x214>)
 8008cb0:	400a      	ands	r2, r1
 8008cb2:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008cb4:	e0b1      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	2380      	movs	r3, #128	@ 0x80
 8008cba:	015b      	lsls	r3, r3, #5
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	d02c      	beq.n	8008d1a <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2104      	movs	r1, #4
 8008ccc:	438a      	bics	r2, r1
 8008cce:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2108      	movs	r1, #8
 8008cdc:	438a      	bics	r2, r1
 8008cde:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	23b3      	movs	r3, #179	@ 0xb3
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	5cd3      	ldrb	r3, [r2, r3]
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d109      	bne.n	8008d00 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	23b3      	movs	r3, #179	@ 0xb3
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	0018      	movs	r0, r3
 8008cfc:	f00c fc5a 	bl	80155b4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	0018      	movs	r0, r3
 8008d04:	f00c fa18 	bl	8015138 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4947      	ldr	r1, [pc, #284]	@ (8008e30 <HAL_PCD_IRQHandler+0x218>)
 8008d14:	400a      	ands	r2, r1
 8008d16:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008d18:	e07f      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	2380      	movs	r3, #128	@ 0x80
 8008d1e:	011b      	lsls	r3, r3, #4
 8008d20:	4013      	ands	r3, r2
 8008d22:	d01c      	beq.n	8008d5e <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2108      	movs	r1, #8
 8008d30:	430a      	orrs	r2, r1
 8008d32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	493d      	ldr	r1, [pc, #244]	@ (8008e34 <HAL_PCD_IRQHandler+0x21c>)
 8008d40:	400a      	ands	r2, r1
 8008d42:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2104      	movs	r1, #4
 8008d50:	430a      	orrs	r2, r1
 8008d52:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	0018      	movs	r0, r3
 8008d58:	f00c f9d2 	bl	8015100 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008d5c:	e05d      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2280      	movs	r2, #128	@ 0x80
 8008d62:	4013      	ands	r3, r2
 8008d64:	d038      	beq.n	8008dd8 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4931      	ldr	r1, [pc, #196]	@ (8008e38 <HAL_PCD_IRQHandler+0x220>)
 8008d72:	400a      	ands	r2, r1
 8008d74:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	23b3      	movs	r3, #179	@ 0xb3
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	5cd3      	ldrb	r3, [r2, r3]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d125      	bne.n	8008dce <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2104      	movs	r1, #4
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2108      	movs	r1, #8
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	23b3      	movs	r3, #179	@ 0xb3
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	2101      	movs	r1, #1
 8008daa:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008db2:	089b      	lsrs	r3, r3, #2
 8008db4:	223c      	movs	r2, #60	@ 0x3c
 8008db6:	4013      	ands	r3, r2
 8008db8:	0019      	movs	r1, r3
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	23b4      	movs	r3, #180	@ 0xb4
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2101      	movs	r1, #1
 8008dc6:	0018      	movs	r0, r3
 8008dc8:	f00c fbf4 	bl	80155b4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008dcc:	e025      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	0018      	movs	r0, r3
 8008dd2:	f00c f995 	bl	8015100 <HAL_PCD_SuspendCallback>
    return;
 8008dd6:	e020      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	2380      	movs	r3, #128	@ 0x80
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4013      	ands	r3, r2
 8008de0:	d00c      	beq.n	8008dfc <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4913      	ldr	r1, [pc, #76]	@ (8008e3c <HAL_PCD_IRQHandler+0x224>)
 8008dee:	400a      	ands	r2, r1
 8008df0:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	0018      	movs	r0, r3
 8008df6:	f00c f94f 	bl	8015098 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008dfa:	e00e      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	2380      	movs	r3, #128	@ 0x80
 8008e00:	005b      	lsls	r3, r3, #1
 8008e02:	4013      	ands	r3, r2
 8008e04:	d009      	beq.n	8008e1a <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	490b      	ldr	r1, [pc, #44]	@ (8008e40 <HAL_PCD_IRQHandler+0x228>)
 8008e12:	400a      	ands	r2, r1
 8008e14:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8008e16:	e000      	b.n	8008e1a <HAL_PCD_IRQHandler+0x202>
    return;
 8008e18:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	b004      	add	sp, #16
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	40010000 	.word	0x40010000
 8008e24:	0000fbff 	.word	0x0000fbff
 8008e28:	0000bfff 	.word	0x0000bfff
 8008e2c:	0000dfff 	.word	0x0000dfff
 8008e30:	0000efff 	.word	0x0000efff
 8008e34:	0000f7ff 	.word	0x0000f7ff
 8008e38:	0000ff7f 	.word	0x0000ff7f
 8008e3c:	0000fdff 	.word	0x0000fdff
 8008e40:	0000feff 	.word	0x0000feff

08008e44 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	000a      	movs	r2, r1
 8008e4e:	1cfb      	adds	r3, r7, #3
 8008e50:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	23a5      	movs	r3, #165	@ 0xa5
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	5cd3      	ldrb	r3, [r2, r3]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d101      	bne.n	8008e62 <HAL_PCD_SetAddress+0x1e>
 8008e5e:	2302      	movs	r3, #2
 8008e60:	e016      	b.n	8008e90 <HAL_PCD_SetAddress+0x4c>
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	23a5      	movs	r3, #165	@ 0xa5
 8008e66:	009b      	lsls	r3, r3, #2
 8008e68:	2101      	movs	r1, #1
 8008e6a:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	1cfa      	adds	r2, r7, #3
 8008e70:	7812      	ldrb	r2, [r2, #0]
 8008e72:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	1cfb      	adds	r3, r7, #3
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	0019      	movs	r1, r3
 8008e7e:	0010      	movs	r0, r2
 8008e80:	f006 f990 	bl	800f1a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	23a5      	movs	r3, #165	@ 0xa5
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8008e8e:	2300      	movs	r3, #0
}
 8008e90:	0018      	movs	r0, r3
 8008e92:	46bd      	mov	sp, r7
 8008e94:	b002      	add	sp, #8
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008e98:	b590      	push	{r4, r7, lr}
 8008e9a:	b085      	sub	sp, #20
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	000c      	movs	r4, r1
 8008ea2:	0010      	movs	r0, r2
 8008ea4:	0019      	movs	r1, r3
 8008ea6:	1cfb      	adds	r3, r7, #3
 8008ea8:	1c22      	adds	r2, r4, #0
 8008eaa:	701a      	strb	r2, [r3, #0]
 8008eac:	003b      	movs	r3, r7
 8008eae:	1c02      	adds	r2, r0, #0
 8008eb0:	801a      	strh	r2, [r3, #0]
 8008eb2:	1cbb      	adds	r3, r7, #2
 8008eb4:	1c0a      	adds	r2, r1, #0
 8008eb6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008eb8:	230b      	movs	r3, #11
 8008eba:	18fb      	adds	r3, r7, r3
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ec0:	1cfb      	adds	r3, r7, #3
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	b25b      	sxtb	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	da10      	bge.n	8008eec <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008eca:	1cfb      	adds	r3, r7, #3
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	2207      	movs	r2, #7
 8008ed0:	401a      	ands	r2, r3
 8008ed2:	0013      	movs	r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	189b      	adds	r3, r3, r2
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	3310      	adds	r3, #16
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	18d3      	adds	r3, r2, r3
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	705a      	strb	r2, [r3, #1]
 8008eea:	e010      	b.n	8008f0e <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008eec:	1cfb      	adds	r3, r7, #3
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	2207      	movs	r2, #7
 8008ef2:	401a      	ands	r2, r3
 8008ef4:	0013      	movs	r3, r2
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	189b      	adds	r3, r3, r2
 8008efa:	00db      	lsls	r3, r3, #3
 8008efc:	3351      	adds	r3, #81	@ 0x51
 8008efe:	33ff      	adds	r3, #255	@ 0xff
 8008f00:	687a      	ldr	r2, [r7, #4]
 8008f02:	18d3      	adds	r3, r2, r3
 8008f04:	3304      	adds	r3, #4
 8008f06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f0e:	1cfb      	adds	r3, r7, #3
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	2207      	movs	r2, #7
 8008f14:	4013      	ands	r3, r2
 8008f16:	b2da      	uxtb	r2, r3
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f1c:	003b      	movs	r3, r7
 8008f1e:	881a      	ldrh	r2, [r3, #0]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	1cba      	adds	r2, r7, #2
 8008f28:	7812      	ldrb	r2, [r2, #0]
 8008f2a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f2c:	1cbb      	adds	r3, r7, #2
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d102      	bne.n	8008f3a <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	23a5      	movs	r3, #165	@ 0xa5
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	5cd3      	ldrb	r3, [r2, r3]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d101      	bne.n	8008f4a <HAL_PCD_EP_Open+0xb2>
 8008f46:	2302      	movs	r3, #2
 8008f48:	e013      	b.n	8008f72 <HAL_PCD_EP_Open+0xda>
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	23a5      	movs	r3, #165	@ 0xa5
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	2101      	movs	r1, #1
 8008f52:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68fa      	ldr	r2, [r7, #12]
 8008f5a:	0011      	movs	r1, r2
 8008f5c:	0018      	movs	r0, r3
 8008f5e:	f004 fb9d 	bl	800d69c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	23a5      	movs	r3, #165	@ 0xa5
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	2100      	movs	r1, #0
 8008f6a:	54d1      	strb	r1, [r2, r3]

  return ret;
 8008f6c:	230b      	movs	r3, #11
 8008f6e:	18fb      	adds	r3, r7, r3
 8008f70:	781b      	ldrb	r3, [r3, #0]
}
 8008f72:	0018      	movs	r0, r3
 8008f74:	46bd      	mov	sp, r7
 8008f76:	b005      	add	sp, #20
 8008f78:	bd90      	pop	{r4, r7, pc}

08008f7a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f7a:	b580      	push	{r7, lr}
 8008f7c:	b084      	sub	sp, #16
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
 8008f82:	000a      	movs	r2, r1
 8008f84:	1cfb      	adds	r3, r7, #3
 8008f86:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f88:	1cfb      	adds	r3, r7, #3
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	b25b      	sxtb	r3, r3
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	da10      	bge.n	8008fb4 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f92:	1cfb      	adds	r3, r7, #3
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	2207      	movs	r2, #7
 8008f98:	401a      	ands	r2, r3
 8008f9a:	0013      	movs	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	189b      	adds	r3, r3, r2
 8008fa0:	00db      	lsls	r3, r3, #3
 8008fa2:	3310      	adds	r3, #16
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	18d3      	adds	r3, r2, r3
 8008fa8:	3304      	adds	r3, #4
 8008faa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	705a      	strb	r2, [r3, #1]
 8008fb2:	e010      	b.n	8008fd6 <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fb4:	1cfb      	adds	r3, r7, #3
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	2207      	movs	r2, #7
 8008fba:	401a      	ands	r2, r3
 8008fbc:	0013      	movs	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	189b      	adds	r3, r3, r2
 8008fc2:	00db      	lsls	r3, r3, #3
 8008fc4:	3351      	adds	r3, #81	@ 0x51
 8008fc6:	33ff      	adds	r3, #255	@ 0xff
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	18d3      	adds	r3, r2, r3
 8008fcc:	3304      	adds	r3, #4
 8008fce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008fd6:	1cfb      	adds	r3, r7, #3
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	2207      	movs	r2, #7
 8008fdc:	4013      	ands	r3, r2
 8008fde:	b2da      	uxtb	r2, r3
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	23a5      	movs	r3, #165	@ 0xa5
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	5cd3      	ldrb	r3, [r2, r3]
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d101      	bne.n	8008ff4 <HAL_PCD_EP_Close+0x7a>
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	e011      	b.n	8009018 <HAL_PCD_EP_Close+0x9e>
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	23a5      	movs	r3, #165	@ 0xa5
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	0011      	movs	r1, r2
 8009006:	0018      	movs	r0, r3
 8009008:	f004 fe7c 	bl	800dd04 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	23a5      	movs	r3, #165	@ 0xa5
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	2100      	movs	r1, #0
 8009014:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	0018      	movs	r0, r3
 800901a:	46bd      	mov	sp, r7
 800901c:	b004      	add	sp, #16
 800901e:	bd80      	pop	{r7, pc}

08009020 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	607a      	str	r2, [r7, #4]
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	200b      	movs	r0, #11
 800902e:	183b      	adds	r3, r7, r0
 8009030:	1c0a      	adds	r2, r1, #0
 8009032:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009034:	0001      	movs	r1, r0
 8009036:	187b      	adds	r3, r7, r1
 8009038:	781b      	ldrb	r3, [r3, #0]
 800903a:	2207      	movs	r2, #7
 800903c:	401a      	ands	r2, r3
 800903e:	0013      	movs	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	189b      	adds	r3, r3, r2
 8009044:	00db      	lsls	r3, r3, #3
 8009046:	3351      	adds	r3, #81	@ 0x51
 8009048:	33ff      	adds	r3, #255	@ 0xff
 800904a:	68fa      	ldr	r2, [r7, #12]
 800904c:	18d3      	adds	r3, r2, r3
 800904e:	3304      	adds	r3, #4
 8009050:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	683a      	ldr	r2, [r7, #0]
 800905c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2200      	movs	r2, #0
 8009062:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2200      	movs	r2, #0
 8009068:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800906a:	187b      	adds	r3, r7, r1
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	2207      	movs	r2, #7
 8009070:	4013      	ands	r3, r2
 8009072:	b2da      	uxtb	r2, r3
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	697a      	ldr	r2, [r7, #20]
 800907e:	0011      	movs	r1, r2
 8009080:	0018      	movs	r0, r3
 8009082:	f004 ffa5 	bl	800dfd0 <USB_EPStartXfer>

  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	0018      	movs	r0, r3
 800908a:	46bd      	mov	sp, r7
 800908c:	b006      	add	sp, #24
 800908e:	bd80      	pop	{r7, pc}

08009090 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	000a      	movs	r2, r1
 800909a:	1cfb      	adds	r3, r7, #3
 800909c:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800909e:	1cfb      	adds	r3, r7, #3
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	2207      	movs	r2, #7
 80090a4:	401a      	ands	r2, r3
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	23b8      	movs	r3, #184	@ 0xb8
 80090aa:	0059      	lsls	r1, r3, #1
 80090ac:	0013      	movs	r3, r2
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	189b      	adds	r3, r3, r2
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	18c3      	adds	r3, r0, r3
 80090b6:	185b      	adds	r3, r3, r1
 80090b8:	681b      	ldr	r3, [r3, #0]
}
 80090ba:	0018      	movs	r0, r3
 80090bc:	46bd      	mov	sp, r7
 80090be:	b002      	add	sp, #8
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b086      	sub	sp, #24
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	60f8      	str	r0, [r7, #12]
 80090ca:	607a      	str	r2, [r7, #4]
 80090cc:	603b      	str	r3, [r7, #0]
 80090ce:	200b      	movs	r0, #11
 80090d0:	183b      	adds	r3, r7, r0
 80090d2:	1c0a      	adds	r2, r1, #0
 80090d4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090d6:	183b      	adds	r3, r7, r0
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	2207      	movs	r2, #7
 80090dc:	401a      	ands	r2, r3
 80090de:	0013      	movs	r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	189b      	adds	r3, r3, r2
 80090e4:	00db      	lsls	r3, r3, #3
 80090e6:	3310      	adds	r3, #16
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	18d3      	adds	r3, r2, r3
 80090ec:	3304      	adds	r3, #4
 80090ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	2224      	movs	r2, #36	@ 0x24
 8009100:	2101      	movs	r1, #1
 8009102:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	683a      	ldr	r2, [r7, #0]
 8009108:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2200      	movs	r2, #0
 800910e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	2201      	movs	r2, #1
 8009114:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009116:	183b      	adds	r3, r7, r0
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	2207      	movs	r2, #7
 800911c:	4013      	ands	r3, r2
 800911e:	b2da      	uxtb	r2, r3
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	0011      	movs	r1, r2
 800912c:	0018      	movs	r0, r3
 800912e:	f004 ff4f 	bl	800dfd0 <USB_EPStartXfer>

  return HAL_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	0018      	movs	r0, r3
 8009136:	46bd      	mov	sp, r7
 8009138:	b006      	add	sp, #24
 800913a:	bd80      	pop	{r7, pc}

0800913c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	000a      	movs	r2, r1
 8009146:	1cfb      	adds	r3, r7, #3
 8009148:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800914a:	1cfb      	adds	r3, r7, #3
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	2207      	movs	r2, #7
 8009150:	4013      	ands	r3, r2
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	7912      	ldrb	r2, [r2, #4]
 8009156:	4293      	cmp	r3, r2
 8009158:	d901      	bls.n	800915e <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e048      	b.n	80091f0 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800915e:	1cfb      	adds	r3, r7, #3
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	b25b      	sxtb	r3, r3
 8009164:	2b00      	cmp	r3, #0
 8009166:	da10      	bge.n	800918a <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009168:	1cfb      	adds	r3, r7, #3
 800916a:	781b      	ldrb	r3, [r3, #0]
 800916c:	2207      	movs	r2, #7
 800916e:	401a      	ands	r2, r3
 8009170:	0013      	movs	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	189b      	adds	r3, r3, r2
 8009176:	00db      	lsls	r3, r3, #3
 8009178:	3310      	adds	r3, #16
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	18d3      	adds	r3, r2, r3
 800917e:	3304      	adds	r3, #4
 8009180:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2201      	movs	r2, #1
 8009186:	705a      	strb	r2, [r3, #1]
 8009188:	e00e      	b.n	80091a8 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800918a:	1cfb      	adds	r3, r7, #3
 800918c:	781a      	ldrb	r2, [r3, #0]
 800918e:	0013      	movs	r3, r2
 8009190:	009b      	lsls	r3, r3, #2
 8009192:	189b      	adds	r3, r3, r2
 8009194:	00db      	lsls	r3, r3, #3
 8009196:	3351      	adds	r3, #81	@ 0x51
 8009198:	33ff      	adds	r3, #255	@ 0xff
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	18d3      	adds	r3, r2, r3
 800919e:	3304      	adds	r3, #4
 80091a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2200      	movs	r2, #0
 80091a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2201      	movs	r2, #1
 80091ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091ae:	1cfb      	adds	r3, r7, #3
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	2207      	movs	r2, #7
 80091b4:	4013      	ands	r3, r2
 80091b6:	b2da      	uxtb	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	23a5      	movs	r3, #165	@ 0xa5
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	5cd3      	ldrb	r3, [r2, r3]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d101      	bne.n	80091cc <HAL_PCD_EP_SetStall+0x90>
 80091c8:	2302      	movs	r3, #2
 80091ca:	e011      	b.n	80091f0 <HAL_PCD_EP_SetStall+0xb4>
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	23a5      	movs	r3, #165	@ 0xa5
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	2101      	movs	r1, #1
 80091d4:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	0011      	movs	r1, r2
 80091de:	0018      	movs	r0, r3
 80091e0:	f005 ff0c 	bl	800effc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	23a5      	movs	r3, #165	@ 0xa5
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	2100      	movs	r1, #0
 80091ec:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	0018      	movs	r0, r3
 80091f2:	46bd      	mov	sp, r7
 80091f4:	b004      	add	sp, #16
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	000a      	movs	r2, r1
 8009202:	1cfb      	adds	r3, r7, #3
 8009204:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009206:	1cfb      	adds	r3, r7, #3
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	220f      	movs	r2, #15
 800920c:	4013      	ands	r3, r2
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	7912      	ldrb	r2, [r2, #4]
 8009212:	4293      	cmp	r3, r2
 8009214:	d901      	bls.n	800921a <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e04a      	b.n	80092b0 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800921a:	1cfb      	adds	r3, r7, #3
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	b25b      	sxtb	r3, r3
 8009220:	2b00      	cmp	r3, #0
 8009222:	da10      	bge.n	8009246 <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009224:	1cfb      	adds	r3, r7, #3
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	2207      	movs	r2, #7
 800922a:	401a      	ands	r2, r3
 800922c:	0013      	movs	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	189b      	adds	r3, r3, r2
 8009232:	00db      	lsls	r3, r3, #3
 8009234:	3310      	adds	r3, #16
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	18d3      	adds	r3, r2, r3
 800923a:	3304      	adds	r3, #4
 800923c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2201      	movs	r2, #1
 8009242:	705a      	strb	r2, [r3, #1]
 8009244:	e010      	b.n	8009268 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009246:	1cfb      	adds	r3, r7, #3
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	2207      	movs	r2, #7
 800924c:	401a      	ands	r2, r3
 800924e:	0013      	movs	r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	189b      	adds	r3, r3, r2
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	3351      	adds	r3, #81	@ 0x51
 8009258:	33ff      	adds	r3, #255	@ 0xff
 800925a:	687a      	ldr	r2, [r7, #4]
 800925c:	18d3      	adds	r3, r2, r3
 800925e:	3304      	adds	r3, #4
 8009260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800926e:	1cfb      	adds	r3, r7, #3
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	2207      	movs	r2, #7
 8009274:	4013      	ands	r3, r2
 8009276:	b2da      	uxtb	r2, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	23a5      	movs	r3, #165	@ 0xa5
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	5cd3      	ldrb	r3, [r2, r3]
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <HAL_PCD_EP_ClrStall+0x94>
 8009288:	2302      	movs	r3, #2
 800928a:	e011      	b.n	80092b0 <HAL_PCD_EP_ClrStall+0xb8>
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	23a5      	movs	r3, #165	@ 0xa5
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	2101      	movs	r1, #1
 8009294:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	0011      	movs	r1, r2
 800929e:	0018      	movs	r0, r3
 80092a0:	f005 feee 	bl	800f080 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	23a5      	movs	r3, #165	@ 0xa5
 80092a8:	009b      	lsls	r3, r3, #2
 80092aa:	2100      	movs	r1, #0
 80092ac:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	0018      	movs	r0, r3
 80092b2:	46bd      	mov	sp, r7
 80092b4:	b004      	add	sp, #16
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80092b8:	b5b0      	push	{r4, r5, r7, lr}
 80092ba:	b08e      	sub	sp, #56	@ 0x38
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80092c0:	e355      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092c8:	2022      	movs	r0, #34	@ 0x22
 80092ca:	183b      	adds	r3, r7, r0
 80092cc:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80092ce:	183b      	adds	r3, r7, r0
 80092d0:	881b      	ldrh	r3, [r3, #0]
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	2421      	movs	r4, #33	@ 0x21
 80092d6:	193b      	adds	r3, r7, r4
 80092d8:	210f      	movs	r1, #15
 80092da:	400a      	ands	r2, r1
 80092dc:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80092de:	193b      	adds	r3, r7, r4
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d000      	beq.n	80092e8 <PCD_EP_ISR_Handler+0x30>
 80092e6:	e12b      	b.n	8009540 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80092e8:	183b      	adds	r3, r7, r0
 80092ea:	881b      	ldrh	r3, [r3, #0]
 80092ec:	2210      	movs	r2, #16
 80092ee:	4013      	ands	r3, r2
 80092f0:	d140      	bne.n	8009374 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4ac5      	ldr	r2, [pc, #788]	@ (8009610 <PCD_EP_ISR_Handler+0x358>)
 80092fa:	4013      	ands	r3, r2
 80092fc:	60bb      	str	r3, [r7, #8]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	2180      	movs	r1, #128	@ 0x80
 8009306:	0209      	lsls	r1, r1, #8
 8009308:	430a      	orrs	r2, r1
 800930a:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	3314      	adds	r3, #20
 8009310:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	4abe      	ldr	r2, [pc, #760]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 800931a:	4694      	mov	ip, r2
 800931c:	4463      	add	r3, ip
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	0c1b      	lsrs	r3, r3, #16
 8009322:	059b      	lsls	r3, r3, #22
 8009324:	0d9a      	lsrs	r2, r3, #22
 8009326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009328:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800932a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800932c:	695a      	ldr	r2, [r3, #20]
 800932e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	18d2      	adds	r2, r2, r3
 8009334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009336:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2100      	movs	r1, #0
 800933c:	0018      	movs	r0, r3
 800933e:	f00b fe8d 	bl	801505c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	7c5b      	ldrb	r3, [r3, #17]
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b00      	cmp	r3, #0
 800934a:	d100      	bne.n	800934e <PCD_EP_ISR_Handler+0x96>
 800934c:	e30f      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
 800934e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d000      	beq.n	8009358 <PCD_EP_ISR_Handler+0xa0>
 8009356:	e30a      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	7c5b      	ldrb	r3, [r3, #17]
 800935c:	b2db      	uxtb	r3, r3
 800935e:	2280      	movs	r2, #128	@ 0x80
 8009360:	4252      	negs	r2, r2
 8009362:	4313      	orrs	r3, r2
 8009364:	b2da      	uxtb	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	745a      	strb	r2, [r3, #17]
 8009372:	e2fc      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	3355      	adds	r3, #85	@ 0x55
 8009378:	33ff      	adds	r3, #255	@ 0xff
 800937a:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	2132      	movs	r1, #50	@ 0x32
 8009384:	187b      	adds	r3, r7, r1
 8009386:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8009388:	187b      	adds	r3, r7, r1
 800938a:	881a      	ldrh	r2, [r3, #0]
 800938c:	2380      	movs	r3, #128	@ 0x80
 800938e:	011b      	lsls	r3, r3, #4
 8009390:	4013      	ands	r3, r2
 8009392:	d029      	beq.n	80093e8 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	0019      	movs	r1, r3
 800939e:	0010      	movs	r0, r2
 80093a0:	f7ff fab4 	bl	800890c <PCD_GET_EP_RX_CNT>
 80093a4:	0003      	movs	r3, r0
 80093a6:	001a      	movs	r2, r3
 80093a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093aa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6818      	ldr	r0, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	22a7      	movs	r2, #167	@ 0xa7
 80093b4:	0092      	lsls	r2, r2, #2
 80093b6:	1899      	adds	r1, r3, r2
 80093b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ba:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80093bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093be:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	f005 ff95 	bl	800f2f0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a92      	ldr	r2, [pc, #584]	@ (8009618 <PCD_EP_ISR_Handler+0x360>)
 80093ce:	4013      	ands	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	2180      	movs	r1, #128	@ 0x80
 80093da:	430a      	orrs	r2, r1
 80093dc:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	0018      	movs	r0, r3
 80093e2:	f00b fe05 	bl	8014ff0 <HAL_PCD_SetupStageCallback>
 80093e6:	e2c2      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 80093e8:	2332      	movs	r3, #50	@ 0x32
 80093ea:	18fb      	adds	r3, r7, r3
 80093ec:	2200      	movs	r2, #0
 80093ee:	5e9b      	ldrsh	r3, [r3, r2]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	db00      	blt.n	80093f6 <PCD_EP_ISR_Handler+0x13e>
 80093f4:	e2bb      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a86      	ldr	r2, [pc, #536]	@ (8009618 <PCD_EP_ISR_Handler+0x360>)
 80093fe:	4013      	ands	r3, r2
 8009400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009408:	2180      	movs	r1, #128	@ 0x80
 800940a:	430a      	orrs	r2, r1
 800940c:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	0019      	movs	r1, r3
 8009418:	0010      	movs	r0, r2
 800941a:	f7ff fa77 	bl	800890c <PCD_GET_EP_RX_CNT>
 800941e:	0003      	movs	r3, r0
 8009420:	001a      	movs	r2, r3
 8009422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009424:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8009426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009428:	69db      	ldr	r3, [r3, #28]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d01a      	beq.n	8009464 <PCD_EP_ISR_Handler+0x1ac>
 800942e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d016      	beq.n	8009464 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6818      	ldr	r0, [r3, #0]
 800943a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800943c:	6959      	ldr	r1, [r3, #20]
 800943e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009440:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8009442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009444:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009446:	b29b      	uxth	r3, r3
 8009448:	f005 ff52 	bl	800f2f0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800944c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800944e:	695a      	ldr	r2, [r3, #20]
 8009450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009452:	69db      	ldr	r3, [r3, #28]
 8009454:	18d2      	adds	r2, r2, r3
 8009456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009458:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2100      	movs	r1, #0
 800945e:	0018      	movs	r0, r3
 8009460:	f00b fddb 	bl	801501a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	2132      	movs	r1, #50	@ 0x32
 800946c:	187b      	adds	r3, r7, r1
 800946e:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009470:	187b      	adds	r3, r7, r1
 8009472:	881a      	ldrh	r2, [r3, #0]
 8009474:	2380      	movs	r3, #128	@ 0x80
 8009476:	011b      	lsls	r3, r3, #4
 8009478:	4013      	ands	r3, r2
 800947a:	d000      	beq.n	800947e <PCD_EP_ISR_Handler+0x1c6>
 800947c:	e277      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
 800947e:	187b      	adds	r3, r7, r1
 8009480:	881a      	ldrh	r2, [r3, #0]
 8009482:	23c0      	movs	r3, #192	@ 0xc0
 8009484:	019b      	lsls	r3, r3, #6
 8009486:	401a      	ands	r2, r3
 8009488:	23c0      	movs	r3, #192	@ 0xc0
 800948a:	019b      	lsls	r3, r3, #6
 800948c:	429a      	cmp	r2, r3
 800948e:	d100      	bne.n	8009492 <PCD_EP_ISR_Handler+0x1da>
 8009490:	e26d      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8009492:	4b60      	ldr	r3, [pc, #384]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 8009494:	685a      	ldr	r2, [r3, #4]
 8009496:	4b5f      	ldr	r3, [pc, #380]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 8009498:	0192      	lsls	r2, r2, #6
 800949a:	0992      	lsrs	r2, r2, #6
 800949c:	605a      	str	r2, [r3, #4]
 800949e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	2b3e      	cmp	r3, #62	@ 0x3e
 80094a4:	d916      	bls.n	80094d4 <PCD_EP_ISR_Handler+0x21c>
 80094a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	095b      	lsrs	r3, r3, #5
 80094ac:	617b      	str	r3, [r7, #20]
 80094ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	221f      	movs	r2, #31
 80094b4:	4013      	ands	r3, r2
 80094b6:	d102      	bne.n	80094be <PCD_EP_ISR_Handler+0x206>
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	3b01      	subs	r3, #1
 80094bc:	617b      	str	r3, [r7, #20]
 80094be:	4b55      	ldr	r3, [pc, #340]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	069b      	lsls	r3, r3, #26
 80094c6:	431a      	orrs	r2, r3
 80094c8:	4b52      	ldr	r3, [pc, #328]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 80094ca:	2180      	movs	r1, #128	@ 0x80
 80094cc:	0609      	lsls	r1, r1, #24
 80094ce:	430a      	orrs	r2, r1
 80094d0:	605a      	str	r2, [r3, #4]
 80094d2:	e01e      	b.n	8009512 <PCD_EP_ISR_Handler+0x25a>
 80094d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d6:	691b      	ldr	r3, [r3, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d107      	bne.n	80094ec <PCD_EP_ISR_Handler+0x234>
 80094dc:	4b4d      	ldr	r3, [pc, #308]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 80094de:	685a      	ldr	r2, [r3, #4]
 80094e0:	4b4c      	ldr	r3, [pc, #304]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 80094e2:	2180      	movs	r1, #128	@ 0x80
 80094e4:	0609      	lsls	r1, r1, #24
 80094e6:	430a      	orrs	r2, r1
 80094e8:	605a      	str	r2, [r3, #4]
 80094ea:	e012      	b.n	8009512 <PCD_EP_ISR_Handler+0x25a>
 80094ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	085b      	lsrs	r3, r3, #1
 80094f2:	617b      	str	r3, [r7, #20]
 80094f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	2201      	movs	r2, #1
 80094fa:	4013      	ands	r3, r2
 80094fc:	d002      	beq.n	8009504 <PCD_EP_ISR_Handler+0x24c>
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	3301      	adds	r3, #1
 8009502:	617b      	str	r3, [r7, #20]
 8009504:	4b43      	ldr	r3, [pc, #268]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 8009506:	6859      	ldr	r1, [r3, #4]
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	069a      	lsls	r2, r3, #26
 800950c:	4b41      	ldr	r3, [pc, #260]	@ (8009614 <PCD_EP_ISR_Handler+0x35c>)
 800950e:	430a      	orrs	r2, r1
 8009510:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a40      	ldr	r2, [pc, #256]	@ (800961c <PCD_EP_ISR_Handler+0x364>)
 800951a:	4013      	ands	r3, r2
 800951c:	613b      	str	r3, [r7, #16]
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	2280      	movs	r2, #128	@ 0x80
 8009522:	0152      	lsls	r2, r2, #5
 8009524:	4053      	eors	r3, r2
 8009526:	613b      	str	r3, [r7, #16]
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	2280      	movs	r2, #128	@ 0x80
 800952c:	0192      	lsls	r2, r2, #6
 800952e:	4053      	eors	r3, r2
 8009530:	613b      	str	r3, [r7, #16]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	4939      	ldr	r1, [pc, #228]	@ (8009620 <PCD_EP_ISR_Handler+0x368>)
 800953a:	430a      	orrs	r2, r1
 800953c:	601a      	str	r2, [r3, #0]
 800953e:	e216      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	001a      	movs	r2, r3
 8009546:	2121      	movs	r1, #33	@ 0x21
 8009548:	187b      	adds	r3, r7, r1
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	18d3      	adds	r3, r2, r3
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	2032      	movs	r0, #50	@ 0x32
 8009554:	183b      	adds	r3, r7, r0
 8009556:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 8009558:	183b      	adds	r3, r7, r0
 800955a:	2200      	movs	r2, #0
 800955c:	5e9b      	ldrsh	r3, [r3, r2]
 800955e:	2b00      	cmp	r3, #0
 8009560:	db00      	blt.n	8009564 <PCD_EP_ISR_Handler+0x2ac>
 8009562:	e0e0      	b.n	8009726 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	001a      	movs	r2, r3
 800956a:	187b      	adds	r3, r7, r1
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	18d3      	adds	r3, r2, r3
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a28      	ldr	r2, [pc, #160]	@ (8009618 <PCD_EP_ISR_Handler+0x360>)
 8009576:	4013      	ands	r3, r2
 8009578:	61fb      	str	r3, [r7, #28]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	001a      	movs	r2, r3
 8009580:	0008      	movs	r0, r1
 8009582:	187b      	adds	r3, r7, r1
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	18d3      	adds	r3, r2, r3
 800958a:	69fa      	ldr	r2, [r7, #28]
 800958c:	2180      	movs	r1, #128	@ 0x80
 800958e:	430a      	orrs	r2, r1
 8009590:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8009592:	183b      	adds	r3, r7, r0
 8009594:	781a      	ldrb	r2, [r3, #0]
 8009596:	0013      	movs	r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	189b      	adds	r3, r3, r2
 800959c:	00db      	lsls	r3, r3, #3
 800959e:	3351      	adds	r3, #81	@ 0x51
 80095a0:	33ff      	adds	r3, #255	@ 0xff
 80095a2:	687a      	ldr	r2, [r7, #4]
 80095a4:	18d3      	adds	r3, r2, r3
 80095a6:	3304      	adds	r3, #4
 80095a8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80095aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ac:	7b1b      	ldrb	r3, [r3, #12]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d11c      	bne.n	80095ec <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	2524      	movs	r5, #36	@ 0x24
 80095bc:	197c      	adds	r4, r7, r5
 80095be:	0019      	movs	r1, r3
 80095c0:	0010      	movs	r0, r2
 80095c2:	f7ff f9a3 	bl	800890c <PCD_GET_EP_RX_CNT>
 80095c6:	0003      	movs	r3, r0
 80095c8:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 80095ca:	002c      	movs	r4, r5
 80095cc:	193b      	adds	r3, r7, r4
 80095ce:	881b      	ldrh	r3, [r3, #0]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d100      	bne.n	80095d6 <PCD_EP_ISR_Handler+0x31e>
 80095d4:	e07f      	b.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6818      	ldr	r0, [r3, #0]
 80095da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095dc:	6959      	ldr	r1, [r3, #20]
 80095de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e0:	88da      	ldrh	r2, [r3, #6]
 80095e2:	193b      	adds	r3, r7, r4
 80095e4:	881b      	ldrh	r3, [r3, #0]
 80095e6:	f005 fe83 	bl	800f2f0 <USB_ReadPMA>
 80095ea:	e074      	b.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80095ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ee:	78db      	ldrb	r3, [r3, #3]
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d117      	bne.n	8009624 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80095f4:	2324      	movs	r3, #36	@ 0x24
 80095f6:	18fc      	adds	r4, r7, r3
 80095f8:	2332      	movs	r3, #50	@ 0x32
 80095fa:	18fb      	adds	r3, r7, r3
 80095fc:	881a      	ldrh	r2, [r3, #0]
 80095fe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	0018      	movs	r0, r3
 8009604:	f000 f9c8 	bl	8009998 <HAL_PCD_EP_DB_Receive>
 8009608:	0003      	movs	r3, r0
 800960a:	8023      	strh	r3, [r4, #0]
 800960c:	e063      	b.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
 800960e:	46c0      	nop			@ (mov r8, r8)
 8009610:	07ff8f0f 	.word	0x07ff8f0f
 8009614:	40009800 	.word	0x40009800
 8009618:	07ff0f8f 	.word	0x07ff0f8f
 800961c:	07ffbf8f 	.word	0x07ffbf8f
 8009620:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	001a      	movs	r2, r3
 800962a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	18d3      	adds	r3, r2, r3
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4ad4      	ldr	r2, [pc, #848]	@ (8009988 <PCD_EP_ISR_Handler+0x6d0>)
 8009636:	4013      	ands	r3, r2
 8009638:	61bb      	str	r3, [r7, #24]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	001a      	movs	r2, r3
 8009640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	18d3      	adds	r3, r2, r3
 8009648:	69ba      	ldr	r2, [r7, #24]
 800964a:	49d0      	ldr	r1, [pc, #832]	@ (800998c <PCD_EP_ISR_Handler+0x6d4>)
 800964c:	430a      	orrs	r2, r1
 800964e:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	001a      	movs	r2, r3
 8009656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	18d3      	adds	r3, r2, r3
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	2380      	movs	r3, #128	@ 0x80
 8009662:	01db      	lsls	r3, r3, #7
 8009664:	4013      	ands	r3, r2
 8009666:	d01b      	beq.n	80096a0 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	2524      	movs	r5, #36	@ 0x24
 8009672:	197c      	adds	r4, r7, r5
 8009674:	0019      	movs	r1, r3
 8009676:	0010      	movs	r0, r2
 8009678:	f7ff f96a 	bl	8008950 <PCD_GET_EP_DBUF0_CNT>
 800967c:	0003      	movs	r3, r0
 800967e:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8009680:	002c      	movs	r4, r5
 8009682:	193b      	adds	r3, r7, r4
 8009684:	881b      	ldrh	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d025      	beq.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6818      	ldr	r0, [r3, #0]
 800968e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009690:	6959      	ldr	r1, [r3, #20]
 8009692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009694:	891a      	ldrh	r2, [r3, #8]
 8009696:	193b      	adds	r3, r7, r4
 8009698:	881b      	ldrh	r3, [r3, #0]
 800969a:	f005 fe29 	bl	800f2f0 <USB_ReadPMA>
 800969e:	e01a      	b.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	2524      	movs	r5, #36	@ 0x24
 80096aa:	197c      	adds	r4, r7, r5
 80096ac:	0019      	movs	r1, r3
 80096ae:	0010      	movs	r0, r2
 80096b0:	f7ff f970 	bl	8008994 <PCD_GET_EP_DBUF1_CNT>
 80096b4:	0003      	movs	r3, r0
 80096b6:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80096b8:	002c      	movs	r4, r5
 80096ba:	193b      	adds	r3, r7, r4
 80096bc:	881b      	ldrh	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d009      	beq.n	80096d6 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6818      	ldr	r0, [r3, #0]
 80096c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096c8:	6959      	ldr	r1, [r3, #20]
 80096ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096cc:	895a      	ldrh	r2, [r3, #10]
 80096ce:	193b      	adds	r3, r7, r4
 80096d0:	881b      	ldrh	r3, [r3, #0]
 80096d2:	f005 fe0d 	bl	800f2f0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80096d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096d8:	69da      	ldr	r2, [r3, #28]
 80096da:	2124      	movs	r1, #36	@ 0x24
 80096dc:	187b      	adds	r3, r7, r1
 80096de:	881b      	ldrh	r3, [r3, #0]
 80096e0:	18d2      	adds	r2, r2, r3
 80096e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096e4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80096e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096e8:	695a      	ldr	r2, [r3, #20]
 80096ea:	187b      	adds	r3, r7, r1
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	18d2      	adds	r2, r2, r3
 80096f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096f2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80096f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096f6:	699b      	ldr	r3, [r3, #24]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d005      	beq.n	8009708 <PCD_EP_ISR_Handler+0x450>
 80096fc:	187b      	adds	r3, r7, r1
 80096fe:	881a      	ldrh	r2, [r3, #0]
 8009700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009702:	691b      	ldr	r3, [r3, #16]
 8009704:	429a      	cmp	r2, r3
 8009706:	d207      	bcs.n	8009718 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8009708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800970a:	781a      	ldrb	r2, [r3, #0]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	0011      	movs	r1, r2
 8009710:	0018      	movs	r0, r3
 8009712:	f00b fc82 	bl	801501a <HAL_PCD_DataOutStageCallback>
 8009716:	e006      	b.n	8009726 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800971e:	0011      	movs	r1, r2
 8009720:	0018      	movs	r0, r3
 8009722:	f004 fc55 	bl	800dfd0 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8009726:	2032      	movs	r0, #50	@ 0x32
 8009728:	183b      	adds	r3, r7, r0
 800972a:	881b      	ldrh	r3, [r3, #0]
 800972c:	2280      	movs	r2, #128	@ 0x80
 800972e:	4013      	ands	r3, r2
 8009730:	d100      	bne.n	8009734 <PCD_EP_ISR_Handler+0x47c>
 8009732:	e11c      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8009734:	2121      	movs	r1, #33	@ 0x21
 8009736:	187b      	adds	r3, r7, r1
 8009738:	781a      	ldrb	r2, [r3, #0]
 800973a:	0013      	movs	r3, r2
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	189b      	adds	r3, r3, r2
 8009740:	00db      	lsls	r3, r3, #3
 8009742:	3310      	adds	r3, #16
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	18d3      	adds	r3, r2, r3
 8009748:	3304      	adds	r3, #4
 800974a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	001a      	movs	r2, r3
 8009752:	187b      	adds	r3, r7, r1
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	18d3      	adds	r3, r2, r3
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a8c      	ldr	r2, [pc, #560]	@ (8009990 <PCD_EP_ISR_Handler+0x6d8>)
 800975e:	4013      	ands	r3, r2
 8009760:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	001a      	movs	r2, r3
 8009768:	187b      	adds	r3, r7, r1
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	18d3      	adds	r3, r2, r3
 8009770:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009772:	2180      	movs	r1, #128	@ 0x80
 8009774:	0209      	lsls	r1, r1, #8
 8009776:	430a      	orrs	r2, r1
 8009778:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800977a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800977c:	78db      	ldrb	r3, [r3, #3]
 800977e:	2b01      	cmp	r3, #1
 8009780:	d000      	beq.n	8009784 <PCD_EP_ISR_Handler+0x4cc>
 8009782:	e0a3      	b.n	80098cc <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8009784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009786:	2200      	movs	r2, #0
 8009788:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800978a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800978c:	7b1b      	ldrb	r3, [r3, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d100      	bne.n	8009794 <PCD_EP_ISR_Handler+0x4dc>
 8009792:	e093      	b.n	80098bc <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009794:	183b      	adds	r3, r7, r0
 8009796:	881b      	ldrh	r3, [r3, #0]
 8009798:	2240      	movs	r2, #64	@ 0x40
 800979a:	4013      	ands	r3, r2
 800979c:	d047      	beq.n	800982e <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800979e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a0:	785b      	ldrb	r3, [r3, #1]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d121      	bne.n	80097ea <PCD_EP_ISR_Handler+0x532>
 80097a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	00db      	lsls	r3, r3, #3
 80097ac:	4a79      	ldr	r2, [pc, #484]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80097ae:	4694      	mov	ip, r2
 80097b0:	4463      	add	r3, ip
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	00db      	lsls	r3, r3, #3
 80097ba:	4976      	ldr	r1, [pc, #472]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80097bc:	468c      	mov	ip, r1
 80097be:	4463      	add	r3, ip
 80097c0:	0192      	lsls	r2, r2, #6
 80097c2:	0992      	lsrs	r2, r2, #6
 80097c4:	601a      	str	r2, [r3, #0]
 80097c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	00db      	lsls	r3, r3, #3
 80097cc:	4a71      	ldr	r2, [pc, #452]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80097ce:	4694      	mov	ip, r2
 80097d0:	4463      	add	r3, ip
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	00db      	lsls	r3, r3, #3
 80097da:	496e      	ldr	r1, [pc, #440]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80097dc:	468c      	mov	ip, r1
 80097de:	4463      	add	r3, ip
 80097e0:	2180      	movs	r1, #128	@ 0x80
 80097e2:	0609      	lsls	r1, r1, #24
 80097e4:	430a      	orrs	r2, r1
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	e068      	b.n	80098bc <PCD_EP_ISR_Handler+0x604>
 80097ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ec:	785b      	ldrb	r3, [r3, #1]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d164      	bne.n	80098bc <PCD_EP_ISR_Handler+0x604>
 80097f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	00db      	lsls	r3, r3, #3
 80097f8:	4a66      	ldr	r2, [pc, #408]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80097fa:	4694      	mov	ip, r2
 80097fc:	4463      	add	r3, ip
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	00db      	lsls	r3, r3, #3
 8009806:	4963      	ldr	r1, [pc, #396]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 8009808:	468c      	mov	ip, r1
 800980a:	4463      	add	r3, ip
 800980c:	0412      	lsls	r2, r2, #16
 800980e:	0c12      	lsrs	r2, r2, #16
 8009810:	601a      	str	r2, [r3, #0]
 8009812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	00db      	lsls	r3, r3, #3
 8009818:	4a5e      	ldr	r2, [pc, #376]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800981a:	189a      	adds	r2, r3, r2
 800981c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	00db      	lsls	r3, r3, #3
 8009822:	495c      	ldr	r1, [pc, #368]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 8009824:	468c      	mov	ip, r1
 8009826:	4463      	add	r3, ip
 8009828:	6812      	ldr	r2, [r2, #0]
 800982a:	601a      	str	r2, [r3, #0]
 800982c:	e046      	b.n	80098bc <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800982e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009830:	785b      	ldrb	r3, [r3, #1]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d121      	bne.n	800987a <PCD_EP_ISR_Handler+0x5c2>
 8009836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	00db      	lsls	r3, r3, #3
 800983c:	4a55      	ldr	r2, [pc, #340]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800983e:	4694      	mov	ip, r2
 8009840:	4463      	add	r3, ip
 8009842:	685a      	ldr	r2, [r3, #4]
 8009844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4952      	ldr	r1, [pc, #328]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800984c:	468c      	mov	ip, r1
 800984e:	4463      	add	r3, ip
 8009850:	0192      	lsls	r2, r2, #6
 8009852:	0992      	lsrs	r2, r2, #6
 8009854:	605a      	str	r2, [r3, #4]
 8009856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	00db      	lsls	r3, r3, #3
 800985c:	4a4d      	ldr	r2, [pc, #308]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800985e:	4694      	mov	ip, r2
 8009860:	4463      	add	r3, ip
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	00db      	lsls	r3, r3, #3
 800986a:	494a      	ldr	r1, [pc, #296]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800986c:	468c      	mov	ip, r1
 800986e:	4463      	add	r3, ip
 8009870:	2180      	movs	r1, #128	@ 0x80
 8009872:	0609      	lsls	r1, r1, #24
 8009874:	430a      	orrs	r2, r1
 8009876:	605a      	str	r2, [r3, #4]
 8009878:	e020      	b.n	80098bc <PCD_EP_ISR_Handler+0x604>
 800987a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800987c:	785b      	ldrb	r3, [r3, #1]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d11c      	bne.n	80098bc <PCD_EP_ISR_Handler+0x604>
 8009882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	00db      	lsls	r3, r3, #3
 8009888:	4a42      	ldr	r2, [pc, #264]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 800988a:	4694      	mov	ip, r2
 800988c:	4463      	add	r3, ip
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	00db      	lsls	r3, r3, #3
 8009896:	493f      	ldr	r1, [pc, #252]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 8009898:	468c      	mov	ip, r1
 800989a:	4463      	add	r3, ip
 800989c:	0412      	lsls	r2, r2, #16
 800989e:	0c12      	lsrs	r2, r2, #16
 80098a0:	605a      	str	r2, [r3, #4]
 80098a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	00db      	lsls	r3, r3, #3
 80098a8:	4a3a      	ldr	r2, [pc, #232]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80098aa:	189a      	adds	r2, r3, r2
 80098ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	00db      	lsls	r3, r3, #3
 80098b2:	4938      	ldr	r1, [pc, #224]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80098b4:	468c      	mov	ip, r1
 80098b6:	4463      	add	r3, ip
 80098b8:	6852      	ldr	r2, [r2, #4]
 80098ba:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80098bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098be:	781a      	ldrb	r2, [r3, #0]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	0011      	movs	r1, r2
 80098c4:	0018      	movs	r0, r3
 80098c6:	f00b fbc9 	bl	801505c <HAL_PCD_DataInStageCallback>
 80098ca:	e050      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80098cc:	2332      	movs	r3, #50	@ 0x32
 80098ce:	18fb      	adds	r3, r7, r3
 80098d0:	881a      	ldrh	r2, [r3, #0]
 80098d2:	2380      	movs	r3, #128	@ 0x80
 80098d4:	005b      	lsls	r3, r3, #1
 80098d6:	4013      	ands	r3, r2
 80098d8:	d141      	bne.n	800995e <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80098da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098dc:	781b      	ldrb	r3, [r3, #0]
 80098de:	00db      	lsls	r3, r3, #3
 80098e0:	4a2c      	ldr	r2, [pc, #176]	@ (8009994 <PCD_EP_ISR_Handler+0x6dc>)
 80098e2:	4694      	mov	ip, r2
 80098e4:	4463      	add	r3, ip
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	0c1b      	lsrs	r3, r3, #16
 80098ea:	b29a      	uxth	r2, r3
 80098ec:	2126      	movs	r1, #38	@ 0x26
 80098ee:	187b      	adds	r3, r7, r1
 80098f0:	0592      	lsls	r2, r2, #22
 80098f2:	0d92      	lsrs	r2, r2, #22
 80098f4:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 80098f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f8:	699a      	ldr	r2, [r3, #24]
 80098fa:	187b      	adds	r3, r7, r1
 80098fc:	881b      	ldrh	r3, [r3, #0]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d907      	bls.n	8009912 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 8009902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009904:	699a      	ldr	r2, [r3, #24]
 8009906:	187b      	adds	r3, r7, r1
 8009908:	881b      	ldrh	r3, [r3, #0]
 800990a:	1ad2      	subs	r2, r2, r3
 800990c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800990e:	619a      	str	r2, [r3, #24]
 8009910:	e002      	b.n	8009918 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 8009912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009914:	2200      	movs	r2, #0
 8009916:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991a:	699b      	ldr	r3, [r3, #24]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d107      	bne.n	8009930 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009922:	781a      	ldrb	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	0011      	movs	r1, r2
 8009928:	0018      	movs	r0, r3
 800992a:	f00b fb97 	bl	801505c <HAL_PCD_DataInStageCallback>
 800992e:	e01e      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8009930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009932:	695a      	ldr	r2, [r3, #20]
 8009934:	2126      	movs	r1, #38	@ 0x26
 8009936:	187b      	adds	r3, r7, r1
 8009938:	881b      	ldrh	r3, [r3, #0]
 800993a:	18d2      	adds	r2, r2, r3
 800993c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800993e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009942:	69da      	ldr	r2, [r3, #28]
 8009944:	187b      	adds	r3, r7, r1
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	18d2      	adds	r2, r2, r3
 800994a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800994c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009954:	0011      	movs	r1, r2
 8009956:	0018      	movs	r0, r3
 8009958:	f004 fb3a 	bl	800dfd0 <USB_EPStartXfer>
 800995c:	e007      	b.n	800996e <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800995e:	2332      	movs	r3, #50	@ 0x32
 8009960:	18fb      	adds	r3, r7, r3
 8009962:	881a      	ldrh	r2, [r3, #0]
 8009964:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	0018      	movs	r0, r3
 800996a:	f000 f8ff 	bl	8009b6c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009974:	2380      	movs	r3, #128	@ 0x80
 8009976:	021b      	lsls	r3, r3, #8
 8009978:	4013      	ands	r3, r2
 800997a:	d000      	beq.n	800997e <PCD_EP_ISR_Handler+0x6c6>
 800997c:	e4a1      	b.n	80092c2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800997e:	2300      	movs	r3, #0
}
 8009980:	0018      	movs	r0, r3
 8009982:	46bd      	mov	sp, r7
 8009984:	b00e      	add	sp, #56	@ 0x38
 8009986:	bdb0      	pop	{r4, r5, r7, pc}
 8009988:	07ff8f8f 	.word	0x07ff8f8f
 800998c:	000080c0 	.word	0x000080c0
 8009990:	07ff8f0f 	.word	0x07ff8f0f
 8009994:	40009800 	.word	0x40009800

08009998 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009998:	b5b0      	push	{r4, r5, r7, lr}
 800999a:	b08a      	sub	sp, #40	@ 0x28
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	1dbb      	adds	r3, r7, #6
 80099a4:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80099a6:	1dbb      	adds	r3, r7, #6
 80099a8:	881a      	ldrh	r2, [r3, #0]
 80099aa:	2380      	movs	r3, #128	@ 0x80
 80099ac:	01db      	lsls	r3, r3, #7
 80099ae:	4013      	ands	r3, r2
 80099b0:	d067      	beq.n	8009a82 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	251e      	movs	r5, #30
 80099bc:	197c      	adds	r4, r7, r5
 80099be:	0019      	movs	r1, r3
 80099c0:	0010      	movs	r0, r2
 80099c2:	f7fe ffc5 	bl	8008950 <PCD_GET_EP_DBUF0_CNT>
 80099c6:	0003      	movs	r3, r0
 80099c8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	699a      	ldr	r2, [r3, #24]
 80099ce:	197b      	adds	r3, r7, r5
 80099d0:	881b      	ldrh	r3, [r3, #0]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d307      	bcc.n	80099e6 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	699a      	ldr	r2, [r3, #24]
 80099da:	197b      	adds	r3, r7, r5
 80099dc:	881b      	ldrh	r3, [r3, #0]
 80099de:	1ad2      	subs	r2, r2, r3
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	619a      	str	r2, [r3, #24]
 80099e4:	e002      	b.n	80099ec <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	2200      	movs	r2, #0
 80099ea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	699b      	ldr	r3, [r3, #24]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d11a      	bne.n	8009a2a <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	001a      	movs	r2, r3
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	781b      	ldrb	r3, [r3, #0]
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	18d3      	adds	r3, r2, r3
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a55      	ldr	r2, [pc, #340]	@ (8009b5c <HAL_PCD_EP_DB_Receive+0x1c4>)
 8009a06:	4013      	ands	r3, r2
 8009a08:	61bb      	str	r3, [r7, #24]
 8009a0a:	69bb      	ldr	r3, [r7, #24]
 8009a0c:	2280      	movs	r2, #128	@ 0x80
 8009a0e:	0192      	lsls	r2, r2, #6
 8009a10:	4053      	eors	r3, r2
 8009a12:	61bb      	str	r3, [r7, #24]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	001a      	movs	r2, r3
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	009b      	lsls	r3, r3, #2
 8009a20:	18d3      	adds	r3, r2, r3
 8009a22:	69ba      	ldr	r2, [r7, #24]
 8009a24:	494e      	ldr	r1, [pc, #312]	@ (8009b60 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8009a26:	430a      	orrs	r2, r1
 8009a28:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009a2a:	1dbb      	adds	r3, r7, #6
 8009a2c:	881b      	ldrh	r3, [r3, #0]
 8009a2e:	2240      	movs	r2, #64	@ 0x40
 8009a30:	4013      	ands	r3, r2
 8009a32:	d015      	beq.n	8009a60 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	001a      	movs	r2, r3
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	781b      	ldrb	r3, [r3, #0]
 8009a3e:	009b      	lsls	r3, r3, #2
 8009a40:	18d3      	adds	r3, r2, r3
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a47      	ldr	r2, [pc, #284]	@ (8009b64 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8009a46:	4013      	ands	r3, r2
 8009a48:	617b      	str	r3, [r7, #20]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	001a      	movs	r2, r3
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	009b      	lsls	r3, r3, #2
 8009a56:	18d3      	adds	r3, r2, r3
 8009a58:	697a      	ldr	r2, [r7, #20]
 8009a5a:	4943      	ldr	r1, [pc, #268]	@ (8009b68 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8009a5c:	430a      	orrs	r2, r1
 8009a5e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8009a60:	241e      	movs	r4, #30
 8009a62:	193b      	adds	r3, r7, r4
 8009a64:	881b      	ldrh	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d100      	bne.n	8009a6c <HAL_PCD_EP_DB_Receive+0xd4>
 8009a6a:	e070      	b.n	8009b4e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	6818      	ldr	r0, [r3, #0]
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	6959      	ldr	r1, [r3, #20]
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	891a      	ldrh	r2, [r3, #8]
 8009a78:	193b      	adds	r3, r7, r4
 8009a7a:	881b      	ldrh	r3, [r3, #0]
 8009a7c:	f005 fc38 	bl	800f2f0 <USB_ReadPMA>
 8009a80:	e065      	b.n	8009b4e <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	251e      	movs	r5, #30
 8009a8c:	197c      	adds	r4, r7, r5
 8009a8e:	0019      	movs	r1, r3
 8009a90:	0010      	movs	r0, r2
 8009a92:	f7fe ff7f 	bl	8008994 <PCD_GET_EP_DBUF1_CNT>
 8009a96:	0003      	movs	r3, r0
 8009a98:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	699a      	ldr	r2, [r3, #24]
 8009a9e:	197b      	adds	r3, r7, r5
 8009aa0:	881b      	ldrh	r3, [r3, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d307      	bcc.n	8009ab6 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	699a      	ldr	r2, [r3, #24]
 8009aaa:	197b      	adds	r3, r7, r5
 8009aac:	881b      	ldrh	r3, [r3, #0]
 8009aae:	1ad2      	subs	r2, r2, r3
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	619a      	str	r2, [r3, #24]
 8009ab4:	e002      	b.n	8009abc <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d11a      	bne.n	8009afa <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	001a      	movs	r2, r3
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	18d3      	adds	r3, r2, r3
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a21      	ldr	r2, [pc, #132]	@ (8009b5c <HAL_PCD_EP_DB_Receive+0x1c4>)
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009adc:	2280      	movs	r2, #128	@ 0x80
 8009ade:	0192      	lsls	r2, r2, #6
 8009ae0:	4053      	eors	r3, r2
 8009ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	001a      	movs	r2, r3
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	18d3      	adds	r3, r2, r3
 8009af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009af4:	491a      	ldr	r1, [pc, #104]	@ (8009b60 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8009af6:	430a      	orrs	r2, r1
 8009af8:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009afa:	1dbb      	adds	r3, r7, #6
 8009afc:	881b      	ldrh	r3, [r3, #0]
 8009afe:	2240      	movs	r2, #64	@ 0x40
 8009b00:	4013      	ands	r3, r2
 8009b02:	d115      	bne.n	8009b30 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	001a      	movs	r2, r3
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	18d3      	adds	r3, r2, r3
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a13      	ldr	r2, [pc, #76]	@ (8009b64 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8009b16:	4013      	ands	r3, r2
 8009b18:	623b      	str	r3, [r7, #32]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	001a      	movs	r2, r3
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	781b      	ldrb	r3, [r3, #0]
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	18d3      	adds	r3, r2, r3
 8009b28:	6a3a      	ldr	r2, [r7, #32]
 8009b2a:	490f      	ldr	r1, [pc, #60]	@ (8009b68 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8009b2c:	430a      	orrs	r2, r1
 8009b2e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8009b30:	241e      	movs	r4, #30
 8009b32:	193b      	adds	r3, r7, r4
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d009      	beq.n	8009b4e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	6959      	ldr	r1, [r3, #20]
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	895a      	ldrh	r2, [r3, #10]
 8009b46:	193b      	adds	r3, r7, r4
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	f005 fbd1 	bl	800f2f0 <USB_ReadPMA>
    }
  }

  return count;
 8009b4e:	231e      	movs	r3, #30
 8009b50:	18fb      	adds	r3, r7, r3
 8009b52:	881b      	ldrh	r3, [r3, #0]
}
 8009b54:	0018      	movs	r0, r3
 8009b56:	46bd      	mov	sp, r7
 8009b58:	b00a      	add	sp, #40	@ 0x28
 8009b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8009b5c:	07ffbf8f 	.word	0x07ffbf8f
 8009b60:	00008080 	.word	0x00008080
 8009b64:	07ff8f8f 	.word	0x07ff8f8f
 8009b68:	000080c0 	.word	0x000080c0

08009b6c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009b6c:	b5b0      	push	{r4, r5, r7, lr}
 8009b6e:	b08e      	sub	sp, #56	@ 0x38
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	1dbb      	adds	r3, r7, #6
 8009b78:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009b7a:	1dbb      	adds	r3, r7, #6
 8009b7c:	881b      	ldrh	r3, [r3, #0]
 8009b7e:	2240      	movs	r2, #64	@ 0x40
 8009b80:	4013      	ands	r3, r2
 8009b82:	d100      	bne.n	8009b86 <HAL_PCD_EP_DB_Transmit+0x1a>
 8009b84:	e1c3      	b.n	8009f0e <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	781b      	ldrb	r3, [r3, #0]
 8009b8e:	251e      	movs	r5, #30
 8009b90:	197c      	adds	r4, r7, r5
 8009b92:	0019      	movs	r1, r3
 8009b94:	0010      	movs	r0, r2
 8009b96:	f7fe fedb 	bl	8008950 <PCD_GET_EP_DBUF0_CNT>
 8009b9a:	0003      	movs	r3, r0
 8009b9c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	699a      	ldr	r2, [r3, #24]
 8009ba2:	197b      	adds	r3, r7, r5
 8009ba4:	881b      	ldrh	r3, [r3, #0]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d907      	bls.n	8009bba <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	699a      	ldr	r2, [r3, #24]
 8009bae:	197b      	adds	r3, r7, r5
 8009bb0:	881b      	ldrh	r3, [r3, #0]
 8009bb2:	1ad2      	subs	r2, r2, r3
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	619a      	str	r2, [r3, #24]
 8009bb8:	e002      	b.n	8009bc0 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	699b      	ldr	r3, [r3, #24]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d000      	beq.n	8009bca <HAL_PCD_EP_DB_Transmit+0x5e>
 8009bc8:	e0b2      	b.n	8009d30 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	785b      	ldrb	r3, [r3, #1]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d121      	bne.n	8009c16 <HAL_PCD_EP_DB_Transmit+0xaa>
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	00db      	lsls	r3, r3, #3
 8009bd8:	4ada      	ldr	r2, [pc, #872]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009bda:	4694      	mov	ip, r2
 8009bdc:	4463      	add	r3, ip
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	00db      	lsls	r3, r3, #3
 8009be6:	49d7      	ldr	r1, [pc, #860]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009be8:	468c      	mov	ip, r1
 8009bea:	4463      	add	r3, ip
 8009bec:	0192      	lsls	r2, r2, #6
 8009bee:	0992      	lsrs	r2, r2, #6
 8009bf0:	601a      	str	r2, [r3, #0]
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	781b      	ldrb	r3, [r3, #0]
 8009bf6:	00db      	lsls	r3, r3, #3
 8009bf8:	4ad2      	ldr	r2, [pc, #840]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009bfa:	4694      	mov	ip, r2
 8009bfc:	4463      	add	r3, ip
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	00db      	lsls	r3, r3, #3
 8009c06:	49cf      	ldr	r1, [pc, #828]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c08:	468c      	mov	ip, r1
 8009c0a:	4463      	add	r3, ip
 8009c0c:	2180      	movs	r1, #128	@ 0x80
 8009c0e:	0609      	lsls	r1, r1, #24
 8009c10:	430a      	orrs	r2, r1
 8009c12:	601a      	str	r2, [r3, #0]
 8009c14:	e020      	b.n	8009c58 <HAL_PCD_EP_DB_Transmit+0xec>
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	785b      	ldrb	r3, [r3, #1]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d11c      	bne.n	8009c58 <HAL_PCD_EP_DB_Transmit+0xec>
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	00db      	lsls	r3, r3, #3
 8009c24:	4ac7      	ldr	r2, [pc, #796]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c26:	4694      	mov	ip, r2
 8009c28:	4463      	add	r3, ip
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	00db      	lsls	r3, r3, #3
 8009c32:	49c4      	ldr	r1, [pc, #784]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c34:	468c      	mov	ip, r1
 8009c36:	4463      	add	r3, ip
 8009c38:	0412      	lsls	r2, r2, #16
 8009c3a:	0c12      	lsrs	r2, r2, #16
 8009c3c:	601a      	str	r2, [r3, #0]
 8009c3e:	68bb      	ldr	r3, [r7, #8]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	00db      	lsls	r3, r3, #3
 8009c44:	4abf      	ldr	r2, [pc, #764]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c46:	189a      	adds	r2, r3, r2
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	00db      	lsls	r3, r3, #3
 8009c4e:	49bd      	ldr	r1, [pc, #756]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c50:	468c      	mov	ip, r1
 8009c52:	4463      	add	r3, ip
 8009c54:	6812      	ldr	r2, [r2, #0]
 8009c56:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	785b      	ldrb	r3, [r3, #1]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d121      	bne.n	8009ca4 <HAL_PCD_EP_DB_Transmit+0x138>
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	00db      	lsls	r3, r3, #3
 8009c66:	4ab7      	ldr	r2, [pc, #732]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c68:	4694      	mov	ip, r2
 8009c6a:	4463      	add	r3, ip
 8009c6c:	685a      	ldr	r2, [r3, #4]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	00db      	lsls	r3, r3, #3
 8009c74:	49b3      	ldr	r1, [pc, #716]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c76:	468c      	mov	ip, r1
 8009c78:	4463      	add	r3, ip
 8009c7a:	0192      	lsls	r2, r2, #6
 8009c7c:	0992      	lsrs	r2, r2, #6
 8009c7e:	605a      	str	r2, [r3, #4]
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	00db      	lsls	r3, r3, #3
 8009c86:	4aaf      	ldr	r2, [pc, #700]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c88:	4694      	mov	ip, r2
 8009c8a:	4463      	add	r3, ip
 8009c8c:	685a      	ldr	r2, [r3, #4]
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	00db      	lsls	r3, r3, #3
 8009c94:	49ab      	ldr	r1, [pc, #684]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009c96:	468c      	mov	ip, r1
 8009c98:	4463      	add	r3, ip
 8009c9a:	2180      	movs	r1, #128	@ 0x80
 8009c9c:	0609      	lsls	r1, r1, #24
 8009c9e:	430a      	orrs	r2, r1
 8009ca0:	605a      	str	r2, [r3, #4]
 8009ca2:	e020      	b.n	8009ce6 <HAL_PCD_EP_DB_Transmit+0x17a>
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	785b      	ldrb	r3, [r3, #1]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d11c      	bne.n	8009ce6 <HAL_PCD_EP_DB_Transmit+0x17a>
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	00db      	lsls	r3, r3, #3
 8009cb2:	4aa4      	ldr	r2, [pc, #656]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009cb4:	4694      	mov	ip, r2
 8009cb6:	4463      	add	r3, ip
 8009cb8:	685a      	ldr	r2, [r3, #4]
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	00db      	lsls	r3, r3, #3
 8009cc0:	49a0      	ldr	r1, [pc, #640]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009cc2:	468c      	mov	ip, r1
 8009cc4:	4463      	add	r3, ip
 8009cc6:	0412      	lsls	r2, r2, #16
 8009cc8:	0c12      	lsrs	r2, r2, #16
 8009cca:	605a      	str	r2, [r3, #4]
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	00db      	lsls	r3, r3, #3
 8009cd2:	4a9c      	ldr	r2, [pc, #624]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009cd4:	189a      	adds	r2, r3, r2
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	00db      	lsls	r3, r3, #3
 8009cdc:	4999      	ldr	r1, [pc, #612]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009cde:	468c      	mov	ip, r1
 8009ce0:	4463      	add	r3, ip
 8009ce2:	6852      	ldr	r2, [r2, #4]
 8009ce4:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	781a      	ldrb	r2, [r3, #0]
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	0011      	movs	r1, r2
 8009cee:	0018      	movs	r0, r3
 8009cf0:	f00b f9b4 	bl	801505c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009cf4:	1dbb      	adds	r3, r7, #6
 8009cf6:	881a      	ldrh	r2, [r3, #0]
 8009cf8:	2380      	movs	r3, #128	@ 0x80
 8009cfa:	01db      	lsls	r3, r3, #7
 8009cfc:	4013      	ands	r3, r2
 8009cfe:	d100      	bne.n	8009d02 <HAL_PCD_EP_DB_Transmit+0x196>
 8009d00:	e2d5      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	001a      	movs	r2, r3
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	18d3      	adds	r3, r2, r3
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a8d      	ldr	r2, [pc, #564]	@ (8009f48 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8009d14:	4013      	ands	r3, r2
 8009d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	001a      	movs	r2, r3
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	18d3      	adds	r3, r2, r3
 8009d26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d28:	4988      	ldr	r1, [pc, #544]	@ (8009f4c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	601a      	str	r2, [r3, #0]
 8009d2e:	e2be      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009d30:	1dbb      	adds	r3, r7, #6
 8009d32:	881a      	ldrh	r2, [r3, #0]
 8009d34:	2380      	movs	r3, #128	@ 0x80
 8009d36:	01db      	lsls	r3, r3, #7
 8009d38:	4013      	ands	r3, r2
 8009d3a:	d015      	beq.n	8009d68 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	001a      	movs	r2, r3
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	009b      	lsls	r3, r3, #2
 8009d48:	18d3      	adds	r3, r2, r3
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a7e      	ldr	r2, [pc, #504]	@ (8009f48 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8009d4e:	4013      	ands	r3, r2
 8009d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	001a      	movs	r2, r3
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	18d3      	adds	r3, r2, r3
 8009d60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d62:	497a      	ldr	r1, [pc, #488]	@ (8009f4c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8009d64:	430a      	orrs	r2, r1
 8009d66:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	2224      	movs	r2, #36	@ 0x24
 8009d6c:	5c9b      	ldrb	r3, [r3, r2]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d000      	beq.n	8009d74 <HAL_PCD_EP_DB_Transmit+0x208>
 8009d72:	e29c      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	695a      	ldr	r2, [r3, #20]
 8009d78:	211e      	movs	r1, #30
 8009d7a:	187b      	adds	r3, r7, r1
 8009d7c:	881b      	ldrh	r3, [r3, #0]
 8009d7e:	18d2      	adds	r2, r2, r3
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	69da      	ldr	r2, [r3, #28]
 8009d88:	187b      	adds	r3, r7, r1
 8009d8a:	881b      	ldrh	r3, [r3, #0]
 8009d8c:	18d2      	adds	r2, r2, r3
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	6a1a      	ldr	r2, [r3, #32]
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d309      	bcc.n	8009db2 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	691b      	ldr	r3, [r3, #16]
 8009da2:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	6a1a      	ldr	r2, [r3, #32]
 8009da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009daa:	1ad2      	subs	r2, r2, r3
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	621a      	str	r2, [r3, #32]
 8009db0:	e016      	b.n	8009de0 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	6a1b      	ldr	r3, [r3, #32]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d108      	bne.n	8009dcc <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 8009dba:	231e      	movs	r3, #30
 8009dbc:	18fb      	adds	r3, r7, r3
 8009dbe:	881b      	ldrh	r3, [r3, #0]
 8009dc0:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2224      	movs	r2, #36	@ 0x24
 8009dc6:	2100      	movs	r1, #0
 8009dc8:	5499      	strb	r1, [r3, r2]
 8009dca:	e009      	b.n	8009de0 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	2224      	movs	r2, #36	@ 0x24
 8009dd0:	2100      	movs	r1, #0
 8009dd2:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	6a1b      	ldr	r3, [r3, #32]
 8009dd8:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	785b      	ldrb	r3, [r3, #1]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d162      	bne.n	8009eae <HAL_PCD_EP_DB_Transmit+0x342>
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	00db      	lsls	r3, r3, #3
 8009dee:	4a55      	ldr	r2, [pc, #340]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009df0:	4694      	mov	ip, r2
 8009df2:	4463      	add	r3, ip
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	00db      	lsls	r3, r3, #3
 8009dfc:	4951      	ldr	r1, [pc, #324]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009dfe:	468c      	mov	ip, r1
 8009e00:	4463      	add	r3, ip
 8009e02:	0192      	lsls	r2, r2, #6
 8009e04:	0992      	lsrs	r2, r2, #6
 8009e06:	601a      	str	r2, [r3, #0]
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e0c:	d91e      	bls.n	8009e4c <HAL_PCD_EP_DB_Transmit+0x2e0>
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e10:	095b      	lsrs	r3, r3, #5
 8009e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	221f      	movs	r2, #31
 8009e18:	4013      	ands	r3, r2
 8009e1a:	d102      	bne.n	8009e22 <HAL_PCD_EP_DB_Transmit+0x2b6>
 8009e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	00db      	lsls	r3, r3, #3
 8009e28:	4a46      	ldr	r2, [pc, #280]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009e2a:	4694      	mov	ip, r2
 8009e2c:	4463      	add	r3, ip
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e32:	069b      	lsls	r3, r3, #26
 8009e34:	431a      	orrs	r2, r3
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	00db      	lsls	r3, r3, #3
 8009e3c:	4941      	ldr	r1, [pc, #260]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009e3e:	468c      	mov	ip, r1
 8009e40:	4463      	add	r3, ip
 8009e42:	2180      	movs	r1, #128	@ 0x80
 8009e44:	0609      	lsls	r1, r1, #24
 8009e46:	430a      	orrs	r2, r1
 8009e48:	601a      	str	r2, [r3, #0]
 8009e4a:	e055      	b.n	8009ef8 <HAL_PCD_EP_DB_Transmit+0x38c>
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d111      	bne.n	8009e76 <HAL_PCD_EP_DB_Transmit+0x30a>
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	00db      	lsls	r3, r3, #3
 8009e58:	4a3a      	ldr	r2, [pc, #232]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009e5a:	4694      	mov	ip, r2
 8009e5c:	4463      	add	r3, ip
 8009e5e:	681a      	ldr	r2, [r3, #0]
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	00db      	lsls	r3, r3, #3
 8009e66:	4937      	ldr	r1, [pc, #220]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009e68:	468c      	mov	ip, r1
 8009e6a:	4463      	add	r3, ip
 8009e6c:	2180      	movs	r1, #128	@ 0x80
 8009e6e:	0609      	lsls	r1, r1, #24
 8009e70:	430a      	orrs	r2, r1
 8009e72:	601a      	str	r2, [r3, #0]
 8009e74:	e040      	b.n	8009ef8 <HAL_PCD_EP_DB_Transmit+0x38c>
 8009e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e78:	085b      	lsrs	r3, r3, #1
 8009e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7e:	2201      	movs	r2, #1
 8009e80:	4013      	ands	r3, r2
 8009e82:	d002      	beq.n	8009e8a <HAL_PCD_EP_DB_Transmit+0x31e>
 8009e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e86:	3301      	adds	r3, #1
 8009e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	00db      	lsls	r3, r3, #3
 8009e90:	4a2c      	ldr	r2, [pc, #176]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009e92:	4694      	mov	ip, r2
 8009e94:	4463      	add	r3, ip
 8009e96:	6819      	ldr	r1, [r3, #0]
 8009e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e9a:	069a      	lsls	r2, r3, #26
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	00db      	lsls	r3, r3, #3
 8009ea2:	4828      	ldr	r0, [pc, #160]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009ea4:	4684      	mov	ip, r0
 8009ea6:	4463      	add	r3, ip
 8009ea8:	430a      	orrs	r2, r1
 8009eaa:	601a      	str	r2, [r3, #0]
 8009eac:	e024      	b.n	8009ef8 <HAL_PCD_EP_DB_Transmit+0x38c>
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	785b      	ldrb	r3, [r3, #1]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d120      	bne.n	8009ef8 <HAL_PCD_EP_DB_Transmit+0x38c>
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	00db      	lsls	r3, r3, #3
 8009ebc:	4a21      	ldr	r2, [pc, #132]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009ebe:	4694      	mov	ip, r2
 8009ec0:	4463      	add	r3, ip
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	00db      	lsls	r3, r3, #3
 8009eca:	491e      	ldr	r1, [pc, #120]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009ecc:	468c      	mov	ip, r1
 8009ece:	4463      	add	r3, ip
 8009ed0:	0412      	lsls	r2, r2, #16
 8009ed2:	0c12      	lsrs	r2, r2, #16
 8009ed4:	601a      	str	r2, [r3, #0]
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	00db      	lsls	r3, r3, #3
 8009edc:	4a19      	ldr	r2, [pc, #100]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009ede:	4694      	mov	ip, r2
 8009ee0:	4463      	add	r3, ip
 8009ee2:	6819      	ldr	r1, [r3, #0]
 8009ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee6:	041a      	lsls	r2, r3, #16
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	781b      	ldrb	r3, [r3, #0]
 8009eec:	00db      	lsls	r3, r3, #3
 8009eee:	4815      	ldr	r0, [pc, #84]	@ (8009f44 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8009ef0:	4684      	mov	ip, r0
 8009ef2:	4463      	add	r3, ip
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6818      	ldr	r0, [r3, #0]
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	6959      	ldr	r1, [r3, #20]
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	891a      	ldrh	r2, [r3, #8]
 8009f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	f005 f97c 	bl	800f204 <USB_WritePMA>
 8009f0c:	e1cf      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	251e      	movs	r5, #30
 8009f18:	197c      	adds	r4, r7, r5
 8009f1a:	0019      	movs	r1, r3
 8009f1c:	0010      	movs	r0, r2
 8009f1e:	f7fe fd39 	bl	8008994 <PCD_GET_EP_DBUF1_CNT>
 8009f22:	0003      	movs	r3, r0
 8009f24:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	699a      	ldr	r2, [r3, #24]
 8009f2a:	197b      	adds	r3, r7, r5
 8009f2c:	881b      	ldrh	r3, [r3, #0]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d30e      	bcc.n	8009f50 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	699a      	ldr	r2, [r3, #24]
 8009f36:	197b      	adds	r3, r7, r5
 8009f38:	881b      	ldrh	r3, [r3, #0]
 8009f3a:	1ad2      	subs	r2, r2, r3
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	619a      	str	r2, [r3, #24]
 8009f40:	e009      	b.n	8009f56 <HAL_PCD_EP_DB_Transmit+0x3ea>
 8009f42:	46c0      	nop			@ (mov r8, r8)
 8009f44:	40009800 	.word	0x40009800
 8009f48:	07ff8f8f 	.word	0x07ff8f8f
 8009f4c:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	2200      	movs	r2, #0
 8009f54:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	699b      	ldr	r3, [r3, #24]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d000      	beq.n	8009f60 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8009f5e:	e0b2      	b.n	800a0c6 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	785b      	ldrb	r3, [r3, #1]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d121      	bne.n	8009fac <HAL_PCD_EP_DB_Transmit+0x440>
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	00db      	lsls	r3, r3, #3
 8009f6e:	4ab5      	ldr	r2, [pc, #724]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009f70:	4694      	mov	ip, r2
 8009f72:	4463      	add	r3, ip
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	781b      	ldrb	r3, [r3, #0]
 8009f7a:	00db      	lsls	r3, r3, #3
 8009f7c:	49b1      	ldr	r1, [pc, #708]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009f7e:	468c      	mov	ip, r1
 8009f80:	4463      	add	r3, ip
 8009f82:	0192      	lsls	r2, r2, #6
 8009f84:	0992      	lsrs	r2, r2, #6
 8009f86:	601a      	str	r2, [r3, #0]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	00db      	lsls	r3, r3, #3
 8009f8e:	4aad      	ldr	r2, [pc, #692]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009f90:	4694      	mov	ip, r2
 8009f92:	4463      	add	r3, ip
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	00db      	lsls	r3, r3, #3
 8009f9c:	49a9      	ldr	r1, [pc, #676]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009f9e:	468c      	mov	ip, r1
 8009fa0:	4463      	add	r3, ip
 8009fa2:	2180      	movs	r1, #128	@ 0x80
 8009fa4:	0609      	lsls	r1, r1, #24
 8009fa6:	430a      	orrs	r2, r1
 8009fa8:	601a      	str	r2, [r3, #0]
 8009faa:	e020      	b.n	8009fee <HAL_PCD_EP_DB_Transmit+0x482>
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	785b      	ldrb	r3, [r3, #1]
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d11c      	bne.n	8009fee <HAL_PCD_EP_DB_Transmit+0x482>
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	00db      	lsls	r3, r3, #3
 8009fba:	4aa2      	ldr	r2, [pc, #648]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009fbc:	4694      	mov	ip, r2
 8009fbe:	4463      	add	r3, ip
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	781b      	ldrb	r3, [r3, #0]
 8009fc6:	00db      	lsls	r3, r3, #3
 8009fc8:	499e      	ldr	r1, [pc, #632]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009fca:	468c      	mov	ip, r1
 8009fcc:	4463      	add	r3, ip
 8009fce:	0412      	lsls	r2, r2, #16
 8009fd0:	0c12      	lsrs	r2, r2, #16
 8009fd2:	601a      	str	r2, [r3, #0]
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	00db      	lsls	r3, r3, #3
 8009fda:	4a9a      	ldr	r2, [pc, #616]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009fdc:	189a      	adds	r2, r3, r2
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	00db      	lsls	r3, r3, #3
 8009fe4:	4997      	ldr	r1, [pc, #604]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009fe6:	468c      	mov	ip, r1
 8009fe8:	4463      	add	r3, ip
 8009fea:	6812      	ldr	r2, [r2, #0]
 8009fec:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	785b      	ldrb	r3, [r3, #1]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d121      	bne.n	800a03a <HAL_PCD_EP_DB_Transmit+0x4ce>
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	00db      	lsls	r3, r3, #3
 8009ffc:	4a91      	ldr	r2, [pc, #580]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8009ffe:	4694      	mov	ip, r2
 800a000:	4463      	add	r3, ip
 800a002:	685a      	ldr	r2, [r3, #4]
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	00db      	lsls	r3, r3, #3
 800a00a:	498e      	ldr	r1, [pc, #568]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a00c:	468c      	mov	ip, r1
 800a00e:	4463      	add	r3, ip
 800a010:	0192      	lsls	r2, r2, #6
 800a012:	0992      	lsrs	r2, r2, #6
 800a014:	605a      	str	r2, [r3, #4]
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	00db      	lsls	r3, r3, #3
 800a01c:	4a89      	ldr	r2, [pc, #548]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a01e:	4694      	mov	ip, r2
 800a020:	4463      	add	r3, ip
 800a022:	685a      	ldr	r2, [r3, #4]
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	00db      	lsls	r3, r3, #3
 800a02a:	4986      	ldr	r1, [pc, #536]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a02c:	468c      	mov	ip, r1
 800a02e:	4463      	add	r3, ip
 800a030:	2180      	movs	r1, #128	@ 0x80
 800a032:	0609      	lsls	r1, r1, #24
 800a034:	430a      	orrs	r2, r1
 800a036:	605a      	str	r2, [r3, #4]
 800a038:	e020      	b.n	800a07c <HAL_PCD_EP_DB_Transmit+0x510>
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	785b      	ldrb	r3, [r3, #1]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d11c      	bne.n	800a07c <HAL_PCD_EP_DB_Transmit+0x510>
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	00db      	lsls	r3, r3, #3
 800a048:	4a7e      	ldr	r2, [pc, #504]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a04a:	4694      	mov	ip, r2
 800a04c:	4463      	add	r3, ip
 800a04e:	685a      	ldr	r2, [r3, #4]
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	00db      	lsls	r3, r3, #3
 800a056:	497b      	ldr	r1, [pc, #492]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a058:	468c      	mov	ip, r1
 800a05a:	4463      	add	r3, ip
 800a05c:	0412      	lsls	r2, r2, #16
 800a05e:	0c12      	lsrs	r2, r2, #16
 800a060:	605a      	str	r2, [r3, #4]
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	00db      	lsls	r3, r3, #3
 800a068:	4a76      	ldr	r2, [pc, #472]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a06a:	189a      	adds	r2, r3, r2
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	00db      	lsls	r3, r3, #3
 800a072:	4974      	ldr	r1, [pc, #464]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a074:	468c      	mov	ip, r1
 800a076:	4463      	add	r3, ip
 800a078:	6852      	ldr	r2, [r2, #4]
 800a07a:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	781a      	ldrb	r2, [r3, #0]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	0011      	movs	r1, r2
 800a084:	0018      	movs	r0, r3
 800a086:	f00a ffe9 	bl	801505c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a08a:	1dbb      	adds	r3, r7, #6
 800a08c:	881a      	ldrh	r2, [r3, #0]
 800a08e:	2380      	movs	r3, #128	@ 0x80
 800a090:	01db      	lsls	r3, r3, #7
 800a092:	4013      	ands	r3, r2
 800a094:	d000      	beq.n	800a098 <HAL_PCD_EP_DB_Transmit+0x52c>
 800a096:	e10a      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	001a      	movs	r2, r3
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	009b      	lsls	r3, r3, #2
 800a0a4:	18d3      	adds	r3, r2, r3
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	4a67      	ldr	r2, [pc, #412]	@ (800a248 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800a0aa:	4013      	ands	r3, r2
 800a0ac:	623b      	str	r3, [r7, #32]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	001a      	movs	r2, r3
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	18d3      	adds	r3, r2, r3
 800a0bc:	6a3a      	ldr	r2, [r7, #32]
 800a0be:	4963      	ldr	r1, [pc, #396]	@ (800a24c <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800a0c0:	430a      	orrs	r2, r1
 800a0c2:	601a      	str	r2, [r3, #0]
 800a0c4:	e0f3      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a0c6:	1dbb      	adds	r3, r7, #6
 800a0c8:	881a      	ldrh	r2, [r3, #0]
 800a0ca:	2380      	movs	r3, #128	@ 0x80
 800a0cc:	01db      	lsls	r3, r3, #7
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	d115      	bne.n	800a0fe <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	001a      	movs	r2, r3
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	18d3      	adds	r3, r2, r3
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a59      	ldr	r2, [pc, #356]	@ (800a248 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800a0e4:	4013      	ands	r3, r2
 800a0e6:	617b      	str	r3, [r7, #20]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	001a      	movs	r2, r3
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	18d3      	adds	r3, r2, r3
 800a0f6:	697a      	ldr	r2, [r7, #20]
 800a0f8:	4954      	ldr	r1, [pc, #336]	@ (800a24c <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2224      	movs	r2, #36	@ 0x24
 800a102:	5c9b      	ldrb	r3, [r3, r2]
 800a104:	2b01      	cmp	r3, #1
 800a106:	d000      	beq.n	800a10a <HAL_PCD_EP_DB_Transmit+0x59e>
 800a108:	e0d1      	b.n	800a2ae <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	695a      	ldr	r2, [r3, #20]
 800a10e:	211e      	movs	r1, #30
 800a110:	187b      	adds	r3, r7, r1
 800a112:	881b      	ldrh	r3, [r3, #0]
 800a114:	18d2      	adds	r2, r2, r3
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	69da      	ldr	r2, [r3, #28]
 800a11e:	187b      	adds	r3, r7, r1
 800a120:	881b      	ldrh	r3, [r3, #0]
 800a122:	18d2      	adds	r2, r2, r3
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	6a1a      	ldr	r2, [r3, #32]
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	429a      	cmp	r2, r3
 800a132:	d309      	bcc.n	800a148 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	6a1a      	ldr	r2, [r3, #32]
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	1ad2      	subs	r2, r2, r3
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	621a      	str	r2, [r3, #32]
 800a146:	e016      	b.n	800a176 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	6a1b      	ldr	r3, [r3, #32]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d108      	bne.n	800a162 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 800a150:	231e      	movs	r3, #30
 800a152:	18fb      	adds	r3, r7, r3
 800a154:	881b      	ldrh	r3, [r3, #0]
 800a156:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	2224      	movs	r2, #36	@ 0x24
 800a15c:	2100      	movs	r1, #0
 800a15e:	5499      	strb	r1, [r3, r2]
 800a160:	e009      	b.n	800a176 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	6a1b      	ldr	r3, [r3, #32]
 800a166:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	2200      	movs	r2, #0
 800a16c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	2224      	movs	r2, #36	@ 0x24
 800a172:	2100      	movs	r1, #0
 800a174:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	785b      	ldrb	r3, [r3, #1]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d168      	bne.n	800a250 <HAL_PCD_EP_DB_Transmit+0x6e4>
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	781b      	ldrb	r3, [r3, #0]
 800a182:	00db      	lsls	r3, r3, #3
 800a184:	4a2f      	ldr	r2, [pc, #188]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a186:	4694      	mov	ip, r2
 800a188:	4463      	add	r3, ip
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	00db      	lsls	r3, r3, #3
 800a192:	492c      	ldr	r1, [pc, #176]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a194:	468c      	mov	ip, r1
 800a196:	4463      	add	r3, ip
 800a198:	0192      	lsls	r2, r2, #6
 800a19a:	0992      	lsrs	r2, r2, #6
 800a19c:	605a      	str	r2, [r3, #4]
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	2b3e      	cmp	r3, #62	@ 0x3e
 800a1a2:	d91e      	bls.n	800a1e2 <HAL_PCD_EP_DB_Transmit+0x676>
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	095b      	lsrs	r3, r3, #5
 800a1a8:	61bb      	str	r3, [r7, #24]
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ac:	221f      	movs	r2, #31
 800a1ae:	4013      	ands	r3, r2
 800a1b0:	d102      	bne.n	800a1b8 <HAL_PCD_EP_DB_Transmit+0x64c>
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	61bb      	str	r3, [r7, #24]
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	00db      	lsls	r3, r3, #3
 800a1be:	4a21      	ldr	r2, [pc, #132]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a1c0:	4694      	mov	ip, r2
 800a1c2:	4463      	add	r3, ip
 800a1c4:	685a      	ldr	r2, [r3, #4]
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	069b      	lsls	r3, r3, #26
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	00db      	lsls	r3, r3, #3
 800a1d2:	491c      	ldr	r1, [pc, #112]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a1d4:	468c      	mov	ip, r1
 800a1d6:	4463      	add	r3, ip
 800a1d8:	2180      	movs	r1, #128	@ 0x80
 800a1da:	0609      	lsls	r1, r1, #24
 800a1dc:	430a      	orrs	r2, r1
 800a1de:	605a      	str	r2, [r3, #4]
 800a1e0:	e05b      	b.n	800a29a <HAL_PCD_EP_DB_Transmit+0x72e>
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d111      	bne.n	800a20c <HAL_PCD_EP_DB_Transmit+0x6a0>
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	00db      	lsls	r3, r3, #3
 800a1ee:	4a15      	ldr	r2, [pc, #84]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a1f0:	4694      	mov	ip, r2
 800a1f2:	4463      	add	r3, ip
 800a1f4:	685a      	ldr	r2, [r3, #4]
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	00db      	lsls	r3, r3, #3
 800a1fc:	4911      	ldr	r1, [pc, #68]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a1fe:	468c      	mov	ip, r1
 800a200:	4463      	add	r3, ip
 800a202:	2180      	movs	r1, #128	@ 0x80
 800a204:	0609      	lsls	r1, r1, #24
 800a206:	430a      	orrs	r2, r1
 800a208:	605a      	str	r2, [r3, #4]
 800a20a:	e046      	b.n	800a29a <HAL_PCD_EP_DB_Transmit+0x72e>
 800a20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a20e:	085b      	lsrs	r3, r3, #1
 800a210:	61bb      	str	r3, [r7, #24]
 800a212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a214:	2201      	movs	r2, #1
 800a216:	4013      	ands	r3, r2
 800a218:	d002      	beq.n	800a220 <HAL_PCD_EP_DB_Transmit+0x6b4>
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	3301      	adds	r3, #1
 800a21e:	61bb      	str	r3, [r7, #24]
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	00db      	lsls	r3, r3, #3
 800a226:	4a07      	ldr	r2, [pc, #28]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a228:	4694      	mov	ip, r2
 800a22a:	4463      	add	r3, ip
 800a22c:	6859      	ldr	r1, [r3, #4]
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	069a      	lsls	r2, r3, #26
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	00db      	lsls	r3, r3, #3
 800a238:	4802      	ldr	r0, [pc, #8]	@ (800a244 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800a23a:	4684      	mov	ip, r0
 800a23c:	4463      	add	r3, ip
 800a23e:	430a      	orrs	r2, r1
 800a240:	605a      	str	r2, [r3, #4]
 800a242:	e02a      	b.n	800a29a <HAL_PCD_EP_DB_Transmit+0x72e>
 800a244:	40009800 	.word	0x40009800
 800a248:	07ff8f8f 	.word	0x07ff8f8f
 800a24c:	0000c080 	.word	0x0000c080
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	785b      	ldrb	r3, [r3, #1]
 800a254:	2b01      	cmp	r3, #1
 800a256:	d120      	bne.n	800a29a <HAL_PCD_EP_DB_Transmit+0x72e>
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	00db      	lsls	r3, r3, #3
 800a25e:	4a25      	ldr	r2, [pc, #148]	@ (800a2f4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800a260:	4694      	mov	ip, r2
 800a262:	4463      	add	r3, ip
 800a264:	685a      	ldr	r2, [r3, #4]
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	4921      	ldr	r1, [pc, #132]	@ (800a2f4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800a26e:	468c      	mov	ip, r1
 800a270:	4463      	add	r3, ip
 800a272:	0412      	lsls	r2, r2, #16
 800a274:	0c12      	lsrs	r2, r2, #16
 800a276:	605a      	str	r2, [r3, #4]
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	00db      	lsls	r3, r3, #3
 800a27e:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800a280:	4694      	mov	ip, r2
 800a282:	4463      	add	r3, ip
 800a284:	6859      	ldr	r1, [r3, #4]
 800a286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a288:	041a      	lsls	r2, r3, #16
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	00db      	lsls	r3, r3, #3
 800a290:	4818      	ldr	r0, [pc, #96]	@ (800a2f4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800a292:	4684      	mov	ip, r0
 800a294:	4463      	add	r3, ip
 800a296:	430a      	orrs	r2, r1
 800a298:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6818      	ldr	r0, [r3, #0]
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	6959      	ldr	r1, [r3, #20]
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	895a      	ldrh	r2, [r3, #10]
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	f004 ffab 	bl	800f204 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	001a      	movs	r2, r3
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	18d3      	adds	r3, r2, r3
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a0e      	ldr	r2, [pc, #56]	@ (800a2f8 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800a2c0:	4013      	ands	r3, r2
 800a2c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c6:	2210      	movs	r2, #16
 800a2c8:	4053      	eors	r3, r2
 800a2ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ce:	2220      	movs	r2, #32
 800a2d0:	4053      	eors	r3, r2
 800a2d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	001a      	movs	r2, r3
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	18d3      	adds	r3, r2, r3
 800a2e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2e4:	4905      	ldr	r1, [pc, #20]	@ (800a2fc <HAL_PCD_EP_DB_Transmit+0x790>)
 800a2e6:	430a      	orrs	r2, r1
 800a2e8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	b00e      	add	sp, #56	@ 0x38
 800a2f2:	bdb0      	pop	{r4, r5, r7, pc}
 800a2f4:	40009800 	.word	0x40009800
 800a2f8:	07ff8fbf 	.word	0x07ff8fbf
 800a2fc:	00008080 	.word	0x00008080

0800a300 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800a300:	b590      	push	{r4, r7, lr}
 800a302:	b087      	sub	sp, #28
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	0008      	movs	r0, r1
 800a30a:	0011      	movs	r1, r2
 800a30c:	607b      	str	r3, [r7, #4]
 800a30e:	240a      	movs	r4, #10
 800a310:	193b      	adds	r3, r7, r4
 800a312:	1c02      	adds	r2, r0, #0
 800a314:	801a      	strh	r2, [r3, #0]
 800a316:	2308      	movs	r3, #8
 800a318:	18fb      	adds	r3, r7, r3
 800a31a:	1c0a      	adds	r2, r1, #0
 800a31c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800a31e:	0021      	movs	r1, r4
 800a320:	187b      	adds	r3, r7, r1
 800a322:	881b      	ldrh	r3, [r3, #0]
 800a324:	2280      	movs	r2, #128	@ 0x80
 800a326:	4013      	ands	r3, r2
 800a328:	b29b      	uxth	r3, r3
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00d      	beq.n	800a34a <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a32e:	187b      	adds	r3, r7, r1
 800a330:	881b      	ldrh	r3, [r3, #0]
 800a332:	2207      	movs	r2, #7
 800a334:	401a      	ands	r2, r3
 800a336:	0013      	movs	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	189b      	adds	r3, r3, r2
 800a33c:	00db      	lsls	r3, r3, #3
 800a33e:	3310      	adds	r3, #16
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	18d3      	adds	r3, r2, r3
 800a344:	3304      	adds	r3, #4
 800a346:	617b      	str	r3, [r7, #20]
 800a348:	e00c      	b.n	800a364 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a34a:	230a      	movs	r3, #10
 800a34c:	18fb      	adds	r3, r7, r3
 800a34e:	881a      	ldrh	r2, [r3, #0]
 800a350:	0013      	movs	r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	189b      	adds	r3, r3, r2
 800a356:	00db      	lsls	r3, r3, #3
 800a358:	3351      	adds	r3, #81	@ 0x51
 800a35a:	33ff      	adds	r3, #255	@ 0xff
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	18d3      	adds	r3, r2, r3
 800a360:	3304      	adds	r3, #4
 800a362:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800a364:	2308      	movs	r3, #8
 800a366:	18fb      	adds	r3, r7, r3
 800a368:	881b      	ldrh	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d107      	bne.n	800a37e <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2200      	movs	r2, #0
 800a372:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	b29a      	uxth	r2, r3
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	80da      	strh	r2, [r3, #6]
 800a37c:	e00b      	b.n	800a396 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2201      	movs	r2, #1
 800a382:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	b29a      	uxth	r2, r3
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	0c1b      	lsrs	r3, r3, #16
 800a390:	b29a      	uxth	r2, r3
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	0018      	movs	r0, r3
 800a39a:	46bd      	mov	sp, r7
 800a39c:	b007      	add	sp, #28
 800a39e:	bd90      	pop	{r4, r7, pc}

0800a3a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a3ae:	687a      	ldr	r2, [r7, #4]
 800a3b0:	23b5      	movs	r3, #181	@ 0xb5
 800a3b2:	009b      	lsls	r3, r3, #2
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	23b3      	movs	r3, #179	@ 0xb3
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	2100      	movs	r1, #0
 800a3c0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	431a      	orrs	r2, r3
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	0018      	movs	r0, r3
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	b004      	add	sp, #16
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a3e8:	4b04      	ldr	r3, [pc, #16]	@ (800a3fc <HAL_PWREx_EnableVddUSB+0x18>)
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	4b03      	ldr	r3, [pc, #12]	@ (800a3fc <HAL_PWREx_EnableVddUSB+0x18>)
 800a3ee:	2180      	movs	r1, #128	@ 0x80
 800a3f0:	00c9      	lsls	r1, r1, #3
 800a3f2:	430a      	orrs	r2, r1
 800a3f4:	605a      	str	r2, [r3, #4]
}
 800a3f6:	46c0      	nop			@ (mov r8, r8)
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	40007000 	.word	0x40007000

0800a400 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a408:	4b19      	ldr	r3, [pc, #100]	@ (800a470 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a19      	ldr	r2, [pc, #100]	@ (800a474 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a40e:	4013      	ands	r3, r2
 800a410:	0019      	movs	r1, r3
 800a412:	4b17      	ldr	r3, [pc, #92]	@ (800a470 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	430a      	orrs	r2, r1
 800a418:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	2380      	movs	r3, #128	@ 0x80
 800a41e:	009b      	lsls	r3, r3, #2
 800a420:	429a      	cmp	r2, r3
 800a422:	d11f      	bne.n	800a464 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a424:	4b14      	ldr	r3, [pc, #80]	@ (800a478 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	0013      	movs	r3, r2
 800a42a:	005b      	lsls	r3, r3, #1
 800a42c:	189b      	adds	r3, r3, r2
 800a42e:	005b      	lsls	r3, r3, #1
 800a430:	4912      	ldr	r1, [pc, #72]	@ (800a47c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a432:	0018      	movs	r0, r3
 800a434:	f7fb fec8 	bl	80061c8 <__udivsi3>
 800a438:	0003      	movs	r3, r0
 800a43a:	3301      	adds	r3, #1
 800a43c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a43e:	e008      	b.n	800a452 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d003      	beq.n	800a44e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	3b01      	subs	r3, #1
 800a44a:	60fb      	str	r3, [r7, #12]
 800a44c:	e001      	b.n	800a452 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a44e:	2303      	movs	r3, #3
 800a450:	e009      	b.n	800a466 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a452:	4b07      	ldr	r3, [pc, #28]	@ (800a470 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a454:	695a      	ldr	r2, [r3, #20]
 800a456:	2380      	movs	r3, #128	@ 0x80
 800a458:	00db      	lsls	r3, r3, #3
 800a45a:	401a      	ands	r2, r3
 800a45c:	2380      	movs	r3, #128	@ 0x80
 800a45e:	00db      	lsls	r3, r3, #3
 800a460:	429a      	cmp	r2, r3
 800a462:	d0ed      	beq.n	800a440 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a464:	2300      	movs	r3, #0
}
 800a466:	0018      	movs	r0, r3
 800a468:	46bd      	mov	sp, r7
 800a46a:	b004      	add	sp, #16
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	46c0      	nop			@ (mov r8, r8)
 800a470:	40007000 	.word	0x40007000
 800a474:	fffff9ff 	.word	0xfffff9ff
 800a478:	20000004 	.word	0x20000004
 800a47c:	000f4240 	.word	0x000f4240

0800a480 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a484:	4b03      	ldr	r3, [pc, #12]	@ (800a494 <LL_RCC_GetAPB1Prescaler+0x14>)
 800a486:	689a      	ldr	r2, [r3, #8]
 800a488:	23e0      	movs	r3, #224	@ 0xe0
 800a48a:	01db      	lsls	r3, r3, #7
 800a48c:	4013      	ands	r3, r2
}
 800a48e:	0018      	movs	r0, r3
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	40021000 	.word	0x40021000

0800a498 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b088      	sub	sp, #32
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d102      	bne.n	800a4ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	f000 fb50 	bl	800ab4c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	4013      	ands	r3, r2
 800a4b4:	d100      	bne.n	800a4b8 <HAL_RCC_OscConfig+0x20>
 800a4b6:	e07c      	b.n	800a5b2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4b8:	4bc3      	ldr	r3, [pc, #780]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a4ba:	689b      	ldr	r3, [r3, #8]
 800a4bc:	2238      	movs	r2, #56	@ 0x38
 800a4be:	4013      	ands	r3, r2
 800a4c0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a4c2:	4bc1      	ldr	r3, [pc, #772]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a4c4:	68db      	ldr	r3, [r3, #12]
 800a4c6:	2203      	movs	r2, #3
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	2b10      	cmp	r3, #16
 800a4d0:	d102      	bne.n	800a4d8 <HAL_RCC_OscConfig+0x40>
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	2b03      	cmp	r3, #3
 800a4d6:	d002      	beq.n	800a4de <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	2b08      	cmp	r3, #8
 800a4dc:	d10b      	bne.n	800a4f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a4de:	4bba      	ldr	r3, [pc, #744]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	2380      	movs	r3, #128	@ 0x80
 800a4e4:	029b      	lsls	r3, r3, #10
 800a4e6:	4013      	ands	r3, r2
 800a4e8:	d062      	beq.n	800a5b0 <HAL_RCC_OscConfig+0x118>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d15e      	bne.n	800a5b0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e32a      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	685a      	ldr	r2, [r3, #4]
 800a4fa:	2380      	movs	r3, #128	@ 0x80
 800a4fc:	025b      	lsls	r3, r3, #9
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d107      	bne.n	800a512 <HAL_RCC_OscConfig+0x7a>
 800a502:	4bb1      	ldr	r3, [pc, #708]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a504:	681a      	ldr	r2, [r3, #0]
 800a506:	4bb0      	ldr	r3, [pc, #704]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a508:	2180      	movs	r1, #128	@ 0x80
 800a50a:	0249      	lsls	r1, r1, #9
 800a50c:	430a      	orrs	r2, r1
 800a50e:	601a      	str	r2, [r3, #0]
 800a510:	e020      	b.n	800a554 <HAL_RCC_OscConfig+0xbc>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	685a      	ldr	r2, [r3, #4]
 800a516:	23a0      	movs	r3, #160	@ 0xa0
 800a518:	02db      	lsls	r3, r3, #11
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d10e      	bne.n	800a53c <HAL_RCC_OscConfig+0xa4>
 800a51e:	4baa      	ldr	r3, [pc, #680]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a520:	681a      	ldr	r2, [r3, #0]
 800a522:	4ba9      	ldr	r3, [pc, #676]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a524:	2180      	movs	r1, #128	@ 0x80
 800a526:	02c9      	lsls	r1, r1, #11
 800a528:	430a      	orrs	r2, r1
 800a52a:	601a      	str	r2, [r3, #0]
 800a52c:	4ba6      	ldr	r3, [pc, #664]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	4ba5      	ldr	r3, [pc, #660]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a532:	2180      	movs	r1, #128	@ 0x80
 800a534:	0249      	lsls	r1, r1, #9
 800a536:	430a      	orrs	r2, r1
 800a538:	601a      	str	r2, [r3, #0]
 800a53a:	e00b      	b.n	800a554 <HAL_RCC_OscConfig+0xbc>
 800a53c:	4ba2      	ldr	r3, [pc, #648]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	4ba1      	ldr	r3, [pc, #644]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a542:	49a2      	ldr	r1, [pc, #648]	@ (800a7cc <HAL_RCC_OscConfig+0x334>)
 800a544:	400a      	ands	r2, r1
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	4b9f      	ldr	r3, [pc, #636]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	4b9e      	ldr	r3, [pc, #632]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a54e:	49a0      	ldr	r1, [pc, #640]	@ (800a7d0 <HAL_RCC_OscConfig+0x338>)
 800a550:	400a      	ands	r2, r1
 800a552:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d014      	beq.n	800a586 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a55c:	f7fd faae 	bl	8007abc <HAL_GetTick>
 800a560:	0003      	movs	r3, r0
 800a562:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a564:	e008      	b.n	800a578 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a566:	f7fd faa9 	bl	8007abc <HAL_GetTick>
 800a56a:	0002      	movs	r2, r0
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	1ad3      	subs	r3, r2, r3
 800a570:	2b64      	cmp	r3, #100	@ 0x64
 800a572:	d901      	bls.n	800a578 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800a574:	2303      	movs	r3, #3
 800a576:	e2e9      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a578:	4b93      	ldr	r3, [pc, #588]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	2380      	movs	r3, #128	@ 0x80
 800a57e:	029b      	lsls	r3, r3, #10
 800a580:	4013      	ands	r3, r2
 800a582:	d0f0      	beq.n	800a566 <HAL_RCC_OscConfig+0xce>
 800a584:	e015      	b.n	800a5b2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a586:	f7fd fa99 	bl	8007abc <HAL_GetTick>
 800a58a:	0003      	movs	r3, r0
 800a58c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a58e:	e008      	b.n	800a5a2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a590:	f7fd fa94 	bl	8007abc <HAL_GetTick>
 800a594:	0002      	movs	r2, r0
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	1ad3      	subs	r3, r2, r3
 800a59a:	2b64      	cmp	r3, #100	@ 0x64
 800a59c:	d901      	bls.n	800a5a2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e2d4      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a5a2:	4b89      	ldr	r3, [pc, #548]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a5a4:	681a      	ldr	r2, [r3, #0]
 800a5a6:	2380      	movs	r3, #128	@ 0x80
 800a5a8:	029b      	lsls	r3, r3, #10
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	d1f0      	bne.n	800a590 <HAL_RCC_OscConfig+0xf8>
 800a5ae:	e000      	b.n	800a5b2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5b0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	4013      	ands	r3, r2
 800a5ba:	d100      	bne.n	800a5be <HAL_RCC_OscConfig+0x126>
 800a5bc:	e099      	b.n	800a6f2 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5be:	4b82      	ldr	r3, [pc, #520]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	2238      	movs	r2, #56	@ 0x38
 800a5c4:	4013      	ands	r3, r2
 800a5c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5c8:	4b7f      	ldr	r3, [pc, #508]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a5ca:	68db      	ldr	r3, [r3, #12]
 800a5cc:	2203      	movs	r2, #3
 800a5ce:	4013      	ands	r3, r2
 800a5d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	2b10      	cmp	r3, #16
 800a5d6:	d102      	bne.n	800a5de <HAL_RCC_OscConfig+0x146>
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d002      	beq.n	800a5e4 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d135      	bne.n	800a650 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5e4:	4b78      	ldr	r3, [pc, #480]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	2380      	movs	r3, #128	@ 0x80
 800a5ea:	00db      	lsls	r3, r3, #3
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	d005      	beq.n	800a5fc <HAL_RCC_OscConfig+0x164>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d101      	bne.n	800a5fc <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e2a7      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5fc:	4b72      	ldr	r3, [pc, #456]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	4a74      	ldr	r2, [pc, #464]	@ (800a7d4 <HAL_RCC_OscConfig+0x33c>)
 800a602:	4013      	ands	r3, r2
 800a604:	0019      	movs	r1, r3
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	695b      	ldr	r3, [r3, #20]
 800a60a:	021a      	lsls	r2, r3, #8
 800a60c:	4b6e      	ldr	r3, [pc, #440]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a60e:	430a      	orrs	r2, r1
 800a610:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d112      	bne.n	800a63e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a618:	4b6b      	ldr	r3, [pc, #428]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a6e      	ldr	r2, [pc, #440]	@ (800a7d8 <HAL_RCC_OscConfig+0x340>)
 800a61e:	4013      	ands	r3, r2
 800a620:	0019      	movs	r1, r3
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	691a      	ldr	r2, [r3, #16]
 800a626:	4b68      	ldr	r3, [pc, #416]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a628:	430a      	orrs	r2, r1
 800a62a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a62c:	4b66      	ldr	r3, [pc, #408]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	0adb      	lsrs	r3, r3, #11
 800a632:	2207      	movs	r2, #7
 800a634:	4013      	ands	r3, r2
 800a636:	4a69      	ldr	r2, [pc, #420]	@ (800a7dc <HAL_RCC_OscConfig+0x344>)
 800a638:	40da      	lsrs	r2, r3
 800a63a:	4b69      	ldr	r3, [pc, #420]	@ (800a7e0 <HAL_RCC_OscConfig+0x348>)
 800a63c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a63e:	4b69      	ldr	r3, [pc, #420]	@ (800a7e4 <HAL_RCC_OscConfig+0x34c>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	0018      	movs	r0, r3
 800a644:	f7fd f9de 	bl	8007a04 <HAL_InitTick>
 800a648:	1e03      	subs	r3, r0, #0
 800a64a:	d051      	beq.n	800a6f0 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	e27d      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d030      	beq.n	800a6ba <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a658:	4b5b      	ldr	r3, [pc, #364]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4a5e      	ldr	r2, [pc, #376]	@ (800a7d8 <HAL_RCC_OscConfig+0x340>)
 800a65e:	4013      	ands	r3, r2
 800a660:	0019      	movs	r1, r3
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	691a      	ldr	r2, [r3, #16]
 800a666:	4b58      	ldr	r3, [pc, #352]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a668:	430a      	orrs	r2, r1
 800a66a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a66c:	4b56      	ldr	r3, [pc, #344]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a66e:	681a      	ldr	r2, [r3, #0]
 800a670:	4b55      	ldr	r3, [pc, #340]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a672:	2180      	movs	r1, #128	@ 0x80
 800a674:	0049      	lsls	r1, r1, #1
 800a676:	430a      	orrs	r2, r1
 800a678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a67a:	f7fd fa1f 	bl	8007abc <HAL_GetTick>
 800a67e:	0003      	movs	r3, r0
 800a680:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a682:	e008      	b.n	800a696 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a684:	f7fd fa1a 	bl	8007abc <HAL_GetTick>
 800a688:	0002      	movs	r2, r0
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	1ad3      	subs	r3, r2, r3
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d901      	bls.n	800a696 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e25a      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a696:	4b4c      	ldr	r3, [pc, #304]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	2380      	movs	r3, #128	@ 0x80
 800a69c:	00db      	lsls	r3, r3, #3
 800a69e:	4013      	ands	r3, r2
 800a6a0:	d0f0      	beq.n	800a684 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6a2:	4b49      	ldr	r3, [pc, #292]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	4a4b      	ldr	r2, [pc, #300]	@ (800a7d4 <HAL_RCC_OscConfig+0x33c>)
 800a6a8:	4013      	ands	r3, r2
 800a6aa:	0019      	movs	r1, r3
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	021a      	lsls	r2, r3, #8
 800a6b2:	4b45      	ldr	r3, [pc, #276]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6b4:	430a      	orrs	r2, r1
 800a6b6:	605a      	str	r2, [r3, #4]
 800a6b8:	e01b      	b.n	800a6f2 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a6ba:	4b43      	ldr	r3, [pc, #268]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	4b42      	ldr	r3, [pc, #264]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6c0:	4949      	ldr	r1, [pc, #292]	@ (800a7e8 <HAL_RCC_OscConfig+0x350>)
 800a6c2:	400a      	ands	r2, r1
 800a6c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6c6:	f7fd f9f9 	bl	8007abc <HAL_GetTick>
 800a6ca:	0003      	movs	r3, r0
 800a6cc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a6ce:	e008      	b.n	800a6e2 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6d0:	f7fd f9f4 	bl	8007abc <HAL_GetTick>
 800a6d4:	0002      	movs	r2, r0
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	1ad3      	subs	r3, r2, r3
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d901      	bls.n	800a6e2 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e234      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a6e2:	4b39      	ldr	r3, [pc, #228]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	2380      	movs	r3, #128	@ 0x80
 800a6e8:	00db      	lsls	r3, r3, #3
 800a6ea:	4013      	ands	r3, r2
 800a6ec:	d1f0      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x238>
 800a6ee:	e000      	b.n	800a6f2 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6f0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2208      	movs	r2, #8
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	d047      	beq.n	800a78c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a6fc:	4b32      	ldr	r3, [pc, #200]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	2238      	movs	r2, #56	@ 0x38
 800a702:	4013      	ands	r3, r2
 800a704:	2b18      	cmp	r3, #24
 800a706:	d10a      	bne.n	800a71e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a708:	4b2f      	ldr	r3, [pc, #188]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a70a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a70c:	2202      	movs	r2, #2
 800a70e:	4013      	ands	r3, r2
 800a710:	d03c      	beq.n	800a78c <HAL_RCC_OscConfig+0x2f4>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	699b      	ldr	r3, [r3, #24]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d138      	bne.n	800a78c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800a71a:	2301      	movs	r3, #1
 800a71c:	e216      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	699b      	ldr	r3, [r3, #24]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d019      	beq.n	800a75a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a726:	4b28      	ldr	r3, [pc, #160]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a728:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a72a:	4b27      	ldr	r3, [pc, #156]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a72c:	2101      	movs	r1, #1
 800a72e:	430a      	orrs	r2, r1
 800a730:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a732:	f7fd f9c3 	bl	8007abc <HAL_GetTick>
 800a736:	0003      	movs	r3, r0
 800a738:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a73a:	e008      	b.n	800a74e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a73c:	f7fd f9be 	bl	8007abc <HAL_GetTick>
 800a740:	0002      	movs	r2, r0
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	2b02      	cmp	r3, #2
 800a748:	d901      	bls.n	800a74e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800a74a:	2303      	movs	r3, #3
 800a74c:	e1fe      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a74e:	4b1e      	ldr	r3, [pc, #120]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a752:	2202      	movs	r2, #2
 800a754:	4013      	ands	r3, r2
 800a756:	d0f1      	beq.n	800a73c <HAL_RCC_OscConfig+0x2a4>
 800a758:	e018      	b.n	800a78c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a75a:	4b1b      	ldr	r3, [pc, #108]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a75c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a75e:	4b1a      	ldr	r3, [pc, #104]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a760:	2101      	movs	r1, #1
 800a762:	438a      	bics	r2, r1
 800a764:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a766:	f7fd f9a9 	bl	8007abc <HAL_GetTick>
 800a76a:	0003      	movs	r3, r0
 800a76c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a76e:	e008      	b.n	800a782 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a770:	f7fd f9a4 	bl	8007abc <HAL_GetTick>
 800a774:	0002      	movs	r2, r0
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	1ad3      	subs	r3, r2, r3
 800a77a:	2b02      	cmp	r3, #2
 800a77c:	d901      	bls.n	800a782 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800a77e:	2303      	movs	r3, #3
 800a780:	e1e4      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a782:	4b11      	ldr	r3, [pc, #68]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a784:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a786:	2202      	movs	r2, #2
 800a788:	4013      	ands	r3, r2
 800a78a:	d1f1      	bne.n	800a770 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	2204      	movs	r2, #4
 800a792:	4013      	ands	r3, r2
 800a794:	d100      	bne.n	800a798 <HAL_RCC_OscConfig+0x300>
 800a796:	e0c7      	b.n	800a928 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a798:	231f      	movs	r3, #31
 800a79a:	18fb      	adds	r3, r7, r3
 800a79c:	2200      	movs	r2, #0
 800a79e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a7a0:	4b09      	ldr	r3, [pc, #36]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	2238      	movs	r2, #56	@ 0x38
 800a7a6:	4013      	ands	r3, r2
 800a7a8:	2b20      	cmp	r3, #32
 800a7aa:	d11f      	bne.n	800a7ec <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a7ac:	4b06      	ldr	r3, [pc, #24]	@ (800a7c8 <HAL_RCC_OscConfig+0x330>)
 800a7ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7b0:	2202      	movs	r2, #2
 800a7b2:	4013      	ands	r3, r2
 800a7b4:	d100      	bne.n	800a7b8 <HAL_RCC_OscConfig+0x320>
 800a7b6:	e0b7      	b.n	800a928 <HAL_RCC_OscConfig+0x490>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d000      	beq.n	800a7c2 <HAL_RCC_OscConfig+0x32a>
 800a7c0:	e0b2      	b.n	800a928 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e1c2      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
 800a7c6:	46c0      	nop			@ (mov r8, r8)
 800a7c8:	40021000 	.word	0x40021000
 800a7cc:	fffeffff 	.word	0xfffeffff
 800a7d0:	fffbffff 	.word	0xfffbffff
 800a7d4:	ffff80ff 	.word	0xffff80ff
 800a7d8:	ffffc7ff 	.word	0xffffc7ff
 800a7dc:	00f42400 	.word	0x00f42400
 800a7e0:	20000004 	.word	0x20000004
 800a7e4:	20000008 	.word	0x20000008
 800a7e8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a7ec:	4bb5      	ldr	r3, [pc, #724]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a7ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7f0:	2380      	movs	r3, #128	@ 0x80
 800a7f2:	055b      	lsls	r3, r3, #21
 800a7f4:	4013      	ands	r3, r2
 800a7f6:	d101      	bne.n	800a7fc <HAL_RCC_OscConfig+0x364>
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e000      	b.n	800a7fe <HAL_RCC_OscConfig+0x366>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d011      	beq.n	800a826 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a802:	4bb0      	ldr	r3, [pc, #704]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a804:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a806:	4baf      	ldr	r3, [pc, #700]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a808:	2180      	movs	r1, #128	@ 0x80
 800a80a:	0549      	lsls	r1, r1, #21
 800a80c:	430a      	orrs	r2, r1
 800a80e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a810:	4bac      	ldr	r3, [pc, #688]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a812:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a814:	2380      	movs	r3, #128	@ 0x80
 800a816:	055b      	lsls	r3, r3, #21
 800a818:	4013      	ands	r3, r2
 800a81a:	60fb      	str	r3, [r7, #12]
 800a81c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800a81e:	231f      	movs	r3, #31
 800a820:	18fb      	adds	r3, r7, r3
 800a822:	2201      	movs	r2, #1
 800a824:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a826:	4ba8      	ldr	r3, [pc, #672]	@ (800aac8 <HAL_RCC_OscConfig+0x630>)
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	2380      	movs	r3, #128	@ 0x80
 800a82c:	005b      	lsls	r3, r3, #1
 800a82e:	4013      	ands	r3, r2
 800a830:	d11a      	bne.n	800a868 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a832:	4ba5      	ldr	r3, [pc, #660]	@ (800aac8 <HAL_RCC_OscConfig+0x630>)
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	4ba4      	ldr	r3, [pc, #656]	@ (800aac8 <HAL_RCC_OscConfig+0x630>)
 800a838:	2180      	movs	r1, #128	@ 0x80
 800a83a:	0049      	lsls	r1, r1, #1
 800a83c:	430a      	orrs	r2, r1
 800a83e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800a840:	f7fd f93c 	bl	8007abc <HAL_GetTick>
 800a844:	0003      	movs	r3, r0
 800a846:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a848:	e008      	b.n	800a85c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a84a:	f7fd f937 	bl	8007abc <HAL_GetTick>
 800a84e:	0002      	movs	r2, r0
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	1ad3      	subs	r3, r2, r3
 800a854:	2b02      	cmp	r3, #2
 800a856:	d901      	bls.n	800a85c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a858:	2303      	movs	r3, #3
 800a85a:	e177      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a85c:	4b9a      	ldr	r3, [pc, #616]	@ (800aac8 <HAL_RCC_OscConfig+0x630>)
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	2380      	movs	r3, #128	@ 0x80
 800a862:	005b      	lsls	r3, r3, #1
 800a864:	4013      	ands	r3, r2
 800a866:	d0f0      	beq.n	800a84a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d106      	bne.n	800a87e <HAL_RCC_OscConfig+0x3e6>
 800a870:	4b94      	ldr	r3, [pc, #592]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a872:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a874:	4b93      	ldr	r3, [pc, #588]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a876:	2101      	movs	r1, #1
 800a878:	430a      	orrs	r2, r1
 800a87a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a87c:	e01c      	b.n	800a8b8 <HAL_RCC_OscConfig+0x420>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	689b      	ldr	r3, [r3, #8]
 800a882:	2b05      	cmp	r3, #5
 800a884:	d10c      	bne.n	800a8a0 <HAL_RCC_OscConfig+0x408>
 800a886:	4b8f      	ldr	r3, [pc, #572]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a888:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a88a:	4b8e      	ldr	r3, [pc, #568]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a88c:	2104      	movs	r1, #4
 800a88e:	430a      	orrs	r2, r1
 800a890:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a892:	4b8c      	ldr	r3, [pc, #560]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a894:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a896:	4b8b      	ldr	r3, [pc, #556]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a898:	2101      	movs	r1, #1
 800a89a:	430a      	orrs	r2, r1
 800a89c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a89e:	e00b      	b.n	800a8b8 <HAL_RCC_OscConfig+0x420>
 800a8a0:	4b88      	ldr	r3, [pc, #544]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a8a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a8a4:	4b87      	ldr	r3, [pc, #540]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a8a6:	2101      	movs	r1, #1
 800a8a8:	438a      	bics	r2, r1
 800a8aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a8ac:	4b85      	ldr	r3, [pc, #532]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a8ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a8b0:	4b84      	ldr	r3, [pc, #528]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a8b2:	2104      	movs	r1, #4
 800a8b4:	438a      	bics	r2, r1
 800a8b6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d014      	beq.n	800a8ea <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8c0:	f7fd f8fc 	bl	8007abc <HAL_GetTick>
 800a8c4:	0003      	movs	r3, r0
 800a8c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8c8:	e009      	b.n	800a8de <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8ca:	f7fd f8f7 	bl	8007abc <HAL_GetTick>
 800a8ce:	0002      	movs	r2, r0
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	1ad3      	subs	r3, r2, r3
 800a8d4:	4a7d      	ldr	r2, [pc, #500]	@ (800aacc <HAL_RCC_OscConfig+0x634>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d901      	bls.n	800a8de <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e136      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8de:	4b79      	ldr	r3, [pc, #484]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a8e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	4013      	ands	r3, r2
 800a8e6:	d0f0      	beq.n	800a8ca <HAL_RCC_OscConfig+0x432>
 800a8e8:	e013      	b.n	800a912 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8ea:	f7fd f8e7 	bl	8007abc <HAL_GetTick>
 800a8ee:	0003      	movs	r3, r0
 800a8f0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a8f2:	e009      	b.n	800a908 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8f4:	f7fd f8e2 	bl	8007abc <HAL_GetTick>
 800a8f8:	0002      	movs	r2, r0
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	1ad3      	subs	r3, r2, r3
 800a8fe:	4a73      	ldr	r2, [pc, #460]	@ (800aacc <HAL_RCC_OscConfig+0x634>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d901      	bls.n	800a908 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800a904:	2303      	movs	r3, #3
 800a906:	e121      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a908:	4b6e      	ldr	r3, [pc, #440]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a90a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a90c:	2202      	movs	r2, #2
 800a90e:	4013      	ands	r3, r2
 800a910:	d1f0      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a912:	231f      	movs	r3, #31
 800a914:	18fb      	adds	r3, r7, r3
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d105      	bne.n	800a928 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a91c:	4b69      	ldr	r3, [pc, #420]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a91e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a920:	4b68      	ldr	r3, [pc, #416]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a922:	496b      	ldr	r1, [pc, #428]	@ (800aad0 <HAL_RCC_OscConfig+0x638>)
 800a924:	400a      	ands	r2, r1
 800a926:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	2220      	movs	r2, #32
 800a92e:	4013      	ands	r3, r2
 800a930:	d039      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	69db      	ldr	r3, [r3, #28]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d01b      	beq.n	800a972 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a93a:	4b62      	ldr	r3, [pc, #392]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	4b61      	ldr	r3, [pc, #388]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a940:	2180      	movs	r1, #128	@ 0x80
 800a942:	03c9      	lsls	r1, r1, #15
 800a944:	430a      	orrs	r2, r1
 800a946:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a948:	f7fd f8b8 	bl	8007abc <HAL_GetTick>
 800a94c:	0003      	movs	r3, r0
 800a94e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a950:	e008      	b.n	800a964 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a952:	f7fd f8b3 	bl	8007abc <HAL_GetTick>
 800a956:	0002      	movs	r2, r0
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d901      	bls.n	800a964 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800a960:	2303      	movs	r3, #3
 800a962:	e0f3      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a964:	4b57      	ldr	r3, [pc, #348]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a966:	681a      	ldr	r2, [r3, #0]
 800a968:	2380      	movs	r3, #128	@ 0x80
 800a96a:	041b      	lsls	r3, r3, #16
 800a96c:	4013      	ands	r3, r2
 800a96e:	d0f0      	beq.n	800a952 <HAL_RCC_OscConfig+0x4ba>
 800a970:	e019      	b.n	800a9a6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a972:	4b54      	ldr	r3, [pc, #336]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	4b53      	ldr	r3, [pc, #332]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a978:	4956      	ldr	r1, [pc, #344]	@ (800aad4 <HAL_RCC_OscConfig+0x63c>)
 800a97a:	400a      	ands	r2, r1
 800a97c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a97e:	f7fd f89d 	bl	8007abc <HAL_GetTick>
 800a982:	0003      	movs	r3, r0
 800a984:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a986:	e008      	b.n	800a99a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a988:	f7fd f898 	bl	8007abc <HAL_GetTick>
 800a98c:	0002      	movs	r2, r0
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	2b02      	cmp	r3, #2
 800a994:	d901      	bls.n	800a99a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800a996:	2303      	movs	r3, #3
 800a998:	e0d8      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a99a:	4b4a      	ldr	r3, [pc, #296]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	2380      	movs	r3, #128	@ 0x80
 800a9a0:	041b      	lsls	r3, r3, #16
 800a9a2:	4013      	ands	r3, r2
 800a9a4:	d1f0      	bne.n	800a988 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6a1b      	ldr	r3, [r3, #32]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d100      	bne.n	800a9b0 <HAL_RCC_OscConfig+0x518>
 800a9ae:	e0cc      	b.n	800ab4a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a9b0:	4b44      	ldr	r3, [pc, #272]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	2238      	movs	r2, #56	@ 0x38
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	2b10      	cmp	r3, #16
 800a9ba:	d100      	bne.n	800a9be <HAL_RCC_OscConfig+0x526>
 800a9bc:	e07b      	b.n	800aab6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a1b      	ldr	r3, [r3, #32]
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d156      	bne.n	800aa74 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9c6:	4b3f      	ldr	r3, [pc, #252]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	4b3e      	ldr	r3, [pc, #248]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a9cc:	4942      	ldr	r1, [pc, #264]	@ (800aad8 <HAL_RCC_OscConfig+0x640>)
 800a9ce:	400a      	ands	r2, r1
 800a9d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9d2:	f7fd f873 	bl	8007abc <HAL_GetTick>
 800a9d6:	0003      	movs	r3, r0
 800a9d8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a9da:	e008      	b.n	800a9ee <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9dc:	f7fd f86e 	bl	8007abc <HAL_GetTick>
 800a9e0:	0002      	movs	r2, r0
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d901      	bls.n	800a9ee <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e0ae      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a9ee:	4b35      	ldr	r3, [pc, #212]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	2380      	movs	r3, #128	@ 0x80
 800a9f4:	049b      	lsls	r3, r3, #18
 800a9f6:	4013      	ands	r3, r2
 800a9f8:	d1f0      	bne.n	800a9dc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9fa:	4b32      	ldr	r3, [pc, #200]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	4a37      	ldr	r2, [pc, #220]	@ (800aadc <HAL_RCC_OscConfig+0x644>)
 800aa00:	4013      	ands	r3, r2
 800aa02:	0019      	movs	r1, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa0c:	431a      	orrs	r2, r3
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa12:	021b      	lsls	r3, r3, #8
 800aa14:	431a      	orrs	r2, r3
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa1a:	431a      	orrs	r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa20:	431a      	orrs	r2, r3
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa26:	431a      	orrs	r2, r3
 800aa28:	4b26      	ldr	r3, [pc, #152]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa2a:	430a      	orrs	r2, r1
 800aa2c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa2e:	4b25      	ldr	r3, [pc, #148]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	4b24      	ldr	r3, [pc, #144]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa34:	2180      	movs	r1, #128	@ 0x80
 800aa36:	0449      	lsls	r1, r1, #17
 800aa38:	430a      	orrs	r2, r1
 800aa3a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800aa3c:	4b21      	ldr	r3, [pc, #132]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa3e:	68da      	ldr	r2, [r3, #12]
 800aa40:	4b20      	ldr	r3, [pc, #128]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa42:	2180      	movs	r1, #128	@ 0x80
 800aa44:	0549      	lsls	r1, r1, #21
 800aa46:	430a      	orrs	r2, r1
 800aa48:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa4a:	f7fd f837 	bl	8007abc <HAL_GetTick>
 800aa4e:	0003      	movs	r3, r0
 800aa50:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa52:	e008      	b.n	800aa66 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa54:	f7fd f832 	bl	8007abc <HAL_GetTick>
 800aa58:	0002      	movs	r2, r0
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	1ad3      	subs	r3, r2, r3
 800aa5e:	2b02      	cmp	r3, #2
 800aa60:	d901      	bls.n	800aa66 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800aa62:	2303      	movs	r3, #3
 800aa64:	e072      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa66:	4b17      	ldr	r3, [pc, #92]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	2380      	movs	r3, #128	@ 0x80
 800aa6c:	049b      	lsls	r3, r3, #18
 800aa6e:	4013      	ands	r3, r2
 800aa70:	d0f0      	beq.n	800aa54 <HAL_RCC_OscConfig+0x5bc>
 800aa72:	e06a      	b.n	800ab4a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa74:	4b13      	ldr	r3, [pc, #76]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	4b12      	ldr	r3, [pc, #72]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa7a:	4917      	ldr	r1, [pc, #92]	@ (800aad8 <HAL_RCC_OscConfig+0x640>)
 800aa7c:	400a      	ands	r2, r1
 800aa7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa80:	f7fd f81c 	bl	8007abc <HAL_GetTick>
 800aa84:	0003      	movs	r3, r0
 800aa86:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa88:	e008      	b.n	800aa9c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa8a:	f7fd f817 	bl	8007abc <HAL_GetTick>
 800aa8e:	0002      	movs	r2, r0
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d901      	bls.n	800aa9c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e057      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa9c:	4b09      	ldr	r3, [pc, #36]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	2380      	movs	r3, #128	@ 0x80
 800aaa2:	049b      	lsls	r3, r3, #18
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	d1f0      	bne.n	800aa8a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800aaa8:	4b06      	ldr	r3, [pc, #24]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aaaa:	68da      	ldr	r2, [r3, #12]
 800aaac:	4b05      	ldr	r3, [pc, #20]	@ (800aac4 <HAL_RCC_OscConfig+0x62c>)
 800aaae:	490c      	ldr	r1, [pc, #48]	@ (800aae0 <HAL_RCC_OscConfig+0x648>)
 800aab0:	400a      	ands	r2, r1
 800aab2:	60da      	str	r2, [r3, #12]
 800aab4:	e049      	b.n	800ab4a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a1b      	ldr	r3, [r3, #32]
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d112      	bne.n	800aae4 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	e044      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
 800aac2:	46c0      	nop			@ (mov r8, r8)
 800aac4:	40021000 	.word	0x40021000
 800aac8:	40007000 	.word	0x40007000
 800aacc:	00001388 	.word	0x00001388
 800aad0:	efffffff 	.word	0xefffffff
 800aad4:	ffbfffff 	.word	0xffbfffff
 800aad8:	feffffff 	.word	0xfeffffff
 800aadc:	11c1808c 	.word	0x11c1808c
 800aae0:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800aae4:	4b1b      	ldr	r3, [pc, #108]	@ (800ab54 <HAL_RCC_OscConfig+0x6bc>)
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	2203      	movs	r2, #3
 800aaee:	401a      	ands	r2, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d126      	bne.n	800ab46 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	2270      	movs	r2, #112	@ 0x70
 800aafc:	401a      	ands	r2, r3
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d11f      	bne.n	800ab46 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab06:	697a      	ldr	r2, [r7, #20]
 800ab08:	23fe      	movs	r3, #254	@ 0xfe
 800ab0a:	01db      	lsls	r3, r3, #7
 800ab0c:	401a      	ands	r2, r3
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab12:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d116      	bne.n	800ab46 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab18:	697a      	ldr	r2, [r7, #20]
 800ab1a:	23f8      	movs	r3, #248	@ 0xf8
 800ab1c:	039b      	lsls	r3, r3, #14
 800ab1e:	401a      	ands	r2, r3
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d10e      	bne.n	800ab46 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ab28:	697a      	ldr	r2, [r7, #20]
 800ab2a:	23e0      	movs	r3, #224	@ 0xe0
 800ab2c:	051b      	lsls	r3, r3, #20
 800ab2e:	401a      	ands	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d106      	bne.n	800ab46 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	0f5b      	lsrs	r3, r3, #29
 800ab3c:	075a      	lsls	r2, r3, #29
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d001      	beq.n	800ab4a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800ab46:	2301      	movs	r3, #1
 800ab48:	e000      	b.n	800ab4c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	0018      	movs	r0, r3
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	b008      	add	sp, #32
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	40021000 	.word	0x40021000

0800ab58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d101      	bne.n	800ab6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e0e9      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab6c:	4b76      	ldr	r3, [pc, #472]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2207      	movs	r2, #7
 800ab72:	4013      	ands	r3, r2
 800ab74:	683a      	ldr	r2, [r7, #0]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d91e      	bls.n	800abb8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab7a:	4b73      	ldr	r3, [pc, #460]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2207      	movs	r2, #7
 800ab80:	4393      	bics	r3, r2
 800ab82:	0019      	movs	r1, r3
 800ab84:	4b70      	ldr	r3, [pc, #448]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800ab86:	683a      	ldr	r2, [r7, #0]
 800ab88:	430a      	orrs	r2, r1
 800ab8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ab8c:	f7fc ff96 	bl	8007abc <HAL_GetTick>
 800ab90:	0003      	movs	r3, r0
 800ab92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ab94:	e009      	b.n	800abaa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab96:	f7fc ff91 	bl	8007abc <HAL_GetTick>
 800ab9a:	0002      	movs	r2, r0
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	1ad3      	subs	r3, r2, r3
 800aba0:	4a6a      	ldr	r2, [pc, #424]	@ (800ad4c <HAL_RCC_ClockConfig+0x1f4>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d901      	bls.n	800abaa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e0ca      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800abaa:	4b67      	ldr	r3, [pc, #412]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	2207      	movs	r2, #7
 800abb0:	4013      	ands	r3, r2
 800abb2:	683a      	ldr	r2, [r7, #0]
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d1ee      	bne.n	800ab96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2202      	movs	r2, #2
 800abbe:	4013      	ands	r3, r2
 800abc0:	d015      	beq.n	800abee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	2204      	movs	r2, #4
 800abc8:	4013      	ands	r3, r2
 800abca:	d006      	beq.n	800abda <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800abcc:	4b60      	ldr	r3, [pc, #384]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800abce:	689a      	ldr	r2, [r3, #8]
 800abd0:	4b5f      	ldr	r3, [pc, #380]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800abd2:	21e0      	movs	r1, #224	@ 0xe0
 800abd4:	01c9      	lsls	r1, r1, #7
 800abd6:	430a      	orrs	r2, r1
 800abd8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abda:	4b5d      	ldr	r3, [pc, #372]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	4a5d      	ldr	r2, [pc, #372]	@ (800ad54 <HAL_RCC_ClockConfig+0x1fc>)
 800abe0:	4013      	ands	r3, r2
 800abe2:	0019      	movs	r1, r3
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	4b59      	ldr	r3, [pc, #356]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800abea:	430a      	orrs	r2, r1
 800abec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2201      	movs	r2, #1
 800abf4:	4013      	ands	r3, r2
 800abf6:	d057      	beq.n	800aca8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	685b      	ldr	r3, [r3, #4]
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d107      	bne.n	800ac10 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ac00:	4b53      	ldr	r3, [pc, #332]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	2380      	movs	r3, #128	@ 0x80
 800ac06:	029b      	lsls	r3, r3, #10
 800ac08:	4013      	ands	r3, r2
 800ac0a:	d12b      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	e097      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d107      	bne.n	800ac28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac18:	4b4d      	ldr	r3, [pc, #308]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	2380      	movs	r3, #128	@ 0x80
 800ac1e:	049b      	lsls	r3, r3, #18
 800ac20:	4013      	ands	r3, r2
 800ac22:	d11f      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ac24:	2301      	movs	r3, #1
 800ac26:	e08b      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d107      	bne.n	800ac40 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ac30:	4b47      	ldr	r3, [pc, #284]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	2380      	movs	r3, #128	@ 0x80
 800ac36:	00db      	lsls	r3, r3, #3
 800ac38:	4013      	ands	r3, r2
 800ac3a:	d113      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e07f      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	2b03      	cmp	r3, #3
 800ac46:	d106      	bne.n	800ac56 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac48:	4b41      	ldr	r3, [pc, #260]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac4c:	2202      	movs	r2, #2
 800ac4e:	4013      	ands	r3, r2
 800ac50:	d108      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ac52:	2301      	movs	r3, #1
 800ac54:	e074      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ac56:	4b3e      	ldr	r3, [pc, #248]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac5a:	2202      	movs	r2, #2
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	d101      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e06d      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac64:	4b3a      	ldr	r3, [pc, #232]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac66:	689b      	ldr	r3, [r3, #8]
 800ac68:	2207      	movs	r2, #7
 800ac6a:	4393      	bics	r3, r2
 800ac6c:	0019      	movs	r1, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	685a      	ldr	r2, [r3, #4]
 800ac72:	4b37      	ldr	r3, [pc, #220]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac74:	430a      	orrs	r2, r1
 800ac76:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac78:	f7fc ff20 	bl	8007abc <HAL_GetTick>
 800ac7c:	0003      	movs	r3, r0
 800ac7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac80:	e009      	b.n	800ac96 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac82:	f7fc ff1b 	bl	8007abc <HAL_GetTick>
 800ac86:	0002      	movs	r2, r0
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	1ad3      	subs	r3, r2, r3
 800ac8c:	4a2f      	ldr	r2, [pc, #188]	@ (800ad4c <HAL_RCC_ClockConfig+0x1f4>)
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d901      	bls.n	800ac96 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800ac92:	2303      	movs	r3, #3
 800ac94:	e054      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac96:	4b2e      	ldr	r3, [pc, #184]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	2238      	movs	r2, #56	@ 0x38
 800ac9c:	401a      	ands	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	00db      	lsls	r3, r3, #3
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d1ec      	bne.n	800ac82 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aca8:	4b27      	ldr	r3, [pc, #156]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	2207      	movs	r2, #7
 800acae:	4013      	ands	r3, r2
 800acb0:	683a      	ldr	r2, [r7, #0]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d21e      	bcs.n	800acf4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acb6:	4b24      	ldr	r3, [pc, #144]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2207      	movs	r2, #7
 800acbc:	4393      	bics	r3, r2
 800acbe:	0019      	movs	r1, r3
 800acc0:	4b21      	ldr	r3, [pc, #132]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	430a      	orrs	r2, r1
 800acc6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800acc8:	f7fc fef8 	bl	8007abc <HAL_GetTick>
 800accc:	0003      	movs	r3, r0
 800acce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800acd0:	e009      	b.n	800ace6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acd2:	f7fc fef3 	bl	8007abc <HAL_GetTick>
 800acd6:	0002      	movs	r2, r0
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	1ad3      	subs	r3, r2, r3
 800acdc:	4a1b      	ldr	r2, [pc, #108]	@ (800ad4c <HAL_RCC_ClockConfig+0x1f4>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d901      	bls.n	800ace6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800ace2:	2303      	movs	r3, #3
 800ace4:	e02c      	b.n	800ad40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ace6:	4b18      	ldr	r3, [pc, #96]	@ (800ad48 <HAL_RCC_ClockConfig+0x1f0>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	2207      	movs	r2, #7
 800acec:	4013      	ands	r3, r2
 800acee:	683a      	ldr	r2, [r7, #0]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d1ee      	bne.n	800acd2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	2204      	movs	r2, #4
 800acfa:	4013      	ands	r3, r2
 800acfc:	d009      	beq.n	800ad12 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800acfe:	4b14      	ldr	r3, [pc, #80]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	4a15      	ldr	r2, [pc, #84]	@ (800ad58 <HAL_RCC_ClockConfig+0x200>)
 800ad04:	4013      	ands	r3, r2
 800ad06:	0019      	movs	r1, r3
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	68da      	ldr	r2, [r3, #12]
 800ad0c:	4b10      	ldr	r3, [pc, #64]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800ad12:	f000 f829 	bl	800ad68 <HAL_RCC_GetSysClockFreq>
 800ad16:	0001      	movs	r1, r0
 800ad18:	4b0d      	ldr	r3, [pc, #52]	@ (800ad50 <HAL_RCC_ClockConfig+0x1f8>)
 800ad1a:	689b      	ldr	r3, [r3, #8]
 800ad1c:	0a1b      	lsrs	r3, r3, #8
 800ad1e:	220f      	movs	r2, #15
 800ad20:	401a      	ands	r2, r3
 800ad22:	4b0e      	ldr	r3, [pc, #56]	@ (800ad5c <HAL_RCC_ClockConfig+0x204>)
 800ad24:	0092      	lsls	r2, r2, #2
 800ad26:	58d3      	ldr	r3, [r2, r3]
 800ad28:	221f      	movs	r2, #31
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	000a      	movs	r2, r1
 800ad2e:	40da      	lsrs	r2, r3
 800ad30:	4b0b      	ldr	r3, [pc, #44]	@ (800ad60 <HAL_RCC_ClockConfig+0x208>)
 800ad32:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ad34:	4b0b      	ldr	r3, [pc, #44]	@ (800ad64 <HAL_RCC_ClockConfig+0x20c>)
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	0018      	movs	r0, r3
 800ad3a:	f7fc fe63 	bl	8007a04 <HAL_InitTick>
 800ad3e:	0003      	movs	r3, r0
}
 800ad40:	0018      	movs	r0, r3
 800ad42:	46bd      	mov	sp, r7
 800ad44:	b004      	add	sp, #16
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	40022000 	.word	0x40022000
 800ad4c:	00001388 	.word	0x00001388
 800ad50:	40021000 	.word	0x40021000
 800ad54:	fffff0ff 	.word	0xfffff0ff
 800ad58:	ffff8fff 	.word	0xffff8fff
 800ad5c:	080161e0 	.word	0x080161e0
 800ad60:	20000004 	.word	0x20000004
 800ad64:	20000008 	.word	0x20000008

0800ad68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b086      	sub	sp, #24
 800ad6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ad6e:	4b3c      	ldr	r3, [pc, #240]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	2238      	movs	r2, #56	@ 0x38
 800ad74:	4013      	ands	r3, r2
 800ad76:	d10f      	bne.n	800ad98 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800ad78:	4b39      	ldr	r3, [pc, #228]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	0adb      	lsrs	r3, r3, #11
 800ad7e:	2207      	movs	r2, #7
 800ad80:	4013      	ands	r3, r2
 800ad82:	2201      	movs	r2, #1
 800ad84:	409a      	lsls	r2, r3
 800ad86:	0013      	movs	r3, r2
 800ad88:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ad8a:	6839      	ldr	r1, [r7, #0]
 800ad8c:	4835      	ldr	r0, [pc, #212]	@ (800ae64 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ad8e:	f7fb fa1b 	bl	80061c8 <__udivsi3>
 800ad92:	0003      	movs	r3, r0
 800ad94:	613b      	str	r3, [r7, #16]
 800ad96:	e05d      	b.n	800ae54 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ad98:	4b31      	ldr	r3, [pc, #196]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	2238      	movs	r2, #56	@ 0x38
 800ad9e:	4013      	ands	r3, r2
 800ada0:	2b08      	cmp	r3, #8
 800ada2:	d102      	bne.n	800adaa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ada4:	4b30      	ldr	r3, [pc, #192]	@ (800ae68 <HAL_RCC_GetSysClockFreq+0x100>)
 800ada6:	613b      	str	r3, [r7, #16]
 800ada8:	e054      	b.n	800ae54 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800adaa:	4b2d      	ldr	r3, [pc, #180]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	2238      	movs	r2, #56	@ 0x38
 800adb0:	4013      	ands	r3, r2
 800adb2:	2b10      	cmp	r3, #16
 800adb4:	d138      	bne.n	800ae28 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800adb6:	4b2a      	ldr	r3, [pc, #168]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	2203      	movs	r2, #3
 800adbc:	4013      	ands	r3, r2
 800adbe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800adc0:	4b27      	ldr	r3, [pc, #156]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800adc2:	68db      	ldr	r3, [r3, #12]
 800adc4:	091b      	lsrs	r3, r3, #4
 800adc6:	2207      	movs	r2, #7
 800adc8:	4013      	ands	r3, r2
 800adca:	3301      	adds	r3, #1
 800adcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2b03      	cmp	r3, #3
 800add2:	d10d      	bne.n	800adf0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800add4:	68b9      	ldr	r1, [r7, #8]
 800add6:	4824      	ldr	r0, [pc, #144]	@ (800ae68 <HAL_RCC_GetSysClockFreq+0x100>)
 800add8:	f7fb f9f6 	bl	80061c8 <__udivsi3>
 800addc:	0003      	movs	r3, r0
 800adde:	0019      	movs	r1, r3
 800ade0:	4b1f      	ldr	r3, [pc, #124]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ade2:	68db      	ldr	r3, [r3, #12]
 800ade4:	0a1b      	lsrs	r3, r3, #8
 800ade6:	227f      	movs	r2, #127	@ 0x7f
 800ade8:	4013      	ands	r3, r2
 800adea:	434b      	muls	r3, r1
 800adec:	617b      	str	r3, [r7, #20]
        break;
 800adee:	e00d      	b.n	800ae0c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800adf0:	68b9      	ldr	r1, [r7, #8]
 800adf2:	481c      	ldr	r0, [pc, #112]	@ (800ae64 <HAL_RCC_GetSysClockFreq+0xfc>)
 800adf4:	f7fb f9e8 	bl	80061c8 <__udivsi3>
 800adf8:	0003      	movs	r3, r0
 800adfa:	0019      	movs	r1, r3
 800adfc:	4b18      	ldr	r3, [pc, #96]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	0a1b      	lsrs	r3, r3, #8
 800ae02:	227f      	movs	r2, #127	@ 0x7f
 800ae04:	4013      	ands	r3, r2
 800ae06:	434b      	muls	r3, r1
 800ae08:	617b      	str	r3, [r7, #20]
        break;
 800ae0a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800ae0c:	4b14      	ldr	r3, [pc, #80]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ae0e:	68db      	ldr	r3, [r3, #12]
 800ae10:	0f5b      	lsrs	r3, r3, #29
 800ae12:	2207      	movs	r2, #7
 800ae14:	4013      	ands	r3, r2
 800ae16:	3301      	adds	r3, #1
 800ae18:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800ae1a:	6879      	ldr	r1, [r7, #4]
 800ae1c:	6978      	ldr	r0, [r7, #20]
 800ae1e:	f7fb f9d3 	bl	80061c8 <__udivsi3>
 800ae22:	0003      	movs	r3, r0
 800ae24:	613b      	str	r3, [r7, #16]
 800ae26:	e015      	b.n	800ae54 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800ae28:	4b0d      	ldr	r3, [pc, #52]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ae2a:	689b      	ldr	r3, [r3, #8]
 800ae2c:	2238      	movs	r2, #56	@ 0x38
 800ae2e:	4013      	ands	r3, r2
 800ae30:	2b20      	cmp	r3, #32
 800ae32:	d103      	bne.n	800ae3c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800ae34:	2380      	movs	r3, #128	@ 0x80
 800ae36:	021b      	lsls	r3, r3, #8
 800ae38:	613b      	str	r3, [r7, #16]
 800ae3a:	e00b      	b.n	800ae54 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800ae3c:	4b08      	ldr	r3, [pc, #32]	@ (800ae60 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	2238      	movs	r2, #56	@ 0x38
 800ae42:	4013      	ands	r3, r2
 800ae44:	2b18      	cmp	r3, #24
 800ae46:	d103      	bne.n	800ae50 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800ae48:	23fa      	movs	r3, #250	@ 0xfa
 800ae4a:	01db      	lsls	r3, r3, #7
 800ae4c:	613b      	str	r3, [r7, #16]
 800ae4e:	e001      	b.n	800ae54 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800ae50:	2300      	movs	r3, #0
 800ae52:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ae54:	693b      	ldr	r3, [r7, #16]
}
 800ae56:	0018      	movs	r0, r3
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	b006      	add	sp, #24
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	46c0      	nop			@ (mov r8, r8)
 800ae60:	40021000 	.word	0x40021000
 800ae64:	00f42400 	.word	0x00f42400
 800ae68:	007a1200 	.word	0x007a1200

0800ae6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ae70:	4b02      	ldr	r3, [pc, #8]	@ (800ae7c <HAL_RCC_GetHCLKFreq+0x10>)
 800ae72:	681b      	ldr	r3, [r3, #0]
}
 800ae74:	0018      	movs	r0, r3
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
 800ae7a:	46c0      	nop			@ (mov r8, r8)
 800ae7c:	20000004 	.word	0x20000004

0800ae80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae80:	b5b0      	push	{r4, r5, r7, lr}
 800ae82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ae84:	f7ff fff2 	bl	800ae6c <HAL_RCC_GetHCLKFreq>
 800ae88:	0004      	movs	r4, r0
 800ae8a:	f7ff faf9 	bl	800a480 <LL_RCC_GetAPB1Prescaler>
 800ae8e:	0003      	movs	r3, r0
 800ae90:	0b1a      	lsrs	r2, r3, #12
 800ae92:	4b05      	ldr	r3, [pc, #20]	@ (800aea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	58d3      	ldr	r3, [r2, r3]
 800ae98:	221f      	movs	r2, #31
 800ae9a:	4013      	ands	r3, r2
 800ae9c:	40dc      	lsrs	r4, r3
 800ae9e:	0023      	movs	r3, r4
}
 800aea0:	0018      	movs	r0, r3
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bdb0      	pop	{r4, r5, r7, pc}
 800aea6:	46c0      	nop			@ (mov r8, r8)
 800aea8:	08016220 	.word	0x08016220

0800aeac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b086      	sub	sp, #24
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800aeb4:	2313      	movs	r3, #19
 800aeb6:	18fb      	adds	r3, r7, r3
 800aeb8:	2200      	movs	r2, #0
 800aeba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aebc:	2312      	movs	r3, #18
 800aebe:	18fb      	adds	r3, r7, r3
 800aec0:	2200      	movs	r2, #0
 800aec2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	2380      	movs	r3, #128	@ 0x80
 800aeca:	029b      	lsls	r3, r3, #10
 800aecc:	4013      	ands	r3, r2
 800aece:	d100      	bne.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800aed0:	e0ad      	b.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aed2:	2011      	movs	r0, #17
 800aed4:	183b      	adds	r3, r7, r0
 800aed6:	2200      	movs	r2, #0
 800aed8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aeda:	4b47      	ldr	r3, [pc, #284]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800aedc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aede:	2380      	movs	r3, #128	@ 0x80
 800aee0:	055b      	lsls	r3, r3, #21
 800aee2:	4013      	ands	r3, r2
 800aee4:	d110      	bne.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aee6:	4b44      	ldr	r3, [pc, #272]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800aee8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aeea:	4b43      	ldr	r3, [pc, #268]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800aeec:	2180      	movs	r1, #128	@ 0x80
 800aeee:	0549      	lsls	r1, r1, #21
 800aef0:	430a      	orrs	r2, r1
 800aef2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800aef4:	4b40      	ldr	r3, [pc, #256]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800aef6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aef8:	2380      	movs	r3, #128	@ 0x80
 800aefa:	055b      	lsls	r3, r3, #21
 800aefc:	4013      	ands	r3, r2
 800aefe:	60bb      	str	r3, [r7, #8]
 800af00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af02:	183b      	adds	r3, r7, r0
 800af04:	2201      	movs	r2, #1
 800af06:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af08:	4b3c      	ldr	r3, [pc, #240]	@ (800affc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800af0a:	681a      	ldr	r2, [r3, #0]
 800af0c:	4b3b      	ldr	r3, [pc, #236]	@ (800affc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800af0e:	2180      	movs	r1, #128	@ 0x80
 800af10:	0049      	lsls	r1, r1, #1
 800af12:	430a      	orrs	r2, r1
 800af14:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af16:	f7fc fdd1 	bl	8007abc <HAL_GetTick>
 800af1a:	0003      	movs	r3, r0
 800af1c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af1e:	e00b      	b.n	800af38 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af20:	f7fc fdcc 	bl	8007abc <HAL_GetTick>
 800af24:	0002      	movs	r2, r0
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	1ad3      	subs	r3, r2, r3
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d904      	bls.n	800af38 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800af2e:	2313      	movs	r3, #19
 800af30:	18fb      	adds	r3, r7, r3
 800af32:	2203      	movs	r2, #3
 800af34:	701a      	strb	r2, [r3, #0]
        break;
 800af36:	e005      	b.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af38:	4b30      	ldr	r3, [pc, #192]	@ (800affc <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	2380      	movs	r3, #128	@ 0x80
 800af3e:	005b      	lsls	r3, r3, #1
 800af40:	4013      	ands	r3, r2
 800af42:	d0ed      	beq.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800af44:	2313      	movs	r3, #19
 800af46:	18fb      	adds	r3, r7, r3
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d15e      	bne.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800af4e:	4b2a      	ldr	r3, [pc, #168]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800af52:	23c0      	movs	r3, #192	@ 0xc0
 800af54:	009b      	lsls	r3, r3, #2
 800af56:	4013      	ands	r3, r2
 800af58:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d019      	beq.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af64:	697a      	ldr	r2, [r7, #20]
 800af66:	429a      	cmp	r2, r3
 800af68:	d014      	beq.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af6a:	4b23      	ldr	r3, [pc, #140]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af6e:	4a24      	ldr	r2, [pc, #144]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800af70:	4013      	ands	r3, r2
 800af72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af74:	4b20      	ldr	r3, [pc, #128]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af76:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800af78:	4b1f      	ldr	r3, [pc, #124]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af7a:	2180      	movs	r1, #128	@ 0x80
 800af7c:	0249      	lsls	r1, r1, #9
 800af7e:	430a      	orrs	r2, r1
 800af80:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af82:	4b1d      	ldr	r3, [pc, #116]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800af86:	4b1c      	ldr	r3, [pc, #112]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af88:	491e      	ldr	r1, [pc, #120]	@ (800b004 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800af8a:	400a      	ands	r2, r1
 800af8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800af8e:	4b1a      	ldr	r3, [pc, #104]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800af90:	697a      	ldr	r2, [r7, #20]
 800af92:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	2201      	movs	r2, #1
 800af98:	4013      	ands	r3, r2
 800af9a:	d016      	beq.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af9c:	f7fc fd8e 	bl	8007abc <HAL_GetTick>
 800afa0:	0003      	movs	r3, r0
 800afa2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afa4:	e00c      	b.n	800afc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afa6:	f7fc fd89 	bl	8007abc <HAL_GetTick>
 800afaa:	0002      	movs	r2, r0
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	1ad3      	subs	r3, r2, r3
 800afb0:	4a15      	ldr	r2, [pc, #84]	@ (800b008 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d904      	bls.n	800afc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800afb6:	2313      	movs	r3, #19
 800afb8:	18fb      	adds	r3, r7, r3
 800afba:	2203      	movs	r2, #3
 800afbc:	701a      	strb	r2, [r3, #0]
            break;
 800afbe:	e004      	b.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afc0:	4b0d      	ldr	r3, [pc, #52]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800afc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afc4:	2202      	movs	r2, #2
 800afc6:	4013      	ands	r3, r2
 800afc8:	d0ed      	beq.n	800afa6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800afca:	2313      	movs	r3, #19
 800afcc:	18fb      	adds	r3, r7, r3
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d10a      	bne.n	800afea <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800afd4:	4b08      	ldr	r3, [pc, #32]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800afd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afd8:	4a09      	ldr	r2, [pc, #36]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800afda:	4013      	ands	r3, r2
 800afdc:	0019      	movs	r1, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800afe2:	4b05      	ldr	r3, [pc, #20]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800afe4:	430a      	orrs	r2, r1
 800afe6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800afe8:	e016      	b.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800afea:	2312      	movs	r3, #18
 800afec:	18fb      	adds	r3, r7, r3
 800afee:	2213      	movs	r2, #19
 800aff0:	18ba      	adds	r2, r7, r2
 800aff2:	7812      	ldrb	r2, [r2, #0]
 800aff4:	701a      	strb	r2, [r3, #0]
 800aff6:	e00f      	b.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800aff8:	40021000 	.word	0x40021000
 800affc:	40007000 	.word	0x40007000
 800b000:	fffffcff 	.word	0xfffffcff
 800b004:	fffeffff 	.word	0xfffeffff
 800b008:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b00c:	2312      	movs	r3, #18
 800b00e:	18fb      	adds	r3, r7, r3
 800b010:	2213      	movs	r2, #19
 800b012:	18ba      	adds	r2, r7, r2
 800b014:	7812      	ldrb	r2, [r2, #0]
 800b016:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b018:	2311      	movs	r3, #17
 800b01a:	18fb      	adds	r3, r7, r3
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d105      	bne.n	800b02e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b022:	4bb6      	ldr	r3, [pc, #728]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b024:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b026:	4bb5      	ldr	r3, [pc, #724]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b028:	49b5      	ldr	r1, [pc, #724]	@ (800b300 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800b02a:	400a      	ands	r2, r1
 800b02c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2201      	movs	r2, #1
 800b034:	4013      	ands	r3, r2
 800b036:	d009      	beq.n	800b04c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b038:	4bb0      	ldr	r3, [pc, #704]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b03a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b03c:	2203      	movs	r2, #3
 800b03e:	4393      	bics	r3, r2
 800b040:	0019      	movs	r1, r3
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	4bad      	ldr	r3, [pc, #692]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b048:	430a      	orrs	r2, r1
 800b04a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2202      	movs	r2, #2
 800b052:	4013      	ands	r3, r2
 800b054:	d009      	beq.n	800b06a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b056:	4ba9      	ldr	r3, [pc, #676]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b05a:	220c      	movs	r2, #12
 800b05c:	4393      	bics	r3, r2
 800b05e:	0019      	movs	r1, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	689a      	ldr	r2, [r3, #8]
 800b064:	4ba5      	ldr	r3, [pc, #660]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b066:	430a      	orrs	r2, r1
 800b068:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2204      	movs	r2, #4
 800b070:	4013      	ands	r3, r2
 800b072:	d009      	beq.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b074:	4ba1      	ldr	r3, [pc, #644]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b078:	2230      	movs	r2, #48	@ 0x30
 800b07a:	4393      	bics	r3, r2
 800b07c:	0019      	movs	r1, r3
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	68da      	ldr	r2, [r3, #12]
 800b082:	4b9e      	ldr	r3, [pc, #632]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b084:	430a      	orrs	r2, r1
 800b086:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	2210      	movs	r2, #16
 800b08e:	4013      	ands	r3, r2
 800b090:	d009      	beq.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b092:	4b9a      	ldr	r3, [pc, #616]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b096:	4a9b      	ldr	r2, [pc, #620]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800b098:	4013      	ands	r3, r2
 800b09a:	0019      	movs	r1, r3
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	691a      	ldr	r2, [r3, #16]
 800b0a0:	4b96      	ldr	r3, [pc, #600]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0a2:	430a      	orrs	r2, r1
 800b0a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681a      	ldr	r2, [r3, #0]
 800b0aa:	2380      	movs	r3, #128	@ 0x80
 800b0ac:	015b      	lsls	r3, r3, #5
 800b0ae:	4013      	ands	r3, r2
 800b0b0:	d009      	beq.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800b0b2:	4b92      	ldr	r3, [pc, #584]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0b6:	4a94      	ldr	r2, [pc, #592]	@ (800b308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800b0b8:	4013      	ands	r3, r2
 800b0ba:	0019      	movs	r1, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	695a      	ldr	r2, [r3, #20]
 800b0c0:	4b8e      	ldr	r3, [pc, #568]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0c2:	430a      	orrs	r2, r1
 800b0c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	2380      	movs	r3, #128	@ 0x80
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4013      	ands	r3, r2
 800b0d0:	d009      	beq.n	800b0e6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b0d2:	4b8a      	ldr	r3, [pc, #552]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0d6:	4a8d      	ldr	r2, [pc, #564]	@ (800b30c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800b0d8:	4013      	ands	r3, r2
 800b0da:	0019      	movs	r1, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b0e0:	4b86      	ldr	r3, [pc, #536]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0e2:	430a      	orrs	r2, r1
 800b0e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681a      	ldr	r2, [r3, #0]
 800b0ea:	2380      	movs	r3, #128	@ 0x80
 800b0ec:	00db      	lsls	r3, r3, #3
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	d009      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b0f2:	4b82      	ldr	r3, [pc, #520]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0f6:	4a86      	ldr	r2, [pc, #536]	@ (800b310 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800b0f8:	4013      	ands	r3, r2
 800b0fa:	0019      	movs	r1, r3
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b100:	4b7e      	ldr	r3, [pc, #504]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b102:	430a      	orrs	r2, r1
 800b104:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	2220      	movs	r2, #32
 800b10c:	4013      	ands	r3, r2
 800b10e:	d009      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b110:	4b7a      	ldr	r3, [pc, #488]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b114:	4a7f      	ldr	r2, [pc, #508]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800b116:	4013      	ands	r3, r2
 800b118:	0019      	movs	r1, r3
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	699a      	ldr	r2, [r3, #24]
 800b11e:	4b77      	ldr	r3, [pc, #476]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b120:	430a      	orrs	r2, r1
 800b122:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	2240      	movs	r2, #64	@ 0x40
 800b12a:	4013      	ands	r3, r2
 800b12c:	d009      	beq.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b12e:	4b73      	ldr	r3, [pc, #460]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b132:	4a79      	ldr	r2, [pc, #484]	@ (800b318 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800b134:	4013      	ands	r3, r2
 800b136:	0019      	movs	r1, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	69da      	ldr	r2, [r3, #28]
 800b13c:	4b6f      	ldr	r3, [pc, #444]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b13e:	430a      	orrs	r2, r1
 800b140:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	2380      	movs	r3, #128	@ 0x80
 800b148:	01db      	lsls	r3, r3, #7
 800b14a:	4013      	ands	r3, r2
 800b14c:	d015      	beq.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b14e:	4b6b      	ldr	r3, [pc, #428]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	0899      	lsrs	r1, r3, #2
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b15a:	4b68      	ldr	r3, [pc, #416]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b15c:	430a      	orrs	r2, r1
 800b15e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b164:	2380      	movs	r3, #128	@ 0x80
 800b166:	05db      	lsls	r3, r3, #23
 800b168:	429a      	cmp	r2, r3
 800b16a:	d106      	bne.n	800b17a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b16c:	4b63      	ldr	r3, [pc, #396]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b16e:	68da      	ldr	r2, [r3, #12]
 800b170:	4b62      	ldr	r3, [pc, #392]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b172:	2180      	movs	r1, #128	@ 0x80
 800b174:	0249      	lsls	r1, r1, #9
 800b176:	430a      	orrs	r2, r1
 800b178:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	2380      	movs	r3, #128	@ 0x80
 800b180:	031b      	lsls	r3, r3, #12
 800b182:	4013      	ands	r3, r2
 800b184:	d009      	beq.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b186:	4b5d      	ldr	r3, [pc, #372]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b18a:	2240      	movs	r2, #64	@ 0x40
 800b18c:	4393      	bics	r3, r2
 800b18e:	0019      	movs	r1, r3
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b194:	4b59      	ldr	r3, [pc, #356]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b196:	430a      	orrs	r2, r1
 800b198:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681a      	ldr	r2, [r3, #0]
 800b19e:	2380      	movs	r3, #128	@ 0x80
 800b1a0:	039b      	lsls	r3, r3, #14
 800b1a2:	4013      	ands	r3, r2
 800b1a4:	d016      	beq.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800b1a6:	4b55      	ldr	r3, [pc, #340]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1aa:	4a5c      	ldr	r2, [pc, #368]	@ (800b31c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800b1ac:	4013      	ands	r3, r2
 800b1ae:	0019      	movs	r1, r3
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1b4:	4b51      	ldr	r3, [pc, #324]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1b6:	430a      	orrs	r2, r1
 800b1b8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1be:	2380      	movs	r3, #128	@ 0x80
 800b1c0:	03db      	lsls	r3, r3, #15
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d106      	bne.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b1c6:	4b4d      	ldr	r3, [pc, #308]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1c8:	68da      	ldr	r2, [r3, #12]
 800b1ca:	4b4c      	ldr	r3, [pc, #304]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1cc:	2180      	movs	r1, #128	@ 0x80
 800b1ce:	0449      	lsls	r1, r1, #17
 800b1d0:	430a      	orrs	r2, r1
 800b1d2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681a      	ldr	r2, [r3, #0]
 800b1d8:	2380      	movs	r3, #128	@ 0x80
 800b1da:	03db      	lsls	r3, r3, #15
 800b1dc:	4013      	ands	r3, r2
 800b1de:	d016      	beq.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800b1e0:	4b46      	ldr	r3, [pc, #280]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1e4:	4a4e      	ldr	r2, [pc, #312]	@ (800b320 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	0019      	movs	r1, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b1ee:	4b43      	ldr	r3, [pc, #268]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b1f0:	430a      	orrs	r2, r1
 800b1f2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b1f8:	2380      	movs	r3, #128	@ 0x80
 800b1fa:	045b      	lsls	r3, r3, #17
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d106      	bne.n	800b20e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b200:	4b3e      	ldr	r3, [pc, #248]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b202:	68da      	ldr	r2, [r3, #12]
 800b204:	4b3d      	ldr	r3, [pc, #244]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b206:	2180      	movs	r1, #128	@ 0x80
 800b208:	0449      	lsls	r1, r1, #17
 800b20a:	430a      	orrs	r2, r1
 800b20c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	2380      	movs	r3, #128	@ 0x80
 800b214:	011b      	lsls	r3, r3, #4
 800b216:	4013      	ands	r3, r2
 800b218:	d014      	beq.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800b21a:	4b38      	ldr	r3, [pc, #224]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b21c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b21e:	2203      	movs	r2, #3
 800b220:	4393      	bics	r3, r2
 800b222:	0019      	movs	r1, r3
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6a1a      	ldr	r2, [r3, #32]
 800b228:	4b34      	ldr	r3, [pc, #208]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b22a:	430a      	orrs	r2, r1
 800b22c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d106      	bne.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b236:	4b31      	ldr	r3, [pc, #196]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b238:	68da      	ldr	r2, [r3, #12]
 800b23a:	4b30      	ldr	r3, [pc, #192]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b23c:	2180      	movs	r1, #128	@ 0x80
 800b23e:	0249      	lsls	r1, r1, #9
 800b240:	430a      	orrs	r2, r1
 800b242:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681a      	ldr	r2, [r3, #0]
 800b248:	2380      	movs	r3, #128	@ 0x80
 800b24a:	019b      	lsls	r3, r3, #6
 800b24c:	4013      	ands	r3, r2
 800b24e:	d014      	beq.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800b250:	4b2a      	ldr	r3, [pc, #168]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b254:	220c      	movs	r2, #12
 800b256:	4393      	bics	r3, r2
 800b258:	0019      	movs	r1, r3
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b25e:	4b27      	ldr	r3, [pc, #156]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b260:	430a      	orrs	r2, r1
 800b262:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b268:	2b04      	cmp	r3, #4
 800b26a:	d106      	bne.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b26c:	4b23      	ldr	r3, [pc, #140]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b26e:	68da      	ldr	r2, [r3, #12]
 800b270:	4b22      	ldr	r3, [pc, #136]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b272:	2180      	movs	r1, #128	@ 0x80
 800b274:	0249      	lsls	r1, r1, #9
 800b276:	430a      	orrs	r2, r1
 800b278:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681a      	ldr	r2, [r3, #0]
 800b27e:	2380      	movs	r3, #128	@ 0x80
 800b280:	045b      	lsls	r3, r3, #17
 800b282:	4013      	ands	r3, r2
 800b284:	d016      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b286:	4b1d      	ldr	r3, [pc, #116]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b28a:	4a22      	ldr	r2, [pc, #136]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800b28c:	4013      	ands	r3, r2
 800b28e:	0019      	movs	r1, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b294:	4b19      	ldr	r3, [pc, #100]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b296:	430a      	orrs	r2, r1
 800b298:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b29e:	2380      	movs	r3, #128	@ 0x80
 800b2a0:	019b      	lsls	r3, r3, #6
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d106      	bne.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b2a6:	4b15      	ldr	r3, [pc, #84]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2a8:	68da      	ldr	r2, [r3, #12]
 800b2aa:	4b14      	ldr	r3, [pc, #80]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2ac:	2180      	movs	r1, #128	@ 0x80
 800b2ae:	0449      	lsls	r1, r1, #17
 800b2b0:	430a      	orrs	r2, r1
 800b2b2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	2380      	movs	r3, #128	@ 0x80
 800b2ba:	049b      	lsls	r3, r3, #18
 800b2bc:	4013      	ands	r3, r2
 800b2be:	d016      	beq.n	800b2ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b2c0:	4b0e      	ldr	r3, [pc, #56]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2c4:	4a10      	ldr	r2, [pc, #64]	@ (800b308 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800b2c6:	4013      	ands	r3, r2
 800b2c8:	0019      	movs	r1, r3
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b2ce:	4b0b      	ldr	r3, [pc, #44]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2d0:	430a      	orrs	r2, r1
 800b2d2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b2d8:	2380      	movs	r3, #128	@ 0x80
 800b2da:	005b      	lsls	r3, r3, #1
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d106      	bne.n	800b2ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b2e0:	4b06      	ldr	r3, [pc, #24]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2e2:	68da      	ldr	r2, [r3, #12]
 800b2e4:	4b05      	ldr	r3, [pc, #20]	@ (800b2fc <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2e6:	2180      	movs	r1, #128	@ 0x80
 800b2e8:	0449      	lsls	r1, r1, #17
 800b2ea:	430a      	orrs	r2, r1
 800b2ec:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800b2ee:	2312      	movs	r3, #18
 800b2f0:	18fb      	adds	r3, r7, r3
 800b2f2:	781b      	ldrb	r3, [r3, #0]
}
 800b2f4:	0018      	movs	r0, r3
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	b006      	add	sp, #24
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	40021000 	.word	0x40021000
 800b300:	efffffff 	.word	0xefffffff
 800b304:	fffff3ff 	.word	0xfffff3ff
 800b308:	fffffcff 	.word	0xfffffcff
 800b30c:	fff3ffff 	.word	0xfff3ffff
 800b310:	ffcfffff 	.word	0xffcfffff
 800b314:	ffffcfff 	.word	0xffffcfff
 800b318:	ffff3fff 	.word	0xffff3fff
 800b31c:	ffbfffff 	.word	0xffbfffff
 800b320:	feffffff 	.word	0xfeffffff

0800b324 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d101      	bne.n	800b336 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b332:	2301      	movs	r3, #1
 800b334:	e0a8      	b.n	800b488 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d109      	bne.n	800b352 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	685a      	ldr	r2, [r3, #4]
 800b342:	2382      	movs	r3, #130	@ 0x82
 800b344:	005b      	lsls	r3, r3, #1
 800b346:	429a      	cmp	r2, r3
 800b348:	d009      	beq.n	800b35e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2200      	movs	r2, #0
 800b34e:	61da      	str	r2, [r3, #28]
 800b350:	e005      	b.n	800b35e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2200      	movs	r2, #0
 800b35c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2200      	movs	r2, #0
 800b362:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	225d      	movs	r2, #93	@ 0x5d
 800b368:	5c9b      	ldrb	r3, [r3, r2]
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d107      	bne.n	800b380 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	225c      	movs	r2, #92	@ 0x5c
 800b374:	2100      	movs	r1, #0
 800b376:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	0018      	movs	r0, r3
 800b37c:	f7fc f89e 	bl	80074bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	225d      	movs	r2, #93	@ 0x5d
 800b384:	2102      	movs	r1, #2
 800b386:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2140      	movs	r1, #64	@ 0x40
 800b394:	438a      	bics	r2, r1
 800b396:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	68da      	ldr	r2, [r3, #12]
 800b39c:	23e0      	movs	r3, #224	@ 0xe0
 800b39e:	00db      	lsls	r3, r3, #3
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d902      	bls.n	800b3aa <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	60fb      	str	r3, [r7, #12]
 800b3a8:	e002      	b.n	800b3b0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b3aa:	2380      	movs	r3, #128	@ 0x80
 800b3ac:	015b      	lsls	r3, r3, #5
 800b3ae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	68da      	ldr	r2, [r3, #12]
 800b3b4:	23f0      	movs	r3, #240	@ 0xf0
 800b3b6:	011b      	lsls	r3, r3, #4
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d008      	beq.n	800b3ce <HAL_SPI_Init+0xaa>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	68da      	ldr	r2, [r3, #12]
 800b3c0:	23e0      	movs	r3, #224	@ 0xe0
 800b3c2:	00db      	lsls	r3, r3, #3
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d002      	beq.n	800b3ce <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	685a      	ldr	r2, [r3, #4]
 800b3d2:	2382      	movs	r3, #130	@ 0x82
 800b3d4:	005b      	lsls	r3, r3, #1
 800b3d6:	401a      	ands	r2, r3
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6899      	ldr	r1, [r3, #8]
 800b3dc:	2384      	movs	r3, #132	@ 0x84
 800b3de:	021b      	lsls	r3, r3, #8
 800b3e0:	400b      	ands	r3, r1
 800b3e2:	431a      	orrs	r2, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	691b      	ldr	r3, [r3, #16]
 800b3e8:	2102      	movs	r1, #2
 800b3ea:	400b      	ands	r3, r1
 800b3ec:	431a      	orrs	r2, r3
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	695b      	ldr	r3, [r3, #20]
 800b3f2:	2101      	movs	r1, #1
 800b3f4:	400b      	ands	r3, r1
 800b3f6:	431a      	orrs	r2, r3
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	6999      	ldr	r1, [r3, #24]
 800b3fc:	2380      	movs	r3, #128	@ 0x80
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	400b      	ands	r3, r1
 800b402:	431a      	orrs	r2, r3
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	69db      	ldr	r3, [r3, #28]
 800b408:	2138      	movs	r1, #56	@ 0x38
 800b40a:	400b      	ands	r3, r1
 800b40c:	431a      	orrs	r2, r3
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a1b      	ldr	r3, [r3, #32]
 800b412:	2180      	movs	r1, #128	@ 0x80
 800b414:	400b      	ands	r3, r1
 800b416:	431a      	orrs	r2, r3
 800b418:	0011      	movs	r1, r2
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b41e:	2380      	movs	r3, #128	@ 0x80
 800b420:	019b      	lsls	r3, r3, #6
 800b422:	401a      	ands	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	430a      	orrs	r2, r1
 800b42a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	699b      	ldr	r3, [r3, #24]
 800b430:	0c1b      	lsrs	r3, r3, #16
 800b432:	2204      	movs	r2, #4
 800b434:	401a      	ands	r2, r3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b43a:	2110      	movs	r1, #16
 800b43c:	400b      	ands	r3, r1
 800b43e:	431a      	orrs	r2, r3
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b444:	2108      	movs	r1, #8
 800b446:	400b      	ands	r3, r1
 800b448:	431a      	orrs	r2, r3
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	68d9      	ldr	r1, [r3, #12]
 800b44e:	23f0      	movs	r3, #240	@ 0xf0
 800b450:	011b      	lsls	r3, r3, #4
 800b452:	400b      	ands	r3, r1
 800b454:	431a      	orrs	r2, r3
 800b456:	0011      	movs	r1, r2
 800b458:	68fa      	ldr	r2, [r7, #12]
 800b45a:	2380      	movs	r3, #128	@ 0x80
 800b45c:	015b      	lsls	r3, r3, #5
 800b45e:	401a      	ands	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	430a      	orrs	r2, r1
 800b466:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	69da      	ldr	r2, [r3, #28]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4907      	ldr	r1, [pc, #28]	@ (800b490 <HAL_SPI_Init+0x16c>)
 800b474:	400a      	ands	r2, r1
 800b476:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2200      	movs	r2, #0
 800b47c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	225d      	movs	r2, #93	@ 0x5d
 800b482:	2101      	movs	r1, #1
 800b484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	0018      	movs	r0, r3
 800b48a:	46bd      	mov	sp, r7
 800b48c:	b004      	add	sp, #16
 800b48e:	bd80      	pop	{r7, pc}
 800b490:	fffff7ff 	.word	0xfffff7ff

0800b494 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b082      	sub	sp, #8
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d101      	bne.n	800b4a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e04a      	b.n	800b53c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	223d      	movs	r2, #61	@ 0x3d
 800b4aa:	5c9b      	ldrb	r3, [r3, r2]
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d107      	bne.n	800b4c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	223c      	movs	r2, #60	@ 0x3c
 800b4b6:	2100      	movs	r1, #0
 800b4b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	0018      	movs	r0, r3
 800b4be:	f7fc f877 	bl	80075b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	223d      	movs	r2, #61	@ 0x3d
 800b4c6:	2102      	movs	r1, #2
 800b4c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681a      	ldr	r2, [r3, #0]
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	3304      	adds	r3, #4
 800b4d2:	0019      	movs	r1, r3
 800b4d4:	0010      	movs	r0, r2
 800b4d6:	f000 fa6b 	bl	800b9b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2248      	movs	r2, #72	@ 0x48
 800b4de:	2101      	movs	r1, #1
 800b4e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	223e      	movs	r2, #62	@ 0x3e
 800b4e6:	2101      	movs	r1, #1
 800b4e8:	5499      	strb	r1, [r3, r2]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	223f      	movs	r2, #63	@ 0x3f
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	5499      	strb	r1, [r3, r2]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2240      	movs	r2, #64	@ 0x40
 800b4f6:	2101      	movs	r1, #1
 800b4f8:	5499      	strb	r1, [r3, r2]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2241      	movs	r2, #65	@ 0x41
 800b4fe:	2101      	movs	r1, #1
 800b500:	5499      	strb	r1, [r3, r2]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2242      	movs	r2, #66	@ 0x42
 800b506:	2101      	movs	r1, #1
 800b508:	5499      	strb	r1, [r3, r2]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2243      	movs	r2, #67	@ 0x43
 800b50e:	2101      	movs	r1, #1
 800b510:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2244      	movs	r2, #68	@ 0x44
 800b516:	2101      	movs	r1, #1
 800b518:	5499      	strb	r1, [r3, r2]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2245      	movs	r2, #69	@ 0x45
 800b51e:	2101      	movs	r1, #1
 800b520:	5499      	strb	r1, [r3, r2]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2246      	movs	r2, #70	@ 0x46
 800b526:	2101      	movs	r1, #1
 800b528:	5499      	strb	r1, [r3, r2]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2247      	movs	r2, #71	@ 0x47
 800b52e:	2101      	movs	r1, #1
 800b530:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	223d      	movs	r2, #61	@ 0x3d
 800b536:	2101      	movs	r1, #1
 800b538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b53a:	2300      	movs	r3, #0
}
 800b53c:	0018      	movs	r0, r3
 800b53e:	46bd      	mov	sp, r7
 800b540:	b002      	add	sp, #8
 800b542:	bd80      	pop	{r7, pc}

0800b544 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e04a      	b.n	800b5ec <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	223d      	movs	r2, #61	@ 0x3d
 800b55a:	5c9b      	ldrb	r3, [r3, r2]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d107      	bne.n	800b572 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	223c      	movs	r2, #60	@ 0x3c
 800b566:	2100      	movs	r1, #0
 800b568:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	0018      	movs	r0, r3
 800b56e:	f000 f841 	bl	800b5f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	223d      	movs	r2, #61	@ 0x3d
 800b576:	2102      	movs	r1, #2
 800b578:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	3304      	adds	r3, #4
 800b582:	0019      	movs	r1, r3
 800b584:	0010      	movs	r0, r2
 800b586:	f000 fa13 	bl	800b9b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2248      	movs	r2, #72	@ 0x48
 800b58e:	2101      	movs	r1, #1
 800b590:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	223e      	movs	r2, #62	@ 0x3e
 800b596:	2101      	movs	r1, #1
 800b598:	5499      	strb	r1, [r3, r2]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	223f      	movs	r2, #63	@ 0x3f
 800b59e:	2101      	movs	r1, #1
 800b5a0:	5499      	strb	r1, [r3, r2]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2240      	movs	r2, #64	@ 0x40
 800b5a6:	2101      	movs	r1, #1
 800b5a8:	5499      	strb	r1, [r3, r2]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2241      	movs	r2, #65	@ 0x41
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	5499      	strb	r1, [r3, r2]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2242      	movs	r2, #66	@ 0x42
 800b5b6:	2101      	movs	r1, #1
 800b5b8:	5499      	strb	r1, [r3, r2]
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2243      	movs	r2, #67	@ 0x43
 800b5be:	2101      	movs	r1, #1
 800b5c0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2244      	movs	r2, #68	@ 0x44
 800b5c6:	2101      	movs	r1, #1
 800b5c8:	5499      	strb	r1, [r3, r2]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2245      	movs	r2, #69	@ 0x45
 800b5ce:	2101      	movs	r1, #1
 800b5d0:	5499      	strb	r1, [r3, r2]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2246      	movs	r2, #70	@ 0x46
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	5499      	strb	r1, [r3, r2]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2247      	movs	r2, #71	@ 0x47
 800b5de:	2101      	movs	r1, #1
 800b5e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	223d      	movs	r2, #61	@ 0x3d
 800b5e6:	2101      	movs	r1, #1
 800b5e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b5ea:	2300      	movs	r3, #0
}
 800b5ec:	0018      	movs	r0, r3
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	b002      	add	sp, #8
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b082      	sub	sp, #8
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b5fc:	46c0      	nop			@ (mov r8, r8)
 800b5fe:	46bd      	mov	sp, r7
 800b600:	b002      	add	sp, #8
 800b602:	bd80      	pop	{r7, pc}

0800b604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b086      	sub	sp, #24
 800b608:	af00      	add	r7, sp, #0
 800b60a:	60f8      	str	r0, [r7, #12]
 800b60c:	60b9      	str	r1, [r7, #8]
 800b60e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b610:	2317      	movs	r3, #23
 800b612:	18fb      	adds	r3, r7, r3
 800b614:	2200      	movs	r2, #0
 800b616:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	223c      	movs	r2, #60	@ 0x3c
 800b61c:	5c9b      	ldrb	r3, [r3, r2]
 800b61e:	2b01      	cmp	r3, #1
 800b620:	d101      	bne.n	800b626 <HAL_TIM_PWM_ConfigChannel+0x22>
 800b622:	2302      	movs	r3, #2
 800b624:	e0e5      	b.n	800b7f2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	223c      	movs	r2, #60	@ 0x3c
 800b62a:	2101      	movs	r1, #1
 800b62c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2b14      	cmp	r3, #20
 800b632:	d900      	bls.n	800b636 <HAL_TIM_PWM_ConfigChannel+0x32>
 800b634:	e0d1      	b.n	800b7da <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	009a      	lsls	r2, r3, #2
 800b63a:	4b70      	ldr	r3, [pc, #448]	@ (800b7fc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800b63c:	18d3      	adds	r3, r2, r3
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	68ba      	ldr	r2, [r7, #8]
 800b648:	0011      	movs	r1, r2
 800b64a:	0018      	movs	r0, r3
 800b64c:	f000 fa48 	bl	800bae0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	699a      	ldr	r2, [r3, #24]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	2108      	movs	r1, #8
 800b65c:	430a      	orrs	r2, r1
 800b65e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	699a      	ldr	r2, [r3, #24]
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	2104      	movs	r1, #4
 800b66c:	438a      	bics	r2, r1
 800b66e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	6999      	ldr	r1, [r3, #24]
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	691a      	ldr	r2, [r3, #16]
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	430a      	orrs	r2, r1
 800b680:	619a      	str	r2, [r3, #24]
      break;
 800b682:	e0af      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	68ba      	ldr	r2, [r7, #8]
 800b68a:	0011      	movs	r1, r2
 800b68c:	0018      	movs	r0, r3
 800b68e:	f000 fab1 	bl	800bbf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	699a      	ldr	r2, [r3, #24]
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	2180      	movs	r1, #128	@ 0x80
 800b69e:	0109      	lsls	r1, r1, #4
 800b6a0:	430a      	orrs	r2, r1
 800b6a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	699a      	ldr	r2, [r3, #24]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	4954      	ldr	r1, [pc, #336]	@ (800b800 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b6b0:	400a      	ands	r2, r1
 800b6b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	6999      	ldr	r1, [r3, #24]
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	691b      	ldr	r3, [r3, #16]
 800b6be:	021a      	lsls	r2, r3, #8
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	430a      	orrs	r2, r1
 800b6c6:	619a      	str	r2, [r3, #24]
      break;
 800b6c8:	e08c      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	68ba      	ldr	r2, [r7, #8]
 800b6d0:	0011      	movs	r1, r2
 800b6d2:	0018      	movs	r0, r3
 800b6d4:	f000 fb12 	bl	800bcfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	69da      	ldr	r2, [r3, #28]
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	2108      	movs	r1, #8
 800b6e4:	430a      	orrs	r2, r1
 800b6e6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	69da      	ldr	r2, [r3, #28]
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	2104      	movs	r1, #4
 800b6f4:	438a      	bics	r2, r1
 800b6f6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	69d9      	ldr	r1, [r3, #28]
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	691a      	ldr	r2, [r3, #16]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	430a      	orrs	r2, r1
 800b708:	61da      	str	r2, [r3, #28]
      break;
 800b70a:	e06b      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	68ba      	ldr	r2, [r7, #8]
 800b712:	0011      	movs	r1, r2
 800b714:	0018      	movs	r0, r3
 800b716:	f000 fb79 	bl	800be0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	69da      	ldr	r2, [r3, #28]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2180      	movs	r1, #128	@ 0x80
 800b726:	0109      	lsls	r1, r1, #4
 800b728:	430a      	orrs	r2, r1
 800b72a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	69da      	ldr	r2, [r3, #28]
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4932      	ldr	r1, [pc, #200]	@ (800b800 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b738:	400a      	ands	r2, r1
 800b73a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	69d9      	ldr	r1, [r3, #28]
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	691b      	ldr	r3, [r3, #16]
 800b746:	021a      	lsls	r2, r3, #8
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	430a      	orrs	r2, r1
 800b74e:	61da      	str	r2, [r3, #28]
      break;
 800b750:	e048      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	68ba      	ldr	r2, [r7, #8]
 800b758:	0011      	movs	r1, r2
 800b75a:	0018      	movs	r0, r3
 800b75c:	f000 fbc0 	bl	800bee0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	2108      	movs	r1, #8
 800b76c:	430a      	orrs	r2, r1
 800b76e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	2104      	movs	r1, #4
 800b77c:	438a      	bics	r2, r1
 800b77e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	691a      	ldr	r2, [r3, #16]
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	430a      	orrs	r2, r1
 800b790:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b792:	e027      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	68ba      	ldr	r2, [r7, #8]
 800b79a:	0011      	movs	r1, r2
 800b79c:	0018      	movs	r0, r3
 800b79e:	f000 fbff 	bl	800bfa0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2180      	movs	r1, #128	@ 0x80
 800b7ae:	0109      	lsls	r1, r1, #4
 800b7b0:	430a      	orrs	r2, r1
 800b7b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	4910      	ldr	r1, [pc, #64]	@ (800b800 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800b7c0:	400a      	ands	r2, r1
 800b7c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b7ca:	68bb      	ldr	r3, [r7, #8]
 800b7cc:	691b      	ldr	r3, [r3, #16]
 800b7ce:	021a      	lsls	r2, r3, #8
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	430a      	orrs	r2, r1
 800b7d6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b7d8:	e004      	b.n	800b7e4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800b7da:	2317      	movs	r3, #23
 800b7dc:	18fb      	adds	r3, r7, r3
 800b7de:	2201      	movs	r2, #1
 800b7e0:	701a      	strb	r2, [r3, #0]
      break;
 800b7e2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	223c      	movs	r2, #60	@ 0x3c
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	5499      	strb	r1, [r3, r2]

  return status;
 800b7ec:	2317      	movs	r3, #23
 800b7ee:	18fb      	adds	r3, r7, r3
 800b7f0:	781b      	ldrb	r3, [r3, #0]
}
 800b7f2:	0018      	movs	r0, r3
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	b006      	add	sp, #24
 800b7f8:	bd80      	pop	{r7, pc}
 800b7fa:	46c0      	nop			@ (mov r8, r8)
 800b7fc:	08016240 	.word	0x08016240
 800b800:	fffffbff 	.word	0xfffffbff

0800b804 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b80e:	230f      	movs	r3, #15
 800b810:	18fb      	adds	r3, r7, r3
 800b812:	2200      	movs	r2, #0
 800b814:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	223c      	movs	r2, #60	@ 0x3c
 800b81a:	5c9b      	ldrb	r3, [r3, r2]
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d101      	bne.n	800b824 <HAL_TIM_ConfigClockSource+0x20>
 800b820:	2302      	movs	r3, #2
 800b822:	e0bc      	b.n	800b99e <HAL_TIM_ConfigClockSource+0x19a>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	223c      	movs	r2, #60	@ 0x3c
 800b828:	2101      	movs	r1, #1
 800b82a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	223d      	movs	r2, #61	@ 0x3d
 800b830:	2102      	movs	r1, #2
 800b832:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	4a5a      	ldr	r2, [pc, #360]	@ (800b9a8 <HAL_TIM_ConfigClockSource+0x1a4>)
 800b840:	4013      	ands	r3, r2
 800b842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	4a59      	ldr	r2, [pc, #356]	@ (800b9ac <HAL_TIM_ConfigClockSource+0x1a8>)
 800b848:	4013      	ands	r3, r2
 800b84a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	68ba      	ldr	r2, [r7, #8]
 800b852:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2280      	movs	r2, #128	@ 0x80
 800b85a:	0192      	lsls	r2, r2, #6
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d040      	beq.n	800b8e2 <HAL_TIM_ConfigClockSource+0xde>
 800b860:	2280      	movs	r2, #128	@ 0x80
 800b862:	0192      	lsls	r2, r2, #6
 800b864:	4293      	cmp	r3, r2
 800b866:	d900      	bls.n	800b86a <HAL_TIM_ConfigClockSource+0x66>
 800b868:	e088      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b86a:	2280      	movs	r2, #128	@ 0x80
 800b86c:	0152      	lsls	r2, r2, #5
 800b86e:	4293      	cmp	r3, r2
 800b870:	d100      	bne.n	800b874 <HAL_TIM_ConfigClockSource+0x70>
 800b872:	e088      	b.n	800b986 <HAL_TIM_ConfigClockSource+0x182>
 800b874:	2280      	movs	r2, #128	@ 0x80
 800b876:	0152      	lsls	r2, r2, #5
 800b878:	4293      	cmp	r3, r2
 800b87a:	d900      	bls.n	800b87e <HAL_TIM_ConfigClockSource+0x7a>
 800b87c:	e07e      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b87e:	2b70      	cmp	r3, #112	@ 0x70
 800b880:	d018      	beq.n	800b8b4 <HAL_TIM_ConfigClockSource+0xb0>
 800b882:	d900      	bls.n	800b886 <HAL_TIM_ConfigClockSource+0x82>
 800b884:	e07a      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b886:	2b60      	cmp	r3, #96	@ 0x60
 800b888:	d04f      	beq.n	800b92a <HAL_TIM_ConfigClockSource+0x126>
 800b88a:	d900      	bls.n	800b88e <HAL_TIM_ConfigClockSource+0x8a>
 800b88c:	e076      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b88e:	2b50      	cmp	r3, #80	@ 0x50
 800b890:	d03b      	beq.n	800b90a <HAL_TIM_ConfigClockSource+0x106>
 800b892:	d900      	bls.n	800b896 <HAL_TIM_ConfigClockSource+0x92>
 800b894:	e072      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b896:	2b40      	cmp	r3, #64	@ 0x40
 800b898:	d057      	beq.n	800b94a <HAL_TIM_ConfigClockSource+0x146>
 800b89a:	d900      	bls.n	800b89e <HAL_TIM_ConfigClockSource+0x9a>
 800b89c:	e06e      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b89e:	2b30      	cmp	r3, #48	@ 0x30
 800b8a0:	d063      	beq.n	800b96a <HAL_TIM_ConfigClockSource+0x166>
 800b8a2:	d86b      	bhi.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b8a4:	2b20      	cmp	r3, #32
 800b8a6:	d060      	beq.n	800b96a <HAL_TIM_ConfigClockSource+0x166>
 800b8a8:	d868      	bhi.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d05d      	beq.n	800b96a <HAL_TIM_ConfigClockSource+0x166>
 800b8ae:	2b10      	cmp	r3, #16
 800b8b0:	d05b      	beq.n	800b96a <HAL_TIM_ConfigClockSource+0x166>
 800b8b2:	e063      	b.n	800b97c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b8c4:	f000 fc4c 	bl	800c160 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	2277      	movs	r2, #119	@ 0x77
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	68ba      	ldr	r2, [r7, #8]
 800b8de:	609a      	str	r2, [r3, #8]
      break;
 800b8e0:	e052      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b8f2:	f000 fc35 	bl	800c160 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	689a      	ldr	r2, [r3, #8]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	2180      	movs	r1, #128	@ 0x80
 800b902:	01c9      	lsls	r1, r1, #7
 800b904:	430a      	orrs	r2, r1
 800b906:	609a      	str	r2, [r3, #8]
      break;
 800b908:	e03e      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b916:	001a      	movs	r2, r3
 800b918:	f000 fba6 	bl	800c068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2150      	movs	r1, #80	@ 0x50
 800b922:	0018      	movs	r0, r3
 800b924:	f000 fc00 	bl	800c128 <TIM_ITRx_SetConfig>
      break;
 800b928:	e02e      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b936:	001a      	movs	r2, r3
 800b938:	f000 fbc4 	bl	800c0c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2160      	movs	r1, #96	@ 0x60
 800b942:	0018      	movs	r0, r3
 800b944:	f000 fbf0 	bl	800c128 <TIM_ITRx_SetConfig>
      break;
 800b948:	e01e      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b956:	001a      	movs	r2, r3
 800b958:	f000 fb86 	bl	800c068 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2140      	movs	r1, #64	@ 0x40
 800b962:	0018      	movs	r0, r3
 800b964:	f000 fbe0 	bl	800c128 <TIM_ITRx_SetConfig>
      break;
 800b968:	e00e      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681a      	ldr	r2, [r3, #0]
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	0019      	movs	r1, r3
 800b974:	0010      	movs	r0, r2
 800b976:	f000 fbd7 	bl	800c128 <TIM_ITRx_SetConfig>
      break;
 800b97a:	e005      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800b97c:	230f      	movs	r3, #15
 800b97e:	18fb      	adds	r3, r7, r3
 800b980:	2201      	movs	r2, #1
 800b982:	701a      	strb	r2, [r3, #0]
      break;
 800b984:	e000      	b.n	800b988 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800b986:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	223d      	movs	r2, #61	@ 0x3d
 800b98c:	2101      	movs	r1, #1
 800b98e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	223c      	movs	r2, #60	@ 0x3c
 800b994:	2100      	movs	r1, #0
 800b996:	5499      	strb	r1, [r3, r2]

  return status;
 800b998:	230f      	movs	r3, #15
 800b99a:	18fb      	adds	r3, r7, r3
 800b99c:	781b      	ldrb	r3, [r3, #0]
}
 800b99e:	0018      	movs	r0, r3
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	b004      	add	sp, #16
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	46c0      	nop			@ (mov r8, r8)
 800b9a8:	ffceff88 	.word	0xffceff88
 800b9ac:	ffff00ff 	.word	0xffff00ff

0800b9b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4a3f      	ldr	r2, [pc, #252]	@ (800bac0 <TIM_Base_SetConfig+0x110>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d00c      	beq.n	800b9e2 <TIM_Base_SetConfig+0x32>
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	2380      	movs	r3, #128	@ 0x80
 800b9cc:	05db      	lsls	r3, r3, #23
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d007      	beq.n	800b9e2 <TIM_Base_SetConfig+0x32>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	4a3b      	ldr	r2, [pc, #236]	@ (800bac4 <TIM_Base_SetConfig+0x114>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d003      	beq.n	800b9e2 <TIM_Base_SetConfig+0x32>
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	4a3a      	ldr	r2, [pc, #232]	@ (800bac8 <TIM_Base_SetConfig+0x118>)
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d108      	bne.n	800b9f4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	2270      	movs	r2, #112	@ 0x70
 800b9e6:	4393      	bics	r3, r2
 800b9e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	68fa      	ldr	r2, [r7, #12]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a32      	ldr	r2, [pc, #200]	@ (800bac0 <TIM_Base_SetConfig+0x110>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d01c      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	2380      	movs	r3, #128	@ 0x80
 800ba00:	05db      	lsls	r3, r3, #23
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d017      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a2e      	ldr	r2, [pc, #184]	@ (800bac4 <TIM_Base_SetConfig+0x114>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d013      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a2d      	ldr	r2, [pc, #180]	@ (800bac8 <TIM_Base_SetConfig+0x118>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d00f      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	4a2c      	ldr	r2, [pc, #176]	@ (800bacc <TIM_Base_SetConfig+0x11c>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d00b      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a2b      	ldr	r2, [pc, #172]	@ (800bad0 <TIM_Base_SetConfig+0x120>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d007      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	4a2a      	ldr	r2, [pc, #168]	@ (800bad4 <TIM_Base_SetConfig+0x124>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d003      	beq.n	800ba36 <TIM_Base_SetConfig+0x86>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	4a29      	ldr	r2, [pc, #164]	@ (800bad8 <TIM_Base_SetConfig+0x128>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d108      	bne.n	800ba48 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	4a28      	ldr	r2, [pc, #160]	@ (800badc <TIM_Base_SetConfig+0x12c>)
 800ba3a:	4013      	ands	r3, r2
 800ba3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	68db      	ldr	r3, [r3, #12]
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	4313      	orrs	r3, r2
 800ba46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	2280      	movs	r2, #128	@ 0x80
 800ba4c:	4393      	bics	r3, r2
 800ba4e:	001a      	movs	r2, r3
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	695b      	ldr	r3, [r3, #20]
 800ba54:	4313      	orrs	r3, r2
 800ba56:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	689a      	ldr	r2, [r3, #8]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	681a      	ldr	r2, [r3, #0]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	4a13      	ldr	r2, [pc, #76]	@ (800bac0 <TIM_Base_SetConfig+0x110>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d00b      	beq.n	800ba8e <TIM_Base_SetConfig+0xde>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4a15      	ldr	r2, [pc, #84]	@ (800bad0 <TIM_Base_SetConfig+0x120>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d007      	beq.n	800ba8e <TIM_Base_SetConfig+0xde>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	4a14      	ldr	r2, [pc, #80]	@ (800bad4 <TIM_Base_SetConfig+0x124>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d003      	beq.n	800ba8e <TIM_Base_SetConfig+0xde>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4a13      	ldr	r2, [pc, #76]	@ (800bad8 <TIM_Base_SetConfig+0x128>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d103      	bne.n	800ba96 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	691a      	ldr	r2, [r3, #16]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2201      	movs	r2, #1
 800ba9a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	691b      	ldr	r3, [r3, #16]
 800baa0:	2201      	movs	r2, #1
 800baa2:	4013      	ands	r3, r2
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d106      	bne.n	800bab6 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	2201      	movs	r2, #1
 800baae:	4393      	bics	r3, r2
 800bab0:	001a      	movs	r2, r3
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	611a      	str	r2, [r3, #16]
  }
}
 800bab6:	46c0      	nop			@ (mov r8, r8)
 800bab8:	46bd      	mov	sp, r7
 800baba:	b004      	add	sp, #16
 800babc:	bd80      	pop	{r7, pc}
 800babe:	46c0      	nop			@ (mov r8, r8)
 800bac0:	40012c00 	.word	0x40012c00
 800bac4:	40000400 	.word	0x40000400
 800bac8:	40000800 	.word	0x40000800
 800bacc:	40002000 	.word	0x40002000
 800bad0:	40014000 	.word	0x40014000
 800bad4:	40014400 	.word	0x40014400
 800bad8:	40014800 	.word	0x40014800
 800badc:	fffffcff 	.word	0xfffffcff

0800bae0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6a1b      	ldr	r3, [r3, #32]
 800baee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6a1b      	ldr	r3, [r3, #32]
 800baf4:	2201      	movs	r2, #1
 800baf6:	4393      	bics	r3, r2
 800baf8:	001a      	movs	r2, r3
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	699b      	ldr	r3, [r3, #24]
 800bb08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	4a32      	ldr	r2, [pc, #200]	@ (800bbd8 <TIM_OC1_SetConfig+0xf8>)
 800bb0e:	4013      	ands	r3, r2
 800bb10:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2203      	movs	r2, #3
 800bb16:	4393      	bics	r3, r2
 800bb18:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	4313      	orrs	r3, r2
 800bb22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	2202      	movs	r2, #2
 800bb28:	4393      	bics	r3, r2
 800bb2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	697a      	ldr	r2, [r7, #20]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	4a28      	ldr	r2, [pc, #160]	@ (800bbdc <TIM_OC1_SetConfig+0xfc>)
 800bb3a:	4293      	cmp	r3, r2
 800bb3c:	d00b      	beq.n	800bb56 <TIM_OC1_SetConfig+0x76>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	4a27      	ldr	r2, [pc, #156]	@ (800bbe0 <TIM_OC1_SetConfig+0x100>)
 800bb42:	4293      	cmp	r3, r2
 800bb44:	d007      	beq.n	800bb56 <TIM_OC1_SetConfig+0x76>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	4a26      	ldr	r2, [pc, #152]	@ (800bbe4 <TIM_OC1_SetConfig+0x104>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d003      	beq.n	800bb56 <TIM_OC1_SetConfig+0x76>
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	4a25      	ldr	r2, [pc, #148]	@ (800bbe8 <TIM_OC1_SetConfig+0x108>)
 800bb52:	4293      	cmp	r3, r2
 800bb54:	d10c      	bne.n	800bb70 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	2208      	movs	r2, #8
 800bb5a:	4393      	bics	r3, r2
 800bb5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	68db      	ldr	r3, [r3, #12]
 800bb62:	697a      	ldr	r2, [r7, #20]
 800bb64:	4313      	orrs	r3, r2
 800bb66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	2204      	movs	r2, #4
 800bb6c:	4393      	bics	r3, r2
 800bb6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	4a1a      	ldr	r2, [pc, #104]	@ (800bbdc <TIM_OC1_SetConfig+0xfc>)
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d00b      	beq.n	800bb90 <TIM_OC1_SetConfig+0xb0>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	4a19      	ldr	r2, [pc, #100]	@ (800bbe0 <TIM_OC1_SetConfig+0x100>)
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d007      	beq.n	800bb90 <TIM_OC1_SetConfig+0xb0>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	4a18      	ldr	r2, [pc, #96]	@ (800bbe4 <TIM_OC1_SetConfig+0x104>)
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d003      	beq.n	800bb90 <TIM_OC1_SetConfig+0xb0>
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	4a17      	ldr	r2, [pc, #92]	@ (800bbe8 <TIM_OC1_SetConfig+0x108>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d111      	bne.n	800bbb4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	4a16      	ldr	r2, [pc, #88]	@ (800bbec <TIM_OC1_SetConfig+0x10c>)
 800bb94:	4013      	ands	r3, r2
 800bb96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	4a15      	ldr	r2, [pc, #84]	@ (800bbf0 <TIM_OC1_SetConfig+0x110>)
 800bb9c:	4013      	ands	r3, r2
 800bb9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	695b      	ldr	r3, [r3, #20]
 800bba4:	693a      	ldr	r2, [r7, #16]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	699b      	ldr	r3, [r3, #24]
 800bbae:	693a      	ldr	r2, [r7, #16]
 800bbb0:	4313      	orrs	r3, r2
 800bbb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	693a      	ldr	r2, [r7, #16]
 800bbb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	697a      	ldr	r2, [r7, #20]
 800bbcc:	621a      	str	r2, [r3, #32]
}
 800bbce:	46c0      	nop			@ (mov r8, r8)
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	b006      	add	sp, #24
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	46c0      	nop			@ (mov r8, r8)
 800bbd8:	fffeff8f 	.word	0xfffeff8f
 800bbdc:	40012c00 	.word	0x40012c00
 800bbe0:	40014000 	.word	0x40014000
 800bbe4:	40014400 	.word	0x40014400
 800bbe8:	40014800 	.word	0x40014800
 800bbec:	fffffeff 	.word	0xfffffeff
 800bbf0:	fffffdff 	.word	0xfffffdff

0800bbf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b086      	sub	sp, #24
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a1b      	ldr	r3, [r3, #32]
 800bc02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6a1b      	ldr	r3, [r3, #32]
 800bc08:	2210      	movs	r2, #16
 800bc0a:	4393      	bics	r3, r2
 800bc0c:	001a      	movs	r2, r3
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	699b      	ldr	r3, [r3, #24]
 800bc1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	4a2e      	ldr	r2, [pc, #184]	@ (800bcdc <TIM_OC2_SetConfig+0xe8>)
 800bc22:	4013      	ands	r3, r2
 800bc24:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	4a2d      	ldr	r2, [pc, #180]	@ (800bce0 <TIM_OC2_SetConfig+0xec>)
 800bc2a:	4013      	ands	r3, r2
 800bc2c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	021b      	lsls	r3, r3, #8
 800bc34:	68fa      	ldr	r2, [r7, #12]
 800bc36:	4313      	orrs	r3, r2
 800bc38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	2220      	movs	r2, #32
 800bc3e:	4393      	bics	r3, r2
 800bc40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	011b      	lsls	r3, r3, #4
 800bc48:	697a      	ldr	r2, [r7, #20]
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	4a24      	ldr	r2, [pc, #144]	@ (800bce4 <TIM_OC2_SetConfig+0xf0>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d10d      	bne.n	800bc72 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	2280      	movs	r2, #128	@ 0x80
 800bc5a:	4393      	bics	r3, r2
 800bc5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	68db      	ldr	r3, [r3, #12]
 800bc62:	011b      	lsls	r3, r3, #4
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	4313      	orrs	r3, r2
 800bc68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	2240      	movs	r2, #64	@ 0x40
 800bc6e:	4393      	bics	r3, r2
 800bc70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	4a1b      	ldr	r2, [pc, #108]	@ (800bce4 <TIM_OC2_SetConfig+0xf0>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d00b      	beq.n	800bc92 <TIM_OC2_SetConfig+0x9e>
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	4a1a      	ldr	r2, [pc, #104]	@ (800bce8 <TIM_OC2_SetConfig+0xf4>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d007      	beq.n	800bc92 <TIM_OC2_SetConfig+0x9e>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	4a19      	ldr	r2, [pc, #100]	@ (800bcec <TIM_OC2_SetConfig+0xf8>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d003      	beq.n	800bc92 <TIM_OC2_SetConfig+0x9e>
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	4a18      	ldr	r2, [pc, #96]	@ (800bcf0 <TIM_OC2_SetConfig+0xfc>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d113      	bne.n	800bcba <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	4a17      	ldr	r2, [pc, #92]	@ (800bcf4 <TIM_OC2_SetConfig+0x100>)
 800bc96:	4013      	ands	r3, r2
 800bc98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	4a16      	ldr	r2, [pc, #88]	@ (800bcf8 <TIM_OC2_SetConfig+0x104>)
 800bc9e:	4013      	ands	r3, r2
 800bca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	695b      	ldr	r3, [r3, #20]
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	693a      	ldr	r2, [r7, #16]
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	699b      	ldr	r3, [r3, #24]
 800bcb2:	009b      	lsls	r3, r3, #2
 800bcb4:	693a      	ldr	r2, [r7, #16]
 800bcb6:	4313      	orrs	r3, r2
 800bcb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	693a      	ldr	r2, [r7, #16]
 800bcbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	68fa      	ldr	r2, [r7, #12]
 800bcc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	685a      	ldr	r2, [r3, #4]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	697a      	ldr	r2, [r7, #20]
 800bcd2:	621a      	str	r2, [r3, #32]
}
 800bcd4:	46c0      	nop			@ (mov r8, r8)
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	b006      	add	sp, #24
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	feff8fff 	.word	0xfeff8fff
 800bce0:	fffffcff 	.word	0xfffffcff
 800bce4:	40012c00 	.word	0x40012c00
 800bce8:	40014000 	.word	0x40014000
 800bcec:	40014400 	.word	0x40014400
 800bcf0:	40014800 	.word	0x40014800
 800bcf4:	fffffbff 	.word	0xfffffbff
 800bcf8:	fffff7ff 	.word	0xfffff7ff

0800bcfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b086      	sub	sp, #24
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6a1b      	ldr	r3, [r3, #32]
 800bd0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6a1b      	ldr	r3, [r3, #32]
 800bd10:	4a33      	ldr	r2, [pc, #204]	@ (800bde0 <TIM_OC3_SetConfig+0xe4>)
 800bd12:	401a      	ands	r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	69db      	ldr	r3, [r3, #28]
 800bd22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	4a2f      	ldr	r2, [pc, #188]	@ (800bde4 <TIM_OC3_SetConfig+0xe8>)
 800bd28:	4013      	ands	r3, r2
 800bd2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2203      	movs	r2, #3
 800bd30:	4393      	bics	r3, r2
 800bd32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	68fa      	ldr	r2, [r7, #12]
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	4a29      	ldr	r2, [pc, #164]	@ (800bde8 <TIM_OC3_SetConfig+0xec>)
 800bd42:	4013      	ands	r3, r2
 800bd44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	689b      	ldr	r3, [r3, #8]
 800bd4a:	021b      	lsls	r3, r3, #8
 800bd4c:	697a      	ldr	r2, [r7, #20]
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	4a25      	ldr	r2, [pc, #148]	@ (800bdec <TIM_OC3_SetConfig+0xf0>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d10d      	bne.n	800bd76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	4a24      	ldr	r2, [pc, #144]	@ (800bdf0 <TIM_OC3_SetConfig+0xf4>)
 800bd5e:	4013      	ands	r3, r2
 800bd60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	021b      	lsls	r3, r3, #8
 800bd68:	697a      	ldr	r2, [r7, #20]
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	4a20      	ldr	r2, [pc, #128]	@ (800bdf4 <TIM_OC3_SetConfig+0xf8>)
 800bd72:	4013      	ands	r3, r2
 800bd74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a1c      	ldr	r2, [pc, #112]	@ (800bdec <TIM_OC3_SetConfig+0xf0>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d00b      	beq.n	800bd96 <TIM_OC3_SetConfig+0x9a>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a1d      	ldr	r2, [pc, #116]	@ (800bdf8 <TIM_OC3_SetConfig+0xfc>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d007      	beq.n	800bd96 <TIM_OC3_SetConfig+0x9a>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a1c      	ldr	r2, [pc, #112]	@ (800bdfc <TIM_OC3_SetConfig+0x100>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d003      	beq.n	800bd96 <TIM_OC3_SetConfig+0x9a>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a1b      	ldr	r2, [pc, #108]	@ (800be00 <TIM_OC3_SetConfig+0x104>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d113      	bne.n	800bdbe <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	4a1a      	ldr	r2, [pc, #104]	@ (800be04 <TIM_OC3_SetConfig+0x108>)
 800bd9a:	4013      	ands	r3, r2
 800bd9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	4a19      	ldr	r2, [pc, #100]	@ (800be08 <TIM_OC3_SetConfig+0x10c>)
 800bda2:	4013      	ands	r3, r2
 800bda4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	695b      	ldr	r3, [r3, #20]
 800bdaa:	011b      	lsls	r3, r3, #4
 800bdac:	693a      	ldr	r2, [r7, #16]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	699b      	ldr	r3, [r3, #24]
 800bdb6:	011b      	lsls	r3, r3, #4
 800bdb8:	693a      	ldr	r2, [r7, #16]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	693a      	ldr	r2, [r7, #16]
 800bdc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	68fa      	ldr	r2, [r7, #12]
 800bdc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	685a      	ldr	r2, [r3, #4]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	697a      	ldr	r2, [r7, #20]
 800bdd6:	621a      	str	r2, [r3, #32]
}
 800bdd8:	46c0      	nop			@ (mov r8, r8)
 800bdda:	46bd      	mov	sp, r7
 800bddc:	b006      	add	sp, #24
 800bdde:	bd80      	pop	{r7, pc}
 800bde0:	fffffeff 	.word	0xfffffeff
 800bde4:	fffeff8f 	.word	0xfffeff8f
 800bde8:	fffffdff 	.word	0xfffffdff
 800bdec:	40012c00 	.word	0x40012c00
 800bdf0:	fffff7ff 	.word	0xfffff7ff
 800bdf4:	fffffbff 	.word	0xfffffbff
 800bdf8:	40014000 	.word	0x40014000
 800bdfc:	40014400 	.word	0x40014400
 800be00:	40014800 	.word	0x40014800
 800be04:	ffffefff 	.word	0xffffefff
 800be08:	ffffdfff 	.word	0xffffdfff

0800be0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b086      	sub	sp, #24
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6a1b      	ldr	r3, [r3, #32]
 800be1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a1b      	ldr	r3, [r3, #32]
 800be20:	4a26      	ldr	r2, [pc, #152]	@ (800bebc <TIM_OC4_SetConfig+0xb0>)
 800be22:	401a      	ands	r2, r3
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	685b      	ldr	r3, [r3, #4]
 800be2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	69db      	ldr	r3, [r3, #28]
 800be32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	4a22      	ldr	r2, [pc, #136]	@ (800bec0 <TIM_OC4_SetConfig+0xb4>)
 800be38:	4013      	ands	r3, r2
 800be3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	4a21      	ldr	r2, [pc, #132]	@ (800bec4 <TIM_OC4_SetConfig+0xb8>)
 800be40:	4013      	ands	r3, r2
 800be42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	021b      	lsls	r3, r3, #8
 800be4a:	68fa      	ldr	r2, [r7, #12]
 800be4c:	4313      	orrs	r3, r2
 800be4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be50:	693b      	ldr	r3, [r7, #16]
 800be52:	4a1d      	ldr	r2, [pc, #116]	@ (800bec8 <TIM_OC4_SetConfig+0xbc>)
 800be54:	4013      	ands	r3, r2
 800be56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	689b      	ldr	r3, [r3, #8]
 800be5c:	031b      	lsls	r3, r3, #12
 800be5e:	693a      	ldr	r2, [r7, #16]
 800be60:	4313      	orrs	r3, r2
 800be62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	4a19      	ldr	r2, [pc, #100]	@ (800becc <TIM_OC4_SetConfig+0xc0>)
 800be68:	4293      	cmp	r3, r2
 800be6a:	d00b      	beq.n	800be84 <TIM_OC4_SetConfig+0x78>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	4a18      	ldr	r2, [pc, #96]	@ (800bed0 <TIM_OC4_SetConfig+0xc4>)
 800be70:	4293      	cmp	r3, r2
 800be72:	d007      	beq.n	800be84 <TIM_OC4_SetConfig+0x78>
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	4a17      	ldr	r2, [pc, #92]	@ (800bed4 <TIM_OC4_SetConfig+0xc8>)
 800be78:	4293      	cmp	r3, r2
 800be7a:	d003      	beq.n	800be84 <TIM_OC4_SetConfig+0x78>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	4a16      	ldr	r2, [pc, #88]	@ (800bed8 <TIM_OC4_SetConfig+0xcc>)
 800be80:	4293      	cmp	r3, r2
 800be82:	d109      	bne.n	800be98 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800be84:	697b      	ldr	r3, [r7, #20]
 800be86:	4a15      	ldr	r2, [pc, #84]	@ (800bedc <TIM_OC4_SetConfig+0xd0>)
 800be88:	4013      	ands	r3, r2
 800be8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	695b      	ldr	r3, [r3, #20]
 800be90:	019b      	lsls	r3, r3, #6
 800be92:	697a      	ldr	r2, [r7, #20]
 800be94:	4313      	orrs	r3, r2
 800be96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	685a      	ldr	r2, [r3, #4]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	621a      	str	r2, [r3, #32]
}
 800beb2:	46c0      	nop			@ (mov r8, r8)
 800beb4:	46bd      	mov	sp, r7
 800beb6:	b006      	add	sp, #24
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	46c0      	nop			@ (mov r8, r8)
 800bebc:	ffffefff 	.word	0xffffefff
 800bec0:	feff8fff 	.word	0xfeff8fff
 800bec4:	fffffcff 	.word	0xfffffcff
 800bec8:	ffffdfff 	.word	0xffffdfff
 800becc:	40012c00 	.word	0x40012c00
 800bed0:	40014000 	.word	0x40014000
 800bed4:	40014400 	.word	0x40014400
 800bed8:	40014800 	.word	0x40014800
 800bedc:	ffffbfff 	.word	0xffffbfff

0800bee0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6a1b      	ldr	r3, [r3, #32]
 800beee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6a1b      	ldr	r3, [r3, #32]
 800bef4:	4a23      	ldr	r2, [pc, #140]	@ (800bf84 <TIM_OC5_SetConfig+0xa4>)
 800bef6:	401a      	ands	r2, r3
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	4a1f      	ldr	r2, [pc, #124]	@ (800bf88 <TIM_OC5_SetConfig+0xa8>)
 800bf0c:	4013      	ands	r3, r2
 800bf0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	68fa      	ldr	r2, [r7, #12]
 800bf16:	4313      	orrs	r3, r2
 800bf18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	4a1b      	ldr	r2, [pc, #108]	@ (800bf8c <TIM_OC5_SetConfig+0xac>)
 800bf1e:	4013      	ands	r3, r2
 800bf20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	041b      	lsls	r3, r3, #16
 800bf28:	693a      	ldr	r2, [r7, #16]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	4a17      	ldr	r2, [pc, #92]	@ (800bf90 <TIM_OC5_SetConfig+0xb0>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d00b      	beq.n	800bf4e <TIM_OC5_SetConfig+0x6e>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4a16      	ldr	r2, [pc, #88]	@ (800bf94 <TIM_OC5_SetConfig+0xb4>)
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d007      	beq.n	800bf4e <TIM_OC5_SetConfig+0x6e>
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	4a15      	ldr	r2, [pc, #84]	@ (800bf98 <TIM_OC5_SetConfig+0xb8>)
 800bf42:	4293      	cmp	r3, r2
 800bf44:	d003      	beq.n	800bf4e <TIM_OC5_SetConfig+0x6e>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	4a14      	ldr	r2, [pc, #80]	@ (800bf9c <TIM_OC5_SetConfig+0xbc>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d109      	bne.n	800bf62 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	4a0c      	ldr	r2, [pc, #48]	@ (800bf84 <TIM_OC5_SetConfig+0xa4>)
 800bf52:	4013      	ands	r3, r2
 800bf54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	695b      	ldr	r3, [r3, #20]
 800bf5a:	021b      	lsls	r3, r3, #8
 800bf5c:	697a      	ldr	r2, [r7, #20]
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	697a      	ldr	r2, [r7, #20]
 800bf66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	68fa      	ldr	r2, [r7, #12]
 800bf6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	685a      	ldr	r2, [r3, #4]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	693a      	ldr	r2, [r7, #16]
 800bf7a:	621a      	str	r2, [r3, #32]
}
 800bf7c:	46c0      	nop			@ (mov r8, r8)
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	b006      	add	sp, #24
 800bf82:	bd80      	pop	{r7, pc}
 800bf84:	fffeffff 	.word	0xfffeffff
 800bf88:	fffeff8f 	.word	0xfffeff8f
 800bf8c:	fffdffff 	.word	0xfffdffff
 800bf90:	40012c00 	.word	0x40012c00
 800bf94:	40014000 	.word	0x40014000
 800bf98:	40014400 	.word	0x40014400
 800bf9c:	40014800 	.word	0x40014800

0800bfa0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b086      	sub	sp, #24
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
 800bfa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6a1b      	ldr	r3, [r3, #32]
 800bfae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	6a1b      	ldr	r3, [r3, #32]
 800bfb4:	4a24      	ldr	r2, [pc, #144]	@ (800c048 <TIM_OC6_SetConfig+0xa8>)
 800bfb6:	401a      	ands	r2, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	4a20      	ldr	r2, [pc, #128]	@ (800c04c <TIM_OC6_SetConfig+0xac>)
 800bfcc:	4013      	ands	r3, r2
 800bfce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	021b      	lsls	r3, r3, #8
 800bfd6:	68fa      	ldr	r2, [r7, #12]
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bfdc:	693b      	ldr	r3, [r7, #16]
 800bfde:	4a1c      	ldr	r2, [pc, #112]	@ (800c050 <TIM_OC6_SetConfig+0xb0>)
 800bfe0:	4013      	ands	r3, r2
 800bfe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	051b      	lsls	r3, r3, #20
 800bfea:	693a      	ldr	r2, [r7, #16]
 800bfec:	4313      	orrs	r3, r2
 800bfee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	4a18      	ldr	r2, [pc, #96]	@ (800c054 <TIM_OC6_SetConfig+0xb4>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d00b      	beq.n	800c010 <TIM_OC6_SetConfig+0x70>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	4a17      	ldr	r2, [pc, #92]	@ (800c058 <TIM_OC6_SetConfig+0xb8>)
 800bffc:	4293      	cmp	r3, r2
 800bffe:	d007      	beq.n	800c010 <TIM_OC6_SetConfig+0x70>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	4a16      	ldr	r2, [pc, #88]	@ (800c05c <TIM_OC6_SetConfig+0xbc>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d003      	beq.n	800c010 <TIM_OC6_SetConfig+0x70>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	4a15      	ldr	r2, [pc, #84]	@ (800c060 <TIM_OC6_SetConfig+0xc0>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d109      	bne.n	800c024 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	4a14      	ldr	r2, [pc, #80]	@ (800c064 <TIM_OC6_SetConfig+0xc4>)
 800c014:	4013      	ands	r3, r2
 800c016:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	695b      	ldr	r3, [r3, #20]
 800c01c:	029b      	lsls	r3, r3, #10
 800c01e:	697a      	ldr	r2, [r7, #20]
 800c020:	4313      	orrs	r3, r2
 800c022:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	697a      	ldr	r2, [r7, #20]
 800c028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	68fa      	ldr	r2, [r7, #12]
 800c02e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	685a      	ldr	r2, [r3, #4]
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	621a      	str	r2, [r3, #32]
}
 800c03e:	46c0      	nop			@ (mov r8, r8)
 800c040:	46bd      	mov	sp, r7
 800c042:	b006      	add	sp, #24
 800c044:	bd80      	pop	{r7, pc}
 800c046:	46c0      	nop			@ (mov r8, r8)
 800c048:	ffefffff 	.word	0xffefffff
 800c04c:	feff8fff 	.word	0xfeff8fff
 800c050:	ffdfffff 	.word	0xffdfffff
 800c054:	40012c00 	.word	0x40012c00
 800c058:	40014000 	.word	0x40014000
 800c05c:	40014400 	.word	0x40014400
 800c060:	40014800 	.word	0x40014800
 800c064:	fffbffff 	.word	0xfffbffff

0800c068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	6a1b      	ldr	r3, [r3, #32]
 800c078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	6a1b      	ldr	r3, [r3, #32]
 800c07e:	2201      	movs	r2, #1
 800c080:	4393      	bics	r3, r2
 800c082:	001a      	movs	r2, r3
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	22f0      	movs	r2, #240	@ 0xf0
 800c092:	4393      	bics	r3, r2
 800c094:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	011b      	lsls	r3, r3, #4
 800c09a:	693a      	ldr	r2, [r7, #16]
 800c09c:	4313      	orrs	r3, r2
 800c09e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	220a      	movs	r2, #10
 800c0a4:	4393      	bics	r3, r2
 800c0a6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0a8:	697a      	ldr	r2, [r7, #20]
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	693a      	ldr	r2, [r7, #16]
 800c0b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	697a      	ldr	r2, [r7, #20]
 800c0ba:	621a      	str	r2, [r3, #32]
}
 800c0bc:	46c0      	nop			@ (mov r8, r8)
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	b006      	add	sp, #24
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	60b9      	str	r1, [r7, #8]
 800c0ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	6a1b      	ldr	r3, [r3, #32]
 800c0d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	6a1b      	ldr	r3, [r3, #32]
 800c0da:	2210      	movs	r2, #16
 800c0dc:	4393      	bics	r3, r2
 800c0de:	001a      	movs	r2, r3
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	699b      	ldr	r3, [r3, #24]
 800c0e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	4a0d      	ldr	r2, [pc, #52]	@ (800c124 <TIM_TI2_ConfigInputStage+0x60>)
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	031b      	lsls	r3, r3, #12
 800c0f6:	693a      	ldr	r2, [r7, #16]
 800c0f8:	4313      	orrs	r3, r2
 800c0fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c0fc:	697b      	ldr	r3, [r7, #20]
 800c0fe:	22a0      	movs	r2, #160	@ 0xa0
 800c100:	4393      	bics	r3, r2
 800c102:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	011b      	lsls	r3, r3, #4
 800c108:	697a      	ldr	r2, [r7, #20]
 800c10a:	4313      	orrs	r3, r2
 800c10c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	693a      	ldr	r2, [r7, #16]
 800c112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	621a      	str	r2, [r3, #32]
}
 800c11a:	46c0      	nop			@ (mov r8, r8)
 800c11c:	46bd      	mov	sp, r7
 800c11e:	b006      	add	sp, #24
 800c120:	bd80      	pop	{r7, pc}
 800c122:	46c0      	nop			@ (mov r8, r8)
 800c124:	ffff0fff 	.word	0xffff0fff

0800c128 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	689b      	ldr	r3, [r3, #8]
 800c136:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	4a08      	ldr	r2, [pc, #32]	@ (800c15c <TIM_ITRx_SetConfig+0x34>)
 800c13c:	4013      	ands	r3, r2
 800c13e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c140:	683a      	ldr	r2, [r7, #0]
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	4313      	orrs	r3, r2
 800c146:	2207      	movs	r2, #7
 800c148:	4313      	orrs	r3, r2
 800c14a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	68fa      	ldr	r2, [r7, #12]
 800c150:	609a      	str	r2, [r3, #8]
}
 800c152:	46c0      	nop			@ (mov r8, r8)
 800c154:	46bd      	mov	sp, r7
 800c156:	b004      	add	sp, #16
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	46c0      	nop			@ (mov r8, r8)
 800c15c:	ffcfff8f 	.word	0xffcfff8f

0800c160 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b086      	sub	sp, #24
 800c164:	af00      	add	r7, sp, #0
 800c166:	60f8      	str	r0, [r7, #12]
 800c168:	60b9      	str	r1, [r7, #8]
 800c16a:	607a      	str	r2, [r7, #4]
 800c16c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	4a09      	ldr	r2, [pc, #36]	@ (800c19c <TIM_ETR_SetConfig+0x3c>)
 800c178:	4013      	ands	r3, r2
 800c17a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	021a      	lsls	r2, r3, #8
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	431a      	orrs	r2, r3
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	4313      	orrs	r3, r2
 800c188:	697a      	ldr	r2, [r7, #20]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	697a      	ldr	r2, [r7, #20]
 800c192:	609a      	str	r2, [r3, #8]
}
 800c194:	46c0      	nop			@ (mov r8, r8)
 800c196:	46bd      	mov	sp, r7
 800c198:	b006      	add	sp, #24
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	ffff00ff 	.word	0xffff00ff

0800c1a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b084      	sub	sp, #16
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	223c      	movs	r2, #60	@ 0x3c
 800c1ae:	5c9b      	ldrb	r3, [r3, r2]
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	d101      	bne.n	800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1b4:	2302      	movs	r3, #2
 800c1b6:	e05a      	b.n	800c26e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	223c      	movs	r2, #60	@ 0x3c
 800c1bc:	2101      	movs	r1, #1
 800c1be:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	223d      	movs	r2, #61	@ 0x3d
 800c1c4:	2102      	movs	r1, #2
 800c1c6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	685b      	ldr	r3, [r3, #4]
 800c1ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4a26      	ldr	r2, [pc, #152]	@ (800c278 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d108      	bne.n	800c1f4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	4a25      	ldr	r2, [pc, #148]	@ (800c27c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c1e6:	4013      	ands	r3, r2
 800c1e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	68fa      	ldr	r2, [r7, #12]
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2270      	movs	r2, #112	@ 0x70
 800c1f8:	4393      	bics	r3, r2
 800c1fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	4313      	orrs	r3, r2
 800c204:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68fa      	ldr	r2, [r7, #12]
 800c20c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	4a19      	ldr	r2, [pc, #100]	@ (800c278 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d014      	beq.n	800c242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	2380      	movs	r3, #128	@ 0x80
 800c21e:	05db      	lsls	r3, r3, #23
 800c220:	429a      	cmp	r2, r3
 800c222:	d00e      	beq.n	800c242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4a15      	ldr	r2, [pc, #84]	@ (800c280 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c22a:	4293      	cmp	r3, r2
 800c22c:	d009      	beq.n	800c242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a14      	ldr	r2, [pc, #80]	@ (800c284 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d004      	beq.n	800c242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	4a12      	ldr	r2, [pc, #72]	@ (800c288 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d10c      	bne.n	800c25c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	2280      	movs	r2, #128	@ 0x80
 800c246:	4393      	bics	r3, r2
 800c248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	689b      	ldr	r3, [r3, #8]
 800c24e:	68ba      	ldr	r2, [r7, #8]
 800c250:	4313      	orrs	r3, r2
 800c252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	68ba      	ldr	r2, [r7, #8]
 800c25a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	223d      	movs	r2, #61	@ 0x3d
 800c260:	2101      	movs	r1, #1
 800c262:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	223c      	movs	r2, #60	@ 0x3c
 800c268:	2100      	movs	r1, #0
 800c26a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c26c:	2300      	movs	r3, #0
}
 800c26e:	0018      	movs	r0, r3
 800c270:	46bd      	mov	sp, r7
 800c272:	b004      	add	sp, #16
 800c274:	bd80      	pop	{r7, pc}
 800c276:	46c0      	nop			@ (mov r8, r8)
 800c278:	40012c00 	.word	0x40012c00
 800c27c:	ff0fffff 	.word	0xff0fffff
 800c280:	40000400 	.word	0x40000400
 800c284:	40000800 	.word	0x40000800
 800c288:	40014000 	.word	0x40014000

0800c28c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d101      	bne.n	800c29e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c29a:	2301      	movs	r3, #1
 800c29c:	e046      	b.n	800c32c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2288      	movs	r2, #136	@ 0x88
 800c2a2:	589b      	ldr	r3, [r3, r2]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d107      	bne.n	800c2b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2284      	movs	r2, #132	@ 0x84
 800c2ac:	2100      	movs	r1, #0
 800c2ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	0018      	movs	r0, r3
 800c2b4:	f7fb fa14 	bl	80076e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2288      	movs	r2, #136	@ 0x88
 800c2bc:	2124      	movs	r1, #36	@ 0x24
 800c2be:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	2101      	movs	r1, #1
 800c2cc:	438a      	bics	r2, r1
 800c2ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d003      	beq.n	800c2e0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	0018      	movs	r0, r3
 800c2dc:	f000 fb82 	bl	800c9e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	0018      	movs	r0, r3
 800c2e4:	f000 f828 	bl	800c338 <UART_SetConfig>
 800c2e8:	0003      	movs	r3, r0
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d101      	bne.n	800c2f2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	e01c      	b.n	800c32c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	685a      	ldr	r2, [r3, #4]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	490d      	ldr	r1, [pc, #52]	@ (800c334 <HAL_UART_Init+0xa8>)
 800c2fe:	400a      	ands	r2, r1
 800c300:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	689a      	ldr	r2, [r3, #8]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	212a      	movs	r1, #42	@ 0x2a
 800c30e:	438a      	bics	r2, r1
 800c310:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	2101      	movs	r1, #1
 800c31e:	430a      	orrs	r2, r1
 800c320:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	0018      	movs	r0, r3
 800c326:	f000 fc11 	bl	800cb4c <UART_CheckIdleState>
 800c32a:	0003      	movs	r3, r0
}
 800c32c:	0018      	movs	r0, r3
 800c32e:	46bd      	mov	sp, r7
 800c330:	b002      	add	sp, #8
 800c332:	bd80      	pop	{r7, pc}
 800c334:	ffffb7ff 	.word	0xffffb7ff

0800c338 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c338:	b5b0      	push	{r4, r5, r7, lr}
 800c33a:	b090      	sub	sp, #64	@ 0x40
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c340:	231a      	movs	r3, #26
 800c342:	2220      	movs	r2, #32
 800c344:	189b      	adds	r3, r3, r2
 800c346:	19db      	adds	r3, r3, r7
 800c348:	2200      	movs	r2, #0
 800c34a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c34e:	689a      	ldr	r2, [r3, #8]
 800c350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c352:	691b      	ldr	r3, [r3, #16]
 800c354:	431a      	orrs	r2, r3
 800c356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c358:	695b      	ldr	r3, [r3, #20]
 800c35a:	431a      	orrs	r2, r3
 800c35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35e:	69db      	ldr	r3, [r3, #28]
 800c360:	4313      	orrs	r3, r2
 800c362:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	4ac1      	ldr	r2, [pc, #772]	@ (800c670 <UART_SetConfig+0x338>)
 800c36c:	4013      	ands	r3, r2
 800c36e:	0019      	movs	r1, r3
 800c370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c372:	681a      	ldr	r2, [r3, #0]
 800c374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c376:	430b      	orrs	r3, r1
 800c378:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	4abc      	ldr	r2, [pc, #752]	@ (800c674 <UART_SetConfig+0x33c>)
 800c382:	4013      	ands	r3, r2
 800c384:	0018      	movs	r0, r3
 800c386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c388:	68d9      	ldr	r1, [r3, #12]
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	681a      	ldr	r2, [r3, #0]
 800c38e:	0003      	movs	r3, r0
 800c390:	430b      	orrs	r3, r1
 800c392:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c396:	699b      	ldr	r3, [r3, #24]
 800c398:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	4ab6      	ldr	r2, [pc, #728]	@ (800c678 <UART_SetConfig+0x340>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d009      	beq.n	800c3b8 <UART_SetConfig+0x80>
 800c3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4ab4      	ldr	r2, [pc, #720]	@ (800c67c <UART_SetConfig+0x344>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d004      	beq.n	800c3b8 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b0:	6a1b      	ldr	r3, [r3, #32]
 800c3b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c3b4:	4313      	orrs	r3, r2
 800c3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	4ab0      	ldr	r2, [pc, #704]	@ (800c680 <UART_SetConfig+0x348>)
 800c3c0:	4013      	ands	r3, r2
 800c3c2:	0019      	movs	r1, r3
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c6:	681a      	ldr	r2, [r3, #0]
 800c3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ca:	430b      	orrs	r3, r1
 800c3cc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3d4:	220f      	movs	r2, #15
 800c3d6:	4393      	bics	r3, r2
 800c3d8:	0018      	movs	r0, r3
 800c3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3dc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e0:	681a      	ldr	r2, [r3, #0]
 800c3e2:	0003      	movs	r3, r0
 800c3e4:	430b      	orrs	r3, r1
 800c3e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4aa5      	ldr	r2, [pc, #660]	@ (800c684 <UART_SetConfig+0x34c>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d131      	bne.n	800c456 <UART_SetConfig+0x11e>
 800c3f2:	4ba5      	ldr	r3, [pc, #660]	@ (800c688 <UART_SetConfig+0x350>)
 800c3f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3f6:	2203      	movs	r2, #3
 800c3f8:	4013      	ands	r3, r2
 800c3fa:	2b03      	cmp	r3, #3
 800c3fc:	d01d      	beq.n	800c43a <UART_SetConfig+0x102>
 800c3fe:	d823      	bhi.n	800c448 <UART_SetConfig+0x110>
 800c400:	2b02      	cmp	r3, #2
 800c402:	d00c      	beq.n	800c41e <UART_SetConfig+0xe6>
 800c404:	d820      	bhi.n	800c448 <UART_SetConfig+0x110>
 800c406:	2b00      	cmp	r3, #0
 800c408:	d002      	beq.n	800c410 <UART_SetConfig+0xd8>
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d00e      	beq.n	800c42c <UART_SetConfig+0xf4>
 800c40e:	e01b      	b.n	800c448 <UART_SetConfig+0x110>
 800c410:	231b      	movs	r3, #27
 800c412:	2220      	movs	r2, #32
 800c414:	189b      	adds	r3, r3, r2
 800c416:	19db      	adds	r3, r3, r7
 800c418:	2200      	movs	r2, #0
 800c41a:	701a      	strb	r2, [r3, #0]
 800c41c:	e154      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c41e:	231b      	movs	r3, #27
 800c420:	2220      	movs	r2, #32
 800c422:	189b      	adds	r3, r3, r2
 800c424:	19db      	adds	r3, r3, r7
 800c426:	2202      	movs	r2, #2
 800c428:	701a      	strb	r2, [r3, #0]
 800c42a:	e14d      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c42c:	231b      	movs	r3, #27
 800c42e:	2220      	movs	r2, #32
 800c430:	189b      	adds	r3, r3, r2
 800c432:	19db      	adds	r3, r3, r7
 800c434:	2204      	movs	r2, #4
 800c436:	701a      	strb	r2, [r3, #0]
 800c438:	e146      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c43a:	231b      	movs	r3, #27
 800c43c:	2220      	movs	r2, #32
 800c43e:	189b      	adds	r3, r3, r2
 800c440:	19db      	adds	r3, r3, r7
 800c442:	2208      	movs	r2, #8
 800c444:	701a      	strb	r2, [r3, #0]
 800c446:	e13f      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c448:	231b      	movs	r3, #27
 800c44a:	2220      	movs	r2, #32
 800c44c:	189b      	adds	r3, r3, r2
 800c44e:	19db      	adds	r3, r3, r7
 800c450:	2210      	movs	r2, #16
 800c452:	701a      	strb	r2, [r3, #0]
 800c454:	e138      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	4a8c      	ldr	r2, [pc, #560]	@ (800c68c <UART_SetConfig+0x354>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d131      	bne.n	800c4c4 <UART_SetConfig+0x18c>
 800c460:	4b89      	ldr	r3, [pc, #548]	@ (800c688 <UART_SetConfig+0x350>)
 800c462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c464:	220c      	movs	r2, #12
 800c466:	4013      	ands	r3, r2
 800c468:	2b0c      	cmp	r3, #12
 800c46a:	d01d      	beq.n	800c4a8 <UART_SetConfig+0x170>
 800c46c:	d823      	bhi.n	800c4b6 <UART_SetConfig+0x17e>
 800c46e:	2b08      	cmp	r3, #8
 800c470:	d00c      	beq.n	800c48c <UART_SetConfig+0x154>
 800c472:	d820      	bhi.n	800c4b6 <UART_SetConfig+0x17e>
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <UART_SetConfig+0x146>
 800c478:	2b04      	cmp	r3, #4
 800c47a:	d00e      	beq.n	800c49a <UART_SetConfig+0x162>
 800c47c:	e01b      	b.n	800c4b6 <UART_SetConfig+0x17e>
 800c47e:	231b      	movs	r3, #27
 800c480:	2220      	movs	r2, #32
 800c482:	189b      	adds	r3, r3, r2
 800c484:	19db      	adds	r3, r3, r7
 800c486:	2200      	movs	r2, #0
 800c488:	701a      	strb	r2, [r3, #0]
 800c48a:	e11d      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c48c:	231b      	movs	r3, #27
 800c48e:	2220      	movs	r2, #32
 800c490:	189b      	adds	r3, r3, r2
 800c492:	19db      	adds	r3, r3, r7
 800c494:	2202      	movs	r2, #2
 800c496:	701a      	strb	r2, [r3, #0]
 800c498:	e116      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c49a:	231b      	movs	r3, #27
 800c49c:	2220      	movs	r2, #32
 800c49e:	189b      	adds	r3, r3, r2
 800c4a0:	19db      	adds	r3, r3, r7
 800c4a2:	2204      	movs	r2, #4
 800c4a4:	701a      	strb	r2, [r3, #0]
 800c4a6:	e10f      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c4a8:	231b      	movs	r3, #27
 800c4aa:	2220      	movs	r2, #32
 800c4ac:	189b      	adds	r3, r3, r2
 800c4ae:	19db      	adds	r3, r3, r7
 800c4b0:	2208      	movs	r2, #8
 800c4b2:	701a      	strb	r2, [r3, #0]
 800c4b4:	e108      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c4b6:	231b      	movs	r3, #27
 800c4b8:	2220      	movs	r2, #32
 800c4ba:	189b      	adds	r3, r3, r2
 800c4bc:	19db      	adds	r3, r3, r7
 800c4be:	2210      	movs	r2, #16
 800c4c0:	701a      	strb	r2, [r3, #0]
 800c4c2:	e101      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c4c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	4a71      	ldr	r2, [pc, #452]	@ (800c690 <UART_SetConfig+0x358>)
 800c4ca:	4293      	cmp	r3, r2
 800c4cc:	d131      	bne.n	800c532 <UART_SetConfig+0x1fa>
 800c4ce:	4b6e      	ldr	r3, [pc, #440]	@ (800c688 <UART_SetConfig+0x350>)
 800c4d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4d2:	2230      	movs	r2, #48	@ 0x30
 800c4d4:	4013      	ands	r3, r2
 800c4d6:	2b30      	cmp	r3, #48	@ 0x30
 800c4d8:	d01d      	beq.n	800c516 <UART_SetConfig+0x1de>
 800c4da:	d823      	bhi.n	800c524 <UART_SetConfig+0x1ec>
 800c4dc:	2b20      	cmp	r3, #32
 800c4de:	d00c      	beq.n	800c4fa <UART_SetConfig+0x1c2>
 800c4e0:	d820      	bhi.n	800c524 <UART_SetConfig+0x1ec>
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d002      	beq.n	800c4ec <UART_SetConfig+0x1b4>
 800c4e6:	2b10      	cmp	r3, #16
 800c4e8:	d00e      	beq.n	800c508 <UART_SetConfig+0x1d0>
 800c4ea:	e01b      	b.n	800c524 <UART_SetConfig+0x1ec>
 800c4ec:	231b      	movs	r3, #27
 800c4ee:	2220      	movs	r2, #32
 800c4f0:	189b      	adds	r3, r3, r2
 800c4f2:	19db      	adds	r3, r3, r7
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	701a      	strb	r2, [r3, #0]
 800c4f8:	e0e6      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c4fa:	231b      	movs	r3, #27
 800c4fc:	2220      	movs	r2, #32
 800c4fe:	189b      	adds	r3, r3, r2
 800c500:	19db      	adds	r3, r3, r7
 800c502:	2202      	movs	r2, #2
 800c504:	701a      	strb	r2, [r3, #0]
 800c506:	e0df      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c508:	231b      	movs	r3, #27
 800c50a:	2220      	movs	r2, #32
 800c50c:	189b      	adds	r3, r3, r2
 800c50e:	19db      	adds	r3, r3, r7
 800c510:	2204      	movs	r2, #4
 800c512:	701a      	strb	r2, [r3, #0]
 800c514:	e0d8      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c516:	231b      	movs	r3, #27
 800c518:	2220      	movs	r2, #32
 800c51a:	189b      	adds	r3, r3, r2
 800c51c:	19db      	adds	r3, r3, r7
 800c51e:	2208      	movs	r2, #8
 800c520:	701a      	strb	r2, [r3, #0]
 800c522:	e0d1      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c524:	231b      	movs	r3, #27
 800c526:	2220      	movs	r2, #32
 800c528:	189b      	adds	r3, r3, r2
 800c52a:	19db      	adds	r3, r3, r7
 800c52c:	2210      	movs	r2, #16
 800c52e:	701a      	strb	r2, [r3, #0]
 800c530:	e0ca      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4a57      	ldr	r2, [pc, #348]	@ (800c694 <UART_SetConfig+0x35c>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d106      	bne.n	800c54a <UART_SetConfig+0x212>
 800c53c:	231b      	movs	r3, #27
 800c53e:	2220      	movs	r2, #32
 800c540:	189b      	adds	r3, r3, r2
 800c542:	19db      	adds	r3, r3, r7
 800c544:	2200      	movs	r2, #0
 800c546:	701a      	strb	r2, [r3, #0]
 800c548:	e0be      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	4a52      	ldr	r2, [pc, #328]	@ (800c698 <UART_SetConfig+0x360>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d106      	bne.n	800c562 <UART_SetConfig+0x22a>
 800c554:	231b      	movs	r3, #27
 800c556:	2220      	movs	r2, #32
 800c558:	189b      	adds	r3, r3, r2
 800c55a:	19db      	adds	r3, r3, r7
 800c55c:	2200      	movs	r2, #0
 800c55e:	701a      	strb	r2, [r3, #0]
 800c560:	e0b2      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a4d      	ldr	r2, [pc, #308]	@ (800c69c <UART_SetConfig+0x364>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d106      	bne.n	800c57a <UART_SetConfig+0x242>
 800c56c:	231b      	movs	r3, #27
 800c56e:	2220      	movs	r2, #32
 800c570:	189b      	adds	r3, r3, r2
 800c572:	19db      	adds	r3, r3, r7
 800c574:	2200      	movs	r2, #0
 800c576:	701a      	strb	r2, [r3, #0]
 800c578:	e0a6      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c57a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	4a3e      	ldr	r2, [pc, #248]	@ (800c678 <UART_SetConfig+0x340>)
 800c580:	4293      	cmp	r3, r2
 800c582:	d13e      	bne.n	800c602 <UART_SetConfig+0x2ca>
 800c584:	4b40      	ldr	r3, [pc, #256]	@ (800c688 <UART_SetConfig+0x350>)
 800c586:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c588:	23c0      	movs	r3, #192	@ 0xc0
 800c58a:	011b      	lsls	r3, r3, #4
 800c58c:	4013      	ands	r3, r2
 800c58e:	22c0      	movs	r2, #192	@ 0xc0
 800c590:	0112      	lsls	r2, r2, #4
 800c592:	4293      	cmp	r3, r2
 800c594:	d027      	beq.n	800c5e6 <UART_SetConfig+0x2ae>
 800c596:	22c0      	movs	r2, #192	@ 0xc0
 800c598:	0112      	lsls	r2, r2, #4
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d82a      	bhi.n	800c5f4 <UART_SetConfig+0x2bc>
 800c59e:	2280      	movs	r2, #128	@ 0x80
 800c5a0:	0112      	lsls	r2, r2, #4
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d011      	beq.n	800c5ca <UART_SetConfig+0x292>
 800c5a6:	2280      	movs	r2, #128	@ 0x80
 800c5a8:	0112      	lsls	r2, r2, #4
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d822      	bhi.n	800c5f4 <UART_SetConfig+0x2bc>
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d004      	beq.n	800c5bc <UART_SetConfig+0x284>
 800c5b2:	2280      	movs	r2, #128	@ 0x80
 800c5b4:	00d2      	lsls	r2, r2, #3
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d00e      	beq.n	800c5d8 <UART_SetConfig+0x2a0>
 800c5ba:	e01b      	b.n	800c5f4 <UART_SetConfig+0x2bc>
 800c5bc:	231b      	movs	r3, #27
 800c5be:	2220      	movs	r2, #32
 800c5c0:	189b      	adds	r3, r3, r2
 800c5c2:	19db      	adds	r3, r3, r7
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	701a      	strb	r2, [r3, #0]
 800c5c8:	e07e      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c5ca:	231b      	movs	r3, #27
 800c5cc:	2220      	movs	r2, #32
 800c5ce:	189b      	adds	r3, r3, r2
 800c5d0:	19db      	adds	r3, r3, r7
 800c5d2:	2202      	movs	r2, #2
 800c5d4:	701a      	strb	r2, [r3, #0]
 800c5d6:	e077      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c5d8:	231b      	movs	r3, #27
 800c5da:	2220      	movs	r2, #32
 800c5dc:	189b      	adds	r3, r3, r2
 800c5de:	19db      	adds	r3, r3, r7
 800c5e0:	2204      	movs	r2, #4
 800c5e2:	701a      	strb	r2, [r3, #0]
 800c5e4:	e070      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c5e6:	231b      	movs	r3, #27
 800c5e8:	2220      	movs	r2, #32
 800c5ea:	189b      	adds	r3, r3, r2
 800c5ec:	19db      	adds	r3, r3, r7
 800c5ee:	2208      	movs	r2, #8
 800c5f0:	701a      	strb	r2, [r3, #0]
 800c5f2:	e069      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c5f4:	231b      	movs	r3, #27
 800c5f6:	2220      	movs	r2, #32
 800c5f8:	189b      	adds	r3, r3, r2
 800c5fa:	19db      	adds	r3, r3, r7
 800c5fc:	2210      	movs	r2, #16
 800c5fe:	701a      	strb	r2, [r3, #0]
 800c600:	e062      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4a1d      	ldr	r2, [pc, #116]	@ (800c67c <UART_SetConfig+0x344>)
 800c608:	4293      	cmp	r3, r2
 800c60a:	d157      	bne.n	800c6bc <UART_SetConfig+0x384>
 800c60c:	4b1e      	ldr	r3, [pc, #120]	@ (800c688 <UART_SetConfig+0x350>)
 800c60e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c610:	23c0      	movs	r3, #192	@ 0xc0
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	4013      	ands	r3, r2
 800c616:	22c0      	movs	r2, #192	@ 0xc0
 800c618:	0092      	lsls	r2, r2, #2
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d040      	beq.n	800c6a0 <UART_SetConfig+0x368>
 800c61e:	22c0      	movs	r2, #192	@ 0xc0
 800c620:	0092      	lsls	r2, r2, #2
 800c622:	4293      	cmp	r3, r2
 800c624:	d843      	bhi.n	800c6ae <UART_SetConfig+0x376>
 800c626:	2280      	movs	r2, #128	@ 0x80
 800c628:	0092      	lsls	r2, r2, #2
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d011      	beq.n	800c652 <UART_SetConfig+0x31a>
 800c62e:	2280      	movs	r2, #128	@ 0x80
 800c630:	0092      	lsls	r2, r2, #2
 800c632:	4293      	cmp	r3, r2
 800c634:	d83b      	bhi.n	800c6ae <UART_SetConfig+0x376>
 800c636:	2b00      	cmp	r3, #0
 800c638:	d004      	beq.n	800c644 <UART_SetConfig+0x30c>
 800c63a:	2280      	movs	r2, #128	@ 0x80
 800c63c:	0052      	lsls	r2, r2, #1
 800c63e:	4293      	cmp	r3, r2
 800c640:	d00e      	beq.n	800c660 <UART_SetConfig+0x328>
 800c642:	e034      	b.n	800c6ae <UART_SetConfig+0x376>
 800c644:	231b      	movs	r3, #27
 800c646:	2220      	movs	r2, #32
 800c648:	189b      	adds	r3, r3, r2
 800c64a:	19db      	adds	r3, r3, r7
 800c64c:	2200      	movs	r2, #0
 800c64e:	701a      	strb	r2, [r3, #0]
 800c650:	e03a      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c652:	231b      	movs	r3, #27
 800c654:	2220      	movs	r2, #32
 800c656:	189b      	adds	r3, r3, r2
 800c658:	19db      	adds	r3, r3, r7
 800c65a:	2202      	movs	r2, #2
 800c65c:	701a      	strb	r2, [r3, #0]
 800c65e:	e033      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c660:	231b      	movs	r3, #27
 800c662:	2220      	movs	r2, #32
 800c664:	189b      	adds	r3, r3, r2
 800c666:	19db      	adds	r3, r3, r7
 800c668:	2204      	movs	r2, #4
 800c66a:	701a      	strb	r2, [r3, #0]
 800c66c:	e02c      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c66e:	46c0      	nop			@ (mov r8, r8)
 800c670:	cfff69f3 	.word	0xcfff69f3
 800c674:	ffffcfff 	.word	0xffffcfff
 800c678:	40008000 	.word	0x40008000
 800c67c:	40008400 	.word	0x40008400
 800c680:	11fff4ff 	.word	0x11fff4ff
 800c684:	40013800 	.word	0x40013800
 800c688:	40021000 	.word	0x40021000
 800c68c:	40004400 	.word	0x40004400
 800c690:	40004800 	.word	0x40004800
 800c694:	40004c00 	.word	0x40004c00
 800c698:	40005000 	.word	0x40005000
 800c69c:	40013c00 	.word	0x40013c00
 800c6a0:	231b      	movs	r3, #27
 800c6a2:	2220      	movs	r2, #32
 800c6a4:	189b      	adds	r3, r3, r2
 800c6a6:	19db      	adds	r3, r3, r7
 800c6a8:	2208      	movs	r2, #8
 800c6aa:	701a      	strb	r2, [r3, #0]
 800c6ac:	e00c      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c6ae:	231b      	movs	r3, #27
 800c6b0:	2220      	movs	r2, #32
 800c6b2:	189b      	adds	r3, r3, r2
 800c6b4:	19db      	adds	r3, r3, r7
 800c6b6:	2210      	movs	r2, #16
 800c6b8:	701a      	strb	r2, [r3, #0]
 800c6ba:	e005      	b.n	800c6c8 <UART_SetConfig+0x390>
 800c6bc:	231b      	movs	r3, #27
 800c6be:	2220      	movs	r2, #32
 800c6c0:	189b      	adds	r3, r3, r2
 800c6c2:	19db      	adds	r3, r3, r7
 800c6c4:	2210      	movs	r2, #16
 800c6c6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4ac1      	ldr	r2, [pc, #772]	@ (800c9d4 <UART_SetConfig+0x69c>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d005      	beq.n	800c6de <UART_SetConfig+0x3a6>
 800c6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4ac0      	ldr	r2, [pc, #768]	@ (800c9d8 <UART_SetConfig+0x6a0>)
 800c6d8:	4293      	cmp	r3, r2
 800c6da:	d000      	beq.n	800c6de <UART_SetConfig+0x3a6>
 800c6dc:	e093      	b.n	800c806 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c6de:	231b      	movs	r3, #27
 800c6e0:	2220      	movs	r2, #32
 800c6e2:	189b      	adds	r3, r3, r2
 800c6e4:	19db      	adds	r3, r3, r7
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	2b08      	cmp	r3, #8
 800c6ea:	d015      	beq.n	800c718 <UART_SetConfig+0x3e0>
 800c6ec:	dc18      	bgt.n	800c720 <UART_SetConfig+0x3e8>
 800c6ee:	2b04      	cmp	r3, #4
 800c6f0:	d00d      	beq.n	800c70e <UART_SetConfig+0x3d6>
 800c6f2:	dc15      	bgt.n	800c720 <UART_SetConfig+0x3e8>
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d002      	beq.n	800c6fe <UART_SetConfig+0x3c6>
 800c6f8:	2b02      	cmp	r3, #2
 800c6fa:	d005      	beq.n	800c708 <UART_SetConfig+0x3d0>
 800c6fc:	e010      	b.n	800c720 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6fe:	f7fe fbbf 	bl	800ae80 <HAL_RCC_GetPCLK1Freq>
 800c702:	0003      	movs	r3, r0
 800c704:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c706:	e014      	b.n	800c732 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c708:	4bb4      	ldr	r3, [pc, #720]	@ (800c9dc <UART_SetConfig+0x6a4>)
 800c70a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c70c:	e011      	b.n	800c732 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c70e:	f7fe fb2b 	bl	800ad68 <HAL_RCC_GetSysClockFreq>
 800c712:	0003      	movs	r3, r0
 800c714:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c716:	e00c      	b.n	800c732 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c718:	2380      	movs	r3, #128	@ 0x80
 800c71a:	021b      	lsls	r3, r3, #8
 800c71c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c71e:	e008      	b.n	800c732 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800c720:	2300      	movs	r3, #0
 800c722:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c724:	231a      	movs	r3, #26
 800c726:	2220      	movs	r2, #32
 800c728:	189b      	adds	r3, r3, r2
 800c72a:	19db      	adds	r3, r3, r7
 800c72c:	2201      	movs	r2, #1
 800c72e:	701a      	strb	r2, [r3, #0]
        break;
 800c730:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c734:	2b00      	cmp	r3, #0
 800c736:	d100      	bne.n	800c73a <UART_SetConfig+0x402>
 800c738:	e135      	b.n	800c9a6 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c73c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c73e:	4ba8      	ldr	r3, [pc, #672]	@ (800c9e0 <UART_SetConfig+0x6a8>)
 800c740:	0052      	lsls	r2, r2, #1
 800c742:	5ad3      	ldrh	r3, [r2, r3]
 800c744:	0019      	movs	r1, r3
 800c746:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c748:	f7f9 fd3e 	bl	80061c8 <__udivsi3>
 800c74c:	0003      	movs	r3, r0
 800c74e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c752:	685a      	ldr	r2, [r3, #4]
 800c754:	0013      	movs	r3, r2
 800c756:	005b      	lsls	r3, r3, #1
 800c758:	189b      	adds	r3, r3, r2
 800c75a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c75c:	429a      	cmp	r2, r3
 800c75e:	d305      	bcc.n	800c76c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c766:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c768:	429a      	cmp	r2, r3
 800c76a:	d906      	bls.n	800c77a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800c76c:	231a      	movs	r3, #26
 800c76e:	2220      	movs	r2, #32
 800c770:	189b      	adds	r3, r3, r2
 800c772:	19db      	adds	r3, r3, r7
 800c774:	2201      	movs	r2, #1
 800c776:	701a      	strb	r2, [r3, #0]
 800c778:	e044      	b.n	800c804 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c77c:	61bb      	str	r3, [r7, #24]
 800c77e:	2300      	movs	r3, #0
 800c780:	61fb      	str	r3, [r7, #28]
 800c782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c784:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c786:	4b96      	ldr	r3, [pc, #600]	@ (800c9e0 <UART_SetConfig+0x6a8>)
 800c788:	0052      	lsls	r2, r2, #1
 800c78a:	5ad3      	ldrh	r3, [r2, r3]
 800c78c:	613b      	str	r3, [r7, #16]
 800c78e:	2300      	movs	r3, #0
 800c790:	617b      	str	r3, [r7, #20]
 800c792:	693a      	ldr	r2, [r7, #16]
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	69b8      	ldr	r0, [r7, #24]
 800c798:	69f9      	ldr	r1, [r7, #28]
 800c79a:	f7f9 fe8b 	bl	80064b4 <__aeabi_uldivmod>
 800c79e:	0002      	movs	r2, r0
 800c7a0:	000b      	movs	r3, r1
 800c7a2:	0e11      	lsrs	r1, r2, #24
 800c7a4:	021d      	lsls	r5, r3, #8
 800c7a6:	430d      	orrs	r5, r1
 800c7a8:	0214      	lsls	r4, r2, #8
 800c7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ac:	685b      	ldr	r3, [r3, #4]
 800c7ae:	085b      	lsrs	r3, r3, #1
 800c7b0:	60bb      	str	r3, [r7, #8]
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	60fb      	str	r3, [r7, #12]
 800c7b6:	68b8      	ldr	r0, [r7, #8]
 800c7b8:	68f9      	ldr	r1, [r7, #12]
 800c7ba:	1900      	adds	r0, r0, r4
 800c7bc:	4169      	adcs	r1, r5
 800c7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	603b      	str	r3, [r7, #0]
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	607b      	str	r3, [r7, #4]
 800c7c8:	683a      	ldr	r2, [r7, #0]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f7f9 fe72 	bl	80064b4 <__aeabi_uldivmod>
 800c7d0:	0002      	movs	r2, r0
 800c7d2:	000b      	movs	r3, r1
 800c7d4:	0013      	movs	r3, r2
 800c7d6:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c7d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7da:	23c0      	movs	r3, #192	@ 0xc0
 800c7dc:	009b      	lsls	r3, r3, #2
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d309      	bcc.n	800c7f6 <UART_SetConfig+0x4be>
 800c7e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7e4:	2380      	movs	r3, #128	@ 0x80
 800c7e6:	035b      	lsls	r3, r3, #13
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d204      	bcs.n	800c7f6 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7f2:	60da      	str	r2, [r3, #12]
 800c7f4:	e006      	b.n	800c804 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800c7f6:	231a      	movs	r3, #26
 800c7f8:	2220      	movs	r2, #32
 800c7fa:	189b      	adds	r3, r3, r2
 800c7fc:	19db      	adds	r3, r3, r7
 800c7fe:	2201      	movs	r2, #1
 800c800:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800c802:	e0d0      	b.n	800c9a6 <UART_SetConfig+0x66e>
 800c804:	e0cf      	b.n	800c9a6 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c808:	69da      	ldr	r2, [r3, #28]
 800c80a:	2380      	movs	r3, #128	@ 0x80
 800c80c:	021b      	lsls	r3, r3, #8
 800c80e:	429a      	cmp	r2, r3
 800c810:	d000      	beq.n	800c814 <UART_SetConfig+0x4dc>
 800c812:	e070      	b.n	800c8f6 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800c814:	231b      	movs	r3, #27
 800c816:	2220      	movs	r2, #32
 800c818:	189b      	adds	r3, r3, r2
 800c81a:	19db      	adds	r3, r3, r7
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	2b08      	cmp	r3, #8
 800c820:	d015      	beq.n	800c84e <UART_SetConfig+0x516>
 800c822:	dc18      	bgt.n	800c856 <UART_SetConfig+0x51e>
 800c824:	2b04      	cmp	r3, #4
 800c826:	d00d      	beq.n	800c844 <UART_SetConfig+0x50c>
 800c828:	dc15      	bgt.n	800c856 <UART_SetConfig+0x51e>
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d002      	beq.n	800c834 <UART_SetConfig+0x4fc>
 800c82e:	2b02      	cmp	r3, #2
 800c830:	d005      	beq.n	800c83e <UART_SetConfig+0x506>
 800c832:	e010      	b.n	800c856 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c834:	f7fe fb24 	bl	800ae80 <HAL_RCC_GetPCLK1Freq>
 800c838:	0003      	movs	r3, r0
 800c83a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c83c:	e014      	b.n	800c868 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c83e:	4b67      	ldr	r3, [pc, #412]	@ (800c9dc <UART_SetConfig+0x6a4>)
 800c840:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c842:	e011      	b.n	800c868 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c844:	f7fe fa90 	bl	800ad68 <HAL_RCC_GetSysClockFreq>
 800c848:	0003      	movs	r3, r0
 800c84a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c84c:	e00c      	b.n	800c868 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c84e:	2380      	movs	r3, #128	@ 0x80
 800c850:	021b      	lsls	r3, r3, #8
 800c852:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c854:	e008      	b.n	800c868 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800c856:	2300      	movs	r3, #0
 800c858:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c85a:	231a      	movs	r3, #26
 800c85c:	2220      	movs	r2, #32
 800c85e:	189b      	adds	r3, r3, r2
 800c860:	19db      	adds	r3, r3, r7
 800c862:	2201      	movs	r2, #1
 800c864:	701a      	strb	r2, [r3, #0]
        break;
 800c866:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d100      	bne.n	800c870 <UART_SetConfig+0x538>
 800c86e:	e09a      	b.n	800c9a6 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c872:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c874:	4b5a      	ldr	r3, [pc, #360]	@ (800c9e0 <UART_SetConfig+0x6a8>)
 800c876:	0052      	lsls	r2, r2, #1
 800c878:	5ad3      	ldrh	r3, [r2, r3]
 800c87a:	0019      	movs	r1, r3
 800c87c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c87e:	f7f9 fca3 	bl	80061c8 <__udivsi3>
 800c882:	0003      	movs	r3, r0
 800c884:	005a      	lsls	r2, r3, #1
 800c886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c888:	685b      	ldr	r3, [r3, #4]
 800c88a:	085b      	lsrs	r3, r3, #1
 800c88c:	18d2      	adds	r2, r2, r3
 800c88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c890:	685b      	ldr	r3, [r3, #4]
 800c892:	0019      	movs	r1, r3
 800c894:	0010      	movs	r0, r2
 800c896:	f7f9 fc97 	bl	80061c8 <__udivsi3>
 800c89a:	0003      	movs	r3, r0
 800c89c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8a0:	2b0f      	cmp	r3, #15
 800c8a2:	d921      	bls.n	800c8e8 <UART_SetConfig+0x5b0>
 800c8a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c8a6:	2380      	movs	r3, #128	@ 0x80
 800c8a8:	025b      	lsls	r3, r3, #9
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d21c      	bcs.n	800c8e8 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8b0:	b29a      	uxth	r2, r3
 800c8b2:	200e      	movs	r0, #14
 800c8b4:	2420      	movs	r4, #32
 800c8b6:	1903      	adds	r3, r0, r4
 800c8b8:	19db      	adds	r3, r3, r7
 800c8ba:	210f      	movs	r1, #15
 800c8bc:	438a      	bics	r2, r1
 800c8be:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c2:	085b      	lsrs	r3, r3, #1
 800c8c4:	b29b      	uxth	r3, r3
 800c8c6:	2207      	movs	r2, #7
 800c8c8:	4013      	ands	r3, r2
 800c8ca:	b299      	uxth	r1, r3
 800c8cc:	1903      	adds	r3, r0, r4
 800c8ce:	19db      	adds	r3, r3, r7
 800c8d0:	1902      	adds	r2, r0, r4
 800c8d2:	19d2      	adds	r2, r2, r7
 800c8d4:	8812      	ldrh	r2, [r2, #0]
 800c8d6:	430a      	orrs	r2, r1
 800c8d8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800c8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	1902      	adds	r2, r0, r4
 800c8e0:	19d2      	adds	r2, r2, r7
 800c8e2:	8812      	ldrh	r2, [r2, #0]
 800c8e4:	60da      	str	r2, [r3, #12]
 800c8e6:	e05e      	b.n	800c9a6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800c8e8:	231a      	movs	r3, #26
 800c8ea:	2220      	movs	r2, #32
 800c8ec:	189b      	adds	r3, r3, r2
 800c8ee:	19db      	adds	r3, r3, r7
 800c8f0:	2201      	movs	r2, #1
 800c8f2:	701a      	strb	r2, [r3, #0]
 800c8f4:	e057      	b.n	800c9a6 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c8f6:	231b      	movs	r3, #27
 800c8f8:	2220      	movs	r2, #32
 800c8fa:	189b      	adds	r3, r3, r2
 800c8fc:	19db      	adds	r3, r3, r7
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	2b08      	cmp	r3, #8
 800c902:	d015      	beq.n	800c930 <UART_SetConfig+0x5f8>
 800c904:	dc18      	bgt.n	800c938 <UART_SetConfig+0x600>
 800c906:	2b04      	cmp	r3, #4
 800c908:	d00d      	beq.n	800c926 <UART_SetConfig+0x5ee>
 800c90a:	dc15      	bgt.n	800c938 <UART_SetConfig+0x600>
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d002      	beq.n	800c916 <UART_SetConfig+0x5de>
 800c910:	2b02      	cmp	r3, #2
 800c912:	d005      	beq.n	800c920 <UART_SetConfig+0x5e8>
 800c914:	e010      	b.n	800c938 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c916:	f7fe fab3 	bl	800ae80 <HAL_RCC_GetPCLK1Freq>
 800c91a:	0003      	movs	r3, r0
 800c91c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c91e:	e014      	b.n	800c94a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c920:	4b2e      	ldr	r3, [pc, #184]	@ (800c9dc <UART_SetConfig+0x6a4>)
 800c922:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c924:	e011      	b.n	800c94a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c926:	f7fe fa1f 	bl	800ad68 <HAL_RCC_GetSysClockFreq>
 800c92a:	0003      	movs	r3, r0
 800c92c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c92e:	e00c      	b.n	800c94a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c930:	2380      	movs	r3, #128	@ 0x80
 800c932:	021b      	lsls	r3, r3, #8
 800c934:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c936:	e008      	b.n	800c94a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800c938:	2300      	movs	r3, #0
 800c93a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c93c:	231a      	movs	r3, #26
 800c93e:	2220      	movs	r2, #32
 800c940:	189b      	adds	r3, r3, r2
 800c942:	19db      	adds	r3, r3, r7
 800c944:	2201      	movs	r2, #1
 800c946:	701a      	strb	r2, [r3, #0]
        break;
 800c948:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800c94a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d02a      	beq.n	800c9a6 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c952:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c954:	4b22      	ldr	r3, [pc, #136]	@ (800c9e0 <UART_SetConfig+0x6a8>)
 800c956:	0052      	lsls	r2, r2, #1
 800c958:	5ad3      	ldrh	r3, [r2, r3]
 800c95a:	0019      	movs	r1, r3
 800c95c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c95e:	f7f9 fc33 	bl	80061c8 <__udivsi3>
 800c962:	0003      	movs	r3, r0
 800c964:	001a      	movs	r2, r3
 800c966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c968:	685b      	ldr	r3, [r3, #4]
 800c96a:	085b      	lsrs	r3, r3, #1
 800c96c:	18d2      	adds	r2, r2, r3
 800c96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	0019      	movs	r1, r3
 800c974:	0010      	movs	r0, r2
 800c976:	f7f9 fc27 	bl	80061c8 <__udivsi3>
 800c97a:	0003      	movs	r3, r0
 800c97c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c980:	2b0f      	cmp	r3, #15
 800c982:	d90a      	bls.n	800c99a <UART_SetConfig+0x662>
 800c984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c986:	2380      	movs	r3, #128	@ 0x80
 800c988:	025b      	lsls	r3, r3, #9
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d205      	bcs.n	800c99a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c990:	b29a      	uxth	r2, r3
 800c992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	60da      	str	r2, [r3, #12]
 800c998:	e005      	b.n	800c9a6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800c99a:	231a      	movs	r3, #26
 800c99c:	2220      	movs	r2, #32
 800c99e:	189b      	adds	r3, r3, r2
 800c9a0:	19db      	adds	r3, r3, r7
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9a8:	226a      	movs	r2, #106	@ 0x6a
 800c9aa:	2101      	movs	r1, #1
 800c9ac:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800c9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9b0:	2268      	movs	r2, #104	@ 0x68
 800c9b2:	2101      	movs	r1, #1
 800c9b4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9be:	2200      	movs	r2, #0
 800c9c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c9c2:	231a      	movs	r3, #26
 800c9c4:	2220      	movs	r2, #32
 800c9c6:	189b      	adds	r3, r3, r2
 800c9c8:	19db      	adds	r3, r3, r7
 800c9ca:	781b      	ldrb	r3, [r3, #0]
}
 800c9cc:	0018      	movs	r0, r3
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	b010      	add	sp, #64	@ 0x40
 800c9d2:	bdb0      	pop	{r4, r5, r7, pc}
 800c9d4:	40008000 	.word	0x40008000
 800c9d8:	40008400 	.word	0x40008400
 800c9dc:	00f42400 	.word	0x00f42400
 800c9e0:	08016294 	.word	0x08016294

0800c9e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f0:	2208      	movs	r2, #8
 800c9f2:	4013      	ands	r3, r2
 800c9f4:	d00b      	beq.n	800ca0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	4a4a      	ldr	r2, [pc, #296]	@ (800cb28 <UART_AdvFeatureConfig+0x144>)
 800c9fe:	4013      	ands	r3, r2
 800ca00:	0019      	movs	r1, r3
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	430a      	orrs	r2, r1
 800ca0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca12:	2201      	movs	r2, #1
 800ca14:	4013      	ands	r3, r2
 800ca16:	d00b      	beq.n	800ca30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	4a43      	ldr	r2, [pc, #268]	@ (800cb2c <UART_AdvFeatureConfig+0x148>)
 800ca20:	4013      	ands	r3, r2
 800ca22:	0019      	movs	r1, r3
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	430a      	orrs	r2, r1
 800ca2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca34:	2202      	movs	r2, #2
 800ca36:	4013      	ands	r3, r2
 800ca38:	d00b      	beq.n	800ca52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	4a3b      	ldr	r2, [pc, #236]	@ (800cb30 <UART_AdvFeatureConfig+0x14c>)
 800ca42:	4013      	ands	r3, r2
 800ca44:	0019      	movs	r1, r3
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	430a      	orrs	r2, r1
 800ca50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca56:	2204      	movs	r2, #4
 800ca58:	4013      	ands	r3, r2
 800ca5a:	d00b      	beq.n	800ca74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	4a34      	ldr	r2, [pc, #208]	@ (800cb34 <UART_AdvFeatureConfig+0x150>)
 800ca64:	4013      	ands	r3, r2
 800ca66:	0019      	movs	r1, r3
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	430a      	orrs	r2, r1
 800ca72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca78:	2210      	movs	r2, #16
 800ca7a:	4013      	ands	r3, r2
 800ca7c:	d00b      	beq.n	800ca96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	689b      	ldr	r3, [r3, #8]
 800ca84:	4a2c      	ldr	r2, [pc, #176]	@ (800cb38 <UART_AdvFeatureConfig+0x154>)
 800ca86:	4013      	ands	r3, r2
 800ca88:	0019      	movs	r1, r3
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	430a      	orrs	r2, r1
 800ca94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca9a:	2220      	movs	r2, #32
 800ca9c:	4013      	ands	r3, r2
 800ca9e:	d00b      	beq.n	800cab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	689b      	ldr	r3, [r3, #8]
 800caa6:	4a25      	ldr	r2, [pc, #148]	@ (800cb3c <UART_AdvFeatureConfig+0x158>)
 800caa8:	4013      	ands	r3, r2
 800caaa:	0019      	movs	r1, r3
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	430a      	orrs	r2, r1
 800cab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cabc:	2240      	movs	r2, #64	@ 0x40
 800cabe:	4013      	ands	r3, r2
 800cac0:	d01d      	beq.n	800cafe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb40 <UART_AdvFeatureConfig+0x15c>)
 800caca:	4013      	ands	r3, r2
 800cacc:	0019      	movs	r1, r3
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	430a      	orrs	r2, r1
 800cad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cade:	2380      	movs	r3, #128	@ 0x80
 800cae0:	035b      	lsls	r3, r3, #13
 800cae2:	429a      	cmp	r2, r3
 800cae4:	d10b      	bne.n	800cafe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	685b      	ldr	r3, [r3, #4]
 800caec:	4a15      	ldr	r2, [pc, #84]	@ (800cb44 <UART_AdvFeatureConfig+0x160>)
 800caee:	4013      	ands	r3, r2
 800caf0:	0019      	movs	r1, r3
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	430a      	orrs	r2, r1
 800cafc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb02:	2280      	movs	r2, #128	@ 0x80
 800cb04:	4013      	ands	r3, r2
 800cb06:	d00b      	beq.n	800cb20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	685b      	ldr	r3, [r3, #4]
 800cb0e:	4a0e      	ldr	r2, [pc, #56]	@ (800cb48 <UART_AdvFeatureConfig+0x164>)
 800cb10:	4013      	ands	r3, r2
 800cb12:	0019      	movs	r1, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	430a      	orrs	r2, r1
 800cb1e:	605a      	str	r2, [r3, #4]
  }
}
 800cb20:	46c0      	nop			@ (mov r8, r8)
 800cb22:	46bd      	mov	sp, r7
 800cb24:	b002      	add	sp, #8
 800cb26:	bd80      	pop	{r7, pc}
 800cb28:	ffff7fff 	.word	0xffff7fff
 800cb2c:	fffdffff 	.word	0xfffdffff
 800cb30:	fffeffff 	.word	0xfffeffff
 800cb34:	fffbffff 	.word	0xfffbffff
 800cb38:	ffffefff 	.word	0xffffefff
 800cb3c:	ffffdfff 	.word	0xffffdfff
 800cb40:	ffefffff 	.word	0xffefffff
 800cb44:	ff9fffff 	.word	0xff9fffff
 800cb48:	fff7ffff 	.word	0xfff7ffff

0800cb4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b092      	sub	sp, #72	@ 0x48
 800cb50:	af02      	add	r7, sp, #8
 800cb52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2290      	movs	r2, #144	@ 0x90
 800cb58:	2100      	movs	r1, #0
 800cb5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cb5c:	f7fa ffae 	bl	8007abc <HAL_GetTick>
 800cb60:	0003      	movs	r3, r0
 800cb62:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	2208      	movs	r2, #8
 800cb6c:	4013      	ands	r3, r2
 800cb6e:	2b08      	cmp	r3, #8
 800cb70:	d12d      	bne.n	800cbce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cb72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb74:	2280      	movs	r2, #128	@ 0x80
 800cb76:	0391      	lsls	r1, r2, #14
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	4a47      	ldr	r2, [pc, #284]	@ (800cc98 <UART_CheckIdleState+0x14c>)
 800cb7c:	9200      	str	r2, [sp, #0]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	f000 f88e 	bl	800cca0 <UART_WaitOnFlagUntilTimeout>
 800cb84:	1e03      	subs	r3, r0, #0
 800cb86:	d022      	beq.n	800cbce <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb88:	f3ef 8310 	mrs	r3, PRIMASK
 800cb8c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800cb8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800cb90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb92:	2301      	movs	r3, #1
 800cb94:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb98:	f383 8810 	msr	PRIMASK, r3
}
 800cb9c:	46c0      	nop			@ (mov r8, r8)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	681a      	ldr	r2, [r3, #0]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2180      	movs	r1, #128	@ 0x80
 800cbaa:	438a      	bics	r2, r1
 800cbac:	601a      	str	r2, [r3, #0]
 800cbae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb4:	f383 8810 	msr	PRIMASK, r3
}
 800cbb8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2288      	movs	r2, #136	@ 0x88
 800cbbe:	2120      	movs	r1, #32
 800cbc0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2284      	movs	r2, #132	@ 0x84
 800cbc6:	2100      	movs	r1, #0
 800cbc8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cbca:	2303      	movs	r3, #3
 800cbcc:	e060      	b.n	800cc90 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	2204      	movs	r2, #4
 800cbd6:	4013      	ands	r3, r2
 800cbd8:	2b04      	cmp	r3, #4
 800cbda:	d146      	bne.n	800cc6a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cbdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbde:	2280      	movs	r2, #128	@ 0x80
 800cbe0:	03d1      	lsls	r1, r2, #15
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	4a2c      	ldr	r2, [pc, #176]	@ (800cc98 <UART_CheckIdleState+0x14c>)
 800cbe6:	9200      	str	r2, [sp, #0]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	f000 f859 	bl	800cca0 <UART_WaitOnFlagUntilTimeout>
 800cbee:	1e03      	subs	r3, r0, #0
 800cbf0:	d03b      	beq.n	800cc6a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbf2:	f3ef 8310 	mrs	r3, PRIMASK
 800cbf6:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cbfa:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	f383 8810 	msr	PRIMASK, r3
}
 800cc06:	46c0      	nop			@ (mov r8, r8)
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	681a      	ldr	r2, [r3, #0]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4922      	ldr	r1, [pc, #136]	@ (800cc9c <UART_CheckIdleState+0x150>)
 800cc14:	400a      	ands	r2, r1
 800cc16:	601a      	str	r2, [r3, #0]
 800cc18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	f383 8810 	msr	PRIMASK, r3
}
 800cc22:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc24:	f3ef 8310 	mrs	r3, PRIMASK
 800cc28:	61bb      	str	r3, [r7, #24]
  return(result);
 800cc2a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc2c:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc2e:	2301      	movs	r3, #1
 800cc30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc32:	69fb      	ldr	r3, [r7, #28]
 800cc34:	f383 8810 	msr	PRIMASK, r3
}
 800cc38:	46c0      	nop			@ (mov r8, r8)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	689a      	ldr	r2, [r3, #8]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	2101      	movs	r1, #1
 800cc46:	438a      	bics	r2, r1
 800cc48:	609a      	str	r2, [r3, #8]
 800cc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc4c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc4e:	6a3b      	ldr	r3, [r7, #32]
 800cc50:	f383 8810 	msr	PRIMASK, r3
}
 800cc54:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	228c      	movs	r2, #140	@ 0x8c
 800cc5a:	2120      	movs	r1, #32
 800cc5c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2284      	movs	r2, #132	@ 0x84
 800cc62:	2100      	movs	r1, #0
 800cc64:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cc66:	2303      	movs	r3, #3
 800cc68:	e012      	b.n	800cc90 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2288      	movs	r2, #136	@ 0x88
 800cc6e:	2120      	movs	r1, #32
 800cc70:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	228c      	movs	r2, #140	@ 0x8c
 800cc76:	2120      	movs	r1, #32
 800cc78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2200      	movs	r2, #0
 800cc84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2284      	movs	r2, #132	@ 0x84
 800cc8a:	2100      	movs	r1, #0
 800cc8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cc8e:	2300      	movs	r3, #0
}
 800cc90:	0018      	movs	r0, r3
 800cc92:	46bd      	mov	sp, r7
 800cc94:	b010      	add	sp, #64	@ 0x40
 800cc96:	bd80      	pop	{r7, pc}
 800cc98:	01ffffff 	.word	0x01ffffff
 800cc9c:	fffffedf 	.word	0xfffffedf

0800cca0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	60b9      	str	r1, [r7, #8]
 800ccaa:	603b      	str	r3, [r7, #0]
 800ccac:	1dfb      	adds	r3, r7, #7
 800ccae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ccb0:	e051      	b.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ccb2:	69bb      	ldr	r3, [r7, #24]
 800ccb4:	3301      	adds	r3, #1
 800ccb6:	d04e      	beq.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ccb8:	f7fa ff00 	bl	8007abc <HAL_GetTick>
 800ccbc:	0002      	movs	r2, r0
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	1ad3      	subs	r3, r2, r3
 800ccc2:	69ba      	ldr	r2, [r7, #24]
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d302      	bcc.n	800ccce <UART_WaitOnFlagUntilTimeout+0x2e>
 800ccc8:	69bb      	ldr	r3, [r7, #24]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d101      	bne.n	800ccd2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800ccce:	2303      	movs	r3, #3
 800ccd0:	e051      	b.n	800cd76 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2204      	movs	r2, #4
 800ccda:	4013      	ands	r3, r2
 800ccdc:	d03b      	beq.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	2b80      	cmp	r3, #128	@ 0x80
 800cce2:	d038      	beq.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	2b40      	cmp	r3, #64	@ 0x40
 800cce8:	d035      	beq.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	69db      	ldr	r3, [r3, #28]
 800ccf0:	2208      	movs	r2, #8
 800ccf2:	4013      	ands	r3, r2
 800ccf4:	2b08      	cmp	r3, #8
 800ccf6:	d111      	bne.n	800cd1c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2208      	movs	r2, #8
 800ccfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	0018      	movs	r0, r3
 800cd04:	f000 f83c 	bl	800cd80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	2290      	movs	r2, #144	@ 0x90
 800cd0c:	2108      	movs	r1, #8
 800cd0e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2284      	movs	r2, #132	@ 0x84
 800cd14:	2100      	movs	r1, #0
 800cd16:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	e02c      	b.n	800cd76 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	69da      	ldr	r2, [r3, #28]
 800cd22:	2380      	movs	r3, #128	@ 0x80
 800cd24:	011b      	lsls	r3, r3, #4
 800cd26:	401a      	ands	r2, r3
 800cd28:	2380      	movs	r3, #128	@ 0x80
 800cd2a:	011b      	lsls	r3, r3, #4
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d112      	bne.n	800cd56 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2280      	movs	r2, #128	@ 0x80
 800cd36:	0112      	lsls	r2, r2, #4
 800cd38:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	0018      	movs	r0, r3
 800cd3e:	f000 f81f 	bl	800cd80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2290      	movs	r2, #144	@ 0x90
 800cd46:	2120      	movs	r1, #32
 800cd48:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	2284      	movs	r2, #132	@ 0x84
 800cd4e:	2100      	movs	r1, #0
 800cd50:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800cd52:	2303      	movs	r3, #3
 800cd54:	e00f      	b.n	800cd76 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	69db      	ldr	r3, [r3, #28]
 800cd5c:	68ba      	ldr	r2, [r7, #8]
 800cd5e:	4013      	ands	r3, r2
 800cd60:	68ba      	ldr	r2, [r7, #8]
 800cd62:	1ad3      	subs	r3, r2, r3
 800cd64:	425a      	negs	r2, r3
 800cd66:	4153      	adcs	r3, r2
 800cd68:	b2db      	uxtb	r3, r3
 800cd6a:	001a      	movs	r2, r3
 800cd6c:	1dfb      	adds	r3, r7, #7
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d09e      	beq.n	800ccb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	0018      	movs	r0, r3
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	b004      	add	sp, #16
 800cd7c:	bd80      	pop	{r7, pc}
	...

0800cd80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b08e      	sub	sp, #56	@ 0x38
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd88:	f3ef 8310 	mrs	r3, PRIMASK
 800cd8c:	617b      	str	r3, [r7, #20]
  return(result);
 800cd8e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cd90:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd92:	2301      	movs	r3, #1
 800cd94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd96:	69bb      	ldr	r3, [r7, #24]
 800cd98:	f383 8810 	msr	PRIMASK, r3
}
 800cd9c:	46c0      	nop			@ (mov r8, r8)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	681a      	ldr	r2, [r3, #0]
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4926      	ldr	r1, [pc, #152]	@ (800ce44 <UART_EndRxTransfer+0xc4>)
 800cdaa:	400a      	ands	r2, r1
 800cdac:	601a      	str	r2, [r3, #0]
 800cdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdb2:	69fb      	ldr	r3, [r7, #28]
 800cdb4:	f383 8810 	msr	PRIMASK, r3
}
 800cdb8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdba:	f3ef 8310 	mrs	r3, PRIMASK
 800cdbe:	623b      	str	r3, [r7, #32]
  return(result);
 800cdc0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cdc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdca:	f383 8810 	msr	PRIMASK, r3
}
 800cdce:	46c0      	nop			@ (mov r8, r8)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	689a      	ldr	r2, [r3, #8]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	491b      	ldr	r1, [pc, #108]	@ (800ce48 <UART_EndRxTransfer+0xc8>)
 800cddc:	400a      	ands	r2, r1
 800cdde:	609a      	str	r2, [r3, #8]
 800cde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde6:	f383 8810 	msr	PRIMASK, r3
}
 800cdea:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d118      	bne.n	800ce26 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdf4:	f3ef 8310 	mrs	r3, PRIMASK
 800cdf8:	60bb      	str	r3, [r7, #8]
  return(result);
 800cdfa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cdfe:	2301      	movs	r3, #1
 800ce00:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	f383 8810 	msr	PRIMASK, r3
}
 800ce08:	46c0      	nop			@ (mov r8, r8)
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	2110      	movs	r1, #16
 800ce16:	438a      	bics	r2, r1
 800ce18:	601a      	str	r2, [r3, #0]
 800ce1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	f383 8810 	msr	PRIMASK, r3
}
 800ce24:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	228c      	movs	r2, #140	@ 0x8c
 800ce2a:	2120      	movs	r1, #32
 800ce2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2200      	movs	r2, #0
 800ce38:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ce3a:	46c0      	nop			@ (mov r8, r8)
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	b00e      	add	sp, #56	@ 0x38
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	46c0      	nop			@ (mov r8, r8)
 800ce44:	fffffedf 	.word	0xfffffedf
 800ce48:	effffffe 	.word	0xeffffffe

0800ce4c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b084      	sub	sp, #16
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2284      	movs	r2, #132	@ 0x84
 800ce58:	5c9b      	ldrb	r3, [r3, r2]
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	d101      	bne.n	800ce62 <HAL_UARTEx_DisableFifoMode+0x16>
 800ce5e:	2302      	movs	r3, #2
 800ce60:	e027      	b.n	800ceb2 <HAL_UARTEx_DisableFifoMode+0x66>
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2284      	movs	r2, #132	@ 0x84
 800ce66:	2101      	movs	r1, #1
 800ce68:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2288      	movs	r2, #136	@ 0x88
 800ce6e:	2124      	movs	r1, #36	@ 0x24
 800ce70:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	681a      	ldr	r2, [r3, #0]
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	2101      	movs	r1, #1
 800ce86:	438a      	bics	r2, r1
 800ce88:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	4a0b      	ldr	r2, [pc, #44]	@ (800cebc <HAL_UARTEx_DisableFifoMode+0x70>)
 800ce8e:	4013      	ands	r3, r2
 800ce90:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	2200      	movs	r2, #0
 800ce96:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	68fa      	ldr	r2, [r7, #12]
 800ce9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2288      	movs	r2, #136	@ 0x88
 800cea4:	2120      	movs	r1, #32
 800cea6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2284      	movs	r2, #132	@ 0x84
 800ceac:	2100      	movs	r1, #0
 800ceae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ceb0:	2300      	movs	r3, #0
}
 800ceb2:	0018      	movs	r0, r3
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	b004      	add	sp, #16
 800ceb8:	bd80      	pop	{r7, pc}
 800ceba:	46c0      	nop			@ (mov r8, r8)
 800cebc:	dfffffff 	.word	0xdfffffff

0800cec0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b084      	sub	sp, #16
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2284      	movs	r2, #132	@ 0x84
 800cece:	5c9b      	ldrb	r3, [r3, r2]
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d101      	bne.n	800ced8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ced4:	2302      	movs	r3, #2
 800ced6:	e02e      	b.n	800cf36 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2284      	movs	r2, #132	@ 0x84
 800cedc:	2101      	movs	r1, #1
 800cede:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2288      	movs	r2, #136	@ 0x88
 800cee4:	2124      	movs	r1, #36	@ 0x24
 800cee6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	681a      	ldr	r2, [r3, #0]
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	2101      	movs	r1, #1
 800cefc:	438a      	bics	r2, r1
 800cefe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	689b      	ldr	r3, [r3, #8]
 800cf06:	00db      	lsls	r3, r3, #3
 800cf08:	08d9      	lsrs	r1, r3, #3
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	683a      	ldr	r2, [r7, #0]
 800cf10:	430a      	orrs	r2, r1
 800cf12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	0018      	movs	r0, r3
 800cf18:	f000 f854 	bl	800cfc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	68fa      	ldr	r2, [r7, #12]
 800cf22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2288      	movs	r2, #136	@ 0x88
 800cf28:	2120      	movs	r1, #32
 800cf2a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2284      	movs	r2, #132	@ 0x84
 800cf30:	2100      	movs	r1, #0
 800cf32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cf34:	2300      	movs	r3, #0
}
 800cf36:	0018      	movs	r0, r3
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	b004      	add	sp, #16
 800cf3c:	bd80      	pop	{r7, pc}
	...

0800cf40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b084      	sub	sp, #16
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
 800cf48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2284      	movs	r2, #132	@ 0x84
 800cf4e:	5c9b      	ldrb	r3, [r3, r2]
 800cf50:	2b01      	cmp	r3, #1
 800cf52:	d101      	bne.n	800cf58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cf54:	2302      	movs	r3, #2
 800cf56:	e02f      	b.n	800cfb8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2284      	movs	r2, #132	@ 0x84
 800cf5c:	2101      	movs	r1, #1
 800cf5e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2288      	movs	r2, #136	@ 0x88
 800cf64:	2124      	movs	r1, #36	@ 0x24
 800cf66:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	681a      	ldr	r2, [r3, #0]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	2101      	movs	r1, #1
 800cf7c:	438a      	bics	r2, r1
 800cf7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	689b      	ldr	r3, [r3, #8]
 800cf86:	4a0e      	ldr	r2, [pc, #56]	@ (800cfc0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800cf88:	4013      	ands	r3, r2
 800cf8a:	0019      	movs	r1, r3
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	683a      	ldr	r2, [r7, #0]
 800cf92:	430a      	orrs	r2, r1
 800cf94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	0018      	movs	r0, r3
 800cf9a:	f000 f813 	bl	800cfc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	68fa      	ldr	r2, [r7, #12]
 800cfa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2288      	movs	r2, #136	@ 0x88
 800cfaa:	2120      	movs	r1, #32
 800cfac:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2284      	movs	r2, #132	@ 0x84
 800cfb2:	2100      	movs	r1, #0
 800cfb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	0018      	movs	r0, r3
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	b004      	add	sp, #16
 800cfbe:	bd80      	pop	{r7, pc}
 800cfc0:	f1ffffff 	.word	0xf1ffffff

0800cfc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cfc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfc6:	b085      	sub	sp, #20
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d108      	bne.n	800cfe6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	226a      	movs	r2, #106	@ 0x6a
 800cfd8:	2101      	movs	r1, #1
 800cfda:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2268      	movs	r2, #104	@ 0x68
 800cfe0:	2101      	movs	r1, #1
 800cfe2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cfe4:	e043      	b.n	800d06e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cfe6:	260f      	movs	r6, #15
 800cfe8:	19bb      	adds	r3, r7, r6
 800cfea:	2208      	movs	r2, #8
 800cfec:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cfee:	200e      	movs	r0, #14
 800cff0:	183b      	adds	r3, r7, r0
 800cff2:	2208      	movs	r2, #8
 800cff4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	689b      	ldr	r3, [r3, #8]
 800cffc:	0e5b      	lsrs	r3, r3, #25
 800cffe:	b2da      	uxtb	r2, r3
 800d000:	240d      	movs	r4, #13
 800d002:	193b      	adds	r3, r7, r4
 800d004:	2107      	movs	r1, #7
 800d006:	400a      	ands	r2, r1
 800d008:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	689b      	ldr	r3, [r3, #8]
 800d010:	0f5b      	lsrs	r3, r3, #29
 800d012:	b2da      	uxtb	r2, r3
 800d014:	250c      	movs	r5, #12
 800d016:	197b      	adds	r3, r7, r5
 800d018:	2107      	movs	r1, #7
 800d01a:	400a      	ands	r2, r1
 800d01c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d01e:	183b      	adds	r3, r7, r0
 800d020:	781b      	ldrb	r3, [r3, #0]
 800d022:	197a      	adds	r2, r7, r5
 800d024:	7812      	ldrb	r2, [r2, #0]
 800d026:	4914      	ldr	r1, [pc, #80]	@ (800d078 <UARTEx_SetNbDataToProcess+0xb4>)
 800d028:	5c8a      	ldrb	r2, [r1, r2]
 800d02a:	435a      	muls	r2, r3
 800d02c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800d02e:	197b      	adds	r3, r7, r5
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	4a12      	ldr	r2, [pc, #72]	@ (800d07c <UARTEx_SetNbDataToProcess+0xb8>)
 800d034:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d036:	0019      	movs	r1, r3
 800d038:	f7f9 f950 	bl	80062dc <__divsi3>
 800d03c:	0003      	movs	r3, r0
 800d03e:	b299      	uxth	r1, r3
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	226a      	movs	r2, #106	@ 0x6a
 800d044:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d046:	19bb      	adds	r3, r7, r6
 800d048:	781b      	ldrb	r3, [r3, #0]
 800d04a:	193a      	adds	r2, r7, r4
 800d04c:	7812      	ldrb	r2, [r2, #0]
 800d04e:	490a      	ldr	r1, [pc, #40]	@ (800d078 <UARTEx_SetNbDataToProcess+0xb4>)
 800d050:	5c8a      	ldrb	r2, [r1, r2]
 800d052:	435a      	muls	r2, r3
 800d054:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800d056:	193b      	adds	r3, r7, r4
 800d058:	781b      	ldrb	r3, [r3, #0]
 800d05a:	4a08      	ldr	r2, [pc, #32]	@ (800d07c <UARTEx_SetNbDataToProcess+0xb8>)
 800d05c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d05e:	0019      	movs	r1, r3
 800d060:	f7f9 f93c 	bl	80062dc <__divsi3>
 800d064:	0003      	movs	r3, r0
 800d066:	b299      	uxth	r1, r3
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	2268      	movs	r2, #104	@ 0x68
 800d06c:	5299      	strh	r1, [r3, r2]
}
 800d06e:	46c0      	nop			@ (mov r8, r8)
 800d070:	46bd      	mov	sp, r7
 800d072:	b005      	add	sp, #20
 800d074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d076:	46c0      	nop			@ (mov r8, r8)
 800d078:	080162ac 	.word	0x080162ac
 800d07c:	080162b4 	.word	0x080162b4

0800d080 <LL_DMA_ConfigTransfer>:
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b086      	sub	sp, #24
 800d084:	af00      	add	r7, sp, #0
 800d086:	60f8      	str	r0, [r7, #12]
 800d088:	60b9      	str	r1, [r7, #8]
 800d08a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800d090:	4a0c      	ldr	r2, [pc, #48]	@ (800d0c4 <LL_DMA_ConfigTransfer+0x44>)
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	18d3      	adds	r3, r2, r3
 800d096:	781b      	ldrb	r3, [r3, #0]
 800d098:	001a      	movs	r2, r3
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	18d3      	adds	r3, r2, r3
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	4a09      	ldr	r2, [pc, #36]	@ (800d0c8 <LL_DMA_ConfigTransfer+0x48>)
 800d0a2:	4013      	ands	r3, r2
 800d0a4:	0019      	movs	r1, r3
 800d0a6:	4a07      	ldr	r2, [pc, #28]	@ (800d0c4 <LL_DMA_ConfigTransfer+0x44>)
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	18d3      	adds	r3, r2, r3
 800d0ac:	781b      	ldrb	r3, [r3, #0]
 800d0ae:	001a      	movs	r2, r3
 800d0b0:	697b      	ldr	r3, [r7, #20]
 800d0b2:	18d3      	adds	r3, r2, r3
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	430a      	orrs	r2, r1
 800d0b8:	601a      	str	r2, [r3, #0]
}
 800d0ba:	46c0      	nop			@ (mov r8, r8)
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	b006      	add	sp, #24
 800d0c0:	bd80      	pop	{r7, pc}
 800d0c2:	46c0      	nop			@ (mov r8, r8)
 800d0c4:	080162bc 	.word	0x080162bc
 800d0c8:	ffff800f 	.word	0xffff800f

0800d0cc <LL_DMA_SetDataLength>:
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b086      	sub	sp, #24
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	60f8      	str	r0, [r7, #12]
 800d0d4:	60b9      	str	r1, [r7, #8]
 800d0d6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800d0dc:	4a0b      	ldr	r2, [pc, #44]	@ (800d10c <LL_DMA_SetDataLength+0x40>)
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	18d3      	adds	r3, r2, r3
 800d0e2:	781b      	ldrb	r3, [r3, #0]
 800d0e4:	001a      	movs	r2, r3
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	18d3      	adds	r3, r2, r3
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	0c1b      	lsrs	r3, r3, #16
 800d0ee:	0419      	lsls	r1, r3, #16
 800d0f0:	4a06      	ldr	r2, [pc, #24]	@ (800d10c <LL_DMA_SetDataLength+0x40>)
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	18d3      	adds	r3, r2, r3
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	001a      	movs	r2, r3
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	18d3      	adds	r3, r2, r3
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	430a      	orrs	r2, r1
 800d102:	605a      	str	r2, [r3, #4]
}
 800d104:	46c0      	nop			@ (mov r8, r8)
 800d106:	46bd      	mov	sp, r7
 800d108:	b006      	add	sp, #24
 800d10a:	bd80      	pop	{r7, pc}
 800d10c:	080162bc 	.word	0x080162bc

0800d110 <LL_DMA_SetMemoryAddress>:
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b086      	sub	sp, #24
 800d114:	af00      	add	r7, sp, #0
 800d116:	60f8      	str	r0, [r7, #12]
 800d118:	60b9      	str	r1, [r7, #8]
 800d11a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800d120:	4a06      	ldr	r2, [pc, #24]	@ (800d13c <LL_DMA_SetMemoryAddress+0x2c>)
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	18d3      	adds	r3, r2, r3
 800d126:	781b      	ldrb	r3, [r3, #0]
 800d128:	001a      	movs	r2, r3
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	18d3      	adds	r3, r2, r3
 800d12e:	687a      	ldr	r2, [r7, #4]
 800d130:	60da      	str	r2, [r3, #12]
}
 800d132:	46c0      	nop			@ (mov r8, r8)
 800d134:	46bd      	mov	sp, r7
 800d136:	b006      	add	sp, #24
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	46c0      	nop			@ (mov r8, r8)
 800d13c:	080162bc 	.word	0x080162bc

0800d140 <LL_DMA_SetPeriphAddress>:
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b086      	sub	sp, #24
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800d150:	4a06      	ldr	r2, [pc, #24]	@ (800d16c <LL_DMA_SetPeriphAddress+0x2c>)
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	18d3      	adds	r3, r2, r3
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	001a      	movs	r2, r3
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	18d3      	adds	r3, r2, r3
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	609a      	str	r2, [r3, #8]
}
 800d162:	46c0      	nop			@ (mov r8, r8)
 800d164:	46bd      	mov	sp, r7
 800d166:	b006      	add	sp, #24
 800d168:	bd80      	pop	{r7, pc}
 800d16a:	46c0      	nop			@ (mov r8, r8)
 800d16c:	080162bc 	.word	0x080162bc

0800d170 <LL_DMA_SetPeriphRequest>:
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b086      	sub	sp, #24
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	0a9b      	lsrs	r3, r3, #10
 800d180:	4a0f      	ldr	r2, [pc, #60]	@ (800d1c0 <LL_DMA_SetPeriphRequest+0x50>)
 800d182:	405a      	eors	r2, r3
 800d184:	0013      	movs	r3, r2
 800d186:	00db      	lsls	r3, r3, #3
 800d188:	1a9b      	subs	r3, r3, r2
 800d18a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800d18c:	68ba      	ldr	r2, [r7, #8]
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	18d3      	adds	r3, r2, r3
 800d192:	009b      	lsls	r3, r3, #2
 800d194:	4a0b      	ldr	r2, [pc, #44]	@ (800d1c4 <LL_DMA_SetPeriphRequest+0x54>)
 800d196:	4694      	mov	ip, r2
 800d198:	4463      	add	r3, ip
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	227f      	movs	r2, #127	@ 0x7f
 800d19e:	4393      	bics	r3, r2
 800d1a0:	0019      	movs	r1, r3
 800d1a2:	68ba      	ldr	r2, [r7, #8]
 800d1a4:	697b      	ldr	r3, [r7, #20]
 800d1a6:	18d3      	adds	r3, r2, r3
 800d1a8:	009b      	lsls	r3, r3, #2
 800d1aa:	4a06      	ldr	r2, [pc, #24]	@ (800d1c4 <LL_DMA_SetPeriphRequest+0x54>)
 800d1ac:	4694      	mov	ip, r2
 800d1ae:	4463      	add	r3, ip
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	430a      	orrs	r2, r1
 800d1b4:	601a      	str	r2, [r3, #0]
}
 800d1b6:	46c0      	nop			@ (mov r8, r8)
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	b006      	add	sp, #24
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	46c0      	nop			@ (mov r8, r8)
 800d1c0:	00100080 	.word	0x00100080
 800d1c4:	40020800 	.word	0x40020800

0800d1c8 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	60f8      	str	r0, [r7, #12]
 800d1d0:	60b9      	str	r1, [r7, #8]
 800d1d2:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d1dc:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800d1e2:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d1e8:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d1ee:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d1f4:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d1fa:	431a      	orrs	r2, r3
 800d1fc:	68b9      	ldr	r1, [r7, #8]
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	0018      	movs	r0, r3
 800d202:	f7ff ff3d 	bl	800d080 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	685a      	ldr	r2, [r3, #4]
 800d20a:	68b9      	ldr	r1, [r7, #8]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	0018      	movs	r0, r3
 800d210:	f7ff ff7e 	bl	800d110 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681a      	ldr	r2, [r3, #0]
 800d218:	68b9      	ldr	r1, [r7, #8]
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	0018      	movs	r0, r3
 800d21e:	f7ff ff8f 	bl	800d140 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6a1a      	ldr	r2, [r3, #32]
 800d226:	68b9      	ldr	r1, [r7, #8]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	0018      	movs	r0, r3
 800d22c:	f7ff ff4e 	bl	800d0cc <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d234:	68b9      	ldr	r1, [r7, #8]
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	0018      	movs	r0, r3
 800d23a:	f7ff ff99 	bl	800d170 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800d23e:	2300      	movs	r3, #0
}
 800d240:	0018      	movs	r0, r3
 800d242:	46bd      	mov	sp, r7
 800d244:	b004      	add	sp, #16
 800d246:	bd80      	pop	{r7, pc}

0800d248 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b082      	sub	sp, #8
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2200      	movs	r2, #0
 800d254:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2200      	movs	r2, #0
 800d25a:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2200      	movs	r2, #0
 800d260:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2200      	movs	r2, #0
 800d266:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2200      	movs	r2, #0
 800d26c:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	2200      	movs	r2, #0
 800d272:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2200      	movs	r2, #0
 800d284:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2200      	movs	r2, #0
 800d28a:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2200      	movs	r2, #0
 800d290:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d292:	46c0      	nop			@ (mov r8, r8)
 800d294:	46bd      	mov	sp, r7
 800d296:	b002      	add	sp, #8
 800d298:	bd80      	pop	{r7, pc}

0800d29a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800d29a:	b580      	push	{r7, lr}
 800d29c:	b084      	sub	sp, #16
 800d29e:	af00      	add	r7, sp, #0
 800d2a0:	60f8      	str	r0, [r7, #12]
 800d2a2:	60b9      	str	r1, [r7, #8]
 800d2a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	6819      	ldr	r1, [r3, #0]
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	435b      	muls	r3, r3
 800d2ae:	001a      	movs	r2, r3
 800d2b0:	0013      	movs	r3, r2
 800d2b2:	005b      	lsls	r3, r3, #1
 800d2b4:	189b      	adds	r3, r3, r2
 800d2b6:	43db      	mvns	r3, r3
 800d2b8:	400b      	ands	r3, r1
 800d2ba:	001a      	movs	r2, r3
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	435b      	muls	r3, r3
 800d2c0:	6879      	ldr	r1, [r7, #4]
 800d2c2:	434b      	muls	r3, r1
 800d2c4:	431a      	orrs	r2, r3
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	601a      	str	r2, [r3, #0]
}
 800d2ca:	46c0      	nop			@ (mov r8, r8)
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	b004      	add	sp, #16
 800d2d0:	bd80      	pop	{r7, pc}

0800d2d2 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800d2d2:	b580      	push	{r7, lr}
 800d2d4:	b084      	sub	sp, #16
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	60f8      	str	r0, [r7, #12]
 800d2da:	60b9      	str	r1, [r7, #8]
 800d2dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	685b      	ldr	r3, [r3, #4]
 800d2e2:	68ba      	ldr	r2, [r7, #8]
 800d2e4:	43d2      	mvns	r2, r2
 800d2e6:	401a      	ands	r2, r3
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	6879      	ldr	r1, [r7, #4]
 800d2ec:	434b      	muls	r3, r1
 800d2ee:	431a      	orrs	r2, r3
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	605a      	str	r2, [r3, #4]
}
 800d2f4:	46c0      	nop			@ (mov r8, r8)
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	b004      	add	sp, #16
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b084      	sub	sp, #16
 800d300:	af00      	add	r7, sp, #0
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6899      	ldr	r1, [r3, #8]
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	435b      	muls	r3, r3
 800d310:	001a      	movs	r2, r3
 800d312:	0013      	movs	r3, r2
 800d314:	005b      	lsls	r3, r3, #1
 800d316:	189b      	adds	r3, r3, r2
 800d318:	43db      	mvns	r3, r3
 800d31a:	400b      	ands	r3, r1
 800d31c:	001a      	movs	r2, r3
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	435b      	muls	r3, r3
 800d322:	6879      	ldr	r1, [r7, #4]
 800d324:	434b      	muls	r3, r1
 800d326:	431a      	orrs	r2, r3
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	609a      	str	r2, [r3, #8]
}
 800d32c:	46c0      	nop			@ (mov r8, r8)
 800d32e:	46bd      	mov	sp, r7
 800d330:	b004      	add	sp, #16
 800d332:	bd80      	pop	{r7, pc}

0800d334 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	68d9      	ldr	r1, [r3, #12]
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	435b      	muls	r3, r3
 800d348:	001a      	movs	r2, r3
 800d34a:	0013      	movs	r3, r2
 800d34c:	005b      	lsls	r3, r3, #1
 800d34e:	189b      	adds	r3, r3, r2
 800d350:	43db      	mvns	r3, r3
 800d352:	400b      	ands	r3, r1
 800d354:	001a      	movs	r2, r3
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	435b      	muls	r3, r3
 800d35a:	6879      	ldr	r1, [r7, #4]
 800d35c:	434b      	muls	r3, r1
 800d35e:	431a      	orrs	r2, r3
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	60da      	str	r2, [r3, #12]
}
 800d364:	46c0      	nop			@ (mov r8, r8)
 800d366:	46bd      	mov	sp, r7
 800d368:	b004      	add	sp, #16
 800d36a:	bd80      	pop	{r7, pc}

0800d36c <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	60f8      	str	r0, [r7, #12]
 800d374:	60b9      	str	r1, [r7, #8]
 800d376:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6a19      	ldr	r1, [r3, #32]
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	435b      	muls	r3, r3
 800d380:	68ba      	ldr	r2, [r7, #8]
 800d382:	4353      	muls	r3, r2
 800d384:	68ba      	ldr	r2, [r7, #8]
 800d386:	435a      	muls	r2, r3
 800d388:	0013      	movs	r3, r2
 800d38a:	011b      	lsls	r3, r3, #4
 800d38c:	1a9b      	subs	r3, r3, r2
 800d38e:	43db      	mvns	r3, r3
 800d390:	400b      	ands	r3, r1
 800d392:	001a      	movs	r2, r3
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	435b      	muls	r3, r3
 800d398:	68b9      	ldr	r1, [r7, #8]
 800d39a:	434b      	muls	r3, r1
 800d39c:	68b9      	ldr	r1, [r7, #8]
 800d39e:	434b      	muls	r3, r1
 800d3a0:	6879      	ldr	r1, [r7, #4]
 800d3a2:	434b      	muls	r3, r1
 800d3a4:	431a      	orrs	r2, r3
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800d3aa:	46c0      	nop			@ (mov r8, r8)
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	b004      	add	sp, #16
 800d3b0:	bd80      	pop	{r7, pc}

0800d3b2 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d3b2:	b580      	push	{r7, lr}
 800d3b4:	b084      	sub	sp, #16
 800d3b6:	af00      	add	r7, sp, #0
 800d3b8:	60f8      	str	r0, [r7, #12]
 800d3ba:	60b9      	str	r1, [r7, #8]
 800d3bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	0a1b      	lsrs	r3, r3, #8
 800d3c6:	68ba      	ldr	r2, [r7, #8]
 800d3c8:	0a12      	lsrs	r2, r2, #8
 800d3ca:	4353      	muls	r3, r2
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	0a12      	lsrs	r2, r2, #8
 800d3d0:	4353      	muls	r3, r2
 800d3d2:	68ba      	ldr	r2, [r7, #8]
 800d3d4:	0a12      	lsrs	r2, r2, #8
 800d3d6:	435a      	muls	r2, r3
 800d3d8:	0013      	movs	r3, r2
 800d3da:	011b      	lsls	r3, r3, #4
 800d3dc:	1a9b      	subs	r3, r3, r2
 800d3de:	43db      	mvns	r3, r3
 800d3e0:	400b      	ands	r3, r1
 800d3e2:	001a      	movs	r2, r3
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	0a1b      	lsrs	r3, r3, #8
 800d3e8:	68b9      	ldr	r1, [r7, #8]
 800d3ea:	0a09      	lsrs	r1, r1, #8
 800d3ec:	434b      	muls	r3, r1
 800d3ee:	68b9      	ldr	r1, [r7, #8]
 800d3f0:	0a09      	lsrs	r1, r1, #8
 800d3f2:	434b      	muls	r3, r1
 800d3f4:	68b9      	ldr	r1, [r7, #8]
 800d3f6:	0a09      	lsrs	r1, r1, #8
 800d3f8:	434b      	muls	r3, r1
 800d3fa:	6879      	ldr	r1, [r7, #4]
 800d3fc:	434b      	muls	r3, r1
 800d3fe:	431a      	orrs	r2, r3
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800d404:	46c0      	nop			@ (mov r8, r8)
 800d406:	46bd      	mov	sp, r7
 800d408:	b004      	add	sp, #16
 800d40a:	bd80      	pop	{r7, pc}

0800d40c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b084      	sub	sp, #16
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
 800d414:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800d416:	2300      	movs	r3, #0
 800d418:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800d41a:	e047      	b.n	800d4ac <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	2101      	movs	r1, #1
 800d422:	68fa      	ldr	r2, [r7, #12]
 800d424:	4091      	lsls	r1, r2
 800d426:	000a      	movs	r2, r1
 800d428:	4013      	ands	r3, r2
 800d42a:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d039      	beq.n	800d4a6 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	2b01      	cmp	r3, #1
 800d438:	d003      	beq.n	800d442 <LL_GPIO_Init+0x36>
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	685b      	ldr	r3, [r3, #4]
 800d43e:	2b02      	cmp	r3, #2
 800d440:	d10d      	bne.n	800d45e <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	689a      	ldr	r2, [r3, #8]
 800d446:	68b9      	ldr	r1, [r7, #8]
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	0018      	movs	r0, r3
 800d44c:	f7ff ff56 	bl	800d2fc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	68da      	ldr	r2, [r3, #12]
 800d454:	68b9      	ldr	r1, [r7, #8]
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	0018      	movs	r0, r3
 800d45a:	f7ff ff3a 	bl	800d2d2 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	691a      	ldr	r2, [r3, #16]
 800d462:	68b9      	ldr	r1, [r7, #8]
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	0018      	movs	r0, r3
 800d468:	f7ff ff64 	bl	800d334 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	685b      	ldr	r3, [r3, #4]
 800d470:	2b02      	cmp	r3, #2
 800d472:	d111      	bne.n	800d498 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	2bff      	cmp	r3, #255	@ 0xff
 800d478:	d807      	bhi.n	800d48a <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	695a      	ldr	r2, [r3, #20]
 800d47e:	68b9      	ldr	r1, [r7, #8]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	0018      	movs	r0, r3
 800d484:	f7ff ff72 	bl	800d36c <LL_GPIO_SetAFPin_0_7>
 800d488:	e006      	b.n	800d498 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	695a      	ldr	r2, [r3, #20]
 800d48e:	68b9      	ldr	r1, [r7, #8]
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	0018      	movs	r0, r3
 800d494:	f7ff ff8d 	bl	800d3b2 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	685a      	ldr	r2, [r3, #4]
 800d49c:	68b9      	ldr	r1, [r7, #8]
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	0018      	movs	r0, r3
 800d4a2:	f7ff fefa 	bl	800d29a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	40da      	lsrs	r2, r3
 800d4b4:	1e13      	subs	r3, r2, #0
 800d4b6:	d1b1      	bne.n	800d41c <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800d4b8:	2300      	movs	r3, #0
}
 800d4ba:	0018      	movs	r0, r3
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	b004      	add	sp, #16
 800d4c0:	bd80      	pop	{r7, pc}

0800d4c2 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800d4c2:	b580      	push	{r7, lr}
 800d4c4:	b082      	sub	sp, #8
 800d4c6:	af00      	add	r7, sp, #0
 800d4c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	005b      	lsls	r3, r3, #1
 800d4d0:	085a      	lsrs	r2, r3, #1
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	601a      	str	r2, [r3, #0]
}
 800d4d6:	46c0      	nop			@ (mov r8, r8)
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	b002      	add	sp, #8
 800d4dc:	bd80      	pop	{r7, pc}
	...

0800d4e0 <LL_APB1_GRP1_EnableClock>:
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b084      	sub	sp, #16
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800d4e8:	4b07      	ldr	r3, [pc, #28]	@ (800d508 <LL_APB1_GRP1_EnableClock+0x28>)
 800d4ea:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800d4ec:	4b06      	ldr	r3, [pc, #24]	@ (800d508 <LL_APB1_GRP1_EnableClock+0x28>)
 800d4ee:	687a      	ldr	r2, [r7, #4]
 800d4f0:	430a      	orrs	r2, r1
 800d4f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800d4f4:	4b04      	ldr	r3, [pc, #16]	@ (800d508 <LL_APB1_GRP1_EnableClock+0x28>)
 800d4f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4f8:	687a      	ldr	r2, [r7, #4]
 800d4fa:	4013      	ands	r3, r2
 800d4fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
}
 800d500:	46c0      	nop			@ (mov r8, r8)
 800d502:	46bd      	mov	sp, r7
 800d504:	b004      	add	sp, #16
 800d506:	bd80      	pop	{r7, pc}
 800d508:	40021000 	.word	0x40021000

0800d50c <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b082      	sub	sp, #8
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	4a16      	ldr	r2, [pc, #88]	@ (800d574 <LL_UCPD_Init+0x68>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d104      	bne.n	800d528 <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800d51e:	2380      	movs	r3, #128	@ 0x80
 800d520:	049b      	lsls	r3, r3, #18
 800d522:	0018      	movs	r0, r3
 800d524:	f7ff ffdc 	bl	800d4e0 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	4a13      	ldr	r2, [pc, #76]	@ (800d578 <LL_UCPD_Init+0x6c>)
 800d52c:	4293      	cmp	r3, r2
 800d52e:	d104      	bne.n	800d53a <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800d530:	2380      	movs	r3, #128	@ 0x80
 800d532:	04db      	lsls	r3, r3, #19
 800d534:	0018      	movs	r0, r3
 800d536:	f7ff ffd3 	bl	800d4e0 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	0018      	movs	r0, r3
 800d53e:	f7ff ffc0 	bl	800d4c2 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4a0d      	ldr	r2, [pc, #52]	@ (800d57c <LL_UCPD_Init+0x70>)
 800d548:	401a      	ands	r2, r3
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	6819      	ldr	r1, [r3, #0]
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	02db      	lsls	r3, r3, #11
 800d554:	4319      	orrs	r1, r3
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	689b      	ldr	r3, [r3, #8]
 800d55a:	019b      	lsls	r3, r3, #6
 800d55c:	4319      	orrs	r1, r3
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	68db      	ldr	r3, [r3, #12]
 800d562:	430b      	orrs	r3, r1
 800d564:	431a      	orrs	r2, r3
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	0018      	movs	r0, r3
 800d56e:	46bd      	mov	sp, r7
 800d570:	b002      	add	sp, #8
 800d572:	bd80      	pop	{r7, pc}
 800d574:	4000a000 	.word	0x4000a000
 800d578:	4000a400 	.word	0x4000a400
 800d57c:	fff10000 	.word	0xfff10000

0800d580 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2280      	movs	r2, #128	@ 0x80
 800d58c:	0292      	lsls	r2, r2, #10
 800d58e:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2207      	movs	r2, #7
 800d594:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2210      	movs	r2, #16
 800d59a:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	220d      	movs	r2, #13
 800d5a0:	60da      	str	r2, [r3, #12]
}
 800d5a2:	46c0      	nop			@ (mov r8, r8)
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	b002      	add	sp, #8
 800d5a8:	bd80      	pop	{r7, pc}
	...

0800d5ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b084      	sub	sp, #16
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d5ba:	4b05      	ldr	r3, [pc, #20]	@ (800d5d0 <USB_EnableGlobalInt+0x24>)
 800d5bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	68fa      	ldr	r2, [r7, #12]
 800d5c2:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d5c4:	2300      	movs	r3, #0
}
 800d5c6:	0018      	movs	r0, r3
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	b004      	add	sp, #16
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	46c0      	nop			@ (mov r8, r8)
 800d5d0:	0000bf80 	.word	0x0000bf80

0800d5d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b084      	sub	sp, #16
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d5dc:	4b06      	ldr	r3, [pc, #24]	@ (800d5f8 <USB_DisableGlobalInt+0x24>)
 800d5de:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5e4:	68fa      	ldr	r2, [r7, #12]
 800d5e6:	43d2      	mvns	r2, r2
 800d5e8:	401a      	ands	r2, r3
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d5ee:	2300      	movs	r3, #0
}
 800d5f0:	0018      	movs	r0, r3
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	b004      	add	sp, #16
 800d5f6:	bd80      	pop	{r7, pc}
 800d5f8:	0000bf80 	.word	0x0000bf80

0800d5fc <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	000a      	movs	r2, r1
 800d606:	1cfb      	adds	r3, r7, #3
 800d608:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 800d60a:	1cfb      	adds	r3, r7, #3
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d106      	bne.n	800d620 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d616:	005b      	lsls	r3, r3, #1
 800d618:	085a      	lsrs	r2, r3, #1
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	641a      	str	r2, [r3, #64]	@ 0x40
 800d61e:	e00d      	b.n	800d63c <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 800d620:	1cfb      	adds	r3, r7, #3
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	2b01      	cmp	r3, #1
 800d626:	d107      	bne.n	800d638 <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d62c:	2280      	movs	r2, #128	@ 0x80
 800d62e:	0612      	lsls	r2, r2, #24
 800d630:	431a      	orrs	r2, r3
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	641a      	str	r2, [r3, #64]	@ 0x40
 800d636:	e001      	b.n	800d63c <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 800d638:	2301      	movs	r3, #1
 800d63a:	e000      	b.n	800d63e <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 800d63c:	2300      	movs	r3, #0
}
 800d63e:	0018      	movs	r0, r3
 800d640:	46bd      	mov	sp, r7
 800d642:	b002      	add	sp, #8
 800d644:	bd80      	pop	{r7, pc}

0800d646 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d646:	b084      	sub	sp, #16
 800d648:	b5b0      	push	{r4, r5, r7, lr}
 800d64a:	b084      	sub	sp, #16
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	2004      	movs	r0, #4
 800d652:	2420      	movs	r4, #32
 800d654:	1900      	adds	r0, r0, r4
 800d656:	19c0      	adds	r0, r0, r7
 800d658:	6001      	str	r1, [r0, #0]
 800d65a:	6042      	str	r2, [r0, #4]
 800d65c:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2201      	movs	r2, #1
 800d662:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d668:	2201      	movs	r2, #1
 800d66a:	4393      	bics	r3, r2
 800d66c:	001a      	movs	r2, r3
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800d672:	250f      	movs	r5, #15
 800d674:	197c      	adds	r4, r7, r5
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2100      	movs	r1, #0
 800d67a:	0018      	movs	r0, r3
 800d67c:	f7ff ffbe 	bl	800d5fc <USB_SetCurrentMode>
 800d680:	0003      	movs	r3, r0
 800d682:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2200      	movs	r2, #0
 800d688:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800d68a:	197b      	adds	r3, r7, r5
 800d68c:	781b      	ldrb	r3, [r3, #0]
}
 800d68e:	0018      	movs	r0, r3
 800d690:	46bd      	mov	sp, r7
 800d692:	b004      	add	sp, #16
 800d694:	bcb0      	pop	{r4, r5, r7}
 800d696:	bc08      	pop	{r3}
 800d698:	b004      	add	sp, #16
 800d69a:	4718      	bx	r3

0800d69c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b09e      	sub	sp, #120	@ 0x78
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
 800d6a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d6a6:	2377      	movs	r3, #119	@ 0x77
 800d6a8:	18fb      	adds	r3, r7, r3
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d6ae:	687a      	ldr	r2, [r7, #4]
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	18d3      	adds	r3, r2, r3
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4adc      	ldr	r2, [pc, #880]	@ (800da2c <USB_ActivateEndpoint+0x390>)
 800d6bc:	4013      	ands	r3, r2
 800d6be:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	78db      	ldrb	r3, [r3, #3]
 800d6c4:	2b03      	cmp	r3, #3
 800d6c6:	d00e      	beq.n	800d6e6 <USB_ActivateEndpoint+0x4a>
 800d6c8:	dc19      	bgt.n	800d6fe <USB_ActivateEndpoint+0x62>
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d01c      	beq.n	800d708 <USB_ActivateEndpoint+0x6c>
 800d6ce:	dc16      	bgt.n	800d6fe <USB_ActivateEndpoint+0x62>
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d002      	beq.n	800d6da <USB_ActivateEndpoint+0x3e>
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d00c      	beq.n	800d6f2 <USB_ActivateEndpoint+0x56>
 800d6d8:	e011      	b.n	800d6fe <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d6da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6dc:	2280      	movs	r2, #128	@ 0x80
 800d6de:	0092      	lsls	r2, r2, #2
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d6e4:	e011      	b.n	800d70a <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d6e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6e8:	22c0      	movs	r2, #192	@ 0xc0
 800d6ea:	00d2      	lsls	r2, r2, #3
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d6f0:	e00b      	b.n	800d70a <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d6f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6f4:	2280      	movs	r2, #128	@ 0x80
 800d6f6:	00d2      	lsls	r2, r2, #3
 800d6f8:	4313      	orrs	r3, r2
 800d6fa:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d6fc:	e005      	b.n	800d70a <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 800d6fe:	2377      	movs	r3, #119	@ 0x77
 800d700:	18fb      	adds	r3, r7, r3
 800d702:	2201      	movs	r2, #1
 800d704:	701a      	strb	r2, [r3, #0]
      break;
 800d706:	e000      	b.n	800d70a <USB_ActivateEndpoint+0x6e>
      break;
 800d708:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	009b      	lsls	r3, r3, #2
 800d712:	18d3      	adds	r3, r2, r3
 800d714:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d716:	49c6      	ldr	r1, [pc, #792]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d718:	430a      	orrs	r2, r1
 800d71a:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d71c:	687a      	ldr	r2, [r7, #4]
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	009b      	lsls	r3, r3, #2
 800d724:	18d3      	adds	r3, r2, r3
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4ac2      	ldr	r2, [pc, #776]	@ (800da34 <USB_ActivateEndpoint+0x398>)
 800d72a:	4013      	ands	r3, r2
 800d72c:	683a      	ldr	r2, [r7, #0]
 800d72e:	7812      	ldrb	r2, [r2, #0]
 800d730:	4313      	orrs	r3, r2
 800d732:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	781b      	ldrb	r3, [r3, #0]
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	18d3      	adds	r3, r2, r3
 800d73e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d740:	49bb      	ldr	r1, [pc, #748]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d742:	430a      	orrs	r2, r1
 800d744:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	7b1b      	ldrb	r3, [r3, #12]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d000      	beq.n	800d750 <USB_ActivateEndpoint+0xb4>
 800d74e:	e155      	b.n	800d9fc <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	785b      	ldrb	r3, [r3, #1]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d06e      	beq.n	800d836 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	00db      	lsls	r3, r3, #3
 800d75e:	4ab6      	ldr	r2, [pc, #728]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d760:	4694      	mov	ip, r2
 800d762:	4463      	add	r3, ip
 800d764:	681a      	ldr	r2, [r3, #0]
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	00db      	lsls	r3, r3, #3
 800d76c:	49b2      	ldr	r1, [pc, #712]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d76e:	468c      	mov	ip, r1
 800d770:	4463      	add	r3, ip
 800d772:	0c12      	lsrs	r2, r2, #16
 800d774:	0412      	lsls	r2, r2, #16
 800d776:	601a      	str	r2, [r3, #0]
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	00db      	lsls	r3, r3, #3
 800d77e:	4aae      	ldr	r2, [pc, #696]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d780:	4694      	mov	ip, r2
 800d782:	4463      	add	r3, ip
 800d784:	6819      	ldr	r1, [r3, #0]
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	88db      	ldrh	r3, [r3, #6]
 800d78a:	089b      	lsrs	r3, r3, #2
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	009a      	lsls	r2, r3, #2
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	00db      	lsls	r3, r3, #3
 800d796:	48a8      	ldr	r0, [pc, #672]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d798:	4684      	mov	ip, r0
 800d79a:	4463      	add	r3, ip
 800d79c:	430a      	orrs	r2, r1
 800d79e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d7a0:	687a      	ldr	r2, [r7, #4]
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	18d3      	adds	r3, r2, r3
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	61bb      	str	r3, [r7, #24]
 800d7ae:	69bb      	ldr	r3, [r7, #24]
 800d7b0:	2240      	movs	r2, #64	@ 0x40
 800d7b2:	4013      	ands	r3, r2
 800d7b4:	d011      	beq.n	800d7da <USB_ActivateEndpoint+0x13e>
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	009b      	lsls	r3, r3, #2
 800d7be:	18d3      	adds	r3, r2, r3
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	4a9c      	ldr	r2, [pc, #624]	@ (800da34 <USB_ActivateEndpoint+0x398>)
 800d7c4:	4013      	ands	r3, r2
 800d7c6:	617b      	str	r3, [r7, #20]
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	781b      	ldrb	r3, [r3, #0]
 800d7ce:	009b      	lsls	r3, r3, #2
 800d7d0:	18d3      	adds	r3, r2, r3
 800d7d2:	697a      	ldr	r2, [r7, #20]
 800d7d4:	4999      	ldr	r1, [pc, #612]	@ (800da3c <USB_ActivateEndpoint+0x3a0>)
 800d7d6:	430a      	orrs	r2, r1
 800d7d8:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	78db      	ldrb	r3, [r3, #3]
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d016      	beq.n	800d810 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d7e2:	687a      	ldr	r2, [r7, #4]
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	009b      	lsls	r3, r3, #2
 800d7ea:	18d3      	adds	r3, r2, r3
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4a94      	ldr	r2, [pc, #592]	@ (800da40 <USB_ActivateEndpoint+0x3a4>)
 800d7f0:	4013      	ands	r3, r2
 800d7f2:	60fb      	str	r3, [r7, #12]
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2220      	movs	r2, #32
 800d7f8:	4053      	eors	r3, r2
 800d7fa:	60fb      	str	r3, [r7, #12]
 800d7fc:	687a      	ldr	r2, [r7, #4]
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	009b      	lsls	r3, r3, #2
 800d804:	18d3      	adds	r3, r2, r3
 800d806:	68fa      	ldr	r2, [r7, #12]
 800d808:	4989      	ldr	r1, [pc, #548]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d80a:	430a      	orrs	r2, r1
 800d80c:	601a      	str	r2, [r3, #0]
 800d80e:	e261      	b.n	800dcd4 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	009b      	lsls	r3, r3, #2
 800d818:	18d3      	adds	r3, r2, r3
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a88      	ldr	r2, [pc, #544]	@ (800da40 <USB_ActivateEndpoint+0x3a4>)
 800d81e:	4013      	ands	r3, r2
 800d820:	613b      	str	r3, [r7, #16]
 800d822:	687a      	ldr	r2, [r7, #4]
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	781b      	ldrb	r3, [r3, #0]
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	18d3      	adds	r3, r2, r3
 800d82c:	693a      	ldr	r2, [r7, #16]
 800d82e:	4980      	ldr	r1, [pc, #512]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d830:	430a      	orrs	r2, r1
 800d832:	601a      	str	r2, [r3, #0]
 800d834:	e24e      	b.n	800dcd4 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	781b      	ldrb	r3, [r3, #0]
 800d83a:	00db      	lsls	r3, r3, #3
 800d83c:	4a7e      	ldr	r2, [pc, #504]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d83e:	4694      	mov	ip, r2
 800d840:	4463      	add	r3, ip
 800d842:	685a      	ldr	r2, [r3, #4]
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	00db      	lsls	r3, r3, #3
 800d84a:	497b      	ldr	r1, [pc, #492]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d84c:	468c      	mov	ip, r1
 800d84e:	4463      	add	r3, ip
 800d850:	0c12      	lsrs	r2, r2, #16
 800d852:	0412      	lsls	r2, r2, #16
 800d854:	605a      	str	r2, [r3, #4]
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	781b      	ldrb	r3, [r3, #0]
 800d85a:	00db      	lsls	r3, r3, #3
 800d85c:	4a76      	ldr	r2, [pc, #472]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d85e:	4694      	mov	ip, r2
 800d860:	4463      	add	r3, ip
 800d862:	6859      	ldr	r1, [r3, #4]
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	88db      	ldrh	r3, [r3, #6]
 800d868:	089b      	lsrs	r3, r3, #2
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	009a      	lsls	r2, r3, #2
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	00db      	lsls	r3, r3, #3
 800d874:	4870      	ldr	r0, [pc, #448]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d876:	4684      	mov	ip, r0
 800d878:	4463      	add	r3, ip
 800d87a:	430a      	orrs	r2, r1
 800d87c:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	781b      	ldrb	r3, [r3, #0]
 800d882:	00db      	lsls	r3, r3, #3
 800d884:	4a6c      	ldr	r2, [pc, #432]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d886:	4694      	mov	ip, r2
 800d888:	4463      	add	r3, ip
 800d88a:	685a      	ldr	r2, [r3, #4]
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	781b      	ldrb	r3, [r3, #0]
 800d890:	00db      	lsls	r3, r3, #3
 800d892:	4969      	ldr	r1, [pc, #420]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d894:	468c      	mov	ip, r1
 800d896:	4463      	add	r3, ip
 800d898:	0192      	lsls	r2, r2, #6
 800d89a:	0992      	lsrs	r2, r2, #6
 800d89c:	605a      	str	r2, [r3, #4]
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	691b      	ldr	r3, [r3, #16]
 800d8a2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d8a4:	d920      	bls.n	800d8e8 <USB_ActivateEndpoint+0x24c>
 800d8a6:	683b      	ldr	r3, [r7, #0]
 800d8a8:	691b      	ldr	r3, [r3, #16]
 800d8aa:	095b      	lsrs	r3, r3, #5
 800d8ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	691b      	ldr	r3, [r3, #16]
 800d8b2:	221f      	movs	r2, #31
 800d8b4:	4013      	ands	r3, r2
 800d8b6:	d102      	bne.n	800d8be <USB_ActivateEndpoint+0x222>
 800d8b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8ba:	3b01      	subs	r3, #1
 800d8bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d8be:	683b      	ldr	r3, [r7, #0]
 800d8c0:	781b      	ldrb	r3, [r3, #0]
 800d8c2:	00db      	lsls	r3, r3, #3
 800d8c4:	4a5c      	ldr	r2, [pc, #368]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d8c6:	4694      	mov	ip, r2
 800d8c8:	4463      	add	r3, ip
 800d8ca:	685a      	ldr	r2, [r3, #4]
 800d8cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8ce:	069b      	lsls	r3, r3, #26
 800d8d0:	431a      	orrs	r2, r3
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	00db      	lsls	r3, r3, #3
 800d8d8:	4957      	ldr	r1, [pc, #348]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d8da:	468c      	mov	ip, r1
 800d8dc:	4463      	add	r3, ip
 800d8de:	2180      	movs	r1, #128	@ 0x80
 800d8e0:	0609      	lsls	r1, r1, #24
 800d8e2:	430a      	orrs	r2, r1
 800d8e4:	605a      	str	r2, [r3, #4]
 800d8e6:	e032      	b.n	800d94e <USB_ActivateEndpoint+0x2b2>
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	691b      	ldr	r3, [r3, #16]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d111      	bne.n	800d914 <USB_ActivateEndpoint+0x278>
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	00db      	lsls	r3, r3, #3
 800d8f6:	4a50      	ldr	r2, [pc, #320]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d8f8:	4694      	mov	ip, r2
 800d8fa:	4463      	add	r3, ip
 800d8fc:	685a      	ldr	r2, [r3, #4]
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	00db      	lsls	r3, r3, #3
 800d904:	494c      	ldr	r1, [pc, #304]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d906:	468c      	mov	ip, r1
 800d908:	4463      	add	r3, ip
 800d90a:	2180      	movs	r1, #128	@ 0x80
 800d90c:	0609      	lsls	r1, r1, #24
 800d90e:	430a      	orrs	r2, r1
 800d910:	605a      	str	r2, [r3, #4]
 800d912:	e01c      	b.n	800d94e <USB_ActivateEndpoint+0x2b2>
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	691b      	ldr	r3, [r3, #16]
 800d918:	085b      	lsrs	r3, r3, #1
 800d91a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	691b      	ldr	r3, [r3, #16]
 800d920:	2201      	movs	r2, #1
 800d922:	4013      	ands	r3, r2
 800d924:	d002      	beq.n	800d92c <USB_ActivateEndpoint+0x290>
 800d926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d928:	3301      	adds	r3, #1
 800d92a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	781b      	ldrb	r3, [r3, #0]
 800d930:	00db      	lsls	r3, r3, #3
 800d932:	4a41      	ldr	r2, [pc, #260]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d934:	4694      	mov	ip, r2
 800d936:	4463      	add	r3, ip
 800d938:	6859      	ldr	r1, [r3, #4]
 800d93a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d93c:	069a      	lsls	r2, r3, #26
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	00db      	lsls	r3, r3, #3
 800d944:	483c      	ldr	r0, [pc, #240]	@ (800da38 <USB_ActivateEndpoint+0x39c>)
 800d946:	4684      	mov	ip, r0
 800d948:	4463      	add	r3, ip
 800d94a:	430a      	orrs	r2, r1
 800d94c:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	18d3      	adds	r3, r2, r3
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d95c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d95e:	2380      	movs	r3, #128	@ 0x80
 800d960:	01db      	lsls	r3, r3, #7
 800d962:	4013      	ands	r3, r2
 800d964:	d011      	beq.n	800d98a <USB_ActivateEndpoint+0x2ee>
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	18d3      	adds	r3, r2, r3
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a30      	ldr	r2, [pc, #192]	@ (800da34 <USB_ActivateEndpoint+0x398>)
 800d974:	4013      	ands	r3, r2
 800d976:	627b      	str	r3, [r7, #36]	@ 0x24
 800d978:	687a      	ldr	r2, [r7, #4]
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	781b      	ldrb	r3, [r3, #0]
 800d97e:	009b      	lsls	r3, r3, #2
 800d980:	18d3      	adds	r3, r2, r3
 800d982:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d984:	492f      	ldr	r1, [pc, #188]	@ (800da44 <USB_ActivateEndpoint+0x3a8>)
 800d986:	430a      	orrs	r2, r1
 800d988:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	781b      	ldrb	r3, [r3, #0]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d11c      	bne.n	800d9cc <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	009b      	lsls	r3, r3, #2
 800d99a:	18d3      	adds	r3, r2, r3
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a2a      	ldr	r2, [pc, #168]	@ (800da48 <USB_ActivateEndpoint+0x3ac>)
 800d9a0:	4013      	ands	r3, r2
 800d9a2:	61fb      	str	r3, [r7, #28]
 800d9a4:	69fb      	ldr	r3, [r7, #28]
 800d9a6:	2280      	movs	r2, #128	@ 0x80
 800d9a8:	0152      	lsls	r2, r2, #5
 800d9aa:	4053      	eors	r3, r2
 800d9ac:	61fb      	str	r3, [r7, #28]
 800d9ae:	69fb      	ldr	r3, [r7, #28]
 800d9b0:	2280      	movs	r2, #128	@ 0x80
 800d9b2:	0192      	lsls	r2, r2, #6
 800d9b4:	4053      	eors	r3, r2
 800d9b6:	61fb      	str	r3, [r7, #28]
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	009b      	lsls	r3, r3, #2
 800d9c0:	18d3      	adds	r3, r2, r3
 800d9c2:	69fa      	ldr	r2, [r7, #28]
 800d9c4:	491a      	ldr	r1, [pc, #104]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d9c6:	430a      	orrs	r2, r1
 800d9c8:	601a      	str	r2, [r3, #0]
 800d9ca:	e183      	b.n	800dcd4 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d9cc:	687a      	ldr	r2, [r7, #4]
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	781b      	ldrb	r3, [r3, #0]
 800d9d2:	009b      	lsls	r3, r3, #2
 800d9d4:	18d3      	adds	r3, r2, r3
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4a1b      	ldr	r2, [pc, #108]	@ (800da48 <USB_ActivateEndpoint+0x3ac>)
 800d9da:	4013      	ands	r3, r2
 800d9dc:	623b      	str	r3, [r7, #32]
 800d9de:	6a3b      	ldr	r3, [r7, #32]
 800d9e0:	2280      	movs	r2, #128	@ 0x80
 800d9e2:	0192      	lsls	r2, r2, #6
 800d9e4:	4053      	eors	r3, r2
 800d9e6:	623b      	str	r3, [r7, #32]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	009b      	lsls	r3, r3, #2
 800d9f0:	18d3      	adds	r3, r2, r3
 800d9f2:	6a3a      	ldr	r2, [r7, #32]
 800d9f4:	490e      	ldr	r1, [pc, #56]	@ (800da30 <USB_ActivateEndpoint+0x394>)
 800d9f6:	430a      	orrs	r2, r1
 800d9f8:	601a      	str	r2, [r3, #0]
 800d9fa:	e16b      	b.n	800dcd4 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	78db      	ldrb	r3, [r3, #3]
 800da00:	2b02      	cmp	r3, #2
 800da02:	d125      	bne.n	800da50 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800da04:	687a      	ldr	r2, [r7, #4]
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	781b      	ldrb	r3, [r3, #0]
 800da0a:	009b      	lsls	r3, r3, #2
 800da0c:	18d3      	adds	r3, r2, r3
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	4a08      	ldr	r2, [pc, #32]	@ (800da34 <USB_ActivateEndpoint+0x398>)
 800da12:	4013      	ands	r3, r2
 800da14:	663b      	str	r3, [r7, #96]	@ 0x60
 800da16:	687a      	ldr	r2, [r7, #4]
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	781b      	ldrb	r3, [r3, #0]
 800da1c:	009b      	lsls	r3, r3, #2
 800da1e:	18d3      	adds	r3, r2, r3
 800da20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da22:	490a      	ldr	r1, [pc, #40]	@ (800da4c <USB_ActivateEndpoint+0x3b0>)
 800da24:	430a      	orrs	r2, r1
 800da26:	601a      	str	r2, [r3, #0]
 800da28:	e024      	b.n	800da74 <USB_ActivateEndpoint+0x3d8>
 800da2a:	46c0      	nop			@ (mov r8, r8)
 800da2c:	07ff898f 	.word	0x07ff898f
 800da30:	00008080 	.word	0x00008080
 800da34:	07ff8f8f 	.word	0x07ff8f8f
 800da38:	40009800 	.word	0x40009800
 800da3c:	000080c0 	.word	0x000080c0
 800da40:	07ff8fbf 	.word	0x07ff8fbf
 800da44:	0000c080 	.word	0x0000c080
 800da48:	07ffbf8f 	.word	0x07ffbf8f
 800da4c:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800da50:	687a      	ldr	r2, [r7, #4]
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	781b      	ldrb	r3, [r3, #0]
 800da56:	009b      	lsls	r3, r3, #2
 800da58:	18d3      	adds	r3, r2, r3
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	4aa1      	ldr	r2, [pc, #644]	@ (800dce4 <USB_ActivateEndpoint+0x648>)
 800da5e:	4013      	ands	r3, r2
 800da60:	667b      	str	r3, [r7, #100]	@ 0x64
 800da62:	687a      	ldr	r2, [r7, #4]
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	009b      	lsls	r3, r3, #2
 800da6a:	18d3      	adds	r3, r2, r3
 800da6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800da6e:	499e      	ldr	r1, [pc, #632]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800da70:	430a      	orrs	r2, r1
 800da72:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	00db      	lsls	r3, r3, #3
 800da7a:	4a9c      	ldr	r2, [pc, #624]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800da7c:	4694      	mov	ip, r2
 800da7e:	4463      	add	r3, ip
 800da80:	681a      	ldr	r2, [r3, #0]
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	00db      	lsls	r3, r3, #3
 800da88:	4998      	ldr	r1, [pc, #608]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800da8a:	468c      	mov	ip, r1
 800da8c:	4463      	add	r3, ip
 800da8e:	0c12      	lsrs	r2, r2, #16
 800da90:	0412      	lsls	r2, r2, #16
 800da92:	601a      	str	r2, [r3, #0]
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	781b      	ldrb	r3, [r3, #0]
 800da98:	00db      	lsls	r3, r3, #3
 800da9a:	4a94      	ldr	r2, [pc, #592]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800da9c:	4694      	mov	ip, r2
 800da9e:	4463      	add	r3, ip
 800daa0:	6819      	ldr	r1, [r3, #0]
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	891b      	ldrh	r3, [r3, #8]
 800daa6:	089b      	lsrs	r3, r3, #2
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	009a      	lsls	r2, r3, #2
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	781b      	ldrb	r3, [r3, #0]
 800dab0:	00db      	lsls	r3, r3, #3
 800dab2:	488e      	ldr	r0, [pc, #568]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800dab4:	4684      	mov	ip, r0
 800dab6:	4463      	add	r3, ip
 800dab8:	430a      	orrs	r2, r1
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	781b      	ldrb	r3, [r3, #0]
 800dac0:	00db      	lsls	r3, r3, #3
 800dac2:	4a8a      	ldr	r2, [pc, #552]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800dac4:	4694      	mov	ip, r2
 800dac6:	4463      	add	r3, ip
 800dac8:	685a      	ldr	r2, [r3, #4]
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	00db      	lsls	r3, r3, #3
 800dad0:	4986      	ldr	r1, [pc, #536]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800dad2:	468c      	mov	ip, r1
 800dad4:	4463      	add	r3, ip
 800dad6:	0c12      	lsrs	r2, r2, #16
 800dad8:	0412      	lsls	r2, r2, #16
 800dada:	605a      	str	r2, [r3, #4]
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	781b      	ldrb	r3, [r3, #0]
 800dae0:	00db      	lsls	r3, r3, #3
 800dae2:	4a82      	ldr	r2, [pc, #520]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800dae4:	4694      	mov	ip, r2
 800dae6:	4463      	add	r3, ip
 800dae8:	6859      	ldr	r1, [r3, #4]
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	895b      	ldrh	r3, [r3, #10]
 800daee:	089b      	lsrs	r3, r3, #2
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	009a      	lsls	r2, r3, #2
 800daf4:	683b      	ldr	r3, [r7, #0]
 800daf6:	781b      	ldrb	r3, [r3, #0]
 800daf8:	00db      	lsls	r3, r3, #3
 800dafa:	487c      	ldr	r0, [pc, #496]	@ (800dcec <USB_ActivateEndpoint+0x650>)
 800dafc:	4684      	mov	ip, r0
 800dafe:	4463      	add	r3, ip
 800db00:	430a      	orrs	r2, r1
 800db02:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	785b      	ldrb	r3, [r3, #1]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d169      	bne.n	800dbe0 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800db0c:	687a      	ldr	r2, [r7, #4]
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	009b      	lsls	r3, r3, #2
 800db14:	18d3      	adds	r3, r2, r3
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	643b      	str	r3, [r7, #64]	@ 0x40
 800db1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db1c:	2380      	movs	r3, #128	@ 0x80
 800db1e:	01db      	lsls	r3, r3, #7
 800db20:	4013      	ands	r3, r2
 800db22:	d011      	beq.n	800db48 <USB_ActivateEndpoint+0x4ac>
 800db24:	687a      	ldr	r2, [r7, #4]
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	781b      	ldrb	r3, [r3, #0]
 800db2a:	009b      	lsls	r3, r3, #2
 800db2c:	18d3      	adds	r3, r2, r3
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	4a6f      	ldr	r2, [pc, #444]	@ (800dcf0 <USB_ActivateEndpoint+0x654>)
 800db32:	4013      	ands	r3, r2
 800db34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db36:	687a      	ldr	r2, [r7, #4]
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	009b      	lsls	r3, r3, #2
 800db3e:	18d3      	adds	r3, r2, r3
 800db40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800db42:	496c      	ldr	r1, [pc, #432]	@ (800dcf4 <USB_ActivateEndpoint+0x658>)
 800db44:	430a      	orrs	r2, r1
 800db46:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db48:	687a      	ldr	r2, [r7, #4]
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	781b      	ldrb	r3, [r3, #0]
 800db4e:	009b      	lsls	r3, r3, #2
 800db50:	18d3      	adds	r3, r2, r3
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	63bb      	str	r3, [r7, #56]	@ 0x38
 800db56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db58:	2240      	movs	r2, #64	@ 0x40
 800db5a:	4013      	ands	r3, r2
 800db5c:	d011      	beq.n	800db82 <USB_ActivateEndpoint+0x4e6>
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	009b      	lsls	r3, r3, #2
 800db66:	18d3      	adds	r3, r2, r3
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a61      	ldr	r2, [pc, #388]	@ (800dcf0 <USB_ActivateEndpoint+0x654>)
 800db6c:	4013      	ands	r3, r2
 800db6e:	637b      	str	r3, [r7, #52]	@ 0x34
 800db70:	687a      	ldr	r2, [r7, #4]
 800db72:	683b      	ldr	r3, [r7, #0]
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	009b      	lsls	r3, r3, #2
 800db78:	18d3      	adds	r3, r2, r3
 800db7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800db7c:	495e      	ldr	r1, [pc, #376]	@ (800dcf8 <USB_ActivateEndpoint+0x65c>)
 800db7e:	430a      	orrs	r2, r1
 800db80:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	781b      	ldrb	r3, [r3, #0]
 800db88:	009b      	lsls	r3, r3, #2
 800db8a:	18d3      	adds	r3, r2, r3
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	4a5b      	ldr	r2, [pc, #364]	@ (800dcfc <USB_ActivateEndpoint+0x660>)
 800db90:	4013      	ands	r3, r2
 800db92:	633b      	str	r3, [r7, #48]	@ 0x30
 800db94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db96:	2280      	movs	r2, #128	@ 0x80
 800db98:	0152      	lsls	r2, r2, #5
 800db9a:	4053      	eors	r3, r2
 800db9c:	633b      	str	r3, [r7, #48]	@ 0x30
 800db9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dba0:	2280      	movs	r2, #128	@ 0x80
 800dba2:	0192      	lsls	r2, r2, #6
 800dba4:	4053      	eors	r3, r2
 800dba6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dba8:	687a      	ldr	r2, [r7, #4]
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	18d3      	adds	r3, r2, r3
 800dbb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbb4:	494c      	ldr	r1, [pc, #304]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800dbb6:	430a      	orrs	r2, r1
 800dbb8:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbba:	687a      	ldr	r2, [r7, #4]
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	781b      	ldrb	r3, [r3, #0]
 800dbc0:	009b      	lsls	r3, r3, #2
 800dbc2:	18d3      	adds	r3, r2, r3
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a4e      	ldr	r2, [pc, #312]	@ (800dd00 <USB_ActivateEndpoint+0x664>)
 800dbc8:	4013      	ands	r3, r2
 800dbca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dbcc:	687a      	ldr	r2, [r7, #4]
 800dbce:	683b      	ldr	r3, [r7, #0]
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	009b      	lsls	r3, r3, #2
 800dbd4:	18d3      	adds	r3, r2, r3
 800dbd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbd8:	4943      	ldr	r1, [pc, #268]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800dbda:	430a      	orrs	r2, r1
 800dbdc:	601a      	str	r2, [r3, #0]
 800dbde:	e079      	b.n	800dcd4 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dbe0:	687a      	ldr	r2, [r7, #4]
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	18d3      	adds	r3, r2, r3
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dbee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dbf0:	2380      	movs	r3, #128	@ 0x80
 800dbf2:	01db      	lsls	r3, r3, #7
 800dbf4:	4013      	ands	r3, r2
 800dbf6:	d011      	beq.n	800dc1c <USB_ActivateEndpoint+0x580>
 800dbf8:	687a      	ldr	r2, [r7, #4]
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	009b      	lsls	r3, r3, #2
 800dc00:	18d3      	adds	r3, r2, r3
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	4a3a      	ldr	r2, [pc, #232]	@ (800dcf0 <USB_ActivateEndpoint+0x654>)
 800dc06:	4013      	ands	r3, r2
 800dc08:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc0a:	687a      	ldr	r2, [r7, #4]
 800dc0c:	683b      	ldr	r3, [r7, #0]
 800dc0e:	781b      	ldrb	r3, [r3, #0]
 800dc10:	009b      	lsls	r3, r3, #2
 800dc12:	18d3      	adds	r3, r2, r3
 800dc14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dc16:	4937      	ldr	r1, [pc, #220]	@ (800dcf4 <USB_ActivateEndpoint+0x658>)
 800dc18:	430a      	orrs	r2, r1
 800dc1a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc1c:	687a      	ldr	r2, [r7, #4]
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	009b      	lsls	r3, r3, #2
 800dc24:	18d3      	adds	r3, r2, r3
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc2c:	2240      	movs	r2, #64	@ 0x40
 800dc2e:	4013      	ands	r3, r2
 800dc30:	d011      	beq.n	800dc56 <USB_ActivateEndpoint+0x5ba>
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	009b      	lsls	r3, r3, #2
 800dc3a:	18d3      	adds	r3, r2, r3
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	4a2c      	ldr	r2, [pc, #176]	@ (800dcf0 <USB_ActivateEndpoint+0x654>)
 800dc40:	4013      	ands	r3, r2
 800dc42:	653b      	str	r3, [r7, #80]	@ 0x50
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	781b      	ldrb	r3, [r3, #0]
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	18d3      	adds	r3, r2, r3
 800dc4e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dc50:	4929      	ldr	r1, [pc, #164]	@ (800dcf8 <USB_ActivateEndpoint+0x65c>)
 800dc52:	430a      	orrs	r2, r1
 800dc54:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	78db      	ldrb	r3, [r3, #3]
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d016      	beq.n	800dc8c <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dc5e:	687a      	ldr	r2, [r7, #4]
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	009b      	lsls	r3, r3, #2
 800dc66:	18d3      	adds	r3, r2, r3
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4a25      	ldr	r2, [pc, #148]	@ (800dd00 <USB_ActivateEndpoint+0x664>)
 800dc6c:	4013      	ands	r3, r2
 800dc6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc72:	2220      	movs	r2, #32
 800dc74:	4053      	eors	r3, r2
 800dc76:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc78:	687a      	ldr	r2, [r7, #4]
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	781b      	ldrb	r3, [r3, #0]
 800dc7e:	009b      	lsls	r3, r3, #2
 800dc80:	18d3      	adds	r3, r2, r3
 800dc82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc84:	4918      	ldr	r1, [pc, #96]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800dc86:	430a      	orrs	r2, r1
 800dc88:	601a      	str	r2, [r3, #0]
 800dc8a:	e011      	b.n	800dcb0 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	781b      	ldrb	r3, [r3, #0]
 800dc92:	009b      	lsls	r3, r3, #2
 800dc94:	18d3      	adds	r3, r2, r3
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	4a19      	ldr	r2, [pc, #100]	@ (800dd00 <USB_ActivateEndpoint+0x664>)
 800dc9a:	4013      	ands	r3, r2
 800dc9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc9e:	687a      	ldr	r2, [r7, #4]
 800dca0:	683b      	ldr	r3, [r7, #0]
 800dca2:	781b      	ldrb	r3, [r3, #0]
 800dca4:	009b      	lsls	r3, r3, #2
 800dca6:	18d3      	adds	r3, r2, r3
 800dca8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dcaa:	490f      	ldr	r1, [pc, #60]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800dcac:	430a      	orrs	r2, r1
 800dcae:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dcb0:	687a      	ldr	r2, [r7, #4]
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	781b      	ldrb	r3, [r3, #0]
 800dcb6:	009b      	lsls	r3, r3, #2
 800dcb8:	18d3      	adds	r3, r2, r3
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	4a0f      	ldr	r2, [pc, #60]	@ (800dcfc <USB_ActivateEndpoint+0x660>)
 800dcbe:	4013      	ands	r3, r2
 800dcc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcc2:	687a      	ldr	r2, [r7, #4]
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	781b      	ldrb	r3, [r3, #0]
 800dcc8:	009b      	lsls	r3, r3, #2
 800dcca:	18d3      	adds	r3, r2, r3
 800dccc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcce:	4906      	ldr	r1, [pc, #24]	@ (800dce8 <USB_ActivateEndpoint+0x64c>)
 800dcd0:	430a      	orrs	r2, r1
 800dcd2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800dcd4:	2377      	movs	r3, #119	@ 0x77
 800dcd6:	18fb      	adds	r3, r7, r3
 800dcd8:	781b      	ldrb	r3, [r3, #0]
}
 800dcda:	0018      	movs	r0, r3
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	b01e      	add	sp, #120	@ 0x78
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	46c0      	nop			@ (mov r8, r8)
 800dce4:	07ff8e8f 	.word	0x07ff8e8f
 800dce8:	00008080 	.word	0x00008080
 800dcec:	40009800 	.word	0x40009800
 800dcf0:	07ff8f8f 	.word	0x07ff8f8f
 800dcf4:	0000c080 	.word	0x0000c080
 800dcf8:	000080c0 	.word	0x000080c0
 800dcfc:	07ffbf8f 	.word	0x07ffbf8f
 800dd00:	07ff8fbf 	.word	0x07ff8fbf

0800dd04 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b096      	sub	sp, #88	@ 0x58
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	7b1b      	ldrb	r3, [r3, #12]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d164      	bne.n	800dde0 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	785b      	ldrb	r3, [r3, #1]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d02f      	beq.n	800dd7e <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	781b      	ldrb	r3, [r3, #0]
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	18d3      	adds	r3, r2, r3
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	613b      	str	r3, [r7, #16]
 800dd2c:	693b      	ldr	r3, [r7, #16]
 800dd2e:	2240      	movs	r2, #64	@ 0x40
 800dd30:	4013      	ands	r3, r2
 800dd32:	d011      	beq.n	800dd58 <USB_DeactivateEndpoint+0x54>
 800dd34:	687a      	ldr	r2, [r7, #4]
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	009b      	lsls	r3, r3, #2
 800dd3c:	18d3      	adds	r3, r2, r3
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	4a9d      	ldr	r2, [pc, #628]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800dd42:	4013      	ands	r3, r2
 800dd44:	60fb      	str	r3, [r7, #12]
 800dd46:	687a      	ldr	r2, [r7, #4]
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	781b      	ldrb	r3, [r3, #0]
 800dd4c:	009b      	lsls	r3, r3, #2
 800dd4e:	18d3      	adds	r3, r2, r3
 800dd50:	68fa      	ldr	r2, [r7, #12]
 800dd52:	499a      	ldr	r1, [pc, #616]	@ (800dfbc <USB_DeactivateEndpoint+0x2b8>)
 800dd54:	430a      	orrs	r2, r1
 800dd56:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dd58:	687a      	ldr	r2, [r7, #4]
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	009b      	lsls	r3, r3, #2
 800dd60:	18d3      	adds	r3, r2, r3
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	4a96      	ldr	r2, [pc, #600]	@ (800dfc0 <USB_DeactivateEndpoint+0x2bc>)
 800dd66:	4013      	ands	r3, r2
 800dd68:	60bb      	str	r3, [r7, #8]
 800dd6a:	687a      	ldr	r2, [r7, #4]
 800dd6c:	683b      	ldr	r3, [r7, #0]
 800dd6e:	781b      	ldrb	r3, [r3, #0]
 800dd70:	009b      	lsls	r3, r3, #2
 800dd72:	18d3      	adds	r3, r2, r3
 800dd74:	68ba      	ldr	r2, [r7, #8]
 800dd76:	4993      	ldr	r1, [pc, #588]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800dd78:	430a      	orrs	r2, r1
 800dd7a:	601a      	str	r2, [r3, #0]
 800dd7c:	e117      	b.n	800dfae <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	009b      	lsls	r3, r3, #2
 800dd86:	18d3      	adds	r3, r2, r3
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	61fb      	str	r3, [r7, #28]
 800dd8c:	69fa      	ldr	r2, [r7, #28]
 800dd8e:	2380      	movs	r3, #128	@ 0x80
 800dd90:	01db      	lsls	r3, r3, #7
 800dd92:	4013      	ands	r3, r2
 800dd94:	d011      	beq.n	800ddba <USB_DeactivateEndpoint+0xb6>
 800dd96:	687a      	ldr	r2, [r7, #4]
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	781b      	ldrb	r3, [r3, #0]
 800dd9c:	009b      	lsls	r3, r3, #2
 800dd9e:	18d3      	adds	r3, r2, r3
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	4a85      	ldr	r2, [pc, #532]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800dda4:	4013      	ands	r3, r2
 800dda6:	61bb      	str	r3, [r7, #24]
 800dda8:	687a      	ldr	r2, [r7, #4]
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	009b      	lsls	r3, r3, #2
 800ddb0:	18d3      	adds	r3, r2, r3
 800ddb2:	69ba      	ldr	r2, [r7, #24]
 800ddb4:	4984      	ldr	r1, [pc, #528]	@ (800dfc8 <USB_DeactivateEndpoint+0x2c4>)
 800ddb6:	430a      	orrs	r2, r1
 800ddb8:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	781b      	ldrb	r3, [r3, #0]
 800ddc0:	009b      	lsls	r3, r3, #2
 800ddc2:	18d3      	adds	r3, r2, r3
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	4a81      	ldr	r2, [pc, #516]	@ (800dfcc <USB_DeactivateEndpoint+0x2c8>)
 800ddc8:	4013      	ands	r3, r2
 800ddca:	617b      	str	r3, [r7, #20]
 800ddcc:	687a      	ldr	r2, [r7, #4]
 800ddce:	683b      	ldr	r3, [r7, #0]
 800ddd0:	781b      	ldrb	r3, [r3, #0]
 800ddd2:	009b      	lsls	r3, r3, #2
 800ddd4:	18d3      	adds	r3, r2, r3
 800ddd6:	697a      	ldr	r2, [r7, #20]
 800ddd8:	497a      	ldr	r1, [pc, #488]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800ddda:	430a      	orrs	r2, r1
 800dddc:	601a      	str	r2, [r3, #0]
 800ddde:	e0e6      	b.n	800dfae <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	785b      	ldrb	r3, [r3, #1]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d171      	bne.n	800decc <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	781b      	ldrb	r3, [r3, #0]
 800ddee:	009b      	lsls	r3, r3, #2
 800ddf0:	18d3      	adds	r3, r2, r3
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ddf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ddf8:	2380      	movs	r3, #128	@ 0x80
 800ddfa:	01db      	lsls	r3, r3, #7
 800ddfc:	4013      	ands	r3, r2
 800ddfe:	d011      	beq.n	800de24 <USB_DeactivateEndpoint+0x120>
 800de00:	687a      	ldr	r2, [r7, #4]
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	009b      	lsls	r3, r3, #2
 800de08:	18d3      	adds	r3, r2, r3
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4a6a      	ldr	r2, [pc, #424]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800de0e:	4013      	ands	r3, r2
 800de10:	637b      	str	r3, [r7, #52]	@ 0x34
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	009b      	lsls	r3, r3, #2
 800de1a:	18d3      	adds	r3, r2, r3
 800de1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800de1e:	496a      	ldr	r1, [pc, #424]	@ (800dfc8 <USB_DeactivateEndpoint+0x2c4>)
 800de20:	430a      	orrs	r2, r1
 800de22:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800de24:	687a      	ldr	r2, [r7, #4]
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	781b      	ldrb	r3, [r3, #0]
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	18d3      	adds	r3, r2, r3
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	633b      	str	r3, [r7, #48]	@ 0x30
 800de32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de34:	2240      	movs	r2, #64	@ 0x40
 800de36:	4013      	ands	r3, r2
 800de38:	d011      	beq.n	800de5e <USB_DeactivateEndpoint+0x15a>
 800de3a:	687a      	ldr	r2, [r7, #4]
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	009b      	lsls	r3, r3, #2
 800de42:	18d3      	adds	r3, r2, r3
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	4a5c      	ldr	r2, [pc, #368]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800de48:	4013      	ands	r3, r2
 800de4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800de4c:	687a      	ldr	r2, [r7, #4]
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	781b      	ldrb	r3, [r3, #0]
 800de52:	009b      	lsls	r3, r3, #2
 800de54:	18d3      	adds	r3, r2, r3
 800de56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de58:	4958      	ldr	r1, [pc, #352]	@ (800dfbc <USB_DeactivateEndpoint+0x2b8>)
 800de5a:	430a      	orrs	r2, r1
 800de5c:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800de5e:	687a      	ldr	r2, [r7, #4]
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	781b      	ldrb	r3, [r3, #0]
 800de64:	009b      	lsls	r3, r3, #2
 800de66:	18d3      	adds	r3, r2, r3
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a53      	ldr	r2, [pc, #332]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800de6c:	4013      	ands	r3, r2
 800de6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de70:	687a      	ldr	r2, [r7, #4]
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	009b      	lsls	r3, r3, #2
 800de78:	18d3      	adds	r3, r2, r3
 800de7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de7c:	494f      	ldr	r1, [pc, #316]	@ (800dfbc <USB_DeactivateEndpoint+0x2b8>)
 800de7e:	430a      	orrs	r2, r1
 800de80:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800de82:	687a      	ldr	r2, [r7, #4]
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	781b      	ldrb	r3, [r3, #0]
 800de88:	009b      	lsls	r3, r3, #2
 800de8a:	18d3      	adds	r3, r2, r3
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	4a4f      	ldr	r2, [pc, #316]	@ (800dfcc <USB_DeactivateEndpoint+0x2c8>)
 800de90:	4013      	ands	r3, r2
 800de92:	627b      	str	r3, [r7, #36]	@ 0x24
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	009b      	lsls	r3, r3, #2
 800de9c:	18d3      	adds	r3, r2, r3
 800de9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dea0:	4948      	ldr	r1, [pc, #288]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800dea2:	430a      	orrs	r2, r1
 800dea4:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dea6:	687a      	ldr	r2, [r7, #4]
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	009b      	lsls	r3, r3, #2
 800deae:	18d3      	adds	r3, r2, r3
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	4a43      	ldr	r2, [pc, #268]	@ (800dfc0 <USB_DeactivateEndpoint+0x2bc>)
 800deb4:	4013      	ands	r3, r2
 800deb6:	623b      	str	r3, [r7, #32]
 800deb8:	687a      	ldr	r2, [r7, #4]
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	781b      	ldrb	r3, [r3, #0]
 800debe:	009b      	lsls	r3, r3, #2
 800dec0:	18d3      	adds	r3, r2, r3
 800dec2:	6a3a      	ldr	r2, [r7, #32]
 800dec4:	493f      	ldr	r1, [pc, #252]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800dec6:	430a      	orrs	r2, r1
 800dec8:	601a      	str	r2, [r3, #0]
 800deca:	e070      	b.n	800dfae <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800decc:	687a      	ldr	r2, [r7, #4]
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	781b      	ldrb	r3, [r3, #0]
 800ded2:	009b      	lsls	r3, r3, #2
 800ded4:	18d3      	adds	r3, r2, r3
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	657b      	str	r3, [r7, #84]	@ 0x54
 800deda:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dedc:	2380      	movs	r3, #128	@ 0x80
 800dede:	01db      	lsls	r3, r3, #7
 800dee0:	4013      	ands	r3, r2
 800dee2:	d011      	beq.n	800df08 <USB_DeactivateEndpoint+0x204>
 800dee4:	687a      	ldr	r2, [r7, #4]
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	781b      	ldrb	r3, [r3, #0]
 800deea:	009b      	lsls	r3, r3, #2
 800deec:	18d3      	adds	r3, r2, r3
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	4a31      	ldr	r2, [pc, #196]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800def2:	4013      	ands	r3, r2
 800def4:	653b      	str	r3, [r7, #80]	@ 0x50
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	781b      	ldrb	r3, [r3, #0]
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	18d3      	adds	r3, r2, r3
 800df00:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800df02:	4931      	ldr	r1, [pc, #196]	@ (800dfc8 <USB_DeactivateEndpoint+0x2c4>)
 800df04:	430a      	orrs	r2, r1
 800df06:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	009b      	lsls	r3, r3, #2
 800df10:	18d3      	adds	r3, r2, r3
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800df18:	2240      	movs	r2, #64	@ 0x40
 800df1a:	4013      	ands	r3, r2
 800df1c:	d011      	beq.n	800df42 <USB_DeactivateEndpoint+0x23e>
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	781b      	ldrb	r3, [r3, #0]
 800df24:	009b      	lsls	r3, r3, #2
 800df26:	18d3      	adds	r3, r2, r3
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4a23      	ldr	r2, [pc, #140]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800df2c:	4013      	ands	r3, r2
 800df2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	18d3      	adds	r3, r2, r3
 800df3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800df3c:	491f      	ldr	r1, [pc, #124]	@ (800dfbc <USB_DeactivateEndpoint+0x2b8>)
 800df3e:	430a      	orrs	r2, r1
 800df40:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	781b      	ldrb	r3, [r3, #0]
 800df48:	009b      	lsls	r3, r3, #2
 800df4a:	18d3      	adds	r3, r2, r3
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4a1a      	ldr	r2, [pc, #104]	@ (800dfb8 <USB_DeactivateEndpoint+0x2b4>)
 800df50:	4013      	ands	r3, r2
 800df52:	647b      	str	r3, [r7, #68]	@ 0x44
 800df54:	687a      	ldr	r2, [r7, #4]
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	781b      	ldrb	r3, [r3, #0]
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	18d3      	adds	r3, r2, r3
 800df5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800df60:	4919      	ldr	r1, [pc, #100]	@ (800dfc8 <USB_DeactivateEndpoint+0x2c4>)
 800df62:	430a      	orrs	r2, r1
 800df64:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800df66:	687a      	ldr	r2, [r7, #4]
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	009b      	lsls	r3, r3, #2
 800df6e:	18d3      	adds	r3, r2, r3
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4a13      	ldr	r2, [pc, #76]	@ (800dfc0 <USB_DeactivateEndpoint+0x2bc>)
 800df74:	4013      	ands	r3, r2
 800df76:	643b      	str	r3, [r7, #64]	@ 0x40
 800df78:	687a      	ldr	r2, [r7, #4]
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	18d3      	adds	r3, r2, r3
 800df82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800df84:	490f      	ldr	r1, [pc, #60]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800df86:	430a      	orrs	r2, r1
 800df88:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800df8a:	687a      	ldr	r2, [r7, #4]
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	18d3      	adds	r3, r2, r3
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	4a0d      	ldr	r2, [pc, #52]	@ (800dfcc <USB_DeactivateEndpoint+0x2c8>)
 800df98:	4013      	ands	r3, r2
 800df9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	009b      	lsls	r3, r3, #2
 800dfa4:	18d3      	adds	r3, r2, r3
 800dfa6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dfa8:	4906      	ldr	r1, [pc, #24]	@ (800dfc4 <USB_DeactivateEndpoint+0x2c0>)
 800dfaa:	430a      	orrs	r2, r1
 800dfac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800dfae:	2300      	movs	r3, #0
}
 800dfb0:	0018      	movs	r0, r3
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	b016      	add	sp, #88	@ 0x58
 800dfb6:	bd80      	pop	{r7, pc}
 800dfb8:	07ff8f8f 	.word	0x07ff8f8f
 800dfbc:	000080c0 	.word	0x000080c0
 800dfc0:	07ff8fbf 	.word	0x07ff8fbf
 800dfc4:	00008080 	.word	0x00008080
 800dfc8:	0000c080 	.word	0x0000c080
 800dfcc:	07ffbf8f 	.word	0x07ffbf8f

0800dfd0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800dfd0:	b590      	push	{r4, r7, lr}
 800dfd2:	b097      	sub	sp, #92	@ 0x5c
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
 800dfd8:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	785b      	ldrb	r3, [r3, #1]
 800dfde:	2b01      	cmp	r3, #1
 800dfe0:	d001      	beq.n	800dfe6 <USB_EPStartXfer+0x16>
 800dfe2:	f000 fcbf 	bl	800e964 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	699a      	ldr	r2, [r3, #24]
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	691b      	ldr	r3, [r3, #16]
 800dfee:	429a      	cmp	r2, r3
 800dff0:	d903      	bls.n	800dffa <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	691b      	ldr	r3, [r3, #16]
 800dff6:	657b      	str	r3, [r7, #84]	@ 0x54
 800dff8:	e002      	b.n	800e000 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	699b      	ldr	r3, [r3, #24]
 800dffe:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	7b1b      	ldrb	r3, [r3, #12]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d12b      	bne.n	800e060 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	6959      	ldr	r1, [r3, #20]
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	88da      	ldrh	r2, [r3, #6]
 800e010:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e012:	b29b      	uxth	r3, r3
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f001 f8f5 	bl	800f204 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	781b      	ldrb	r3, [r3, #0]
 800e01e:	00db      	lsls	r3, r3, #3
 800e020:	4ace      	ldr	r2, [pc, #824]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e022:	4694      	mov	ip, r2
 800e024:	4463      	add	r3, ip
 800e026:	681a      	ldr	r2, [r3, #0]
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	00db      	lsls	r3, r3, #3
 800e02e:	49cb      	ldr	r1, [pc, #812]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e030:	468c      	mov	ip, r1
 800e032:	4463      	add	r3, ip
 800e034:	0412      	lsls	r2, r2, #16
 800e036:	0c12      	lsrs	r2, r2, #16
 800e038:	601a      	str	r2, [r3, #0]
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	781b      	ldrb	r3, [r3, #0]
 800e03e:	00db      	lsls	r3, r3, #3
 800e040:	4ac6      	ldr	r2, [pc, #792]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e042:	4694      	mov	ip, r2
 800e044:	4463      	add	r3, ip
 800e046:	6819      	ldr	r1, [r3, #0]
 800e048:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e04a:	041a      	lsls	r2, r3, #16
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	00db      	lsls	r3, r3, #3
 800e052:	48c2      	ldr	r0, [pc, #776]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e054:	4684      	mov	ip, r0
 800e056:	4463      	add	r3, ip
 800e058:	430a      	orrs	r2, r1
 800e05a:	601a      	str	r2, [r3, #0]
 800e05c:	f000 fc67 	bl	800e92e <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	78db      	ldrb	r3, [r3, #3]
 800e064:	2b02      	cmp	r3, #2
 800e066:	d000      	beq.n	800e06a <USB_EPStartXfer+0x9a>
 800e068:	e31a      	b.n	800e6a0 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	6a1a      	ldr	r2, [r3, #32]
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	691b      	ldr	r3, [r3, #16]
 800e072:	429a      	cmp	r2, r3
 800e074:	d800      	bhi.n	800e078 <USB_EPStartXfer+0xa8>
 800e076:	e2c7      	b.n	800e608 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e078:	687a      	ldr	r2, [r7, #4]
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	781b      	ldrb	r3, [r3, #0]
 800e07e:	009b      	lsls	r3, r3, #2
 800e080:	18d3      	adds	r3, r2, r3
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	4ab6      	ldr	r2, [pc, #728]	@ (800e360 <USB_EPStartXfer+0x390>)
 800e086:	4013      	ands	r3, r2
 800e088:	613b      	str	r3, [r7, #16]
 800e08a:	687a      	ldr	r2, [r7, #4]
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	009b      	lsls	r3, r3, #2
 800e092:	18d3      	adds	r3, r2, r3
 800e094:	693a      	ldr	r2, [r7, #16]
 800e096:	49b3      	ldr	r1, [pc, #716]	@ (800e364 <USB_EPStartXfer+0x394>)
 800e098:	430a      	orrs	r2, r1
 800e09a:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	6a1a      	ldr	r2, [r3, #32]
 800e0a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0a2:	1ad2      	subs	r2, r2, r3
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e0a8:	687a      	ldr	r2, [r7, #4]
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	009b      	lsls	r3, r3, #2
 800e0b0:	18d3      	adds	r3, r2, r3
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	2240      	movs	r2, #64	@ 0x40
 800e0b6:	4013      	ands	r3, r2
 800e0b8:	d100      	bne.n	800e0bc <USB_EPStartXfer+0xec>
 800e0ba:	e155      	b.n	800e368 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	785b      	ldrb	r3, [r3, #1]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d162      	bne.n	800e18a <USB_EPStartXfer+0x1ba>
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	00db      	lsls	r3, r3, #3
 800e0ca:	4aa4      	ldr	r2, [pc, #656]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e0cc:	4694      	mov	ip, r2
 800e0ce:	4463      	add	r3, ip
 800e0d0:	685a      	ldr	r2, [r3, #4]
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	781b      	ldrb	r3, [r3, #0]
 800e0d6:	00db      	lsls	r3, r3, #3
 800e0d8:	49a0      	ldr	r1, [pc, #640]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e0da:	468c      	mov	ip, r1
 800e0dc:	4463      	add	r3, ip
 800e0de:	0192      	lsls	r2, r2, #6
 800e0e0:	0992      	lsrs	r2, r2, #6
 800e0e2:	605a      	str	r2, [r3, #4]
 800e0e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0e6:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0e8:	d91e      	bls.n	800e128 <USB_EPStartXfer+0x158>
 800e0ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0ec:	095b      	lsrs	r3, r3, #5
 800e0ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800e0f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0f2:	221f      	movs	r2, #31
 800e0f4:	4013      	ands	r3, r2
 800e0f6:	d102      	bne.n	800e0fe <USB_EPStartXfer+0x12e>
 800e0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0fa:	3b01      	subs	r3, #1
 800e0fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	781b      	ldrb	r3, [r3, #0]
 800e102:	00db      	lsls	r3, r3, #3
 800e104:	4a95      	ldr	r2, [pc, #596]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e106:	4694      	mov	ip, r2
 800e108:	4463      	add	r3, ip
 800e10a:	685a      	ldr	r2, [r3, #4]
 800e10c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e10e:	069b      	lsls	r3, r3, #26
 800e110:	431a      	orrs	r2, r3
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	00db      	lsls	r3, r3, #3
 800e118:	4990      	ldr	r1, [pc, #576]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e11a:	468c      	mov	ip, r1
 800e11c:	4463      	add	r3, ip
 800e11e:	2180      	movs	r1, #128	@ 0x80
 800e120:	0609      	lsls	r1, r1, #24
 800e122:	430a      	orrs	r2, r1
 800e124:	605a      	str	r2, [r3, #4]
 800e126:	e055      	b.n	800e1d4 <USB_EPStartXfer+0x204>
 800e128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d111      	bne.n	800e152 <USB_EPStartXfer+0x182>
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	781b      	ldrb	r3, [r3, #0]
 800e132:	00db      	lsls	r3, r3, #3
 800e134:	4a89      	ldr	r2, [pc, #548]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e136:	4694      	mov	ip, r2
 800e138:	4463      	add	r3, ip
 800e13a:	685a      	ldr	r2, [r3, #4]
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	00db      	lsls	r3, r3, #3
 800e142:	4986      	ldr	r1, [pc, #536]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e144:	468c      	mov	ip, r1
 800e146:	4463      	add	r3, ip
 800e148:	2180      	movs	r1, #128	@ 0x80
 800e14a:	0609      	lsls	r1, r1, #24
 800e14c:	430a      	orrs	r2, r1
 800e14e:	605a      	str	r2, [r3, #4]
 800e150:	e040      	b.n	800e1d4 <USB_EPStartXfer+0x204>
 800e152:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e154:	085b      	lsrs	r3, r3, #1
 800e156:	653b      	str	r3, [r7, #80]	@ 0x50
 800e158:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e15a:	2201      	movs	r2, #1
 800e15c:	4013      	ands	r3, r2
 800e15e:	d002      	beq.n	800e166 <USB_EPStartXfer+0x196>
 800e160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e162:	3301      	adds	r3, #1
 800e164:	653b      	str	r3, [r7, #80]	@ 0x50
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	00db      	lsls	r3, r3, #3
 800e16c:	4a7b      	ldr	r2, [pc, #492]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e16e:	4694      	mov	ip, r2
 800e170:	4463      	add	r3, ip
 800e172:	6859      	ldr	r1, [r3, #4]
 800e174:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e176:	069a      	lsls	r2, r3, #26
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	781b      	ldrb	r3, [r3, #0]
 800e17c:	00db      	lsls	r3, r3, #3
 800e17e:	4877      	ldr	r0, [pc, #476]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e180:	4684      	mov	ip, r0
 800e182:	4463      	add	r3, ip
 800e184:	430a      	orrs	r2, r1
 800e186:	605a      	str	r2, [r3, #4]
 800e188:	e024      	b.n	800e1d4 <USB_EPStartXfer+0x204>
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	785b      	ldrb	r3, [r3, #1]
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d120      	bne.n	800e1d4 <USB_EPStartXfer+0x204>
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	781b      	ldrb	r3, [r3, #0]
 800e196:	00db      	lsls	r3, r3, #3
 800e198:	4a70      	ldr	r2, [pc, #448]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e19a:	4694      	mov	ip, r2
 800e19c:	4463      	add	r3, ip
 800e19e:	685a      	ldr	r2, [r3, #4]
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	781b      	ldrb	r3, [r3, #0]
 800e1a4:	00db      	lsls	r3, r3, #3
 800e1a6:	496d      	ldr	r1, [pc, #436]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e1a8:	468c      	mov	ip, r1
 800e1aa:	4463      	add	r3, ip
 800e1ac:	0412      	lsls	r2, r2, #16
 800e1ae:	0c12      	lsrs	r2, r2, #16
 800e1b0:	605a      	str	r2, [r3, #4]
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	781b      	ldrb	r3, [r3, #0]
 800e1b6:	00db      	lsls	r3, r3, #3
 800e1b8:	4a68      	ldr	r2, [pc, #416]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e1ba:	4694      	mov	ip, r2
 800e1bc:	4463      	add	r3, ip
 800e1be:	6859      	ldr	r1, [r3, #4]
 800e1c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1c2:	041a      	lsls	r2, r3, #16
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	781b      	ldrb	r3, [r3, #0]
 800e1c8:	00db      	lsls	r3, r3, #3
 800e1ca:	4864      	ldr	r0, [pc, #400]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e1cc:	4684      	mov	ip, r0
 800e1ce:	4463      	add	r3, ip
 800e1d0:	430a      	orrs	r2, r1
 800e1d2:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800e1d4:	201a      	movs	r0, #26
 800e1d6:	183b      	adds	r3, r7, r0
 800e1d8:	683a      	ldr	r2, [r7, #0]
 800e1da:	8952      	ldrh	r2, [r2, #10]
 800e1dc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	6959      	ldr	r1, [r3, #20]
 800e1e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1e4:	b29c      	uxth	r4, r3
 800e1e6:	183b      	adds	r3, r7, r0
 800e1e8:	881a      	ldrh	r2, [r3, #0]
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	0023      	movs	r3, r4
 800e1ee:	f001 f809 	bl	800f204 <USB_WritePMA>
            ep->xfer_buff += len;
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	695a      	ldr	r2, [r3, #20]
 800e1f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1f8:	18d2      	adds	r2, r2, r3
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	6a1a      	ldr	r2, [r3, #32]
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	691b      	ldr	r3, [r3, #16]
 800e206:	429a      	cmp	r2, r3
 800e208:	d906      	bls.n	800e218 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	6a1a      	ldr	r2, [r3, #32]
 800e20e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e210:	1ad2      	subs	r2, r2, r3
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	621a      	str	r2, [r3, #32]
 800e216:	e005      	b.n	800e224 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	6a1b      	ldr	r3, [r3, #32]
 800e21c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	2200      	movs	r2, #0
 800e222:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	785b      	ldrb	r3, [r3, #1]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d162      	bne.n	800e2f2 <USB_EPStartXfer+0x322>
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	781b      	ldrb	r3, [r3, #0]
 800e230:	00db      	lsls	r3, r3, #3
 800e232:	4a4a      	ldr	r2, [pc, #296]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e234:	4694      	mov	ip, r2
 800e236:	4463      	add	r3, ip
 800e238:	681a      	ldr	r2, [r3, #0]
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	781b      	ldrb	r3, [r3, #0]
 800e23e:	00db      	lsls	r3, r3, #3
 800e240:	4946      	ldr	r1, [pc, #280]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e242:	468c      	mov	ip, r1
 800e244:	4463      	add	r3, ip
 800e246:	0192      	lsls	r2, r2, #6
 800e248:	0992      	lsrs	r2, r2, #6
 800e24a:	601a      	str	r2, [r3, #0]
 800e24c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e24e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e250:	d91e      	bls.n	800e290 <USB_EPStartXfer+0x2c0>
 800e252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e254:	095b      	lsrs	r3, r3, #5
 800e256:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e25a:	221f      	movs	r2, #31
 800e25c:	4013      	ands	r3, r2
 800e25e:	d102      	bne.n	800e266 <USB_EPStartXfer+0x296>
 800e260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e262:	3b01      	subs	r3, #1
 800e264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	00db      	lsls	r3, r3, #3
 800e26c:	4a3b      	ldr	r2, [pc, #236]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e26e:	4694      	mov	ip, r2
 800e270:	4463      	add	r3, ip
 800e272:	681a      	ldr	r2, [r3, #0]
 800e274:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e276:	069b      	lsls	r3, r3, #26
 800e278:	431a      	orrs	r2, r3
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	00db      	lsls	r3, r3, #3
 800e280:	4936      	ldr	r1, [pc, #216]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e282:	468c      	mov	ip, r1
 800e284:	4463      	add	r3, ip
 800e286:	2180      	movs	r1, #128	@ 0x80
 800e288:	0609      	lsls	r1, r1, #24
 800e28a:	430a      	orrs	r2, r1
 800e28c:	601a      	str	r2, [r3, #0]
 800e28e:	e055      	b.n	800e33c <USB_EPStartXfer+0x36c>
 800e290:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e292:	2b00      	cmp	r3, #0
 800e294:	d111      	bne.n	800e2ba <USB_EPStartXfer+0x2ea>
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	00db      	lsls	r3, r3, #3
 800e29c:	4a2f      	ldr	r2, [pc, #188]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e29e:	4694      	mov	ip, r2
 800e2a0:	4463      	add	r3, ip
 800e2a2:	681a      	ldr	r2, [r3, #0]
 800e2a4:	683b      	ldr	r3, [r7, #0]
 800e2a6:	781b      	ldrb	r3, [r3, #0]
 800e2a8:	00db      	lsls	r3, r3, #3
 800e2aa:	492c      	ldr	r1, [pc, #176]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e2ac:	468c      	mov	ip, r1
 800e2ae:	4463      	add	r3, ip
 800e2b0:	2180      	movs	r1, #128	@ 0x80
 800e2b2:	0609      	lsls	r1, r1, #24
 800e2b4:	430a      	orrs	r2, r1
 800e2b6:	601a      	str	r2, [r3, #0]
 800e2b8:	e040      	b.n	800e33c <USB_EPStartXfer+0x36c>
 800e2ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2bc:	085b      	lsrs	r3, r3, #1
 800e2be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	4013      	ands	r3, r2
 800e2c6:	d002      	beq.n	800e2ce <USB_EPStartXfer+0x2fe>
 800e2c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	00db      	lsls	r3, r3, #3
 800e2d4:	4a21      	ldr	r2, [pc, #132]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e2d6:	4694      	mov	ip, r2
 800e2d8:	4463      	add	r3, ip
 800e2da:	6819      	ldr	r1, [r3, #0]
 800e2dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2de:	069a      	lsls	r2, r3, #26
 800e2e0:	683b      	ldr	r3, [r7, #0]
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	00db      	lsls	r3, r3, #3
 800e2e6:	481d      	ldr	r0, [pc, #116]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e2e8:	4684      	mov	ip, r0
 800e2ea:	4463      	add	r3, ip
 800e2ec:	430a      	orrs	r2, r1
 800e2ee:	601a      	str	r2, [r3, #0]
 800e2f0:	e024      	b.n	800e33c <USB_EPStartXfer+0x36c>
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	785b      	ldrb	r3, [r3, #1]
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d120      	bne.n	800e33c <USB_EPStartXfer+0x36c>
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	00db      	lsls	r3, r3, #3
 800e300:	4a16      	ldr	r2, [pc, #88]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e302:	4694      	mov	ip, r2
 800e304:	4463      	add	r3, ip
 800e306:	681a      	ldr	r2, [r3, #0]
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	781b      	ldrb	r3, [r3, #0]
 800e30c:	00db      	lsls	r3, r3, #3
 800e30e:	4913      	ldr	r1, [pc, #76]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e310:	468c      	mov	ip, r1
 800e312:	4463      	add	r3, ip
 800e314:	0412      	lsls	r2, r2, #16
 800e316:	0c12      	lsrs	r2, r2, #16
 800e318:	601a      	str	r2, [r3, #0]
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	781b      	ldrb	r3, [r3, #0]
 800e31e:	00db      	lsls	r3, r3, #3
 800e320:	4a0e      	ldr	r2, [pc, #56]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e322:	4694      	mov	ip, r2
 800e324:	4463      	add	r3, ip
 800e326:	6819      	ldr	r1, [r3, #0]
 800e328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e32a:	041a      	lsls	r2, r3, #16
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	781b      	ldrb	r3, [r3, #0]
 800e330:	00db      	lsls	r3, r3, #3
 800e332:	480a      	ldr	r0, [pc, #40]	@ (800e35c <USB_EPStartXfer+0x38c>)
 800e334:	4684      	mov	ip, r0
 800e336:	4463      	add	r3, ip
 800e338:	430a      	orrs	r2, r1
 800e33a:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e33c:	201a      	movs	r0, #26
 800e33e:	183b      	adds	r3, r7, r0
 800e340:	683a      	ldr	r2, [r7, #0]
 800e342:	8912      	ldrh	r2, [r2, #8]
 800e344:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	6959      	ldr	r1, [r3, #20]
 800e34a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e34c:	b29c      	uxth	r4, r3
 800e34e:	183b      	adds	r3, r7, r0
 800e350:	881a      	ldrh	r2, [r3, #0]
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	0023      	movs	r3, r4
 800e356:	f000 ff55 	bl	800f204 <USB_WritePMA>
 800e35a:	e2e8      	b.n	800e92e <USB_EPStartXfer+0x95e>
 800e35c:	40009800 	.word	0x40009800
 800e360:	07ff8f8f 	.word	0x07ff8f8f
 800e364:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	785b      	ldrb	r3, [r3, #1]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d162      	bne.n	800e436 <USB_EPStartXfer+0x466>
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	781b      	ldrb	r3, [r3, #0]
 800e374:	00db      	lsls	r3, r3, #3
 800e376:	4ac7      	ldr	r2, [pc, #796]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e378:	4694      	mov	ip, r2
 800e37a:	4463      	add	r3, ip
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	00db      	lsls	r3, r3, #3
 800e384:	49c3      	ldr	r1, [pc, #780]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e386:	468c      	mov	ip, r1
 800e388:	4463      	add	r3, ip
 800e38a:	0192      	lsls	r2, r2, #6
 800e38c:	0992      	lsrs	r2, r2, #6
 800e38e:	601a      	str	r2, [r3, #0]
 800e390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e392:	2b3e      	cmp	r3, #62	@ 0x3e
 800e394:	d91e      	bls.n	800e3d4 <USB_EPStartXfer+0x404>
 800e396:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e398:	095b      	lsrs	r3, r3, #5
 800e39a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e39c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e39e:	221f      	movs	r2, #31
 800e3a0:	4013      	ands	r3, r2
 800e3a2:	d102      	bne.n	800e3aa <USB_EPStartXfer+0x3da>
 800e3a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3a6:	3b01      	subs	r3, #1
 800e3a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	781b      	ldrb	r3, [r3, #0]
 800e3ae:	00db      	lsls	r3, r3, #3
 800e3b0:	4ab8      	ldr	r2, [pc, #736]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e3b2:	4694      	mov	ip, r2
 800e3b4:	4463      	add	r3, ip
 800e3b6:	681a      	ldr	r2, [r3, #0]
 800e3b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3ba:	069b      	lsls	r3, r3, #26
 800e3bc:	431a      	orrs	r2, r3
 800e3be:	683b      	ldr	r3, [r7, #0]
 800e3c0:	781b      	ldrb	r3, [r3, #0]
 800e3c2:	00db      	lsls	r3, r3, #3
 800e3c4:	49b3      	ldr	r1, [pc, #716]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e3c6:	468c      	mov	ip, r1
 800e3c8:	4463      	add	r3, ip
 800e3ca:	2180      	movs	r1, #128	@ 0x80
 800e3cc:	0609      	lsls	r1, r1, #24
 800e3ce:	430a      	orrs	r2, r1
 800e3d0:	601a      	str	r2, [r3, #0]
 800e3d2:	e055      	b.n	800e480 <USB_EPStartXfer+0x4b0>
 800e3d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d111      	bne.n	800e3fe <USB_EPStartXfer+0x42e>
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	781b      	ldrb	r3, [r3, #0]
 800e3de:	00db      	lsls	r3, r3, #3
 800e3e0:	4aac      	ldr	r2, [pc, #688]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e3e2:	4694      	mov	ip, r2
 800e3e4:	4463      	add	r3, ip
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	781b      	ldrb	r3, [r3, #0]
 800e3ec:	00db      	lsls	r3, r3, #3
 800e3ee:	49a9      	ldr	r1, [pc, #676]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e3f0:	468c      	mov	ip, r1
 800e3f2:	4463      	add	r3, ip
 800e3f4:	2180      	movs	r1, #128	@ 0x80
 800e3f6:	0609      	lsls	r1, r1, #24
 800e3f8:	430a      	orrs	r2, r1
 800e3fa:	601a      	str	r2, [r3, #0]
 800e3fc:	e040      	b.n	800e480 <USB_EPStartXfer+0x4b0>
 800e3fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e400:	085b      	lsrs	r3, r3, #1
 800e402:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e406:	2201      	movs	r2, #1
 800e408:	4013      	ands	r3, r2
 800e40a:	d002      	beq.n	800e412 <USB_EPStartXfer+0x442>
 800e40c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e40e:	3301      	adds	r3, #1
 800e410:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e412:	683b      	ldr	r3, [r7, #0]
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	00db      	lsls	r3, r3, #3
 800e418:	4a9e      	ldr	r2, [pc, #632]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e41a:	4694      	mov	ip, r2
 800e41c:	4463      	add	r3, ip
 800e41e:	6819      	ldr	r1, [r3, #0]
 800e420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e422:	069a      	lsls	r2, r3, #26
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	781b      	ldrb	r3, [r3, #0]
 800e428:	00db      	lsls	r3, r3, #3
 800e42a:	489a      	ldr	r0, [pc, #616]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e42c:	4684      	mov	ip, r0
 800e42e:	4463      	add	r3, ip
 800e430:	430a      	orrs	r2, r1
 800e432:	601a      	str	r2, [r3, #0]
 800e434:	e024      	b.n	800e480 <USB_EPStartXfer+0x4b0>
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	785b      	ldrb	r3, [r3, #1]
 800e43a:	2b01      	cmp	r3, #1
 800e43c:	d120      	bne.n	800e480 <USB_EPStartXfer+0x4b0>
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	781b      	ldrb	r3, [r3, #0]
 800e442:	00db      	lsls	r3, r3, #3
 800e444:	4a93      	ldr	r2, [pc, #588]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e446:	4694      	mov	ip, r2
 800e448:	4463      	add	r3, ip
 800e44a:	681a      	ldr	r2, [r3, #0]
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	781b      	ldrb	r3, [r3, #0]
 800e450:	00db      	lsls	r3, r3, #3
 800e452:	4990      	ldr	r1, [pc, #576]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e454:	468c      	mov	ip, r1
 800e456:	4463      	add	r3, ip
 800e458:	0412      	lsls	r2, r2, #16
 800e45a:	0c12      	lsrs	r2, r2, #16
 800e45c:	601a      	str	r2, [r3, #0]
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	781b      	ldrb	r3, [r3, #0]
 800e462:	00db      	lsls	r3, r3, #3
 800e464:	4a8b      	ldr	r2, [pc, #556]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e466:	4694      	mov	ip, r2
 800e468:	4463      	add	r3, ip
 800e46a:	6819      	ldr	r1, [r3, #0]
 800e46c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e46e:	041a      	lsls	r2, r3, #16
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	781b      	ldrb	r3, [r3, #0]
 800e474:	00db      	lsls	r3, r3, #3
 800e476:	4887      	ldr	r0, [pc, #540]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e478:	4684      	mov	ip, r0
 800e47a:	4463      	add	r3, ip
 800e47c:	430a      	orrs	r2, r1
 800e47e:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e480:	201a      	movs	r0, #26
 800e482:	183b      	adds	r3, r7, r0
 800e484:	683a      	ldr	r2, [r7, #0]
 800e486:	8912      	ldrh	r2, [r2, #8]
 800e488:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	6959      	ldr	r1, [r3, #20]
 800e48e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e490:	b29c      	uxth	r4, r3
 800e492:	183b      	adds	r3, r7, r0
 800e494:	881a      	ldrh	r2, [r3, #0]
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	0023      	movs	r3, r4
 800e49a:	f000 feb3 	bl	800f204 <USB_WritePMA>
            ep->xfer_buff += len;
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	695a      	ldr	r2, [r3, #20]
 800e4a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4a4:	18d2      	adds	r2, r2, r3
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	6a1a      	ldr	r2, [r3, #32]
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	691b      	ldr	r3, [r3, #16]
 800e4b2:	429a      	cmp	r2, r3
 800e4b4:	d906      	bls.n	800e4c4 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	6a1a      	ldr	r2, [r3, #32]
 800e4ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4bc:	1ad2      	subs	r2, r2, r3
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	621a      	str	r2, [r3, #32]
 800e4c2:	e005      	b.n	800e4d0 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	6a1b      	ldr	r3, [r3, #32]
 800e4c8:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	785b      	ldrb	r3, [r3, #1]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d162      	bne.n	800e59e <USB_EPStartXfer+0x5ce>
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	00db      	lsls	r3, r3, #3
 800e4de:	4a6d      	ldr	r2, [pc, #436]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e4e0:	4694      	mov	ip, r2
 800e4e2:	4463      	add	r3, ip
 800e4e4:	685a      	ldr	r2, [r3, #4]
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	00db      	lsls	r3, r3, #3
 800e4ec:	4969      	ldr	r1, [pc, #420]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e4ee:	468c      	mov	ip, r1
 800e4f0:	4463      	add	r3, ip
 800e4f2:	0192      	lsls	r2, r2, #6
 800e4f4:	0992      	lsrs	r2, r2, #6
 800e4f6:	605a      	str	r2, [r3, #4]
 800e4f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4fa:	2b3e      	cmp	r3, #62	@ 0x3e
 800e4fc:	d91e      	bls.n	800e53c <USB_EPStartXfer+0x56c>
 800e4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e500:	095b      	lsrs	r3, r3, #5
 800e502:	647b      	str	r3, [r7, #68]	@ 0x44
 800e504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e506:	221f      	movs	r2, #31
 800e508:	4013      	ands	r3, r2
 800e50a:	d102      	bne.n	800e512 <USB_EPStartXfer+0x542>
 800e50c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e50e:	3b01      	subs	r3, #1
 800e510:	647b      	str	r3, [r7, #68]	@ 0x44
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	781b      	ldrb	r3, [r3, #0]
 800e516:	00db      	lsls	r3, r3, #3
 800e518:	4a5e      	ldr	r2, [pc, #376]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e51a:	4694      	mov	ip, r2
 800e51c:	4463      	add	r3, ip
 800e51e:	685a      	ldr	r2, [r3, #4]
 800e520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e522:	069b      	lsls	r3, r3, #26
 800e524:	431a      	orrs	r2, r3
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	781b      	ldrb	r3, [r3, #0]
 800e52a:	00db      	lsls	r3, r3, #3
 800e52c:	4959      	ldr	r1, [pc, #356]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e52e:	468c      	mov	ip, r1
 800e530:	4463      	add	r3, ip
 800e532:	2180      	movs	r1, #128	@ 0x80
 800e534:	0609      	lsls	r1, r1, #24
 800e536:	430a      	orrs	r2, r1
 800e538:	605a      	str	r2, [r3, #4]
 800e53a:	e055      	b.n	800e5e8 <USB_EPStartXfer+0x618>
 800e53c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d111      	bne.n	800e566 <USB_EPStartXfer+0x596>
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	781b      	ldrb	r3, [r3, #0]
 800e546:	00db      	lsls	r3, r3, #3
 800e548:	4a52      	ldr	r2, [pc, #328]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e54a:	4694      	mov	ip, r2
 800e54c:	4463      	add	r3, ip
 800e54e:	685a      	ldr	r2, [r3, #4]
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	781b      	ldrb	r3, [r3, #0]
 800e554:	00db      	lsls	r3, r3, #3
 800e556:	494f      	ldr	r1, [pc, #316]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e558:	468c      	mov	ip, r1
 800e55a:	4463      	add	r3, ip
 800e55c:	2180      	movs	r1, #128	@ 0x80
 800e55e:	0609      	lsls	r1, r1, #24
 800e560:	430a      	orrs	r2, r1
 800e562:	605a      	str	r2, [r3, #4]
 800e564:	e040      	b.n	800e5e8 <USB_EPStartXfer+0x618>
 800e566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e568:	085b      	lsrs	r3, r3, #1
 800e56a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e56c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e56e:	2201      	movs	r2, #1
 800e570:	4013      	ands	r3, r2
 800e572:	d002      	beq.n	800e57a <USB_EPStartXfer+0x5aa>
 800e574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e576:	3301      	adds	r3, #1
 800e578:	647b      	str	r3, [r7, #68]	@ 0x44
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	00db      	lsls	r3, r3, #3
 800e580:	4a44      	ldr	r2, [pc, #272]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e582:	4694      	mov	ip, r2
 800e584:	4463      	add	r3, ip
 800e586:	6859      	ldr	r1, [r3, #4]
 800e588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e58a:	069a      	lsls	r2, r3, #26
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	781b      	ldrb	r3, [r3, #0]
 800e590:	00db      	lsls	r3, r3, #3
 800e592:	4840      	ldr	r0, [pc, #256]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e594:	4684      	mov	ip, r0
 800e596:	4463      	add	r3, ip
 800e598:	430a      	orrs	r2, r1
 800e59a:	605a      	str	r2, [r3, #4]
 800e59c:	e024      	b.n	800e5e8 <USB_EPStartXfer+0x618>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	785b      	ldrb	r3, [r3, #1]
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d120      	bne.n	800e5e8 <USB_EPStartXfer+0x618>
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	00db      	lsls	r3, r3, #3
 800e5ac:	4a39      	ldr	r2, [pc, #228]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e5ae:	4694      	mov	ip, r2
 800e5b0:	4463      	add	r3, ip
 800e5b2:	685a      	ldr	r2, [r3, #4]
 800e5b4:	683b      	ldr	r3, [r7, #0]
 800e5b6:	781b      	ldrb	r3, [r3, #0]
 800e5b8:	00db      	lsls	r3, r3, #3
 800e5ba:	4936      	ldr	r1, [pc, #216]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e5bc:	468c      	mov	ip, r1
 800e5be:	4463      	add	r3, ip
 800e5c0:	0412      	lsls	r2, r2, #16
 800e5c2:	0c12      	lsrs	r2, r2, #16
 800e5c4:	605a      	str	r2, [r3, #4]
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	781b      	ldrb	r3, [r3, #0]
 800e5ca:	00db      	lsls	r3, r3, #3
 800e5cc:	4a31      	ldr	r2, [pc, #196]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e5ce:	4694      	mov	ip, r2
 800e5d0:	4463      	add	r3, ip
 800e5d2:	6859      	ldr	r1, [r3, #4]
 800e5d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5d6:	041a      	lsls	r2, r3, #16
 800e5d8:	683b      	ldr	r3, [r7, #0]
 800e5da:	781b      	ldrb	r3, [r3, #0]
 800e5dc:	00db      	lsls	r3, r3, #3
 800e5de:	482d      	ldr	r0, [pc, #180]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e5e0:	4684      	mov	ip, r0
 800e5e2:	4463      	add	r3, ip
 800e5e4:	430a      	orrs	r2, r1
 800e5e6:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800e5e8:	201a      	movs	r0, #26
 800e5ea:	183b      	adds	r3, r7, r0
 800e5ec:	683a      	ldr	r2, [r7, #0]
 800e5ee:	8952      	ldrh	r2, [r2, #10]
 800e5f0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	6959      	ldr	r1, [r3, #20]
 800e5f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5f8:	b29c      	uxth	r4, r3
 800e5fa:	183b      	adds	r3, r7, r0
 800e5fc:	881a      	ldrh	r2, [r3, #0]
 800e5fe:	6878      	ldr	r0, [r7, #4]
 800e600:	0023      	movs	r3, r4
 800e602:	f000 fdff 	bl	800f204 <USB_WritePMA>
 800e606:	e192      	b.n	800e92e <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	6a1b      	ldr	r3, [r3, #32]
 800e60c:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e60e:	687a      	ldr	r2, [r7, #4]
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	781b      	ldrb	r3, [r3, #0]
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	18d3      	adds	r3, r2, r3
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a1f      	ldr	r2, [pc, #124]	@ (800e698 <USB_EPStartXfer+0x6c8>)
 800e61c:	4013      	ands	r3, r2
 800e61e:	617b      	str	r3, [r7, #20]
 800e620:	687a      	ldr	r2, [r7, #4]
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	781b      	ldrb	r3, [r3, #0]
 800e626:	009b      	lsls	r3, r3, #2
 800e628:	18d3      	adds	r3, r2, r3
 800e62a:	697a      	ldr	r2, [r7, #20]
 800e62c:	491b      	ldr	r1, [pc, #108]	@ (800e69c <USB_EPStartXfer+0x6cc>)
 800e62e:	430a      	orrs	r2, r1
 800e630:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	781b      	ldrb	r3, [r3, #0]
 800e636:	00db      	lsls	r3, r3, #3
 800e638:	4a16      	ldr	r2, [pc, #88]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e63a:	4694      	mov	ip, r2
 800e63c:	4463      	add	r3, ip
 800e63e:	681a      	ldr	r2, [r3, #0]
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	781b      	ldrb	r3, [r3, #0]
 800e644:	00db      	lsls	r3, r3, #3
 800e646:	4913      	ldr	r1, [pc, #76]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e648:	468c      	mov	ip, r1
 800e64a:	4463      	add	r3, ip
 800e64c:	0412      	lsls	r2, r2, #16
 800e64e:	0c12      	lsrs	r2, r2, #16
 800e650:	601a      	str	r2, [r3, #0]
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	781b      	ldrb	r3, [r3, #0]
 800e656:	00db      	lsls	r3, r3, #3
 800e658:	4a0e      	ldr	r2, [pc, #56]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e65a:	4694      	mov	ip, r2
 800e65c:	4463      	add	r3, ip
 800e65e:	6819      	ldr	r1, [r3, #0]
 800e660:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e662:	041a      	lsls	r2, r3, #16
 800e664:	683b      	ldr	r3, [r7, #0]
 800e666:	781b      	ldrb	r3, [r3, #0]
 800e668:	00db      	lsls	r3, r3, #3
 800e66a:	480a      	ldr	r0, [pc, #40]	@ (800e694 <USB_EPStartXfer+0x6c4>)
 800e66c:	4684      	mov	ip, r0
 800e66e:	4463      	add	r3, ip
 800e670:	430a      	orrs	r2, r1
 800e672:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e674:	201a      	movs	r0, #26
 800e676:	183b      	adds	r3, r7, r0
 800e678:	683a      	ldr	r2, [r7, #0]
 800e67a:	8912      	ldrh	r2, [r2, #8]
 800e67c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	6959      	ldr	r1, [r3, #20]
 800e682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e684:	b29c      	uxth	r4, r3
 800e686:	183b      	adds	r3, r7, r0
 800e688:	881a      	ldrh	r2, [r3, #0]
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	0023      	movs	r3, r4
 800e68e:	f000 fdb9 	bl	800f204 <USB_WritePMA>
 800e692:	e14c      	b.n	800e92e <USB_EPStartXfer+0x95e>
 800e694:	40009800 	.word	0x40009800
 800e698:	07ff8e8f 	.word	0x07ff8e8f
 800e69c:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	6a1a      	ldr	r2, [r3, #32]
 800e6a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6a6:	1ad2      	subs	r2, r2, r3
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e6ac:	687a      	ldr	r2, [r7, #4]
 800e6ae:	683b      	ldr	r3, [r7, #0]
 800e6b0:	781b      	ldrb	r3, [r3, #0]
 800e6b2:	009b      	lsls	r3, r3, #2
 800e6b4:	18d3      	adds	r3, r2, r3
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	2240      	movs	r2, #64	@ 0x40
 800e6ba:	4013      	ands	r3, r2
 800e6bc:	d100      	bne.n	800e6c0 <USB_EPStartXfer+0x6f0>
 800e6be:	e09b      	b.n	800e7f8 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	785b      	ldrb	r3, [r3, #1]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d162      	bne.n	800e78e <USB_EPStartXfer+0x7be>
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	00db      	lsls	r3, r3, #3
 800e6ce:	4ad6      	ldr	r2, [pc, #856]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e6d0:	4694      	mov	ip, r2
 800e6d2:	4463      	add	r3, ip
 800e6d4:	685a      	ldr	r2, [r3, #4]
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	781b      	ldrb	r3, [r3, #0]
 800e6da:	00db      	lsls	r3, r3, #3
 800e6dc:	49d2      	ldr	r1, [pc, #840]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e6de:	468c      	mov	ip, r1
 800e6e0:	4463      	add	r3, ip
 800e6e2:	0192      	lsls	r2, r2, #6
 800e6e4:	0992      	lsrs	r2, r2, #6
 800e6e6:	605a      	str	r2, [r3, #4]
 800e6e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6ea:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6ec:	d91e      	bls.n	800e72c <USB_EPStartXfer+0x75c>
 800e6ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6f0:	095b      	lsrs	r3, r3, #5
 800e6f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e6f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6f6:	221f      	movs	r2, #31
 800e6f8:	4013      	ands	r3, r2
 800e6fa:	d102      	bne.n	800e702 <USB_EPStartXfer+0x732>
 800e6fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6fe:	3b01      	subs	r3, #1
 800e700:	643b      	str	r3, [r7, #64]	@ 0x40
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	781b      	ldrb	r3, [r3, #0]
 800e706:	00db      	lsls	r3, r3, #3
 800e708:	4ac7      	ldr	r2, [pc, #796]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e70a:	4694      	mov	ip, r2
 800e70c:	4463      	add	r3, ip
 800e70e:	685a      	ldr	r2, [r3, #4]
 800e710:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e712:	069b      	lsls	r3, r3, #26
 800e714:	431a      	orrs	r2, r3
 800e716:	683b      	ldr	r3, [r7, #0]
 800e718:	781b      	ldrb	r3, [r3, #0]
 800e71a:	00db      	lsls	r3, r3, #3
 800e71c:	49c2      	ldr	r1, [pc, #776]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e71e:	468c      	mov	ip, r1
 800e720:	4463      	add	r3, ip
 800e722:	2180      	movs	r1, #128	@ 0x80
 800e724:	0609      	lsls	r1, r1, #24
 800e726:	430a      	orrs	r2, r1
 800e728:	605a      	str	r2, [r3, #4]
 800e72a:	e055      	b.n	800e7d8 <USB_EPStartXfer+0x808>
 800e72c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d111      	bne.n	800e756 <USB_EPStartXfer+0x786>
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	781b      	ldrb	r3, [r3, #0]
 800e736:	00db      	lsls	r3, r3, #3
 800e738:	4abb      	ldr	r2, [pc, #748]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e73a:	4694      	mov	ip, r2
 800e73c:	4463      	add	r3, ip
 800e73e:	685a      	ldr	r2, [r3, #4]
 800e740:	683b      	ldr	r3, [r7, #0]
 800e742:	781b      	ldrb	r3, [r3, #0]
 800e744:	00db      	lsls	r3, r3, #3
 800e746:	49b8      	ldr	r1, [pc, #736]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e748:	468c      	mov	ip, r1
 800e74a:	4463      	add	r3, ip
 800e74c:	2180      	movs	r1, #128	@ 0x80
 800e74e:	0609      	lsls	r1, r1, #24
 800e750:	430a      	orrs	r2, r1
 800e752:	605a      	str	r2, [r3, #4]
 800e754:	e040      	b.n	800e7d8 <USB_EPStartXfer+0x808>
 800e756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e758:	085b      	lsrs	r3, r3, #1
 800e75a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e75c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e75e:	2201      	movs	r2, #1
 800e760:	4013      	ands	r3, r2
 800e762:	d002      	beq.n	800e76a <USB_EPStartXfer+0x79a>
 800e764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e766:	3301      	adds	r3, #1
 800e768:	643b      	str	r3, [r7, #64]	@ 0x40
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	00db      	lsls	r3, r3, #3
 800e770:	4aad      	ldr	r2, [pc, #692]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e772:	4694      	mov	ip, r2
 800e774:	4463      	add	r3, ip
 800e776:	6859      	ldr	r1, [r3, #4]
 800e778:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e77a:	069a      	lsls	r2, r3, #26
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	781b      	ldrb	r3, [r3, #0]
 800e780:	00db      	lsls	r3, r3, #3
 800e782:	48a9      	ldr	r0, [pc, #676]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e784:	4684      	mov	ip, r0
 800e786:	4463      	add	r3, ip
 800e788:	430a      	orrs	r2, r1
 800e78a:	605a      	str	r2, [r3, #4]
 800e78c:	e024      	b.n	800e7d8 <USB_EPStartXfer+0x808>
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	785b      	ldrb	r3, [r3, #1]
 800e792:	2b01      	cmp	r3, #1
 800e794:	d120      	bne.n	800e7d8 <USB_EPStartXfer+0x808>
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	781b      	ldrb	r3, [r3, #0]
 800e79a:	00db      	lsls	r3, r3, #3
 800e79c:	4aa2      	ldr	r2, [pc, #648]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e79e:	4694      	mov	ip, r2
 800e7a0:	4463      	add	r3, ip
 800e7a2:	685a      	ldr	r2, [r3, #4]
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	00db      	lsls	r3, r3, #3
 800e7aa:	499f      	ldr	r1, [pc, #636]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e7ac:	468c      	mov	ip, r1
 800e7ae:	4463      	add	r3, ip
 800e7b0:	0412      	lsls	r2, r2, #16
 800e7b2:	0c12      	lsrs	r2, r2, #16
 800e7b4:	605a      	str	r2, [r3, #4]
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	781b      	ldrb	r3, [r3, #0]
 800e7ba:	00db      	lsls	r3, r3, #3
 800e7bc:	4a9a      	ldr	r2, [pc, #616]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e7be:	4694      	mov	ip, r2
 800e7c0:	4463      	add	r3, ip
 800e7c2:	6859      	ldr	r1, [r3, #4]
 800e7c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7c6:	041a      	lsls	r2, r3, #16
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	00db      	lsls	r3, r3, #3
 800e7ce:	4896      	ldr	r0, [pc, #600]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e7d0:	4684      	mov	ip, r0
 800e7d2:	4463      	add	r3, ip
 800e7d4:	430a      	orrs	r2, r1
 800e7d6:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800e7d8:	201a      	movs	r0, #26
 800e7da:	183b      	adds	r3, r7, r0
 800e7dc:	683a      	ldr	r2, [r7, #0]
 800e7de:	8952      	ldrh	r2, [r2, #10]
 800e7e0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	6959      	ldr	r1, [r3, #20]
 800e7e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7e8:	b29c      	uxth	r4, r3
 800e7ea:	183b      	adds	r3, r7, r0
 800e7ec:	881a      	ldrh	r2, [r3, #0]
 800e7ee:	6878      	ldr	r0, [r7, #4]
 800e7f0:	0023      	movs	r3, r4
 800e7f2:	f000 fd07 	bl	800f204 <USB_WritePMA>
 800e7f6:	e09a      	b.n	800e92e <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	785b      	ldrb	r3, [r3, #1]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d162      	bne.n	800e8c6 <USB_EPStartXfer+0x8f6>
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	781b      	ldrb	r3, [r3, #0]
 800e804:	00db      	lsls	r3, r3, #3
 800e806:	4a88      	ldr	r2, [pc, #544]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e808:	4694      	mov	ip, r2
 800e80a:	4463      	add	r3, ip
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	781b      	ldrb	r3, [r3, #0]
 800e812:	00db      	lsls	r3, r3, #3
 800e814:	4984      	ldr	r1, [pc, #528]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e816:	468c      	mov	ip, r1
 800e818:	4463      	add	r3, ip
 800e81a:	0192      	lsls	r2, r2, #6
 800e81c:	0992      	lsrs	r2, r2, #6
 800e81e:	601a      	str	r2, [r3, #0]
 800e820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e822:	2b3e      	cmp	r3, #62	@ 0x3e
 800e824:	d91e      	bls.n	800e864 <USB_EPStartXfer+0x894>
 800e826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e828:	095b      	lsrs	r3, r3, #5
 800e82a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e82c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e82e:	221f      	movs	r2, #31
 800e830:	4013      	ands	r3, r2
 800e832:	d102      	bne.n	800e83a <USB_EPStartXfer+0x86a>
 800e834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e836:	3b01      	subs	r3, #1
 800e838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	00db      	lsls	r3, r3, #3
 800e840:	4a79      	ldr	r2, [pc, #484]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e842:	4694      	mov	ip, r2
 800e844:	4463      	add	r3, ip
 800e846:	681a      	ldr	r2, [r3, #0]
 800e848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e84a:	069b      	lsls	r3, r3, #26
 800e84c:	431a      	orrs	r2, r3
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	781b      	ldrb	r3, [r3, #0]
 800e852:	00db      	lsls	r3, r3, #3
 800e854:	4974      	ldr	r1, [pc, #464]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e856:	468c      	mov	ip, r1
 800e858:	4463      	add	r3, ip
 800e85a:	2180      	movs	r1, #128	@ 0x80
 800e85c:	0609      	lsls	r1, r1, #24
 800e85e:	430a      	orrs	r2, r1
 800e860:	601a      	str	r2, [r3, #0]
 800e862:	e055      	b.n	800e910 <USB_EPStartXfer+0x940>
 800e864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e866:	2b00      	cmp	r3, #0
 800e868:	d111      	bne.n	800e88e <USB_EPStartXfer+0x8be>
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	00db      	lsls	r3, r3, #3
 800e870:	4a6d      	ldr	r2, [pc, #436]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e872:	4694      	mov	ip, r2
 800e874:	4463      	add	r3, ip
 800e876:	681a      	ldr	r2, [r3, #0]
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	781b      	ldrb	r3, [r3, #0]
 800e87c:	00db      	lsls	r3, r3, #3
 800e87e:	496a      	ldr	r1, [pc, #424]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e880:	468c      	mov	ip, r1
 800e882:	4463      	add	r3, ip
 800e884:	2180      	movs	r1, #128	@ 0x80
 800e886:	0609      	lsls	r1, r1, #24
 800e888:	430a      	orrs	r2, r1
 800e88a:	601a      	str	r2, [r3, #0]
 800e88c:	e040      	b.n	800e910 <USB_EPStartXfer+0x940>
 800e88e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e890:	085b      	lsrs	r3, r3, #1
 800e892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e894:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e896:	2201      	movs	r2, #1
 800e898:	4013      	ands	r3, r2
 800e89a:	d002      	beq.n	800e8a2 <USB_EPStartXfer+0x8d2>
 800e89c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e89e:	3301      	adds	r3, #1
 800e8a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	00db      	lsls	r3, r3, #3
 800e8a8:	4a5f      	ldr	r2, [pc, #380]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e8aa:	4694      	mov	ip, r2
 800e8ac:	4463      	add	r3, ip
 800e8ae:	6819      	ldr	r1, [r3, #0]
 800e8b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8b2:	069a      	lsls	r2, r3, #26
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	781b      	ldrb	r3, [r3, #0]
 800e8b8:	00db      	lsls	r3, r3, #3
 800e8ba:	485b      	ldr	r0, [pc, #364]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e8bc:	4684      	mov	ip, r0
 800e8be:	4463      	add	r3, ip
 800e8c0:	430a      	orrs	r2, r1
 800e8c2:	601a      	str	r2, [r3, #0]
 800e8c4:	e024      	b.n	800e910 <USB_EPStartXfer+0x940>
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	785b      	ldrb	r3, [r3, #1]
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d120      	bne.n	800e910 <USB_EPStartXfer+0x940>
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	781b      	ldrb	r3, [r3, #0]
 800e8d2:	00db      	lsls	r3, r3, #3
 800e8d4:	4a54      	ldr	r2, [pc, #336]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e8d6:	4694      	mov	ip, r2
 800e8d8:	4463      	add	r3, ip
 800e8da:	681a      	ldr	r2, [r3, #0]
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	781b      	ldrb	r3, [r3, #0]
 800e8e0:	00db      	lsls	r3, r3, #3
 800e8e2:	4951      	ldr	r1, [pc, #324]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e8e4:	468c      	mov	ip, r1
 800e8e6:	4463      	add	r3, ip
 800e8e8:	0412      	lsls	r2, r2, #16
 800e8ea:	0c12      	lsrs	r2, r2, #16
 800e8ec:	601a      	str	r2, [r3, #0]
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	781b      	ldrb	r3, [r3, #0]
 800e8f2:	00db      	lsls	r3, r3, #3
 800e8f4:	4a4c      	ldr	r2, [pc, #304]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e8f6:	4694      	mov	ip, r2
 800e8f8:	4463      	add	r3, ip
 800e8fa:	6819      	ldr	r1, [r3, #0]
 800e8fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8fe:	041a      	lsls	r2, r3, #16
 800e900:	683b      	ldr	r3, [r7, #0]
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	00db      	lsls	r3, r3, #3
 800e906:	4848      	ldr	r0, [pc, #288]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e908:	4684      	mov	ip, r0
 800e90a:	4463      	add	r3, ip
 800e90c:	430a      	orrs	r2, r1
 800e90e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e910:	201a      	movs	r0, #26
 800e912:	183b      	adds	r3, r7, r0
 800e914:	683a      	ldr	r2, [r7, #0]
 800e916:	8912      	ldrh	r2, [r2, #8]
 800e918:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	6959      	ldr	r1, [r3, #20]
 800e91e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e920:	b29c      	uxth	r4, r3
 800e922:	183b      	adds	r3, r7, r0
 800e924:	881a      	ldrh	r2, [r3, #0]
 800e926:	6878      	ldr	r0, [r7, #4]
 800e928:	0023      	movs	r3, r4
 800e92a:	f000 fc6b 	bl	800f204 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	18d3      	adds	r3, r2, r3
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	4a3c      	ldr	r2, [pc, #240]	@ (800ea2c <USB_EPStartXfer+0xa5c>)
 800e93c:	4013      	ands	r3, r2
 800e93e:	60fb      	str	r3, [r7, #12]
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	2210      	movs	r2, #16
 800e944:	4053      	eors	r3, r2
 800e946:	60fb      	str	r3, [r7, #12]
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	2220      	movs	r2, #32
 800e94c:	4053      	eors	r3, r2
 800e94e:	60fb      	str	r3, [r7, #12]
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	781b      	ldrb	r3, [r3, #0]
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	18d3      	adds	r3, r2, r3
 800e95a:	68fa      	ldr	r2, [r7, #12]
 800e95c:	4934      	ldr	r1, [pc, #208]	@ (800ea30 <USB_EPStartXfer+0xa60>)
 800e95e:	430a      	orrs	r2, r1
 800e960:	601a      	str	r2, [r3, #0]
 800e962:	e340      	b.n	800efe6 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	7b1b      	ldrb	r3, [r3, #12]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d000      	beq.n	800e96e <USB_EPStartXfer+0x99e>
 800e96c:	e07e      	b.n	800ea6c <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	699a      	ldr	r2, [r3, #24]
 800e972:	683b      	ldr	r3, [r7, #0]
 800e974:	691b      	ldr	r3, [r3, #16]
 800e976:	429a      	cmp	r2, r3
 800e978:	d909      	bls.n	800e98e <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	691b      	ldr	r3, [r3, #16]
 800e97e:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	699a      	ldr	r2, [r3, #24]
 800e984:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e986:	1ad2      	subs	r2, r2, r3
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	619a      	str	r2, [r3, #24]
 800e98c:	e005      	b.n	800e99a <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 800e98e:	683b      	ldr	r3, [r7, #0]
 800e990:	699b      	ldr	r3, [r3, #24]
 800e992:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	2200      	movs	r2, #0
 800e998:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	781b      	ldrb	r3, [r3, #0]
 800e99e:	00db      	lsls	r3, r3, #3
 800e9a0:	4a21      	ldr	r2, [pc, #132]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e9a2:	4694      	mov	ip, r2
 800e9a4:	4463      	add	r3, ip
 800e9a6:	685a      	ldr	r2, [r3, #4]
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	781b      	ldrb	r3, [r3, #0]
 800e9ac:	00db      	lsls	r3, r3, #3
 800e9ae:	491e      	ldr	r1, [pc, #120]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e9b0:	468c      	mov	ip, r1
 800e9b2:	4463      	add	r3, ip
 800e9b4:	0192      	lsls	r2, r2, #6
 800e9b6:	0992      	lsrs	r2, r2, #6
 800e9b8:	605a      	str	r2, [r3, #4]
 800e9ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800e9be:	d91e      	bls.n	800e9fe <USB_EPStartXfer+0xa2e>
 800e9c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9c2:	095b      	lsrs	r3, r3, #5
 800e9c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e9c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9c8:	221f      	movs	r2, #31
 800e9ca:	4013      	ands	r3, r2
 800e9cc:	d102      	bne.n	800e9d4 <USB_EPStartXfer+0xa04>
 800e9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9d0:	3b01      	subs	r3, #1
 800e9d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	781b      	ldrb	r3, [r3, #0]
 800e9d8:	00db      	lsls	r3, r3, #3
 800e9da:	4a13      	ldr	r2, [pc, #76]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e9dc:	4694      	mov	ip, r2
 800e9de:	4463      	add	r3, ip
 800e9e0:	685a      	ldr	r2, [r3, #4]
 800e9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9e4:	069b      	lsls	r3, r3, #26
 800e9e6:	431a      	orrs	r2, r3
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	00db      	lsls	r3, r3, #3
 800e9ee:	490e      	ldr	r1, [pc, #56]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800e9f0:	468c      	mov	ip, r1
 800e9f2:	4463      	add	r3, ip
 800e9f4:	2180      	movs	r1, #128	@ 0x80
 800e9f6:	0609      	lsls	r1, r1, #24
 800e9f8:	430a      	orrs	r2, r1
 800e9fa:	605a      	str	r2, [r3, #4]
 800e9fc:	e2d7      	b.n	800efae <USB_EPStartXfer+0xfde>
 800e9fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d117      	bne.n	800ea34 <USB_EPStartXfer+0xa64>
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	781b      	ldrb	r3, [r3, #0]
 800ea08:	00db      	lsls	r3, r3, #3
 800ea0a:	4a07      	ldr	r2, [pc, #28]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800ea0c:	4694      	mov	ip, r2
 800ea0e:	4463      	add	r3, ip
 800ea10:	685a      	ldr	r2, [r3, #4]
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	00db      	lsls	r3, r3, #3
 800ea18:	4903      	ldr	r1, [pc, #12]	@ (800ea28 <USB_EPStartXfer+0xa58>)
 800ea1a:	468c      	mov	ip, r1
 800ea1c:	4463      	add	r3, ip
 800ea1e:	2180      	movs	r1, #128	@ 0x80
 800ea20:	0609      	lsls	r1, r1, #24
 800ea22:	430a      	orrs	r2, r1
 800ea24:	605a      	str	r2, [r3, #4]
 800ea26:	e2c2      	b.n	800efae <USB_EPStartXfer+0xfde>
 800ea28:	40009800 	.word	0x40009800
 800ea2c:	07ff8fbf 	.word	0x07ff8fbf
 800ea30:	00008080 	.word	0x00008080
 800ea34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea36:	085b      	lsrs	r3, r3, #1
 800ea38:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ea3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea3c:	2201      	movs	r2, #1
 800ea3e:	4013      	ands	r3, r2
 800ea40:	d002      	beq.n	800ea48 <USB_EPStartXfer+0xa78>
 800ea42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea44:	3301      	adds	r3, #1
 800ea46:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	00db      	lsls	r3, r3, #3
 800ea4e:	4ac4      	ldr	r2, [pc, #784]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ea50:	4694      	mov	ip, r2
 800ea52:	4463      	add	r3, ip
 800ea54:	6859      	ldr	r1, [r3, #4]
 800ea56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea58:	069a      	lsls	r2, r3, #26
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	781b      	ldrb	r3, [r3, #0]
 800ea5e:	00db      	lsls	r3, r3, #3
 800ea60:	48bf      	ldr	r0, [pc, #764]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ea62:	4684      	mov	ip, r0
 800ea64:	4463      	add	r3, ip
 800ea66:	430a      	orrs	r2, r1
 800ea68:	605a      	str	r2, [r3, #4]
 800ea6a:	e2a0      	b.n	800efae <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	78db      	ldrb	r3, [r3, #3]
 800ea70:	2b02      	cmp	r3, #2
 800ea72:	d000      	beq.n	800ea76 <USB_EPStartXfer+0xaa6>
 800ea74:	e15f      	b.n	800ed36 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	785b      	ldrb	r3, [r3, #1]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d168      	bne.n	800eb50 <USB_EPStartXfer+0xb80>
 800ea7e:	683b      	ldr	r3, [r7, #0]
 800ea80:	781b      	ldrb	r3, [r3, #0]
 800ea82:	00db      	lsls	r3, r3, #3
 800ea84:	4ab6      	ldr	r2, [pc, #728]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ea86:	4694      	mov	ip, r2
 800ea88:	4463      	add	r3, ip
 800ea8a:	681a      	ldr	r2, [r3, #0]
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	00db      	lsls	r3, r3, #3
 800ea92:	49b3      	ldr	r1, [pc, #716]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ea94:	468c      	mov	ip, r1
 800ea96:	4463      	add	r3, ip
 800ea98:	0192      	lsls	r2, r2, #6
 800ea9a:	0992      	lsrs	r2, r2, #6
 800ea9c:	601a      	str	r2, [r3, #0]
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	691b      	ldr	r3, [r3, #16]
 800eaa2:	2b3e      	cmp	r3, #62	@ 0x3e
 800eaa4:	d920      	bls.n	800eae8 <USB_EPStartXfer+0xb18>
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	691b      	ldr	r3, [r3, #16]
 800eaaa:	095b      	lsrs	r3, r3, #5
 800eaac:	637b      	str	r3, [r7, #52]	@ 0x34
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	691b      	ldr	r3, [r3, #16]
 800eab2:	221f      	movs	r2, #31
 800eab4:	4013      	ands	r3, r2
 800eab6:	d102      	bne.n	800eabe <USB_EPStartXfer+0xaee>
 800eab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaba:	3b01      	subs	r3, #1
 800eabc:	637b      	str	r3, [r7, #52]	@ 0x34
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	00db      	lsls	r3, r3, #3
 800eac4:	4aa6      	ldr	r2, [pc, #664]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eac6:	4694      	mov	ip, r2
 800eac8:	4463      	add	r3, ip
 800eaca:	681a      	ldr	r2, [r3, #0]
 800eacc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eace:	069b      	lsls	r3, r3, #26
 800ead0:	431a      	orrs	r2, r3
 800ead2:	683b      	ldr	r3, [r7, #0]
 800ead4:	781b      	ldrb	r3, [r3, #0]
 800ead6:	00db      	lsls	r3, r3, #3
 800ead8:	49a1      	ldr	r1, [pc, #644]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eada:	468c      	mov	ip, r1
 800eadc:	4463      	add	r3, ip
 800eade:	2180      	movs	r1, #128	@ 0x80
 800eae0:	0609      	lsls	r1, r1, #24
 800eae2:	430a      	orrs	r2, r1
 800eae4:	601a      	str	r2, [r3, #0]
 800eae6:	e059      	b.n	800eb9c <USB_EPStartXfer+0xbcc>
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	691b      	ldr	r3, [r3, #16]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d111      	bne.n	800eb14 <USB_EPStartXfer+0xb44>
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	781b      	ldrb	r3, [r3, #0]
 800eaf4:	00db      	lsls	r3, r3, #3
 800eaf6:	4a9a      	ldr	r2, [pc, #616]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eaf8:	4694      	mov	ip, r2
 800eafa:	4463      	add	r3, ip
 800eafc:	681a      	ldr	r2, [r3, #0]
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	00db      	lsls	r3, r3, #3
 800eb04:	4996      	ldr	r1, [pc, #600]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb06:	468c      	mov	ip, r1
 800eb08:	4463      	add	r3, ip
 800eb0a:	2180      	movs	r1, #128	@ 0x80
 800eb0c:	0609      	lsls	r1, r1, #24
 800eb0e:	430a      	orrs	r2, r1
 800eb10:	601a      	str	r2, [r3, #0]
 800eb12:	e043      	b.n	800eb9c <USB_EPStartXfer+0xbcc>
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	691b      	ldr	r3, [r3, #16]
 800eb18:	085b      	lsrs	r3, r3, #1
 800eb1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb1c:	683b      	ldr	r3, [r7, #0]
 800eb1e:	691b      	ldr	r3, [r3, #16]
 800eb20:	2201      	movs	r2, #1
 800eb22:	4013      	ands	r3, r2
 800eb24:	d002      	beq.n	800eb2c <USB_EPStartXfer+0xb5c>
 800eb26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb28:	3301      	adds	r3, #1
 800eb2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	00db      	lsls	r3, r3, #3
 800eb32:	4a8b      	ldr	r2, [pc, #556]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb34:	4694      	mov	ip, r2
 800eb36:	4463      	add	r3, ip
 800eb38:	6819      	ldr	r1, [r3, #0]
 800eb3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb3c:	069a      	lsls	r2, r3, #26
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	781b      	ldrb	r3, [r3, #0]
 800eb42:	00db      	lsls	r3, r3, #3
 800eb44:	4886      	ldr	r0, [pc, #536]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb46:	4684      	mov	ip, r0
 800eb48:	4463      	add	r3, ip
 800eb4a:	430a      	orrs	r2, r1
 800eb4c:	601a      	str	r2, [r3, #0]
 800eb4e:	e025      	b.n	800eb9c <USB_EPStartXfer+0xbcc>
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	785b      	ldrb	r3, [r3, #1]
 800eb54:	2b01      	cmp	r3, #1
 800eb56:	d121      	bne.n	800eb9c <USB_EPStartXfer+0xbcc>
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	781b      	ldrb	r3, [r3, #0]
 800eb5c:	00db      	lsls	r3, r3, #3
 800eb5e:	4a80      	ldr	r2, [pc, #512]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb60:	4694      	mov	ip, r2
 800eb62:	4463      	add	r3, ip
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	00db      	lsls	r3, r3, #3
 800eb6c:	497c      	ldr	r1, [pc, #496]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb6e:	468c      	mov	ip, r1
 800eb70:	4463      	add	r3, ip
 800eb72:	0412      	lsls	r2, r2, #16
 800eb74:	0c12      	lsrs	r2, r2, #16
 800eb76:	601a      	str	r2, [r3, #0]
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	00db      	lsls	r3, r3, #3
 800eb7e:	4a78      	ldr	r2, [pc, #480]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb80:	4694      	mov	ip, r2
 800eb82:	4463      	add	r3, ip
 800eb84:	6819      	ldr	r1, [r3, #0]
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	691b      	ldr	r3, [r3, #16]
 800eb8a:	041a      	lsls	r2, r3, #16
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	00db      	lsls	r3, r3, #3
 800eb92:	4873      	ldr	r0, [pc, #460]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eb94:	4684      	mov	ip, r0
 800eb96:	4463      	add	r3, ip
 800eb98:	430a      	orrs	r2, r1
 800eb9a:	601a      	str	r2, [r3, #0]
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	785b      	ldrb	r3, [r3, #1]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d168      	bne.n	800ec76 <USB_EPStartXfer+0xca6>
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	781b      	ldrb	r3, [r3, #0]
 800eba8:	00db      	lsls	r3, r3, #3
 800ebaa:	4a6d      	ldr	r2, [pc, #436]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ebac:	4694      	mov	ip, r2
 800ebae:	4463      	add	r3, ip
 800ebb0:	685a      	ldr	r2, [r3, #4]
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	781b      	ldrb	r3, [r3, #0]
 800ebb6:	00db      	lsls	r3, r3, #3
 800ebb8:	4969      	ldr	r1, [pc, #420]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ebba:	468c      	mov	ip, r1
 800ebbc:	4463      	add	r3, ip
 800ebbe:	0192      	lsls	r2, r2, #6
 800ebc0:	0992      	lsrs	r2, r2, #6
 800ebc2:	605a      	str	r2, [r3, #4]
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	691b      	ldr	r3, [r3, #16]
 800ebc8:	2b3e      	cmp	r3, #62	@ 0x3e
 800ebca:	d920      	bls.n	800ec0e <USB_EPStartXfer+0xc3e>
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	691b      	ldr	r3, [r3, #16]
 800ebd0:	095b      	lsrs	r3, r3, #5
 800ebd2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	691b      	ldr	r3, [r3, #16]
 800ebd8:	221f      	movs	r2, #31
 800ebda:	4013      	ands	r3, r2
 800ebdc:	d102      	bne.n	800ebe4 <USB_EPStartXfer+0xc14>
 800ebde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebe0:	3b01      	subs	r3, #1
 800ebe2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	781b      	ldrb	r3, [r3, #0]
 800ebe8:	00db      	lsls	r3, r3, #3
 800ebea:	4a5d      	ldr	r2, [pc, #372]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ebec:	4694      	mov	ip, r2
 800ebee:	4463      	add	r3, ip
 800ebf0:	685a      	ldr	r2, [r3, #4]
 800ebf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebf4:	069b      	lsls	r3, r3, #26
 800ebf6:	431a      	orrs	r2, r3
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	00db      	lsls	r3, r3, #3
 800ebfe:	4958      	ldr	r1, [pc, #352]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec00:	468c      	mov	ip, r1
 800ec02:	4463      	add	r3, ip
 800ec04:	2180      	movs	r1, #128	@ 0x80
 800ec06:	0609      	lsls	r1, r1, #24
 800ec08:	430a      	orrs	r2, r1
 800ec0a:	605a      	str	r2, [r3, #4]
 800ec0c:	e059      	b.n	800ecc2 <USB_EPStartXfer+0xcf2>
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	691b      	ldr	r3, [r3, #16]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d111      	bne.n	800ec3a <USB_EPStartXfer+0xc6a>
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	781b      	ldrb	r3, [r3, #0]
 800ec1a:	00db      	lsls	r3, r3, #3
 800ec1c:	4a50      	ldr	r2, [pc, #320]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec1e:	4694      	mov	ip, r2
 800ec20:	4463      	add	r3, ip
 800ec22:	685a      	ldr	r2, [r3, #4]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	00db      	lsls	r3, r3, #3
 800ec2a:	494d      	ldr	r1, [pc, #308]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec2c:	468c      	mov	ip, r1
 800ec2e:	4463      	add	r3, ip
 800ec30:	2180      	movs	r1, #128	@ 0x80
 800ec32:	0609      	lsls	r1, r1, #24
 800ec34:	430a      	orrs	r2, r1
 800ec36:	605a      	str	r2, [r3, #4]
 800ec38:	e043      	b.n	800ecc2 <USB_EPStartXfer+0xcf2>
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	691b      	ldr	r3, [r3, #16]
 800ec3e:	085b      	lsrs	r3, r3, #1
 800ec40:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	691b      	ldr	r3, [r3, #16]
 800ec46:	2201      	movs	r2, #1
 800ec48:	4013      	ands	r3, r2
 800ec4a:	d002      	beq.n	800ec52 <USB_EPStartXfer+0xc82>
 800ec4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec4e:	3301      	adds	r3, #1
 800ec50:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec52:	683b      	ldr	r3, [r7, #0]
 800ec54:	781b      	ldrb	r3, [r3, #0]
 800ec56:	00db      	lsls	r3, r3, #3
 800ec58:	4a41      	ldr	r2, [pc, #260]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec5a:	4694      	mov	ip, r2
 800ec5c:	4463      	add	r3, ip
 800ec5e:	6859      	ldr	r1, [r3, #4]
 800ec60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec62:	069a      	lsls	r2, r3, #26
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	781b      	ldrb	r3, [r3, #0]
 800ec68:	00db      	lsls	r3, r3, #3
 800ec6a:	483d      	ldr	r0, [pc, #244]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec6c:	4684      	mov	ip, r0
 800ec6e:	4463      	add	r3, ip
 800ec70:	430a      	orrs	r2, r1
 800ec72:	605a      	str	r2, [r3, #4]
 800ec74:	e025      	b.n	800ecc2 <USB_EPStartXfer+0xcf2>
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	785b      	ldrb	r3, [r3, #1]
 800ec7a:	2b01      	cmp	r3, #1
 800ec7c:	d121      	bne.n	800ecc2 <USB_EPStartXfer+0xcf2>
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	781b      	ldrb	r3, [r3, #0]
 800ec82:	00db      	lsls	r3, r3, #3
 800ec84:	4a36      	ldr	r2, [pc, #216]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec86:	4694      	mov	ip, r2
 800ec88:	4463      	add	r3, ip
 800ec8a:	685a      	ldr	r2, [r3, #4]
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	00db      	lsls	r3, r3, #3
 800ec92:	4933      	ldr	r1, [pc, #204]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ec94:	468c      	mov	ip, r1
 800ec96:	4463      	add	r3, ip
 800ec98:	0412      	lsls	r2, r2, #16
 800ec9a:	0c12      	lsrs	r2, r2, #16
 800ec9c:	605a      	str	r2, [r3, #4]
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	781b      	ldrb	r3, [r3, #0]
 800eca2:	00db      	lsls	r3, r3, #3
 800eca4:	4a2e      	ldr	r2, [pc, #184]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800eca6:	4694      	mov	ip, r2
 800eca8:	4463      	add	r3, ip
 800ecaa:	6859      	ldr	r1, [r3, #4]
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	691b      	ldr	r3, [r3, #16]
 800ecb0:	041a      	lsls	r2, r3, #16
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	781b      	ldrb	r3, [r3, #0]
 800ecb6:	00db      	lsls	r3, r3, #3
 800ecb8:	4829      	ldr	r0, [pc, #164]	@ (800ed60 <USB_EPStartXfer+0xd90>)
 800ecba:	4684      	mov	ip, r0
 800ecbc:	4463      	add	r3, ip
 800ecbe:	430a      	orrs	r2, r1
 800ecc0:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	69db      	ldr	r3, [r3, #28]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d100      	bne.n	800eccc <USB_EPStartXfer+0xcfc>
 800ecca:	e170      	b.n	800efae <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	18d3      	adds	r3, r2, r3
 800ecd6:	681a      	ldr	r2, [r3, #0]
 800ecd8:	2126      	movs	r1, #38	@ 0x26
 800ecda:	187b      	adds	r3, r7, r1
 800ecdc:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ecde:	187b      	adds	r3, r7, r1
 800ece0:	881a      	ldrh	r2, [r3, #0]
 800ece2:	2380      	movs	r3, #128	@ 0x80
 800ece4:	01db      	lsls	r3, r3, #7
 800ece6:	4013      	ands	r3, r2
 800ece8:	d004      	beq.n	800ecf4 <USB_EPStartXfer+0xd24>
 800ecea:	187b      	adds	r3, r7, r1
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	2240      	movs	r2, #64	@ 0x40
 800ecf0:	4013      	ands	r3, r2
 800ecf2:	d10d      	bne.n	800ed10 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ecf4:	2126      	movs	r1, #38	@ 0x26
 800ecf6:	187b      	adds	r3, r7, r1
 800ecf8:	881a      	ldrh	r2, [r3, #0]
 800ecfa:	2380      	movs	r3, #128	@ 0x80
 800ecfc:	01db      	lsls	r3, r3, #7
 800ecfe:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ed00:	d000      	beq.n	800ed04 <USB_EPStartXfer+0xd34>
 800ed02:	e154      	b.n	800efae <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ed04:	187b      	adds	r3, r7, r1
 800ed06:	881b      	ldrh	r3, [r3, #0]
 800ed08:	2240      	movs	r2, #64	@ 0x40
 800ed0a:	4013      	ands	r3, r2
 800ed0c:	d000      	beq.n	800ed10 <USB_EPStartXfer+0xd40>
 800ed0e:	e14e      	b.n	800efae <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ed10:	687a      	ldr	r2, [r7, #4]
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	009b      	lsls	r3, r3, #2
 800ed18:	18d3      	adds	r3, r2, r3
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	4a11      	ldr	r2, [pc, #68]	@ (800ed64 <USB_EPStartXfer+0xd94>)
 800ed1e:	4013      	ands	r3, r2
 800ed20:	623b      	str	r3, [r7, #32]
 800ed22:	687a      	ldr	r2, [r7, #4]
 800ed24:	683b      	ldr	r3, [r7, #0]
 800ed26:	781b      	ldrb	r3, [r3, #0]
 800ed28:	009b      	lsls	r3, r3, #2
 800ed2a:	18d3      	adds	r3, r2, r3
 800ed2c:	6a3a      	ldr	r2, [r7, #32]
 800ed2e:	490e      	ldr	r1, [pc, #56]	@ (800ed68 <USB_EPStartXfer+0xd98>)
 800ed30:	430a      	orrs	r2, r1
 800ed32:	601a      	str	r2, [r3, #0]
 800ed34:	e13b      	b.n	800efae <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	78db      	ldrb	r3, [r3, #3]
 800ed3a:	2b01      	cmp	r3, #1
 800ed3c:	d000      	beq.n	800ed40 <USB_EPStartXfer+0xd70>
 800ed3e:	e134      	b.n	800efaa <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	699a      	ldr	r2, [r3, #24]
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	691b      	ldr	r3, [r3, #16]
 800ed48:	429a      	cmp	r2, r3
 800ed4a:	d90f      	bls.n	800ed6c <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 800ed4c:	683b      	ldr	r3, [r7, #0]
 800ed4e:	691b      	ldr	r3, [r3, #16]
 800ed50:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	699a      	ldr	r2, [r3, #24]
 800ed56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed58:	1ad2      	subs	r2, r2, r3
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	619a      	str	r2, [r3, #24]
 800ed5e:	e00b      	b.n	800ed78 <USB_EPStartXfer+0xda8>
 800ed60:	40009800 	.word	0x40009800
 800ed64:	07ff8f8f 	.word	0x07ff8f8f
 800ed68:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	699b      	ldr	r3, [r3, #24]
 800ed70:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	2200      	movs	r2, #0
 800ed76:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	785b      	ldrb	r3, [r3, #1]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d162      	bne.n	800ee46 <USB_EPStartXfer+0xe76>
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	781b      	ldrb	r3, [r3, #0]
 800ed84:	00db      	lsls	r3, r3, #3
 800ed86:	4a9a      	ldr	r2, [pc, #616]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ed88:	4694      	mov	ip, r2
 800ed8a:	4463      	add	r3, ip
 800ed8c:	681a      	ldr	r2, [r3, #0]
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	00db      	lsls	r3, r3, #3
 800ed94:	4996      	ldr	r1, [pc, #600]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ed96:	468c      	mov	ip, r1
 800ed98:	4463      	add	r3, ip
 800ed9a:	0192      	lsls	r2, r2, #6
 800ed9c:	0992      	lsrs	r2, r2, #6
 800ed9e:	601a      	str	r2, [r3, #0]
 800eda0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eda2:	2b3e      	cmp	r3, #62	@ 0x3e
 800eda4:	d91e      	bls.n	800ede4 <USB_EPStartXfer+0xe14>
 800eda6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eda8:	095b      	lsrs	r3, r3, #5
 800edaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800edac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edae:	221f      	movs	r2, #31
 800edb0:	4013      	ands	r3, r2
 800edb2:	d102      	bne.n	800edba <USB_EPStartXfer+0xdea>
 800edb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edb6:	3b01      	subs	r3, #1
 800edb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800edba:	683b      	ldr	r3, [r7, #0]
 800edbc:	781b      	ldrb	r3, [r3, #0]
 800edbe:	00db      	lsls	r3, r3, #3
 800edc0:	4a8b      	ldr	r2, [pc, #556]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800edc2:	4694      	mov	ip, r2
 800edc4:	4463      	add	r3, ip
 800edc6:	681a      	ldr	r2, [r3, #0]
 800edc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edca:	069b      	lsls	r3, r3, #26
 800edcc:	431a      	orrs	r2, r3
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	00db      	lsls	r3, r3, #3
 800edd4:	4986      	ldr	r1, [pc, #536]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800edd6:	468c      	mov	ip, r1
 800edd8:	4463      	add	r3, ip
 800edda:	2180      	movs	r1, #128	@ 0x80
 800eddc:	0609      	lsls	r1, r1, #24
 800edde:	430a      	orrs	r2, r1
 800ede0:	601a      	str	r2, [r3, #0]
 800ede2:	e055      	b.n	800ee90 <USB_EPStartXfer+0xec0>
 800ede4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d111      	bne.n	800ee0e <USB_EPStartXfer+0xe3e>
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	781b      	ldrb	r3, [r3, #0]
 800edee:	00db      	lsls	r3, r3, #3
 800edf0:	4a7f      	ldr	r2, [pc, #508]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800edf2:	4694      	mov	ip, r2
 800edf4:	4463      	add	r3, ip
 800edf6:	681a      	ldr	r2, [r3, #0]
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	00db      	lsls	r3, r3, #3
 800edfe:	497c      	ldr	r1, [pc, #496]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee00:	468c      	mov	ip, r1
 800ee02:	4463      	add	r3, ip
 800ee04:	2180      	movs	r1, #128	@ 0x80
 800ee06:	0609      	lsls	r1, r1, #24
 800ee08:	430a      	orrs	r2, r1
 800ee0a:	601a      	str	r2, [r3, #0]
 800ee0c:	e040      	b.n	800ee90 <USB_EPStartXfer+0xec0>
 800ee0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee10:	085b      	lsrs	r3, r3, #1
 800ee12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee16:	2201      	movs	r2, #1
 800ee18:	4013      	ands	r3, r2
 800ee1a:	d002      	beq.n	800ee22 <USB_EPStartXfer+0xe52>
 800ee1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee1e:	3301      	adds	r3, #1
 800ee20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	781b      	ldrb	r3, [r3, #0]
 800ee26:	00db      	lsls	r3, r3, #3
 800ee28:	4a71      	ldr	r2, [pc, #452]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee2a:	4694      	mov	ip, r2
 800ee2c:	4463      	add	r3, ip
 800ee2e:	6819      	ldr	r1, [r3, #0]
 800ee30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee32:	069a      	lsls	r2, r3, #26
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	00db      	lsls	r3, r3, #3
 800ee3a:	486d      	ldr	r0, [pc, #436]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee3c:	4684      	mov	ip, r0
 800ee3e:	4463      	add	r3, ip
 800ee40:	430a      	orrs	r2, r1
 800ee42:	601a      	str	r2, [r3, #0]
 800ee44:	e024      	b.n	800ee90 <USB_EPStartXfer+0xec0>
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	785b      	ldrb	r3, [r3, #1]
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	d120      	bne.n	800ee90 <USB_EPStartXfer+0xec0>
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	00db      	lsls	r3, r3, #3
 800ee54:	4a66      	ldr	r2, [pc, #408]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee56:	4694      	mov	ip, r2
 800ee58:	4463      	add	r3, ip
 800ee5a:	681a      	ldr	r2, [r3, #0]
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	781b      	ldrb	r3, [r3, #0]
 800ee60:	00db      	lsls	r3, r3, #3
 800ee62:	4963      	ldr	r1, [pc, #396]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee64:	468c      	mov	ip, r1
 800ee66:	4463      	add	r3, ip
 800ee68:	0412      	lsls	r2, r2, #16
 800ee6a:	0c12      	lsrs	r2, r2, #16
 800ee6c:	601a      	str	r2, [r3, #0]
 800ee6e:	683b      	ldr	r3, [r7, #0]
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	00db      	lsls	r3, r3, #3
 800ee74:	4a5e      	ldr	r2, [pc, #376]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee76:	4694      	mov	ip, r2
 800ee78:	4463      	add	r3, ip
 800ee7a:	6819      	ldr	r1, [r3, #0]
 800ee7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee7e:	041a      	lsls	r2, r3, #16
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	781b      	ldrb	r3, [r3, #0]
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	485a      	ldr	r0, [pc, #360]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ee88:	4684      	mov	ip, r0
 800ee8a:	4463      	add	r3, ip
 800ee8c:	430a      	orrs	r2, r1
 800ee8e:	601a      	str	r2, [r3, #0]
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	785b      	ldrb	r3, [r3, #1]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d162      	bne.n	800ef5e <USB_EPStartXfer+0xf8e>
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	00db      	lsls	r3, r3, #3
 800ee9e:	4a54      	ldr	r2, [pc, #336]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800eea0:	4694      	mov	ip, r2
 800eea2:	4463      	add	r3, ip
 800eea4:	685a      	ldr	r2, [r3, #4]
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	00db      	lsls	r3, r3, #3
 800eeac:	4950      	ldr	r1, [pc, #320]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800eeae:	468c      	mov	ip, r1
 800eeb0:	4463      	add	r3, ip
 800eeb2:	0192      	lsls	r2, r2, #6
 800eeb4:	0992      	lsrs	r2, r2, #6
 800eeb6:	605a      	str	r2, [r3, #4]
 800eeb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eeba:	2b3e      	cmp	r3, #62	@ 0x3e
 800eebc:	d91e      	bls.n	800eefc <USB_EPStartXfer+0xf2c>
 800eebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eec0:	095b      	lsrs	r3, r3, #5
 800eec2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eec4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eec6:	221f      	movs	r2, #31
 800eec8:	4013      	ands	r3, r2
 800eeca:	d102      	bne.n	800eed2 <USB_EPStartXfer+0xf02>
 800eecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eece:	3b01      	subs	r3, #1
 800eed0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	781b      	ldrb	r3, [r3, #0]
 800eed6:	00db      	lsls	r3, r3, #3
 800eed8:	4a45      	ldr	r2, [pc, #276]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800eeda:	4694      	mov	ip, r2
 800eedc:	4463      	add	r3, ip
 800eede:	685a      	ldr	r2, [r3, #4]
 800eee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eee2:	069b      	lsls	r3, r3, #26
 800eee4:	431a      	orrs	r2, r3
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	781b      	ldrb	r3, [r3, #0]
 800eeea:	00db      	lsls	r3, r3, #3
 800eeec:	4940      	ldr	r1, [pc, #256]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800eeee:	468c      	mov	ip, r1
 800eef0:	4463      	add	r3, ip
 800eef2:	2180      	movs	r1, #128	@ 0x80
 800eef4:	0609      	lsls	r1, r1, #24
 800eef6:	430a      	orrs	r2, r1
 800eef8:	605a      	str	r2, [r3, #4]
 800eefa:	e058      	b.n	800efae <USB_EPStartXfer+0xfde>
 800eefc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d111      	bne.n	800ef26 <USB_EPStartXfer+0xf56>
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	781b      	ldrb	r3, [r3, #0]
 800ef06:	00db      	lsls	r3, r3, #3
 800ef08:	4a39      	ldr	r2, [pc, #228]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef0a:	4694      	mov	ip, r2
 800ef0c:	4463      	add	r3, ip
 800ef0e:	685a      	ldr	r2, [r3, #4]
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	00db      	lsls	r3, r3, #3
 800ef16:	4936      	ldr	r1, [pc, #216]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef18:	468c      	mov	ip, r1
 800ef1a:	4463      	add	r3, ip
 800ef1c:	2180      	movs	r1, #128	@ 0x80
 800ef1e:	0609      	lsls	r1, r1, #24
 800ef20:	430a      	orrs	r2, r1
 800ef22:	605a      	str	r2, [r3, #4]
 800ef24:	e043      	b.n	800efae <USB_EPStartXfer+0xfde>
 800ef26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef28:	085b      	lsrs	r3, r3, #1
 800ef2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef2e:	2201      	movs	r2, #1
 800ef30:	4013      	ands	r3, r2
 800ef32:	d002      	beq.n	800ef3a <USB_EPStartXfer+0xf6a>
 800ef34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef36:	3301      	adds	r3, #1
 800ef38:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	00db      	lsls	r3, r3, #3
 800ef40:	4a2b      	ldr	r2, [pc, #172]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef42:	4694      	mov	ip, r2
 800ef44:	4463      	add	r3, ip
 800ef46:	6859      	ldr	r1, [r3, #4]
 800ef48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef4a:	069a      	lsls	r2, r3, #26
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	781b      	ldrb	r3, [r3, #0]
 800ef50:	00db      	lsls	r3, r3, #3
 800ef52:	4827      	ldr	r0, [pc, #156]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef54:	4684      	mov	ip, r0
 800ef56:	4463      	add	r3, ip
 800ef58:	430a      	orrs	r2, r1
 800ef5a:	605a      	str	r2, [r3, #4]
 800ef5c:	e027      	b.n	800efae <USB_EPStartXfer+0xfde>
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	785b      	ldrb	r3, [r3, #1]
 800ef62:	2b01      	cmp	r3, #1
 800ef64:	d123      	bne.n	800efae <USB_EPStartXfer+0xfde>
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	00db      	lsls	r3, r3, #3
 800ef6c:	4a20      	ldr	r2, [pc, #128]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef6e:	4694      	mov	ip, r2
 800ef70:	4463      	add	r3, ip
 800ef72:	685a      	ldr	r2, [r3, #4]
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	781b      	ldrb	r3, [r3, #0]
 800ef78:	00db      	lsls	r3, r3, #3
 800ef7a:	491d      	ldr	r1, [pc, #116]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef7c:	468c      	mov	ip, r1
 800ef7e:	4463      	add	r3, ip
 800ef80:	0412      	lsls	r2, r2, #16
 800ef82:	0c12      	lsrs	r2, r2, #16
 800ef84:	605a      	str	r2, [r3, #4]
 800ef86:	683b      	ldr	r3, [r7, #0]
 800ef88:	781b      	ldrb	r3, [r3, #0]
 800ef8a:	00db      	lsls	r3, r3, #3
 800ef8c:	4a18      	ldr	r2, [pc, #96]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800ef8e:	4694      	mov	ip, r2
 800ef90:	4463      	add	r3, ip
 800ef92:	6859      	ldr	r1, [r3, #4]
 800ef94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef96:	041a      	lsls	r2, r3, #16
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	781b      	ldrb	r3, [r3, #0]
 800ef9c:	00db      	lsls	r3, r3, #3
 800ef9e:	4814      	ldr	r0, [pc, #80]	@ (800eff0 <USB_EPStartXfer+0x1020>)
 800efa0:	4684      	mov	ip, r0
 800efa2:	4463      	add	r3, ip
 800efa4:	430a      	orrs	r2, r1
 800efa6:	605a      	str	r2, [r3, #4]
 800efa8:	e001      	b.n	800efae <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800efaa:	2301      	movs	r3, #1
 800efac:	e01c      	b.n	800efe8 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800efae:	687a      	ldr	r2, [r7, #4]
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	781b      	ldrb	r3, [r3, #0]
 800efb4:	009b      	lsls	r3, r3, #2
 800efb6:	18d3      	adds	r3, r2, r3
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	4a0e      	ldr	r2, [pc, #56]	@ (800eff4 <USB_EPStartXfer+0x1024>)
 800efbc:	4013      	ands	r3, r2
 800efbe:	61fb      	str	r3, [r7, #28]
 800efc0:	69fb      	ldr	r3, [r7, #28]
 800efc2:	2280      	movs	r2, #128	@ 0x80
 800efc4:	0152      	lsls	r2, r2, #5
 800efc6:	4053      	eors	r3, r2
 800efc8:	61fb      	str	r3, [r7, #28]
 800efca:	69fb      	ldr	r3, [r7, #28]
 800efcc:	2280      	movs	r2, #128	@ 0x80
 800efce:	0192      	lsls	r2, r2, #6
 800efd0:	4053      	eors	r3, r2
 800efd2:	61fb      	str	r3, [r7, #28]
 800efd4:	687a      	ldr	r2, [r7, #4]
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	009b      	lsls	r3, r3, #2
 800efdc:	18d3      	adds	r3, r2, r3
 800efde:	69fa      	ldr	r2, [r7, #28]
 800efe0:	4905      	ldr	r1, [pc, #20]	@ (800eff8 <USB_EPStartXfer+0x1028>)
 800efe2:	430a      	orrs	r2, r1
 800efe4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800efe6:	2300      	movs	r3, #0
}
 800efe8:	0018      	movs	r0, r3
 800efea:	46bd      	mov	sp, r7
 800efec:	b017      	add	sp, #92	@ 0x5c
 800efee:	bd90      	pop	{r4, r7, pc}
 800eff0:	40009800 	.word	0x40009800
 800eff4:	07ffbf8f 	.word	0x07ffbf8f
 800eff8:	00008080 	.word	0x00008080

0800effc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b084      	sub	sp, #16
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
 800f004:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f006:	683b      	ldr	r3, [r7, #0]
 800f008:	785b      	ldrb	r3, [r3, #1]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d016      	beq.n	800f03c <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f00e:	687a      	ldr	r2, [r7, #4]
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	009b      	lsls	r3, r3, #2
 800f016:	18d3      	adds	r3, r2, r3
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	4a16      	ldr	r2, [pc, #88]	@ (800f074 <USB_EPSetStall+0x78>)
 800f01c:	4013      	ands	r3, r2
 800f01e:	60bb      	str	r3, [r7, #8]
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	2210      	movs	r2, #16
 800f024:	4053      	eors	r3, r2
 800f026:	60bb      	str	r3, [r7, #8]
 800f028:	687a      	ldr	r2, [r7, #4]
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	781b      	ldrb	r3, [r3, #0]
 800f02e:	009b      	lsls	r3, r3, #2
 800f030:	18d3      	adds	r3, r2, r3
 800f032:	68ba      	ldr	r2, [r7, #8]
 800f034:	4910      	ldr	r1, [pc, #64]	@ (800f078 <USB_EPSetStall+0x7c>)
 800f036:	430a      	orrs	r2, r1
 800f038:	601a      	str	r2, [r3, #0]
 800f03a:	e016      	b.n	800f06a <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f03c:	687a      	ldr	r2, [r7, #4]
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	781b      	ldrb	r3, [r3, #0]
 800f042:	009b      	lsls	r3, r3, #2
 800f044:	18d3      	adds	r3, r2, r3
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4a0c      	ldr	r2, [pc, #48]	@ (800f07c <USB_EPSetStall+0x80>)
 800f04a:	4013      	ands	r3, r2
 800f04c:	60fb      	str	r3, [r7, #12]
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	2280      	movs	r2, #128	@ 0x80
 800f052:	0152      	lsls	r2, r2, #5
 800f054:	4053      	eors	r3, r2
 800f056:	60fb      	str	r3, [r7, #12]
 800f058:	687a      	ldr	r2, [r7, #4]
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	009b      	lsls	r3, r3, #2
 800f060:	18d3      	adds	r3, r2, r3
 800f062:	68fa      	ldr	r2, [r7, #12]
 800f064:	4904      	ldr	r1, [pc, #16]	@ (800f078 <USB_EPSetStall+0x7c>)
 800f066:	430a      	orrs	r2, r1
 800f068:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f06a:	2300      	movs	r3, #0
}
 800f06c:	0018      	movs	r0, r3
 800f06e:	46bd      	mov	sp, r7
 800f070:	b004      	add	sp, #16
 800f072:	bd80      	pop	{r7, pc}
 800f074:	07ff8fbf 	.word	0x07ff8fbf
 800f078:	00008080 	.word	0x00008080
 800f07c:	07ffbf8f 	.word	0x07ffbf8f

0800f080 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f080:	b580      	push	{r7, lr}
 800f082:	b088      	sub	sp, #32
 800f084:	af00      	add	r7, sp, #0
 800f086:	6078      	str	r0, [r7, #4]
 800f088:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	7b1b      	ldrb	r3, [r3, #12]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d000      	beq.n	800f094 <USB_EPClearStall+0x14>
 800f092:	e075      	b.n	800f180 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	785b      	ldrb	r3, [r3, #1]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d037      	beq.n	800f10c <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	009b      	lsls	r3, r3, #2
 800f0a4:	18d3      	adds	r3, r2, r3
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	613b      	str	r3, [r7, #16]
 800f0aa:	693b      	ldr	r3, [r7, #16]
 800f0ac:	2240      	movs	r2, #64	@ 0x40
 800f0ae:	4013      	ands	r3, r2
 800f0b0:	d011      	beq.n	800f0d6 <USB_EPClearStall+0x56>
 800f0b2:	687a      	ldr	r2, [r7, #4]
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	781b      	ldrb	r3, [r3, #0]
 800f0b8:	009b      	lsls	r3, r3, #2
 800f0ba:	18d3      	adds	r3, r2, r3
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	4a33      	ldr	r2, [pc, #204]	@ (800f18c <USB_EPClearStall+0x10c>)
 800f0c0:	4013      	ands	r3, r2
 800f0c2:	60fb      	str	r3, [r7, #12]
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	781b      	ldrb	r3, [r3, #0]
 800f0ca:	009b      	lsls	r3, r3, #2
 800f0cc:	18d3      	adds	r3, r2, r3
 800f0ce:	68fa      	ldr	r2, [r7, #12]
 800f0d0:	492f      	ldr	r1, [pc, #188]	@ (800f190 <USB_EPClearStall+0x110>)
 800f0d2:	430a      	orrs	r2, r1
 800f0d4:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	78db      	ldrb	r3, [r3, #3]
 800f0da:	2b01      	cmp	r3, #1
 800f0dc:	d050      	beq.n	800f180 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f0de:	687a      	ldr	r2, [r7, #4]
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	781b      	ldrb	r3, [r3, #0]
 800f0e4:	009b      	lsls	r3, r3, #2
 800f0e6:	18d3      	adds	r3, r2, r3
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	4a2a      	ldr	r2, [pc, #168]	@ (800f194 <USB_EPClearStall+0x114>)
 800f0ec:	4013      	ands	r3, r2
 800f0ee:	60bb      	str	r3, [r7, #8]
 800f0f0:	68bb      	ldr	r3, [r7, #8]
 800f0f2:	2220      	movs	r2, #32
 800f0f4:	4053      	eors	r3, r2
 800f0f6:	60bb      	str	r3, [r7, #8]
 800f0f8:	687a      	ldr	r2, [r7, #4]
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	781b      	ldrb	r3, [r3, #0]
 800f0fe:	009b      	lsls	r3, r3, #2
 800f100:	18d3      	adds	r3, r2, r3
 800f102:	68ba      	ldr	r2, [r7, #8]
 800f104:	4924      	ldr	r1, [pc, #144]	@ (800f198 <USB_EPClearStall+0x118>)
 800f106:	430a      	orrs	r2, r1
 800f108:	601a      	str	r2, [r3, #0]
 800f10a:	e039      	b.n	800f180 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f10c:	687a      	ldr	r2, [r7, #4]
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	781b      	ldrb	r3, [r3, #0]
 800f112:	009b      	lsls	r3, r3, #2
 800f114:	18d3      	adds	r3, r2, r3
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	61fb      	str	r3, [r7, #28]
 800f11a:	69fa      	ldr	r2, [r7, #28]
 800f11c:	2380      	movs	r3, #128	@ 0x80
 800f11e:	01db      	lsls	r3, r3, #7
 800f120:	4013      	ands	r3, r2
 800f122:	d011      	beq.n	800f148 <USB_EPClearStall+0xc8>
 800f124:	687a      	ldr	r2, [r7, #4]
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	009b      	lsls	r3, r3, #2
 800f12c:	18d3      	adds	r3, r2, r3
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	4a16      	ldr	r2, [pc, #88]	@ (800f18c <USB_EPClearStall+0x10c>)
 800f132:	4013      	ands	r3, r2
 800f134:	61bb      	str	r3, [r7, #24]
 800f136:	687a      	ldr	r2, [r7, #4]
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	781b      	ldrb	r3, [r3, #0]
 800f13c:	009b      	lsls	r3, r3, #2
 800f13e:	18d3      	adds	r3, r2, r3
 800f140:	69ba      	ldr	r2, [r7, #24]
 800f142:	4916      	ldr	r1, [pc, #88]	@ (800f19c <USB_EPClearStall+0x11c>)
 800f144:	430a      	orrs	r2, r1
 800f146:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f148:	687a      	ldr	r2, [r7, #4]
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	781b      	ldrb	r3, [r3, #0]
 800f14e:	009b      	lsls	r3, r3, #2
 800f150:	18d3      	adds	r3, r2, r3
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	4a12      	ldr	r2, [pc, #72]	@ (800f1a0 <USB_EPClearStall+0x120>)
 800f156:	4013      	ands	r3, r2
 800f158:	617b      	str	r3, [r7, #20]
 800f15a:	697b      	ldr	r3, [r7, #20]
 800f15c:	2280      	movs	r2, #128	@ 0x80
 800f15e:	0152      	lsls	r2, r2, #5
 800f160:	4053      	eors	r3, r2
 800f162:	617b      	str	r3, [r7, #20]
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	2280      	movs	r2, #128	@ 0x80
 800f168:	0192      	lsls	r2, r2, #6
 800f16a:	4053      	eors	r3, r2
 800f16c:	617b      	str	r3, [r7, #20]
 800f16e:	687a      	ldr	r2, [r7, #4]
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	781b      	ldrb	r3, [r3, #0]
 800f174:	009b      	lsls	r3, r3, #2
 800f176:	18d3      	adds	r3, r2, r3
 800f178:	697a      	ldr	r2, [r7, #20]
 800f17a:	4907      	ldr	r1, [pc, #28]	@ (800f198 <USB_EPClearStall+0x118>)
 800f17c:	430a      	orrs	r2, r1
 800f17e:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800f180:	2300      	movs	r3, #0
}
 800f182:	0018      	movs	r0, r3
 800f184:	46bd      	mov	sp, r7
 800f186:	b008      	add	sp, #32
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	46c0      	nop			@ (mov r8, r8)
 800f18c:	07ff8f8f 	.word	0x07ff8f8f
 800f190:	000080c0 	.word	0x000080c0
 800f194:	07ff8fbf 	.word	0x07ff8fbf
 800f198:	00008080 	.word	0x00008080
 800f19c:	0000c080 	.word	0x0000c080
 800f1a0:	07ffbf8f 	.word	0x07ffbf8f

0800f1a4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b082      	sub	sp, #8
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
 800f1ac:	000a      	movs	r2, r1
 800f1ae:	1cfb      	adds	r3, r7, #3
 800f1b0:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800f1b2:	1cfb      	adds	r3, r7, #3
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d102      	bne.n	800f1c0 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	2280      	movs	r2, #128	@ 0x80
 800f1be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f1c0:	2300      	movs	r3, #0
}
 800f1c2:	0018      	movs	r0, r3
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	b002      	add	sp, #8
 800f1c8:	bd80      	pop	{r7, pc}

0800f1ca <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800f1ca:	b580      	push	{r7, lr}
 800f1cc:	b082      	sub	sp, #8
 800f1ce:	af00      	add	r7, sp, #0
 800f1d0:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1d6:	2280      	movs	r2, #128	@ 0x80
 800f1d8:	0212      	lsls	r2, r2, #8
 800f1da:	431a      	orrs	r2, r3
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f1e0:	2300      	movs	r3, #0
}
 800f1e2:	0018      	movs	r0, r3
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	b002      	add	sp, #8
 800f1e8:	bd80      	pop	{r7, pc}

0800f1ea <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800f1ea:	b580      	push	{r7, lr}
 800f1ec:	b084      	sub	sp, #16
 800f1ee:	af00      	add	r7, sp, #0
 800f1f0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f1f6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
}
 800f1fa:	0018      	movs	r0, r3
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	b004      	add	sp, #16
 800f200:	bd80      	pop	{r7, pc}
	...

0800f204 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b08a      	sub	sp, #40	@ 0x28
 800f208:	af00      	add	r7, sp, #0
 800f20a:	60f8      	str	r0, [r7, #12]
 800f20c:	60b9      	str	r1, [r7, #8]
 800f20e:	0019      	movs	r1, r3
 800f210:	1dbb      	adds	r3, r7, #6
 800f212:	801a      	strh	r2, [r3, #0]
 800f214:	1d3b      	adds	r3, r7, #4
 800f216:	1c0a      	adds	r2, r1, #0
 800f218:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800f21a:	1d3b      	adds	r3, r7, #4
 800f21c:	881b      	ldrh	r3, [r3, #0]
 800f21e:	3303      	adds	r3, #3
 800f220:	089b      	lsrs	r3, r3, #2
 800f222:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800f224:	2016      	movs	r0, #22
 800f226:	183b      	adds	r3, r7, r0
 800f228:	1d3a      	adds	r2, r7, #4
 800f22a:	8812      	ldrh	r2, [r2, #0]
 800f22c:	2103      	movs	r1, #3
 800f22e:	400a      	ands	r2, r1
 800f230:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800f232:	68bb      	ldr	r3, [r7, #8]
 800f234:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800f236:	183b      	adds	r3, r7, r0
 800f238:	881b      	ldrh	r3, [r3, #0]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d002      	beq.n	800f244 <USB_WritePMA+0x40>
  {
    NbWords--;
 800f23e:	69bb      	ldr	r3, [r7, #24]
 800f240:	3b01      	subs	r3, #1
 800f242:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800f244:	1dbb      	adds	r3, r7, #6
 800f246:	881b      	ldrh	r3, [r3, #0]
 800f248:	4a28      	ldr	r2, [pc, #160]	@ (800f2ec <USB_WritePMA+0xe8>)
 800f24a:	4694      	mov	ip, r2
 800f24c:	4463      	add	r3, ip
 800f24e:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800f250:	69bb      	ldr	r3, [r7, #24]
 800f252:	623b      	str	r3, [r7, #32]
 800f254:	e01f      	b.n	800f296 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800f256:	693b      	ldr	r3, [r7, #16]
 800f258:	781a      	ldrb	r2, [r3, #0]
 800f25a:	7859      	ldrb	r1, [r3, #1]
 800f25c:	0209      	lsls	r1, r1, #8
 800f25e:	430a      	orrs	r2, r1
 800f260:	7899      	ldrb	r1, [r3, #2]
 800f262:	0409      	lsls	r1, r1, #16
 800f264:	430a      	orrs	r2, r1
 800f266:	78db      	ldrb	r3, [r3, #3]
 800f268:	061b      	lsls	r3, r3, #24
 800f26a:	4313      	orrs	r3, r2
 800f26c:	001a      	movs	r2, r3
 800f26e:	69fb      	ldr	r3, [r7, #28]
 800f270:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800f272:	69fb      	ldr	r3, [r7, #28]
 800f274:	3304      	adds	r3, #4
 800f276:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	3301      	adds	r3, #1
 800f27c:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	3301      	adds	r3, #1
 800f282:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f284:	693b      	ldr	r3, [r7, #16]
 800f286:	3301      	adds	r3, #1
 800f288:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f28a:	693b      	ldr	r3, [r7, #16]
 800f28c:	3301      	adds	r3, #1
 800f28e:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800f290:	6a3b      	ldr	r3, [r7, #32]
 800f292:	3b01      	subs	r3, #1
 800f294:	623b      	str	r3, [r7, #32]
 800f296:	6a3b      	ldr	r3, [r7, #32]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d1dc      	bne.n	800f256 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800f29c:	2316      	movs	r3, #22
 800f29e:	18fb      	adds	r3, r7, r3
 800f2a0:	881b      	ldrh	r3, [r3, #0]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d01e      	beq.n	800f2e4 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800f2aa:	693b      	ldr	r3, [r7, #16]
 800f2ac:	781b      	ldrb	r3, [r3, #0]
 800f2ae:	001a      	movs	r2, r3
 800f2b0:	6a3b      	ldr	r3, [r7, #32]
 800f2b2:	00db      	lsls	r3, r3, #3
 800f2b4:	409a      	lsls	r2, r3
 800f2b6:	0013      	movs	r3, r2
 800f2b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2ba:	4313      	orrs	r3, r2
 800f2bc:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800f2be:	6a3b      	ldr	r3, [r7, #32]
 800f2c0:	3301      	adds	r3, #1
 800f2c2:	623b      	str	r3, [r7, #32]
      pBuf++;
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	3301      	adds	r3, #1
 800f2c8:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800f2ca:	2116      	movs	r1, #22
 800f2cc:	187b      	adds	r3, r7, r1
 800f2ce:	881a      	ldrh	r2, [r3, #0]
 800f2d0:	187b      	adds	r3, r7, r1
 800f2d2:	3a01      	subs	r2, #1
 800f2d4:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800f2d6:	187b      	adds	r3, r7, r1
 800f2d8:	881b      	ldrh	r3, [r3, #0]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d1e5      	bne.n	800f2aa <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 800f2de:	69fb      	ldr	r3, [r7, #28]
 800f2e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2e2:	601a      	str	r2, [r3, #0]
  }
}
 800f2e4:	46c0      	nop			@ (mov r8, r8)
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	b00a      	add	sp, #40	@ 0x28
 800f2ea:	bd80      	pop	{r7, pc}
 800f2ec:	40009800 	.word	0x40009800

0800f2f0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f2f0:	b590      	push	{r4, r7, lr}
 800f2f2:	b08b      	sub	sp, #44	@ 0x2c
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	60f8      	str	r0, [r7, #12]
 800f2f8:	60b9      	str	r1, [r7, #8]
 800f2fa:	0019      	movs	r1, r3
 800f2fc:	1dbb      	adds	r3, r7, #6
 800f2fe:	801a      	strh	r2, [r3, #0]
 800f300:	1d3b      	adds	r3, r7, #4
 800f302:	1c0a      	adds	r2, r1, #0
 800f304:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800f306:	1d3b      	adds	r3, r7, #4
 800f308:	881b      	ldrh	r3, [r3, #0]
 800f30a:	3303      	adds	r3, #3
 800f30c:	089b      	lsrs	r3, r3, #2
 800f30e:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800f310:	201a      	movs	r0, #26
 800f312:	183b      	adds	r3, r7, r0
 800f314:	1d3a      	adds	r2, r7, #4
 800f316:	8812      	ldrh	r2, [r2, #0]
 800f318:	2103      	movs	r1, #3
 800f31a:	400a      	ands	r2, r1
 800f31c:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800f322:	1dbb      	adds	r3, r7, #6
 800f324:	881b      	ldrh	r3, [r3, #0]
 800f326:	4a39      	ldr	r2, [pc, #228]	@ (800f40c <USB_ReadPMA+0x11c>)
 800f328:	4694      	mov	ip, r2
 800f32a:	4463      	add	r3, ip
 800f32c:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800f32e:	183b      	adds	r3, r7, r0
 800f330:	881b      	ldrh	r3, [r3, #0]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d002      	beq.n	800f33c <USB_ReadPMA+0x4c>
  {
    NbWords--;
 800f336:	69fb      	ldr	r3, [r7, #28]
 800f338:	3b01      	subs	r3, #1
 800f33a:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800f33c:	69fb      	ldr	r3, [r7, #28]
 800f33e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f340:	e03c      	b.n	800f3bc <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800f342:	6a3b      	ldr	r3, [r7, #32]
 800f344:	681a      	ldr	r2, [r3, #0]
 800f346:	697b      	ldr	r3, [r7, #20]
 800f348:	21ff      	movs	r1, #255	@ 0xff
 800f34a:	4011      	ands	r1, r2
 800f34c:	000c      	movs	r4, r1
 800f34e:	7819      	ldrb	r1, [r3, #0]
 800f350:	2000      	movs	r0, #0
 800f352:	4001      	ands	r1, r0
 800f354:	1c08      	adds	r0, r1, #0
 800f356:	1c21      	adds	r1, r4, #0
 800f358:	4301      	orrs	r1, r0
 800f35a:	7019      	strb	r1, [r3, #0]
 800f35c:	0a11      	lsrs	r1, r2, #8
 800f35e:	20ff      	movs	r0, #255	@ 0xff
 800f360:	4001      	ands	r1, r0
 800f362:	000c      	movs	r4, r1
 800f364:	7859      	ldrb	r1, [r3, #1]
 800f366:	2000      	movs	r0, #0
 800f368:	4001      	ands	r1, r0
 800f36a:	1c08      	adds	r0, r1, #0
 800f36c:	1c21      	adds	r1, r4, #0
 800f36e:	4301      	orrs	r1, r0
 800f370:	7059      	strb	r1, [r3, #1]
 800f372:	0c11      	lsrs	r1, r2, #16
 800f374:	20ff      	movs	r0, #255	@ 0xff
 800f376:	4001      	ands	r1, r0
 800f378:	000c      	movs	r4, r1
 800f37a:	7899      	ldrb	r1, [r3, #2]
 800f37c:	2000      	movs	r0, #0
 800f37e:	4001      	ands	r1, r0
 800f380:	1c08      	adds	r0, r1, #0
 800f382:	1c21      	adds	r1, r4, #0
 800f384:	4301      	orrs	r1, r0
 800f386:	7099      	strb	r1, [r3, #2]
 800f388:	0e10      	lsrs	r0, r2, #24
 800f38a:	78da      	ldrb	r2, [r3, #3]
 800f38c:	2100      	movs	r1, #0
 800f38e:	400a      	ands	r2, r1
 800f390:	1c11      	adds	r1, r2, #0
 800f392:	1c02      	adds	r2, r0, #0
 800f394:	430a      	orrs	r2, r1
 800f396:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 800f398:	6a3b      	ldr	r3, [r7, #32]
 800f39a:	3304      	adds	r3, #4
 800f39c:	623b      	str	r3, [r7, #32]
    pBuf++;
 800f39e:	697b      	ldr	r3, [r7, #20]
 800f3a0:	3301      	adds	r3, #1
 800f3a2:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f3a4:	697b      	ldr	r3, [r7, #20]
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f3b0:	697b      	ldr	r3, [r7, #20]
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800f3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3b8:	3b01      	subs	r3, #1
 800f3ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800f3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d1bf      	bne.n	800f342 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800f3c2:	231a      	movs	r3, #26
 800f3c4:	18fb      	adds	r3, r7, r3
 800f3c6:	881b      	ldrh	r3, [r3, #0]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d01b      	beq.n	800f404 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800f3cc:	6a3b      	ldr	r3, [r7, #32]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800f3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3d4:	b2db      	uxtb	r3, r3
 800f3d6:	00db      	lsls	r3, r3, #3
 800f3d8:	693a      	ldr	r2, [r7, #16]
 800f3da:	40da      	lsrs	r2, r3
 800f3dc:	0013      	movs	r3, r2
 800f3de:	b2da      	uxtb	r2, r3
 800f3e0:	697b      	ldr	r3, [r7, #20]
 800f3e2:	701a      	strb	r2, [r3, #0]
      count++;
 800f3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800f3ea:	697b      	ldr	r3, [r7, #20]
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800f3f0:	211a      	movs	r1, #26
 800f3f2:	187b      	adds	r3, r7, r1
 800f3f4:	881a      	ldrh	r2, [r3, #0]
 800f3f6:	187b      	adds	r3, r7, r1
 800f3f8:	3a01      	subs	r2, #1
 800f3fa:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800f3fc:	187b      	adds	r3, r7, r1
 800f3fe:	881b      	ldrh	r3, [r3, #0]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d1e6      	bne.n	800f3d2 <USB_ReadPMA+0xe2>
  }
}
 800f404:	46c0      	nop			@ (mov r8, r8)
 800f406:	46bd      	mov	sp, r7
 800f408:	b00b      	add	sp, #44	@ 0x2c
 800f40a:	bd90      	pop	{r4, r7, pc}
 800f40c:	40009800 	.word	0x40009800

0800f410 <__NVIC_EnableIRQ>:
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b082      	sub	sp, #8
 800f414:	af00      	add	r7, sp, #0
 800f416:	0002      	movs	r2, r0
 800f418:	1dfb      	adds	r3, r7, #7
 800f41a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800f41c:	1dfb      	adds	r3, r7, #7
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	2b7f      	cmp	r3, #127	@ 0x7f
 800f422:	d809      	bhi.n	800f438 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f424:	1dfb      	adds	r3, r7, #7
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	001a      	movs	r2, r3
 800f42a:	231f      	movs	r3, #31
 800f42c:	401a      	ands	r2, r3
 800f42e:	4b04      	ldr	r3, [pc, #16]	@ (800f440 <__NVIC_EnableIRQ+0x30>)
 800f430:	2101      	movs	r1, #1
 800f432:	4091      	lsls	r1, r2
 800f434:	000a      	movs	r2, r1
 800f436:	601a      	str	r2, [r3, #0]
}
 800f438:	46c0      	nop			@ (mov r8, r8)
 800f43a:	46bd      	mov	sp, r7
 800f43c:	b002      	add	sp, #8
 800f43e:	bd80      	pop	{r7, pc}
 800f440:	e000e100 	.word	0xe000e100

0800f444 <__NVIC_SetPriority>:
{
 800f444:	b590      	push	{r4, r7, lr}
 800f446:	b083      	sub	sp, #12
 800f448:	af00      	add	r7, sp, #0
 800f44a:	0002      	movs	r2, r0
 800f44c:	6039      	str	r1, [r7, #0]
 800f44e:	1dfb      	adds	r3, r7, #7
 800f450:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800f452:	1dfb      	adds	r3, r7, #7
 800f454:	781b      	ldrb	r3, [r3, #0]
 800f456:	2b7f      	cmp	r3, #127	@ 0x7f
 800f458:	d828      	bhi.n	800f4ac <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f45a:	4a2f      	ldr	r2, [pc, #188]	@ (800f518 <__NVIC_SetPriority+0xd4>)
 800f45c:	1dfb      	adds	r3, r7, #7
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	b25b      	sxtb	r3, r3
 800f462:	089b      	lsrs	r3, r3, #2
 800f464:	33c0      	adds	r3, #192	@ 0xc0
 800f466:	009b      	lsls	r3, r3, #2
 800f468:	589b      	ldr	r3, [r3, r2]
 800f46a:	1dfa      	adds	r2, r7, #7
 800f46c:	7812      	ldrb	r2, [r2, #0]
 800f46e:	0011      	movs	r1, r2
 800f470:	2203      	movs	r2, #3
 800f472:	400a      	ands	r2, r1
 800f474:	00d2      	lsls	r2, r2, #3
 800f476:	21ff      	movs	r1, #255	@ 0xff
 800f478:	4091      	lsls	r1, r2
 800f47a:	000a      	movs	r2, r1
 800f47c:	43d2      	mvns	r2, r2
 800f47e:	401a      	ands	r2, r3
 800f480:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	019b      	lsls	r3, r3, #6
 800f486:	22ff      	movs	r2, #255	@ 0xff
 800f488:	401a      	ands	r2, r3
 800f48a:	1dfb      	adds	r3, r7, #7
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	0018      	movs	r0, r3
 800f490:	2303      	movs	r3, #3
 800f492:	4003      	ands	r3, r0
 800f494:	00db      	lsls	r3, r3, #3
 800f496:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f498:	481f      	ldr	r0, [pc, #124]	@ (800f518 <__NVIC_SetPriority+0xd4>)
 800f49a:	1dfb      	adds	r3, r7, #7
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	b25b      	sxtb	r3, r3
 800f4a0:	089b      	lsrs	r3, r3, #2
 800f4a2:	430a      	orrs	r2, r1
 800f4a4:	33c0      	adds	r3, #192	@ 0xc0
 800f4a6:	009b      	lsls	r3, r3, #2
 800f4a8:	501a      	str	r2, [r3, r0]
}
 800f4aa:	e031      	b.n	800f510 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f4ac:	4a1b      	ldr	r2, [pc, #108]	@ (800f51c <__NVIC_SetPriority+0xd8>)
 800f4ae:	1dfb      	adds	r3, r7, #7
 800f4b0:	781b      	ldrb	r3, [r3, #0]
 800f4b2:	0019      	movs	r1, r3
 800f4b4:	230f      	movs	r3, #15
 800f4b6:	400b      	ands	r3, r1
 800f4b8:	3b08      	subs	r3, #8
 800f4ba:	089b      	lsrs	r3, r3, #2
 800f4bc:	3306      	adds	r3, #6
 800f4be:	009b      	lsls	r3, r3, #2
 800f4c0:	18d3      	adds	r3, r2, r3
 800f4c2:	3304      	adds	r3, #4
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	1dfa      	adds	r2, r7, #7
 800f4c8:	7812      	ldrb	r2, [r2, #0]
 800f4ca:	0011      	movs	r1, r2
 800f4cc:	2203      	movs	r2, #3
 800f4ce:	400a      	ands	r2, r1
 800f4d0:	00d2      	lsls	r2, r2, #3
 800f4d2:	21ff      	movs	r1, #255	@ 0xff
 800f4d4:	4091      	lsls	r1, r2
 800f4d6:	000a      	movs	r2, r1
 800f4d8:	43d2      	mvns	r2, r2
 800f4da:	401a      	ands	r2, r3
 800f4dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	019b      	lsls	r3, r3, #6
 800f4e2:	22ff      	movs	r2, #255	@ 0xff
 800f4e4:	401a      	ands	r2, r3
 800f4e6:	1dfb      	adds	r3, r7, #7
 800f4e8:	781b      	ldrb	r3, [r3, #0]
 800f4ea:	0018      	movs	r0, r3
 800f4ec:	2303      	movs	r3, #3
 800f4ee:	4003      	ands	r3, r0
 800f4f0:	00db      	lsls	r3, r3, #3
 800f4f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f4f4:	4809      	ldr	r0, [pc, #36]	@ (800f51c <__NVIC_SetPriority+0xd8>)
 800f4f6:	1dfb      	adds	r3, r7, #7
 800f4f8:	781b      	ldrb	r3, [r3, #0]
 800f4fa:	001c      	movs	r4, r3
 800f4fc:	230f      	movs	r3, #15
 800f4fe:	4023      	ands	r3, r4
 800f500:	3b08      	subs	r3, #8
 800f502:	089b      	lsrs	r3, r3, #2
 800f504:	430a      	orrs	r2, r1
 800f506:	3306      	adds	r3, #6
 800f508:	009b      	lsls	r3, r3, #2
 800f50a:	18c3      	adds	r3, r0, r3
 800f50c:	3304      	adds	r3, #4
 800f50e:	601a      	str	r2, [r3, #0]
}
 800f510:	46c0      	nop			@ (mov r8, r8)
 800f512:	46bd      	mov	sp, r7
 800f514:	b003      	add	sp, #12
 800f516:	bd90      	pop	{r4, r7, pc}
 800f518:	e000e100 	.word	0xe000e100
 800f51c:	e000ed00 	.word	0xe000ed00

0800f520 <LL_UCPD_Enable>:
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b082      	sub	sp, #8
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	2280      	movs	r2, #128	@ 0x80
 800f52e:	0612      	lsls	r2, r2, #24
 800f530:	431a      	orrs	r2, r3
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	601a      	str	r2, [r3, #0]
}
 800f536:	46c0      	nop			@ (mov r8, r8)
 800f538:	46bd      	mov	sp, r7
 800f53a:	b002      	add	sp, #8
 800f53c:	bd80      	pop	{r7, pc}
	...

0800f540 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b082      	sub	sp, #8
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
 800f548:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	4a05      	ldr	r2, [pc, #20]	@ (800f564 <LL_UCPD_SetRxOrderSet+0x24>)
 800f550:	401a      	ands	r2, r3
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	431a      	orrs	r2, r3
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	601a      	str	r2, [r3, #0]
}
 800f55a:	46c0      	nop			@ (mov r8, r8)
 800f55c:	46bd      	mov	sp, r7
 800f55e:	b002      	add	sp, #8
 800f560:	bd80      	pop	{r7, pc}
 800f562:	46c0      	nop			@ (mov r8, r8)
 800f564:	e00fffff 	.word	0xe00fffff

0800f568 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b082      	sub	sp, #8
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	68db      	ldr	r3, [r3, #12]
 800f576:	4a05      	ldr	r2, [pc, #20]	@ (800f58c <LL_UCPD_SetccEnable+0x24>)
 800f578:	401a      	ands	r2, r3
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	431a      	orrs	r2, r3
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	60da      	str	r2, [r3, #12]
}
 800f582:	46c0      	nop			@ (mov r8, r8)
 800f584:	46bd      	mov	sp, r7
 800f586:	b002      	add	sp, #8
 800f588:	bd80      	pop	{r7, pc}
 800f58a:	46c0      	nop			@ (mov r8, r8)
 800f58c:	fffff3ff 	.word	0xfffff3ff

0800f590 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800f590:	b580      	push	{r7, lr}
 800f592:	b082      	sub	sp, #8
 800f594:	af00      	add	r7, sp, #0
 800f596:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	691b      	ldr	r3, [r3, #16]
 800f59c:	2280      	movs	r2, #128	@ 0x80
 800f59e:	0212      	lsls	r2, r2, #8
 800f5a0:	431a      	orrs	r2, r3
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	611a      	str	r2, [r3, #16]
}
 800f5a6:	46c0      	nop			@ (mov r8, r8)
 800f5a8:	46bd      	mov	sp, r7
 800f5aa:	b002      	add	sp, #8
 800f5ac:	bd80      	pop	{r7, pc}

0800f5ae <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800f5ae:	b580      	push	{r7, lr}
 800f5b0:	b082      	sub	sp, #8
 800f5b2:	af00      	add	r7, sp, #0
 800f5b4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	691b      	ldr	r3, [r3, #16]
 800f5ba:	2280      	movs	r2, #128	@ 0x80
 800f5bc:	01d2      	lsls	r2, r2, #7
 800f5be:	431a      	orrs	r2, r3
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	611a      	str	r2, [r3, #16]
}
 800f5c4:	46c0      	nop			@ (mov r8, r8)
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	b002      	add	sp, #8
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 800f5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5ce:	b08b      	sub	sp, #44	@ 0x2c
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	60b9      	str	r1, [r7, #8]
 800f5d4:	607a      	str	r2, [r7, #4]
 800f5d6:	603b      	str	r3, [r7, #0]
 800f5d8:	240f      	movs	r4, #15
 800f5da:	193b      	adds	r3, r7, r4
 800f5dc:	1c02      	adds	r2, r0, #0
 800f5de:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f5e0:	193b      	adds	r3, r7, r4
 800f5e2:	781a      	ldrb	r2, [r3, #0]
 800f5e4:	0013      	movs	r3, r2
 800f5e6:	005b      	lsls	r3, r3, #1
 800f5e8:	189b      	adds	r3, r3, r2
 800f5ea:	009b      	lsls	r3, r3, #2
 800f5ec:	4a65      	ldr	r2, [pc, #404]	@ (800f784 <CAD_Init+0x1b8>)
 800f5ee:	189b      	adds	r3, r3, r2
 800f5f0:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 800f5f2:	193b      	adds	r3, r7, r4
 800f5f4:	781a      	ldrb	r2, [r3, #0]
 800f5f6:	4964      	ldr	r1, [pc, #400]	@ (800f788 <CAD_Init+0x1bc>)
 800f5f8:	0013      	movs	r3, r2
 800f5fa:	011b      	lsls	r3, r3, #4
 800f5fc:	1a9b      	subs	r3, r3, r2
 800f5fe:	009b      	lsls	r3, r3, #2
 800f600:	18cb      	adds	r3, r1, r3
 800f602:	3310      	adds	r3, #16
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 800f608:	193b      	adds	r3, r7, r4
 800f60a:	781a      	ldrb	r2, [r3, #0]
 800f60c:	495e      	ldr	r1, [pc, #376]	@ (800f788 <CAD_Init+0x1bc>)
 800f60e:	0013      	movs	r3, r2
 800f610:	011b      	lsls	r3, r3, #4
 800f612:	1a9b      	subs	r3, r3, r2
 800f614:	009b      	lsls	r3, r3, #2
 800f616:	18cb      	adds	r3, r1, r3
 800f618:	330c      	adds	r3, #12
 800f61a:	68ba      	ldr	r2, [r7, #8]
 800f61c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 800f61e:	193b      	adds	r3, r7, r4
 800f620:	781a      	ldrb	r2, [r3, #0]
 800f622:	4959      	ldr	r1, [pc, #356]	@ (800f788 <CAD_Init+0x1bc>)
 800f624:	0013      	movs	r3, r2
 800f626:	011b      	lsls	r3, r3, #4
 800f628:	1a9b      	subs	r3, r3, r2
 800f62a:	009b      	lsls	r3, r3, #2
 800f62c:	18cb      	adds	r3, r1, r3
 800f62e:	330c      	adds	r3, #12
 800f630:	6819      	ldr	r1, [r3, #0]
 800f632:	193b      	adds	r3, r7, r4
 800f634:	781a      	ldrb	r2, [r3, #0]
 800f636:	4854      	ldr	r0, [pc, #336]	@ (800f788 <CAD_Init+0x1bc>)
 800f638:	0013      	movs	r3, r2
 800f63a:	011b      	lsls	r3, r3, #4
 800f63c:	1a9b      	subs	r3, r3, r2
 800f63e:	009b      	lsls	r3, r3, #2
 800f640:	18c3      	adds	r3, r0, r3
 800f642:	3310      	adds	r3, #16
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	794a      	ldrb	r2, [r1, #5]
 800f648:	0612      	lsls	r2, r2, #24
 800f64a:	0f92      	lsrs	r2, r2, #30
 800f64c:	b2d2      	uxtb	r2, r2
 800f64e:	2103      	movs	r1, #3
 800f650:	400a      	ands	r2, r1
 800f652:	0010      	movs	r0, r2
 800f654:	789a      	ldrb	r2, [r3, #2]
 800f656:	2103      	movs	r1, #3
 800f658:	438a      	bics	r2, r1
 800f65a:	1c11      	adds	r1, r2, #0
 800f65c:	1c02      	adds	r2, r0, #0
 800f65e:	430a      	orrs	r2, r1
 800f660:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 800f662:	193b      	adds	r3, r7, r4
 800f664:	781a      	ldrb	r2, [r3, #0]
 800f666:	4948      	ldr	r1, [pc, #288]	@ (800f788 <CAD_Init+0x1bc>)
 800f668:	0013      	movs	r3, r2
 800f66a:	011b      	lsls	r3, r3, #4
 800f66c:	1a9b      	subs	r3, r3, r2
 800f66e:	009b      	lsls	r3, r3, #2
 800f670:	18cb      	adds	r3, r1, r3
 800f672:	3310      	adds	r3, #16
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	789a      	ldrb	r2, [r3, #2]
 800f678:	210c      	movs	r1, #12
 800f67a:	438a      	bics	r2, r1
 800f67c:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 800f67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f680:	220c      	movs	r2, #12
 800f682:	2100      	movs	r1, #0
 800f684:	0018      	movs	r0, r3
 800f686:	f006 fceb 	bl	8016060 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 800f68a:	193b      	adds	r3, r7, r4
 800f68c:	781a      	ldrb	r2, [r3, #0]
 800f68e:	493e      	ldr	r1, [pc, #248]	@ (800f788 <CAD_Init+0x1bc>)
 800f690:	0013      	movs	r3, r2
 800f692:	011b      	lsls	r3, r3, #4
 800f694:	1a9b      	subs	r3, r3, r2
 800f696:	009b      	lsls	r3, r3, #2
 800f698:	18cb      	adds	r3, r1, r3
 800f69a:	332c      	adds	r3, #44	@ 0x2c
 800f69c:	683a      	ldr	r2, [r7, #0]
 800f69e:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 800f6a0:	0025      	movs	r5, r4
 800f6a2:	193b      	adds	r3, r7, r4
 800f6a4:	781c      	ldrb	r4, [r3, #0]
 800f6a6:	197b      	adds	r3, r7, r5
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	0018      	movs	r0, r3
 800f6ac:	f000 fc08 	bl	800fec0 <USBPD_HW_GetUSPDInstance>
 800f6b0:	0001      	movs	r1, r0
 800f6b2:	4a35      	ldr	r2, [pc, #212]	@ (800f788 <CAD_Init+0x1bc>)
 800f6b4:	0023      	movs	r3, r4
 800f6b6:	011b      	lsls	r3, r3, #4
 800f6b8:	1b1b      	subs	r3, r3, r4
 800f6ba:	009b      	lsls	r3, r3, #2
 800f6bc:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 800f6be:	2614      	movs	r6, #20
 800f6c0:	19bb      	adds	r3, r7, r6
 800f6c2:	0018      	movs	r0, r3
 800f6c4:	f7fd ff5c 	bl	800d580 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 800f6c8:	002c      	movs	r4, r5
 800f6ca:	193b      	adds	r3, r7, r4
 800f6cc:	781a      	ldrb	r2, [r3, #0]
 800f6ce:	492e      	ldr	r1, [pc, #184]	@ (800f788 <CAD_Init+0x1bc>)
 800f6d0:	0013      	movs	r3, r2
 800f6d2:	011b      	lsls	r3, r3, #4
 800f6d4:	1a9b      	subs	r3, r3, r2
 800f6d6:	009b      	lsls	r3, r3, #2
 800f6d8:	585b      	ldr	r3, [r3, r1]
 800f6da:	19ba      	adds	r2, r7, r6
 800f6dc:	0011      	movs	r1, r2
 800f6de:	0018      	movs	r0, r3
 800f6e0:	f7fd ff14 	bl	800d50c <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 800f6e4:	193b      	adds	r3, r7, r4
 800f6e6:	781a      	ldrb	r2, [r3, #0]
 800f6e8:	4927      	ldr	r1, [pc, #156]	@ (800f788 <CAD_Init+0x1bc>)
 800f6ea:	0013      	movs	r3, r2
 800f6ec:	011b      	lsls	r3, r3, #4
 800f6ee:	1a9b      	subs	r3, r3, r2
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	585b      	ldr	r3, [r3, r1]
 800f6f4:	22f8      	movs	r2, #248	@ 0xf8
 800f6f6:	0452      	lsls	r2, r2, #17
 800f6f8:	0011      	movs	r1, r2
 800f6fa:	0018      	movs	r0, r3
 800f6fc:	f7ff ff20 	bl	800f540 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 800f700:	193b      	adds	r3, r7, r4
 800f702:	781a      	ldrb	r2, [r3, #0]
 800f704:	4920      	ldr	r1, [pc, #128]	@ (800f788 <CAD_Init+0x1bc>)
 800f706:	0013      	movs	r3, r2
 800f708:	011b      	lsls	r3, r3, #4
 800f70a:	1a9b      	subs	r3, r3, r2
 800f70c:	009b      	lsls	r3, r3, #2
 800f70e:	585b      	ldr	r3, [r3, r1]
 800f710:	22c0      	movs	r2, #192	@ 0xc0
 800f712:	0112      	lsls	r2, r2, #4
 800f714:	0011      	movs	r1, r2
 800f716:	0018      	movs	r0, r3
 800f718:	f7ff ff26 	bl	800f568 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 800f71c:	193b      	adds	r3, r7, r4
 800f71e:	781b      	ldrb	r3, [r3, #0]
 800f720:	0018      	movs	r0, r3
 800f722:	f005 f9f4 	bl	8014b0e <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800f726:	193b      	adds	r3, r7, r4
 800f728:	781a      	ldrb	r2, [r3, #0]
 800f72a:	4917      	ldr	r1, [pc, #92]	@ (800f788 <CAD_Init+0x1bc>)
 800f72c:	0013      	movs	r3, r2
 800f72e:	011b      	lsls	r3, r3, #4
 800f730:	1a9b      	subs	r3, r3, r2
 800f732:	009b      	lsls	r3, r3, #2
 800f734:	585b      	ldr	r3, [r3, r1]
 800f736:	0018      	movs	r0, r3
 800f738:	f7ff fef2 	bl	800f520 <LL_UCPD_Enable>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 800f73c:	193b      	adds	r3, r7, r4
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	0018      	movs	r0, r3
 800f742:	f001 fd87 	bl	8011254 <USBPDM1_AssertRd>
    }
    else
#endif /* _SRC */
    {
#if defined(_SNK)
      _handle->CAD_PtrStateMachine = CAD_StateMachine_SNK;
 800f746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f748:	4a10      	ldr	r2, [pc, #64]	@ (800f78c <CAD_Init+0x1c0>)
 800f74a:	609a      	str	r2, [r3, #8]
      _handle->CAD_Accessory_SNK = Ports[PortNum].settings->CAD_AccesorySupport;
 800f74c:	193b      	adds	r3, r7, r4
 800f74e:	781a      	ldrb	r2, [r3, #0]
 800f750:	490d      	ldr	r1, [pc, #52]	@ (800f788 <CAD_Init+0x1bc>)
 800f752:	0013      	movs	r3, r2
 800f754:	011b      	lsls	r3, r3, #4
 800f756:	1a9b      	subs	r3, r3, r2
 800f758:	009b      	lsls	r3, r3, #2
 800f75a:	18cb      	adds	r3, r1, r3
 800f75c:	330c      	adds	r3, #12
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	795b      	ldrb	r3, [r3, #5]
 800f762:	06db      	lsls	r3, r3, #27
 800f764:	0fdb      	lsrs	r3, r3, #31
 800f766:	b2da      	uxtb	r2, r3
 800f768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f76a:	01d0      	lsls	r0, r2, #7
 800f76c:	785a      	ldrb	r2, [r3, #1]
 800f76e:	217f      	movs	r1, #127	@ 0x7f
 800f770:	400a      	ands	r2, r1
 800f772:	1c11      	adds	r1, r2, #0
 800f774:	1c02      	adds	r2, r0, #0
 800f776:	430a      	orrs	r2, r1
 800f778:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 800f77a:	46c0      	nop			@ (mov r8, r8)
 800f77c:	46bd      	mov	sp, r7
 800f77e:	b00b      	add	sp, #44	@ 0x2c
 800f780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f782:	46c0      	nop			@ (mov r8, r8)
 800f784:	20000548 	.word	0x20000548
 800f788:	20000560 	.word	0x20000560
 800f78c:	0800f88d 	.word	0x0800f88d

0800f790 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b082      	sub	sp, #8
 800f794:	af00      	add	r7, sp, #0
 800f796:	0002      	movs	r2, r0
 800f798:	1dfb      	adds	r3, r7, #7
 800f79a:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 800f79c:	1dfb      	adds	r3, r7, #7
 800f79e:	781b      	ldrb	r3, [r3, #0]
 800f7a0:	0018      	movs	r0, r3
 800f7a2:	f001 fe07 	bl	80113b4 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 800f7a6:	1dfb      	adds	r3, r7, #7
 800f7a8:	7819      	ldrb	r1, [r3, #0]
 800f7aa:	4a0c      	ldr	r2, [pc, #48]	@ (800f7dc <CAD_Enter_ErrorRecovery+0x4c>)
 800f7ac:	000b      	movs	r3, r1
 800f7ae:	005b      	lsls	r3, r3, #1
 800f7b0:	185b      	adds	r3, r3, r1
 800f7b2:	009b      	lsls	r3, r3, #2
 800f7b4:	5c99      	ldrb	r1, [r3, r2]
 800f7b6:	2080      	movs	r0, #128	@ 0x80
 800f7b8:	4240      	negs	r0, r0
 800f7ba:	4301      	orrs	r1, r0
 800f7bc:	5499      	strb	r1, [r3, r2]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f7be:	1dfb      	adds	r3, r7, #7
 800f7c0:	781a      	ldrb	r2, [r3, #0]
 800f7c2:	4907      	ldr	r1, [pc, #28]	@ (800f7e0 <CAD_Enter_ErrorRecovery+0x50>)
 800f7c4:	0013      	movs	r3, r2
 800f7c6:	011b      	lsls	r3, r3, #4
 800f7c8:	1a9b      	subs	r3, r3, r2
 800f7ca:	009b      	lsls	r3, r3, #2
 800f7cc:	18cb      	adds	r3, r1, r3
 800f7ce:	332c      	adds	r3, #44	@ 0x2c
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	4798      	blx	r3
}
 800f7d4:	46c0      	nop			@ (mov r8, r8)
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	b002      	add	sp, #8
 800f7da:	bd80      	pop	{r7, pc}
 800f7dc:	20000548 	.word	0x20000548
 800f7e0:	20000560 	.word	0x20000560

0800f7e4 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b082      	sub	sp, #8
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	0002      	movs	r2, r0
 800f7ec:	6039      	str	r1, [r7, #0]
 800f7ee:	1dfb      	adds	r3, r7, #7
 800f7f0:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 800f7f2:	1dfb      	adds	r3, r7, #7
 800f7f4:	781a      	ldrb	r2, [r3, #0]
 800f7f6:	4919      	ldr	r1, [pc, #100]	@ (800f85c <CAD_SRC_Set_ResistorRp+0x78>)
 800f7f8:	0013      	movs	r3, r2
 800f7fa:	011b      	lsls	r3, r3, #4
 800f7fc:	1a9b      	subs	r3, r3, r2
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	18cb      	adds	r3, r1, r3
 800f802:	3310      	adds	r3, #16
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	683a      	ldr	r2, [r7, #0]
 800f808:	1c11      	adds	r1, r2, #0
 800f80a:	2203      	movs	r2, #3
 800f80c:	400a      	ands	r2, r1
 800f80e:	b2d2      	uxtb	r2, r2
 800f810:	2103      	movs	r1, #3
 800f812:	400a      	ands	r2, r1
 800f814:	0010      	movs	r0, r2
 800f816:	789a      	ldrb	r2, [r3, #2]
 800f818:	2103      	movs	r1, #3
 800f81a:	438a      	bics	r2, r1
 800f81c:	1c11      	adds	r1, r2, #0
 800f81e:	1c02      	adds	r2, r0, #0
 800f820:	430a      	orrs	r2, r1
 800f822:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 800f824:	1dfb      	adds	r3, r7, #7
 800f826:	781a      	ldrb	r2, [r3, #0]
 800f828:	490d      	ldr	r1, [pc, #52]	@ (800f860 <CAD_SRC_Set_ResistorRp+0x7c>)
 800f82a:	0013      	movs	r3, r2
 800f82c:	005b      	lsls	r3, r3, #1
 800f82e:	189b      	adds	r3, r3, r2
 800f830:	009b      	lsls	r3, r3, #2
 800f832:	18cb      	adds	r3, r1, r3
 800f834:	785a      	ldrb	r2, [r3, #1]
 800f836:	2101      	movs	r1, #1
 800f838:	430a      	orrs	r2, r1
 800f83a:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f83c:	1dfb      	adds	r3, r7, #7
 800f83e:	781a      	ldrb	r2, [r3, #0]
 800f840:	4906      	ldr	r1, [pc, #24]	@ (800f85c <CAD_SRC_Set_ResistorRp+0x78>)
 800f842:	0013      	movs	r3, r2
 800f844:	011b      	lsls	r3, r3, #4
 800f846:	1a9b      	subs	r3, r3, r2
 800f848:	009b      	lsls	r3, r3, #2
 800f84a:	18cb      	adds	r3, r1, r3
 800f84c:	332c      	adds	r3, #44	@ 0x2c
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	4798      	blx	r3
  return 0;
 800f852:	2300      	movs	r3, #0
}
 800f854:	0018      	movs	r0, r3
 800f856:	46bd      	mov	sp, r7
 800f858:	b002      	add	sp, #8
 800f85a:	bd80      	pop	{r7, pc}
 800f85c:	20000560 	.word	0x20000560
 800f860:	20000548 	.word	0x20000548

0800f864 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	0002      	movs	r2, r0
 800f86c:	6039      	str	r1, [r7, #0]
 800f86e:	1dfb      	adds	r3, r7, #7
 800f870:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 800f872:	683a      	ldr	r2, [r7, #0]
 800f874:	1dfb      	adds	r3, r7, #7
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	0011      	movs	r1, r2
 800f87a:	0018      	movs	r0, r3
 800f87c:	f7ff ffb2 	bl	800f7e4 <CAD_SRC_Set_ResistorRp>
 800f880:	0003      	movs	r3, r0
}
 800f882:	0018      	movs	r0, r3
 800f884:	46bd      	mov	sp, r7
 800f886:	b002      	add	sp, #8
 800f888:	bd80      	pop	{r7, pc}
	...

0800f88c <CAD_StateMachine_SNK>:
  * @retval Timeout value
  */
#if defined(_SNK)
/* function to handle SNK and SNK  + ACCESSORY OPTION */
uint32_t CAD_StateMachine_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b086      	sub	sp, #24
 800f890:	af00      	add	r7, sp, #0
 800f892:	60b9      	str	r1, [r7, #8]
 800f894:	607a      	str	r2, [r7, #4]
 800f896:	210f      	movs	r1, #15
 800f898:	187b      	adds	r3, r7, r1
 800f89a:	1c02      	adds	r2, r0, #0
 800f89c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f89e:	187b      	adds	r3, r7, r1
 800f8a0:	781a      	ldrb	r2, [r3, #0]
 800f8a2:	0013      	movs	r3, r2
 800f8a4:	005b      	lsls	r3, r3, #1
 800f8a6:	189b      	adds	r3, r3, r2
 800f8a8:	009b      	lsls	r3, r3, #2
 800f8aa:	4a1b      	ldr	r2, [pc, #108]	@ (800f918 <CAD_StateMachine_SNK+0x8c>)
 800f8ac:	189b      	adds	r3, r3, r2
 800f8ae:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f8b0:	2302      	movs	r3, #2
 800f8b2:	617b      	str	r3, [r7, #20]
#if defined(USBPDM1_VCC_FEATURE_ENABLED)
  BSP_USBPD_PWR_VCCSetState(PortNum, 1);
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  /*Check CAD STATE*/
  switch (_handle->cstate)
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	785b      	ldrb	r3, [r3, #1]
 800f8b8:	069b      	lsls	r3, r3, #26
 800f8ba:	0edb      	lsrs	r3, r3, #27
 800f8bc:	b2db      	uxtb	r3, r3
 800f8be:	2b03      	cmp	r3, #3
 800f8c0:	d019      	beq.n	800f8f6 <CAD_StateMachine_SNK+0x6a>
 800f8c2:	dc23      	bgt.n	800f90c <CAD_StateMachine_SNK+0x80>
 800f8c4:	2b01      	cmp	r3, #1
 800f8c6:	d002      	beq.n	800f8ce <CAD_StateMachine_SNK+0x42>
 800f8c8:	2b02      	cmp	r3, #2
 800f8ca:	d009      	beq.n	800f8e0 <CAD_StateMachine_SNK+0x54>
#endif /* USBPDCORE_VPD */
#endif /* _ACCESSORY_SNK */

    default:
    {
      break;
 800f8cc:	e01e      	b.n	800f90c <CAD_StateMachine_SNK+0x80>
      _timing = ManageStateDetached_SNK(PortNum);
 800f8ce:	230f      	movs	r3, #15
 800f8d0:	18fb      	adds	r3, r7, r3
 800f8d2:	781b      	ldrb	r3, [r3, #0]
 800f8d4:	0018      	movs	r0, r3
 800f8d6:	f000 f98b 	bl	800fbf0 <ManageStateDetached_SNK>
 800f8da:	0003      	movs	r3, r0
 800f8dc:	617b      	str	r3, [r7, #20]
      break;
 800f8de:	e016      	b.n	800f90e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 800f8e0:	687a      	ldr	r2, [r7, #4]
 800f8e2:	68b9      	ldr	r1, [r7, #8]
 800f8e4:	230f      	movs	r3, #15
 800f8e6:	18fb      	adds	r3, r7, r3
 800f8e8:	781b      	ldrb	r3, [r3, #0]
 800f8ea:	0018      	movs	r0, r3
 800f8ec:	f000 f9d2 	bl	800fc94 <ManageStateAttachedWait_SNK>
 800f8f0:	0003      	movs	r3, r0
 800f8f2:	617b      	str	r3, [r7, #20]
      break;
 800f8f4:	e00b      	b.n	800f90e <CAD_StateMachine_SNK+0x82>
      _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	68b9      	ldr	r1, [r7, #8]
 800f8fa:	230f      	movs	r3, #15
 800f8fc:	18fb      	adds	r3, r7, r3
 800f8fe:	781b      	ldrb	r3, [r3, #0]
 800f900:	0018      	movs	r0, r3
 800f902:	f000 fa55 	bl	800fdb0 <ManageStateAttached_SNK>
 800f906:	0003      	movs	r3, r0
 800f908:	617b      	str	r3, [r7, #20]
      break;
 800f90a:	e000      	b.n	800f90e <CAD_StateMachine_SNK+0x82>
      break;
 800f90c:	46c0      	nop			@ (mov r8, r8)
      BSP_USBPD_PWR_VCCSetState(PortNum, 0);
      break;
  }
#endif /* USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 800f90e:	697b      	ldr	r3, [r7, #20]
}
 800f910:	0018      	movs	r0, r3
 800f912:	46bd      	mov	sp, r7
 800f914:	b006      	add	sp, #24
 800f916:	bd80      	pop	{r7, pc}
 800f918:	20000548 	.word	0x20000548

0800f91c <CAD_StateMachine>:
}
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f91c:	b590      	push	{r4, r7, lr}
 800f91e:	b087      	sub	sp, #28
 800f920:	af00      	add	r7, sp, #0
 800f922:	60b9      	str	r1, [r7, #8]
 800f924:	607a      	str	r2, [r7, #4]
 800f926:	210f      	movs	r1, #15
 800f928:	187b      	adds	r3, r7, r1
 800f92a:	1c02      	adds	r2, r0, #0
 800f92c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f92e:	187b      	adds	r3, r7, r1
 800f930:	781a      	ldrb	r2, [r3, #0]
 800f932:	0013      	movs	r3, r2
 800f934:	005b      	lsls	r3, r3, #1
 800f936:	189b      	adds	r3, r3, r2
 800f938:	009b      	lsls	r3, r3, #2
 800f93a:	4a5d      	ldr	r2, [pc, #372]	@ (800fab0 <CAD_StateMachine+0x194>)
 800f93c:	189b      	adds	r3, r3, r2
 800f93e:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f940:	2302      	movs	r3, #2
 800f942:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 800f944:	68bb      	ldr	r3, [r7, #8]
 800f946:	2200      	movs	r2, #0
 800f948:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 800f94a:	187b      	adds	r3, r7, r1
 800f94c:	781a      	ldrb	r2, [r3, #0]
 800f94e:	4959      	ldr	r1, [pc, #356]	@ (800fab4 <CAD_StateMachine+0x198>)
 800f950:	0013      	movs	r3, r2
 800f952:	011b      	lsls	r3, r3, #4
 800f954:	1a9b      	subs	r3, r3, r2
 800f956:	009b      	lsls	r3, r3, #2
 800f958:	18cb      	adds	r3, r1, r3
 800f95a:	3310      	adds	r3, #16
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	781b      	ldrb	r3, [r3, #0]
 800f960:	2210      	movs	r2, #16
 800f962:	4013      	ands	r3, r2
 800f964:	b2db      	uxtb	r3, r3
 800f966:	2b00      	cmp	r3, #0
 800f968:	d001      	beq.n	800f96e <CAD_StateMachine+0x52>
  {
    return _timing;
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	e09c      	b.n	800faa8 <CAD_StateMachine+0x18c>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 800f96e:	693b      	ldr	r3, [r7, #16]
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	227f      	movs	r2, #127	@ 0x7f
 800f974:	4393      	bics	r3, r2
 800f976:	b2db      	uxtb	r3, r3
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d00c      	beq.n	800f996 <CAD_StateMachine+0x7a>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 800f97c:	693b      	ldr	r3, [r7, #16]
 800f97e:	781a      	ldrb	r2, [r3, #0]
 800f980:	217f      	movs	r1, #127	@ 0x7f
 800f982:	400a      	ands	r2, r1
 800f984:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 800f986:	693b      	ldr	r3, [r7, #16]
 800f988:	785a      	ldrb	r2, [r3, #1]
 800f98a:	213e      	movs	r1, #62	@ 0x3e
 800f98c:	438a      	bics	r2, r1
 800f98e:	1c11      	adds	r1, r2, #0
 800f990:	2218      	movs	r2, #24
 800f992:	430a      	orrs	r2, r1
 800f994:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 800f996:	693b      	ldr	r3, [r7, #16]
 800f998:	785b      	ldrb	r3, [r3, #1]
 800f99a:	069b      	lsls	r3, r3, #26
 800f99c:	0edb      	lsrs	r3, r3, #27
 800f99e:	b2db      	uxtb	r3, r3
 800f9a0:	2b0d      	cmp	r3, #13
 800f9a2:	d05c      	beq.n	800fa5e <CAD_StateMachine+0x142>
 800f9a4:	dc72      	bgt.n	800fa8c <CAD_StateMachine+0x170>
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d002      	beq.n	800f9b0 <CAD_StateMachine+0x94>
 800f9aa:	2b0c      	cmp	r3, #12
 800f9ac:	d02b      	beq.n	800fa06 <CAD_StateMachine+0xea>
 800f9ae:	e06d      	b.n	800fa8c <CAD_StateMachine+0x170>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 800f9b0:	240f      	movs	r4, #15
 800f9b2:	193b      	adds	r3, r7, r4
 800f9b4:	781a      	ldrb	r2, [r3, #0]
 800f9b6:	493f      	ldr	r1, [pc, #252]	@ (800fab4 <CAD_StateMachine+0x198>)
 800f9b8:	0013      	movs	r3, r2
 800f9ba:	011b      	lsls	r3, r3, #4
 800f9bc:	1a9b      	subs	r3, r3, r2
 800f9be:	009b      	lsls	r3, r3, #2
 800f9c0:	585b      	ldr	r3, [r3, r1]
 800f9c2:	0018      	movs	r0, r3
 800f9c4:	f7ff fde4 	bl	800f590 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 800f9c8:	193b      	adds	r3, r7, r4
 800f9ca:	781a      	ldrb	r2, [r3, #0]
 800f9cc:	4939      	ldr	r1, [pc, #228]	@ (800fab4 <CAD_StateMachine+0x198>)
 800f9ce:	0013      	movs	r3, r2
 800f9d0:	011b      	lsls	r3, r3, #4
 800f9d2:	1a9b      	subs	r3, r3, r2
 800f9d4:	009b      	lsls	r3, r3, #2
 800f9d6:	585b      	ldr	r3, [r3, r1]
 800f9d8:	0018      	movs	r0, r3
 800f9da:	f7ff fde8 	bl	800f5ae <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 800f9de:	193b      	adds	r3, r7, r4
 800f9e0:	781b      	ldrb	r3, [r3, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d106      	bne.n	800f9f4 <CAD_StateMachine+0xd8>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 800f9e6:	2102      	movs	r1, #2
 800f9e8:	2008      	movs	r0, #8
 800f9ea:	f7ff fd2b 	bl	800f444 <__NVIC_SetPriority>
 800f9ee:	2008      	movs	r0, #8
 800f9f0:	f7ff fd0e 	bl	800f410 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f9f4:	693b      	ldr	r3, [r7, #16]
 800f9f6:	785a      	ldrb	r2, [r3, #1]
 800f9f8:	213e      	movs	r1, #62	@ 0x3e
 800f9fa:	438a      	bics	r2, r1
 800f9fc:	1c11      	adds	r1, r2, #0
 800f9fe:	2202      	movs	r2, #2
 800fa00:	430a      	orrs	r2, r1
 800fa02:	705a      	strb	r2, [r3, #1]
      break;
 800fa04:	e04f      	b.n	800faa6 <CAD_StateMachine+0x18a>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 800fa06:	240f      	movs	r4, #15
 800fa08:	193b      	adds	r3, r7, r4
 800fa0a:	781b      	ldrb	r3, [r3, #0]
 800fa0c:	0018      	movs	r0, r3
 800fa0e:	f001 fcd1 	bl	80113b4 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 800fa12:	193b      	adds	r3, r7, r4
 800fa14:	781a      	ldrb	r2, [r3, #0]
 800fa16:	4927      	ldr	r1, [pc, #156]	@ (800fab4 <CAD_StateMachine+0x198>)
 800fa18:	0013      	movs	r3, r2
 800fa1a:	011b      	lsls	r3, r3, #4
 800fa1c:	1a9b      	subs	r3, r3, r2
 800fa1e:	009b      	lsls	r3, r3, #2
 800fa20:	18cb      	adds	r3, r1, r3
 800fa22:	3334      	adds	r3, #52	@ 0x34
 800fa24:	2200      	movs	r2, #0
 800fa26:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 800fa2e:	693b      	ldr	r3, [r7, #16]
 800fa30:	781a      	ldrb	r2, [r3, #0]
 800fa32:	2103      	movs	r1, #3
 800fa34:	438a      	bics	r2, r1
 800fa36:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800fa3e:	f7f8 f83d 	bl	8007abc <HAL_GetTick>
 800fa42:	0002      	movs	r2, r0
 800fa44:	693b      	ldr	r3, [r7, #16]
 800fa46:	605a      	str	r2, [r3, #4]
      _timing = CAD_TERROR_RECOVERY_TIME;
 800fa48:	231a      	movs	r3, #26
 800fa4a:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 800fa4c:	693b      	ldr	r3, [r7, #16]
 800fa4e:	785a      	ldrb	r2, [r3, #1]
 800fa50:	213e      	movs	r1, #62	@ 0x3e
 800fa52:	438a      	bics	r2, r1
 800fa54:	1c11      	adds	r1, r2, #0
 800fa56:	221a      	movs	r2, #26
 800fa58:	430a      	orrs	r2, r1
 800fa5a:	705a      	strb	r2, [r3, #1]
      break;
 800fa5c:	e023      	b.n	800faa6 <CAD_StateMachine+0x18a>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 800fa5e:	f7f8 f82d 	bl	8007abc <HAL_GetTick>
 800fa62:	0002      	movs	r2, r0
 800fa64:	693b      	ldr	r3, [r7, #16]
 800fa66:	685b      	ldr	r3, [r3, #4]
 800fa68:	1ad3      	subs	r3, r2, r3
 800fa6a:	2b1a      	cmp	r3, #26
 800fa6c:	d91a      	bls.n	800faa4 <CAD_StateMachine+0x188>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 800fa6e:	230f      	movs	r3, #15
 800fa70:	18fb      	adds	r3, r7, r3
 800fa72:	781b      	ldrb	r3, [r3, #0]
 800fa74:	0018      	movs	r0, r3
 800fa76:	f001 fbed 	bl	8011254 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800fa7a:	693b      	ldr	r3, [r7, #16]
 800fa7c:	785a      	ldrb	r2, [r3, #1]
 800fa7e:	213e      	movs	r1, #62	@ 0x3e
 800fa80:	438a      	bics	r2, r1
 800fa82:	1c11      	adds	r1, r2, #0
 800fa84:	2202      	movs	r2, #2
 800fa86:	430a      	orrs	r2, r1
 800fa88:	705a      	strb	r2, [r3, #1]
      }
      break;
 800fa8a:	e00b      	b.n	800faa4 <CAD_StateMachine+0x188>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 800fa8c:	693b      	ldr	r3, [r7, #16]
 800fa8e:	689b      	ldr	r3, [r3, #8]
 800fa90:	687c      	ldr	r4, [r7, #4]
 800fa92:	68b9      	ldr	r1, [r7, #8]
 800fa94:	220f      	movs	r2, #15
 800fa96:	18ba      	adds	r2, r7, r2
 800fa98:	7810      	ldrb	r0, [r2, #0]
 800fa9a:	0022      	movs	r2, r4
 800fa9c:	4798      	blx	r3
 800fa9e:	0003      	movs	r3, r0
 800faa0:	617b      	str	r3, [r7, #20]
      break;
 800faa2:	e000      	b.n	800faa6 <CAD_StateMachine+0x18a>
      break;
 800faa4:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 800faa6:	697b      	ldr	r3, [r7, #20]
}
 800faa8:	0018      	movs	r0, r3
 800faaa:	46bd      	mov	sp, r7
 800faac:	b007      	add	sp, #28
 800faae:	bd90      	pop	{r4, r7, pc}
 800fab0:	20000548 	.word	0x20000548
 800fab4:	20000560 	.word	0x20000560

0800fab8 <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b086      	sub	sp, #24
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	0002      	movs	r2, r0
 800fac0:	1dfb      	adds	r3, r7, #7
 800fac2:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fac4:	1dfb      	adds	r3, r7, #7
 800fac6:	781a      	ldrb	r2, [r3, #0]
 800fac8:	0013      	movs	r3, r2
 800faca:	005b      	lsls	r3, r3, #1
 800facc:	189b      	adds	r3, r3, r2
 800face:	009b      	lsls	r3, r3, #2
 800fad0:	4a45      	ldr	r2, [pc, #276]	@ (800fbe8 <CAD_Check_HW_SNK+0x130>)
 800fad2:	189b      	adds	r3, r3, r2
 800fad4:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 800fad6:	1dfb      	adds	r3, r7, #7
 800fad8:	781a      	ldrb	r2, [r3, #0]
 800fada:	4944      	ldr	r1, [pc, #272]	@ (800fbec <CAD_Check_HW_SNK+0x134>)
 800fadc:	0013      	movs	r3, r2
 800fade:	011b      	lsls	r3, r3, #4
 800fae0:	1a9b      	subs	r3, r3, r2
 800fae2:	009b      	lsls	r3, r3, #2
 800fae4:	585b      	ldr	r3, [r3, r1]
 800fae6:	695a      	ldr	r2, [r3, #20]
 800fae8:	23c0      	movs	r3, #192	@ 0xc0
 800faea:	029b      	lsls	r3, r3, #10
 800faec:	4013      	ands	r3, r2
 800faee:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 800faf0:	1dfb      	adds	r3, r7, #7
 800faf2:	781a      	ldrb	r2, [r3, #0]
 800faf4:	493d      	ldr	r1, [pc, #244]	@ (800fbec <CAD_Check_HW_SNK+0x134>)
 800faf6:	0013      	movs	r3, r2
 800faf8:	011b      	lsls	r3, r3, #4
 800fafa:	1a9b      	subs	r3, r3, r2
 800fafc:	009b      	lsls	r3, r3, #2
 800fafe:	585b      	ldr	r3, [r3, r1]
 800fb00:	695a      	ldr	r2, [r3, #20]
 800fb02:	23c0      	movs	r3, #192	@ 0xc0
 800fb04:	031b      	lsls	r3, r3, #12
 800fb06:	4013      	ands	r3, r2
 800fb08:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 800fb0a:	697b      	ldr	r3, [r7, #20]
 800fb0c:	781a      	ldrb	r2, [r3, #0]
 800fb0e:	2103      	movs	r1, #3
 800fb10:	438a      	bics	r2, r1
 800fb12:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 800fb14:	697b      	ldr	r3, [r7, #20]
 800fb16:	781a      	ldrb	r2, [r3, #0]
 800fb18:	211c      	movs	r1, #28
 800fb1a:	438a      	bics	r2, r1
 800fb1c:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 800fb1e:	693b      	ldr	r3, [r7, #16]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d02c      	beq.n	800fb7e <CAD_Check_HW_SNK+0xc6>
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d129      	bne.n	800fb7e <CAD_Check_HW_SNK+0xc6>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	781a      	ldrb	r2, [r3, #0]
 800fb2e:	211c      	movs	r1, #28
 800fb30:	438a      	bics	r2, r1
 800fb32:	1c11      	adds	r1, r2, #0
 800fb34:	2204      	movs	r2, #4
 800fb36:	430a      	orrs	r2, r1
 800fb38:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 800fb3a:	697b      	ldr	r3, [r7, #20]
 800fb3c:	781a      	ldrb	r2, [r3, #0]
 800fb3e:	2103      	movs	r1, #3
 800fb40:	438a      	bics	r2, r1
 800fb42:	1c11      	adds	r1, r2, #0
 800fb44:	2201      	movs	r2, #1
 800fb46:	430a      	orrs	r2, r1
 800fb48:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800fb4a:	693b      	ldr	r3, [r7, #16]
 800fb4c:	0c18      	lsrs	r0, r3, #16
 800fb4e:	1dfb      	adds	r3, r7, #7
 800fb50:	781a      	ldrb	r2, [r3, #0]
 800fb52:	4926      	ldr	r1, [pc, #152]	@ (800fbec <CAD_Check_HW_SNK+0x134>)
 800fb54:	0013      	movs	r3, r2
 800fb56:	011b      	lsls	r3, r3, #4
 800fb58:	1a9b      	subs	r3, r3, r2
 800fb5a:	009b      	lsls	r3, r3, #2
 800fb5c:	18cb      	adds	r3, r1, r3
 800fb5e:	3310      	adds	r3, #16
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	1c01      	adds	r1, r0, #0
 800fb64:	2203      	movs	r2, #3
 800fb66:	400a      	ands	r2, r1
 800fb68:	b2d2      	uxtb	r2, r2
 800fb6a:	2103      	movs	r1, #3
 800fb6c:	400a      	ands	r2, r1
 800fb6e:	0090      	lsls	r0, r2, #2
 800fb70:	789a      	ldrb	r2, [r3, #2]
 800fb72:	210c      	movs	r1, #12
 800fb74:	438a      	bics	r2, r1
 800fb76:	1c11      	adds	r1, r2, #0
 800fb78:	1c02      	adds	r2, r0, #0
 800fb7a:	430a      	orrs	r2, r1
 800fb7c:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 800fb7e:	693b      	ldr	r3, [r7, #16]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d12c      	bne.n	800fbde <CAD_Check_HW_SNK+0x126>
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d029      	beq.n	800fbde <CAD_Check_HW_SNK+0x126>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	781a      	ldrb	r2, [r3, #0]
 800fb8e:	211c      	movs	r1, #28
 800fb90:	438a      	bics	r2, r1
 800fb92:	1c11      	adds	r1, r2, #0
 800fb94:	2204      	movs	r2, #4
 800fb96:	430a      	orrs	r2, r1
 800fb98:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 800fb9a:	697b      	ldr	r3, [r7, #20]
 800fb9c:	781a      	ldrb	r2, [r3, #0]
 800fb9e:	2103      	movs	r1, #3
 800fba0:	438a      	bics	r2, r1
 800fba2:	1c11      	adds	r1, r2, #0
 800fba4:	2202      	movs	r2, #2
 800fba6:	430a      	orrs	r2, r1
 800fba8:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	0c98      	lsrs	r0, r3, #18
 800fbae:	1dfb      	adds	r3, r7, #7
 800fbb0:	781a      	ldrb	r2, [r3, #0]
 800fbb2:	490e      	ldr	r1, [pc, #56]	@ (800fbec <CAD_Check_HW_SNK+0x134>)
 800fbb4:	0013      	movs	r3, r2
 800fbb6:	011b      	lsls	r3, r3, #4
 800fbb8:	1a9b      	subs	r3, r3, r2
 800fbba:	009b      	lsls	r3, r3, #2
 800fbbc:	18cb      	adds	r3, r1, r3
 800fbbe:	3310      	adds	r3, #16
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	1c01      	adds	r1, r0, #0
 800fbc4:	2203      	movs	r2, #3
 800fbc6:	400a      	ands	r2, r1
 800fbc8:	b2d2      	uxtb	r2, r2
 800fbca:	2103      	movs	r1, #3
 800fbcc:	400a      	ands	r2, r1
 800fbce:	0090      	lsls	r0, r2, #2
 800fbd0:	789a      	ldrb	r2, [r3, #2]
 800fbd2:	210c      	movs	r1, #12
 800fbd4:	438a      	bics	r2, r1
 800fbd6:	1c11      	adds	r1, r2, #0
 800fbd8:	1c02      	adds	r2, r0, #0
 800fbda:	430a      	orrs	r2, r1
 800fbdc:	709a      	strb	r2, [r3, #2]
  }
}
 800fbde:	46c0      	nop			@ (mov r8, r8)
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	b006      	add	sp, #24
 800fbe4:	bd80      	pop	{r7, pc}
 800fbe6:	46c0      	nop			@ (mov r8, r8)
 800fbe8:	20000548 	.word	0x20000548
 800fbec:	20000560 	.word	0x20000560

0800fbf0 <ManageStateDetached_SNK>:
}
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b084      	sub	sp, #16
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	0002      	movs	r2, r0
 800fbf8:	1dfb      	adds	r3, r7, #7
 800fbfa:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fbfc:	1dfb      	adds	r3, r7, #7
 800fbfe:	781a      	ldrb	r2, [r3, #0]
 800fc00:	0013      	movs	r3, r2
 800fc02:	005b      	lsls	r3, r3, #1
 800fc04:	189b      	adds	r3, r3, r2
 800fc06:	009b      	lsls	r3, r3, #2
 800fc08:	4a21      	ldr	r2, [pc, #132]	@ (800fc90 <ManageStateDetached_SNK+0xa0>)
 800fc0a:	189b      	adds	r3, r3, r2
 800fc0c:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800fc0e:	2302      	movs	r3, #2
 800fc10:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 800fc12:	1dfb      	adds	r3, r7, #7
 800fc14:	781b      	ldrb	r3, [r3, #0]
 800fc16:	0018      	movs	r0, r3
 800fc18:	f7ff ff4e 	bl	800fab8 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	221c      	movs	r2, #28
 800fc22:	4013      	ands	r3, r2
 800fc24:	b2db      	uxtb	r3, r3
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d103      	bne.n	800fc32 <ManageStateDetached_SNK+0x42>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 800fc2a:	2301      	movs	r3, #1
 800fc2c:	425b      	negs	r3, r3
 800fc2e:	60fb      	str	r3, [r7, #12]
 800fc30:	e029      	b.n	800fc86 <ManageStateDetached_SNK+0x96>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 800fc32:	f7f7 ff43 	bl	8007abc <HAL_GetTick>
 800fc36:	0002      	movs	r2, r0
 800fc38:	68bb      	ldr	r3, [r7, #8]
 800fc3a:	605a      	str	r2, [r3, #4]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	785a      	ldrb	r2, [r3, #1]
 800fc40:	213e      	movs	r1, #62	@ 0x3e
 800fc42:	438a      	bics	r2, r1
 800fc44:	1c11      	adds	r1, r2, #0
 800fc46:	2204      	movs	r2, #4
 800fc48:	430a      	orrs	r2, r1
 800fc4a:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 800fc4c:	2001      	movs	r0, #1
 800fc4e:	f7f7 ff3f 	bl	8007ad0 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 800fc52:	1dfb      	adds	r3, r7, #7
 800fc54:	781b      	ldrb	r3, [r3, #0]
 800fc56:	0018      	movs	r0, r3
 800fc58:	f7ff ff2e 	bl	800fab8 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 800fc5c:	68bb      	ldr	r3, [r7, #8]
 800fc5e:	781b      	ldrb	r3, [r3, #0]
 800fc60:	221c      	movs	r2, #28
 800fc62:	4013      	ands	r3, r2
 800fc64:	b2db      	uxtb	r3, r3
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d108      	bne.n	800fc7c <ManageStateDetached_SNK+0x8c>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800fc6a:	68bb      	ldr	r3, [r7, #8]
 800fc6c:	785a      	ldrb	r2, [r3, #1]
 800fc6e:	213e      	movs	r1, #62	@ 0x3e
 800fc70:	438a      	bics	r2, r1
 800fc72:	1c11      	adds	r1, r2, #0
 800fc74:	2202      	movs	r2, #2
 800fc76:	430a      	orrs	r2, r1
 800fc78:	705a      	strb	r2, [r3, #1]
 800fc7a:	e004      	b.n	800fc86 <ManageStateDetached_SNK+0x96>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800fc7c:	1dfb      	adds	r3, r7, #7
 800fc7e:	781b      	ldrb	r3, [r3, #0]
 800fc80:	0018      	movs	r0, r3
 800fc82:	f004 ff55 	bl	8014b30 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800fc86:	68fb      	ldr	r3, [r7, #12]
}
 800fc88:	0018      	movs	r0, r3
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	b004      	add	sp, #16
 800fc8e:	bd80      	pop	{r7, pc}
 800fc90:	20000548 	.word	0x20000548

0800fc94 <ManageStateAttachedWait_SNK>:
}
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fc94:	b590      	push	{r4, r7, lr}
 800fc96:	b089      	sub	sp, #36	@ 0x24
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	60b9      	str	r1, [r7, #8]
 800fc9c:	607a      	str	r2, [r7, #4]
 800fc9e:	240f      	movs	r4, #15
 800fca0:	193b      	adds	r3, r7, r4
 800fca2:	1c02      	adds	r2, r0, #0
 800fca4:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fca6:	193b      	adds	r3, r7, r4
 800fca8:	781a      	ldrb	r2, [r3, #0]
 800fcaa:	0013      	movs	r3, r2
 800fcac:	005b      	lsls	r3, r3, #1
 800fcae:	189b      	adds	r3, r3, r2
 800fcb0:	009b      	lsls	r3, r3, #2
 800fcb2:	4a3e      	ldr	r2, [pc, #248]	@ (800fdac <ManageStateAttachedWait_SNK+0x118>)
 800fcb4:	189b      	adds	r3, r3, r2
 800fcb6:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800fcb8:	2302      	movs	r3, #2
 800fcba:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800fcbc:	f7f7 fefe 	bl	8007abc <HAL_GetTick>
 800fcc0:	0002      	movs	r2, r0
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	685b      	ldr	r3, [r3, #4]
 800fcc6:	1ad3      	subs	r3, r2, r3
 800fcc8:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 800fcca:	193b      	adds	r3, r7, r4
 800fccc:	781b      	ldrb	r3, [r3, #0]
 800fcce:	0018      	movs	r0, r3
 800fcd0:	f7ff fef2 	bl	800fab8 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 800fcd4:	69bb      	ldr	r3, [r7, #24]
 800fcd6:	781b      	ldrb	r3, [r3, #0]
 800fcd8:	221c      	movs	r2, #28
 800fcda:	4013      	ands	r3, r2
 800fcdc:	b2db      	uxtb	r3, r3
 800fcde:	2b04      	cmp	r3, #4
 800fce0:	d130      	bne.n	800fd44 <ManageStateAttachedWait_SNK+0xb0>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	2b78      	cmp	r3, #120	@ 0x78
 800fce6:	d927      	bls.n	800fd38 <ManageStateAttachedWait_SNK+0xa4>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 800fce8:	193b      	adds	r3, r7, r4
 800fcea:	781b      	ldrb	r3, [r3, #0]
 800fcec:	2101      	movs	r1, #1
 800fcee:	0018      	movs	r0, r3
 800fcf0:	f004 fda8 	bl	8014844 <USBPD_PWR_IF_GetVBUSStatus>
 800fcf4:	0003      	movs	r3, r0
 800fcf6:	2b01      	cmp	r3, #1
 800fcf8:	d11e      	bne.n	800fd38 <ManageStateAttachedWait_SNK+0xa4>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	781b      	ldrb	r3, [r3, #0]
 800fcfe:	079b      	lsls	r3, r3, #30
 800fd00:	0f9b      	lsrs	r3, r3, #30
 800fd02:	b2db      	uxtb	r3, r3
 800fd04:	001a      	movs	r2, r3
 800fd06:	193b      	adds	r3, r7, r4
 800fd08:	781b      	ldrb	r3, [r3, #0]
 800fd0a:	0011      	movs	r1, r2
 800fd0c:	0018      	movs	r0, r3
 800fd0e:	f001 fbf3 	bl	80114f8 <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800fd12:	69bb      	ldr	r3, [r7, #24]
 800fd14:	785a      	ldrb	r2, [r3, #1]
 800fd16:	213e      	movs	r1, #62	@ 0x3e
 800fd18:	438a      	bics	r2, r1
 800fd1a:	1c11      	adds	r1, r2, #0
 800fd1c:	2206      	movs	r2, #6
 800fd1e:	430a      	orrs	r2, r1
 800fd20:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	2202      	movs	r2, #2
 800fd26:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	781b      	ldrb	r3, [r3, #0]
 800fd2c:	079b      	lsls	r3, r3, #30
 800fd2e:	0f9b      	lsrs	r3, r3, #30
 800fd30:	b2db      	uxtb	r3, r3
 800fd32:	001a      	movs	r2, r3
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800fd38:	69bb      	ldr	r3, [r7, #24]
 800fd3a:	781a      	ldrb	r2, [r3, #0]
 800fd3c:	2120      	movs	r1, #32
 800fd3e:	438a      	bics	r2, r1
 800fd40:	701a      	strb	r2, [r3, #0]
 800fd42:	e02e      	b.n	800fda2 <ManageStateAttachedWait_SNK+0x10e>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800fd44:	69bb      	ldr	r3, [r7, #24]
 800fd46:	781b      	ldrb	r3, [r3, #0]
 800fd48:	2220      	movs	r2, #32
 800fd4a:	4013      	ands	r3, r2
 800fd4c:	b2db      	uxtb	r3, r3
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d10c      	bne.n	800fd6c <ManageStateAttachedWait_SNK+0xd8>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800fd52:	f7f7 feb3 	bl	8007abc <HAL_GetTick>
 800fd56:	0002      	movs	r2, r0
 800fd58:	69bb      	ldr	r3, [r7, #24]
 800fd5a:	605a      	str	r2, [r3, #4]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 800fd5c:	69bb      	ldr	r3, [r7, #24]
 800fd5e:	781a      	ldrb	r2, [r3, #0]
 800fd60:	2120      	movs	r1, #32
 800fd62:	430a      	orrs	r2, r1
 800fd64:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 800fd66:	230c      	movs	r3, #12
 800fd68:	61fb      	str	r3, [r7, #28]
 800fd6a:	e01a      	b.n	800fda2 <ManageStateAttachedWait_SNK+0x10e>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 800fd6c:	f7f7 fea6 	bl	8007abc <HAL_GetTick>
 800fd70:	0002      	movs	r2, r0
 800fd72:	69bb      	ldr	r3, [r7, #24]
 800fd74:	685b      	ldr	r3, [r3, #4]
 800fd76:	1ad3      	subs	r3, r2, r3
 800fd78:	2b0c      	cmp	r3, #12
 800fd7a:	d912      	bls.n	800fda2 <ManageStateAttachedWait_SNK+0x10e>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800fd7c:	69bb      	ldr	r3, [r7, #24]
 800fd7e:	781a      	ldrb	r2, [r3, #0]
 800fd80:	2120      	movs	r1, #32
 800fd82:	438a      	bics	r2, r1
 800fd84:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800fd86:	69bb      	ldr	r3, [r7, #24]
 800fd88:	785a      	ldrb	r2, [r3, #1]
 800fd8a:	213e      	movs	r1, #62	@ 0x3e
 800fd8c:	438a      	bics	r2, r1
 800fd8e:	1c11      	adds	r1, r2, #0
 800fd90:	2202      	movs	r2, #2
 800fd92:	430a      	orrs	r2, r1
 800fd94:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800fd96:	230f      	movs	r3, #15
 800fd98:	18fb      	adds	r3, r7, r3
 800fd9a:	781b      	ldrb	r3, [r3, #0]
 800fd9c:	0018      	movs	r0, r3
 800fd9e:	f004 fed8 	bl	8014b52 <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 800fda2:	69fb      	ldr	r3, [r7, #28]
}
 800fda4:	0018      	movs	r0, r3
 800fda6:	46bd      	mov	sp, r7
 800fda8:	b009      	add	sp, #36	@ 0x24
 800fdaa:	bd90      	pop	{r4, r7, pc}
 800fdac:	20000548 	.word	0x20000548

0800fdb0 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fdb0:	b590      	push	{r4, r7, lr}
 800fdb2:	b089      	sub	sp, #36	@ 0x24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	60b9      	str	r1, [r7, #8]
 800fdb8:	607a      	str	r2, [r7, #4]
 800fdba:	210f      	movs	r1, #15
 800fdbc:	187b      	adds	r3, r7, r1
 800fdbe:	1c02      	adds	r2, r0, #0
 800fdc0:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fdc2:	0008      	movs	r0, r1
 800fdc4:	183b      	adds	r3, r7, r0
 800fdc6:	781a      	ldrb	r2, [r3, #0]
 800fdc8:	0013      	movs	r3, r2
 800fdca:	005b      	lsls	r3, r3, #1
 800fdcc:	189b      	adds	r3, r3, r2
 800fdce:	009b      	lsls	r3, r3, #2
 800fdd0:	4a2e      	ldr	r2, [pc, #184]	@ (800fe8c <ManageStateAttached_SNK+0xdc>)
 800fdd2:	189b      	adds	r3, r3, r2
 800fdd4:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800fdd6:	2302      	movs	r3, #2
 800fdd8:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 800fdda:	2300      	movs	r3, #0
 800fddc:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800fdde:	183b      	adds	r3, r7, r0
 800fde0:	781a      	ldrb	r2, [r3, #0]
 800fde2:	492b      	ldr	r1, [pc, #172]	@ (800fe90 <ManageStateAttached_SNK+0xe0>)
 800fde4:	0013      	movs	r3, r2
 800fde6:	011b      	lsls	r3, r3, #4
 800fde8:	1a9b      	subs	r3, r3, r2
 800fdea:	009b      	lsls	r3, r3, #2
 800fdec:	18cb      	adds	r3, r1, r3
 800fdee:	3334      	adds	r3, #52	@ 0x34
 800fdf0:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d10c      	bne.n	800fe10 <ManageStateAttached_SNK+0x60>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800fdf6:	183b      	adds	r3, r7, r0
 800fdf8:	781a      	ldrb	r2, [r3, #0]
 800fdfa:	4925      	ldr	r1, [pc, #148]	@ (800fe90 <ManageStateAttached_SNK+0xe0>)
 800fdfc:	0013      	movs	r3, r2
 800fdfe:	011b      	lsls	r3, r3, #4
 800fe00:	1a9b      	subs	r3, r3, r2
 800fe02:	009b      	lsls	r3, r3, #2
 800fe04:	585b      	ldr	r3, [r3, r1]
 800fe06:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800fe08:	23c0      	movs	r3, #192	@ 0xc0
 800fe0a:	029b      	lsls	r3, r3, #10
 800fe0c:	4013      	ands	r3, r2
 800fe0e:	e00c      	b.n	800fe2a <ManageStateAttached_SNK+0x7a>
 800fe10:	230f      	movs	r3, #15
 800fe12:	18fb      	adds	r3, r7, r3
 800fe14:	781a      	ldrb	r2, [r3, #0]
 800fe16:	491e      	ldr	r1, [pc, #120]	@ (800fe90 <ManageStateAttached_SNK+0xe0>)
 800fe18:	0013      	movs	r3, r2
 800fe1a:	011b      	lsls	r3, r3, #4
 800fe1c:	1a9b      	subs	r3, r3, r2
 800fe1e:	009b      	lsls	r3, r3, #2
 800fe20:	585b      	ldr	r3, [r3, r1]
 800fe22:	695a      	ldr	r2, [r3, #20]
 800fe24:	23c0      	movs	r3, #192	@ 0xc0
 800fe26:	031b      	lsls	r3, r3, #12
 800fe28:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 800fe2a:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 800fe2c:	240f      	movs	r4, #15
 800fe2e:	193b      	adds	r3, r7, r4
 800fe30:	781b      	ldrb	r3, [r3, #0]
 800fe32:	2102      	movs	r1, #2
 800fe34:	0018      	movs	r0, r3
 800fe36:	f004 fd05 	bl	8014844 <USBPD_PWR_IF_GetVBUSStatus>
 800fe3a:	0003      	movs	r3, r0
 800fe3c:	2b01      	cmp	r3, #1
 800fe3e:	d11e      	bne.n	800fe7e <ManageStateAttached_SNK+0xce>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 800fe40:	697a      	ldr	r2, [r7, #20]
 800fe42:	693b      	ldr	r3, [r7, #16]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	d11a      	bne.n	800fe7e <ManageStateAttached_SNK+0xce>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 800fe48:	193b      	adds	r3, r7, r4
 800fe4a:	781b      	ldrb	r3, [r3, #0]
 800fe4c:	0018      	movs	r0, r3
 800fe4e:	f001 fcb5 	bl	80117bc <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 800fe52:	69bb      	ldr	r3, [r7, #24]
 800fe54:	781a      	ldrb	r2, [r3, #0]
 800fe56:	211c      	movs	r1, #28
 800fe58:	438a      	bics	r2, r1
 800fe5a:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 800fe5c:	69bb      	ldr	r3, [r7, #24]
 800fe5e:	785a      	ldrb	r2, [r3, #1]
 800fe60:	213e      	movs	r1, #62	@ 0x3e
 800fe62:	438a      	bics	r2, r1
 800fe64:	1c11      	adds	r1, r2, #0
 800fe66:	2202      	movs	r2, #2
 800fe68:	430a      	orrs	r2, r1
 800fe6a:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 800fe6c:	68bb      	ldr	r3, [r7, #8]
 800fe6e:	2201      	movs	r2, #1
 800fe70:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2200      	movs	r2, #0
 800fe76:	601a      	str	r2, [r3, #0]
    _timing = 0;
 800fe78:	2300      	movs	r3, #0
 800fe7a:	61fb      	str	r3, [r7, #28]
 800fe7c:	e001      	b.n	800fe82 <ManageStateAttached_SNK+0xd2>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 800fe7e:	230a      	movs	r3, #10
 800fe80:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 800fe82:	69fb      	ldr	r3, [r7, #28]
}
 800fe84:	0018      	movs	r0, r3
 800fe86:	46bd      	mov	sp, r7
 800fe88:	b009      	add	sp, #36	@ 0x24
 800fe8a:	bd90      	pop	{r4, r7, pc}
 800fe8c:	20000548 	.word	0x20000548
 800fe90:	20000560 	.word	0x20000560

0800fe94 <LL_AHB1_GRP1_EnableClock>:
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b084      	sub	sp, #16
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800fe9c:	4b07      	ldr	r3, [pc, #28]	@ (800febc <LL_AHB1_GRP1_EnableClock+0x28>)
 800fe9e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800fea0:	4b06      	ldr	r3, [pc, #24]	@ (800febc <LL_AHB1_GRP1_EnableClock+0x28>)
 800fea2:	687a      	ldr	r2, [r7, #4]
 800fea4:	430a      	orrs	r2, r1
 800fea6:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800fea8:	4b04      	ldr	r3, [pc, #16]	@ (800febc <LL_AHB1_GRP1_EnableClock+0x28>)
 800feaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feac:	687a      	ldr	r2, [r7, #4]
 800feae:	4013      	ands	r3, r2
 800feb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800feb2:	68fb      	ldr	r3, [r7, #12]
}
 800feb4:	46c0      	nop			@ (mov r8, r8)
 800feb6:	46bd      	mov	sp, r7
 800feb8:	b004      	add	sp, #16
 800feba:	bd80      	pop	{r7, pc}
 800febc:	40021000 	.word	0x40021000

0800fec0 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b082      	sub	sp, #8
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	0002      	movs	r2, r0
 800fec8:	1dfb      	adds	r3, r7, #7
 800feca:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
#else
  return UCPD_INSTANCE0;
 800fecc:	4b02      	ldr	r3, [pc, #8]	@ (800fed8 <USBPD_HW_GetUSPDInstance+0x18>)
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 800fece:	0018      	movs	r0, r3
 800fed0:	46bd      	mov	sp, r7
 800fed2:	b002      	add	sp, #8
 800fed4:	bd80      	pop	{r7, pc}
 800fed6:	46c0      	nop			@ (mov r8, r8)
 800fed8:	4000a000 	.word	0x4000a000

0800fedc <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 800fedc:	b590      	push	{r4, r7, lr}
 800fede:	b08f      	sub	sp, #60	@ 0x3c
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	0002      	movs	r2, r0
 800fee4:	1dfb      	adds	r3, r7, #7
 800fee6:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800fee8:	240c      	movs	r4, #12
 800feea:	193b      	adds	r3, r7, r4
 800feec:	0018      	movs	r0, r3
 800feee:	f7fd f9ab 	bl	800d248 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800fef2:	193b      	adds	r3, r7, r4
 800fef4:	2200      	movs	r2, #0
 800fef6:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800fef8:	193b      	adds	r3, r7, r4
 800fefa:	2200      	movs	r2, #0
 800fefc:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800fefe:	193b      	adds	r3, r7, r4
 800ff00:	2200      	movs	r2, #0
 800ff02:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800ff04:	193b      	adds	r3, r7, r4
 800ff06:	2280      	movs	r2, #128	@ 0x80
 800ff08:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800ff0a:	193b      	adds	r3, r7, r4
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800ff10:	193b      	adds	r3, r7, r4
 800ff12:	2200      	movs	r2, #0
 800ff14:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800ff16:	193b      	adds	r3, r7, r4
 800ff18:	2200      	movs	r2, #0
 800ff1a:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800ff1c:	193b      	adds	r3, r7, r4
 800ff1e:	2200      	movs	r2, #0
 800ff20:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800ff22:	193b      	adds	r3, r7, r4
 800ff24:	2200      	movs	r2, #0
 800ff26:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 800ff28:	193b      	adds	r3, r7, r4
 800ff2a:	2280      	movs	r2, #128	@ 0x80
 800ff2c:	0192      	lsls	r2, r2, #6
 800ff2e:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 800ff30:	1dfb      	adds	r3, r7, #7
 800ff32:	781b      	ldrb	r3, [r3, #0]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d10c      	bne.n	800ff52 <USBPD_HW_Init_DMARxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 800ff38:	2001      	movs	r0, #1
 800ff3a:	f7ff ffab 	bl	800fe94 <LL_AHB1_GRP1_EnableClock>

      /* Initialise the DMA */
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 800ff3e:	193b      	adds	r3, r7, r4
 800ff40:	223a      	movs	r2, #58	@ 0x3a
 800ff42:	625a      	str	r2, [r3, #36]	@ 0x24

      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 800ff44:	193b      	adds	r3, r7, r4
 800ff46:	4806      	ldr	r0, [pc, #24]	@ (800ff60 <USBPD_HW_Init_DMARxInstance+0x84>)
 800ff48:	001a      	movs	r2, r3
 800ff4a:	2100      	movs	r1, #0
 800ff4c:	f7fd f93c 	bl	800d1c8 <LL_DMA_Init>
      break;
 800ff50:	e000      	b.n	800ff54 <USBPD_HW_Init_DMARxInstance+0x78>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800ff52:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 800ff54:	4b03      	ldr	r3, [pc, #12]	@ (800ff64 <USBPD_HW_Init_DMARxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 800ff56:	0018      	movs	r0, r3
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	b00f      	add	sp, #60	@ 0x3c
 800ff5c:	bd90      	pop	{r4, r7, pc}
 800ff5e:	46c0      	nop			@ (mov r8, r8)
 800ff60:	40020000 	.word	0x40020000
 800ff64:	40020008 	.word	0x40020008

0800ff68 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 800ff68:	b580      	push	{r7, lr}
 800ff6a:	b082      	sub	sp, #8
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	0002      	movs	r2, r0
 800ff70:	1dfb      	adds	r3, r7, #7
 800ff72:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 800ff74:	46c0      	nop			@ (mov r8, r8)
 800ff76:	46bd      	mov	sp, r7
 800ff78:	b002      	add	sp, #8
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 800ff7c:	b590      	push	{r4, r7, lr}
 800ff7e:	b08f      	sub	sp, #60	@ 0x3c
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	0002      	movs	r2, r0
 800ff84:	1dfb      	adds	r3, r7, #7
 800ff86:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 800ff88:	240c      	movs	r4, #12
 800ff8a:	193b      	adds	r3, r7, r4
 800ff8c:	0018      	movs	r0, r3
 800ff8e:	f7fd f95b 	bl	800d248 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 800ff92:	193b      	adds	r3, r7, r4
 800ff94:	2210      	movs	r2, #16
 800ff96:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800ff98:	193b      	adds	r3, r7, r4
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 800ff9e:	193b      	adds	r3, r7, r4
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800ffa4:	193b      	adds	r3, r7, r4
 800ffa6:	2280      	movs	r2, #128	@ 0x80
 800ffa8:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800ffaa:	193b      	adds	r3, r7, r4
 800ffac:	2200      	movs	r2, #0
 800ffae:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800ffb0:	193b      	adds	r3, r7, r4
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 800ffb6:	193b      	adds	r3, r7, r4
 800ffb8:	2200      	movs	r2, #0
 800ffba:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 800ffbc:	193b      	adds	r3, r7, r4
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 800ffc2:	193b      	adds	r3, r7, r4
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 800ffc8:	1dfb      	adds	r3, r7, #7
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d110      	bne.n	800fff2 <USBPD_HW_Init_DMATxInstance+0x76>
  {
    case 0 :
      /* Enable the clock */
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 800ffd0:	2001      	movs	r0, #1
 800ffd2:	f7ff ff5f 	bl	800fe94 <LL_AHB1_GRP1_EnableClock>

      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 800ffd6:	193b      	adds	r3, r7, r4
 800ffd8:	223b      	movs	r2, #59	@ 0x3b
 800ffda:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 800ffdc:	193b      	adds	r3, r7, r4
 800ffde:	2280      	movs	r2, #128	@ 0x80
 800ffe0:	0152      	lsls	r2, r2, #5
 800ffe2:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 800ffe4:	193b      	adds	r3, r7, r4
 800ffe6:	4806      	ldr	r0, [pc, #24]	@ (8010000 <USBPD_HW_Init_DMATxInstance+0x84>)
 800ffe8:	001a      	movs	r2, r3
 800ffea:	2101      	movs	r1, #1
 800ffec:	f7fd f8ec 	bl	800d1c8 <LL_DMA_Init>
      break;
 800fff0:	e000      	b.n	800fff4 <USBPD_HW_Init_DMATxInstance+0x78>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 800fff2:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 800fff4:	4b03      	ldr	r3, [pc, #12]	@ (8010004 <USBPD_HW_Init_DMATxInstance+0x88>)
#endif /* UCPD_INSTANCE1 */
}
 800fff6:	0018      	movs	r0, r3
 800fff8:	46bd      	mov	sp, r7
 800fffa:	b00f      	add	sp, #60	@ 0x3c
 800fffc:	bd90      	pop	{r4, r7, pc}
 800fffe:	46c0      	nop			@ (mov r8, r8)
 8010000:	40020000 	.word	0x40020000
 8010004:	4002001c 	.word	0x4002001c

08010008 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b082      	sub	sp, #8
 801000c:	af00      	add	r7, sp, #0
 801000e:	0002      	movs	r2, r0
 8010010:	1dfb      	adds	r3, r7, #7
 8010012:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8010014:	46c0      	nop			@ (mov r8, r8)
 8010016:	46bd      	mov	sp, r7
 8010018:	b002      	add	sp, #8
 801001a:	bd80      	pop	{r7, pc}

0801001c <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b082      	sub	sp, #8
 8010020:	af00      	add	r7, sp, #0
 8010022:	0002      	movs	r2, r0
 8010024:	1dfb      	adds	r3, r7, #7
 8010026:	701a      	strb	r2, [r3, #0]
 8010028:	1dbb      	adds	r3, r7, #6
 801002a:	1c0a      	adds	r2, r1, #0
 801002c:	701a      	strb	r2, [r3, #0]
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 801002e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8010030:	46c0      	nop			@ (mov r8, r8)
 8010032:	46bd      	mov	sp, r7
 8010034:	b002      	add	sp, #8
 8010036:	bd80      	pop	{r7, pc}

08010038 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b082      	sub	sp, #8
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	699b      	ldr	r3, [r3, #24]
 8010044:	2280      	movs	r2, #128	@ 0x80
 8010046:	0212      	lsls	r2, r2, #8
 8010048:	431a      	orrs	r2, r3
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	619a      	str	r2, [r3, #24]
}
 801004e:	46c0      	nop			@ (mov r8, r8)
 8010050:	46bd      	mov	sp, r7
 8010052:	b002      	add	sp, #8
 8010054:	bd80      	pop	{r7, pc}

08010056 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8010056:	b580      	push	{r7, lr}
 8010058:	b082      	sub	sp, #8
 801005a:	af00      	add	r7, sp, #0
 801005c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	699b      	ldr	r3, [r3, #24]
 8010062:	2280      	movs	r2, #128	@ 0x80
 8010064:	01d2      	lsls	r2, r2, #7
 8010066:	431a      	orrs	r2, r3
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	619a      	str	r2, [r3, #24]
}
 801006c:	46c0      	nop			@ (mov r8, r8)
 801006e:	46bd      	mov	sp, r7
 8010070:	b002      	add	sp, #8
 8010072:	bd80      	pop	{r7, pc}

08010074 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b082      	sub	sp, #8
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	699b      	ldr	r3, [r3, #24]
 8010080:	2280      	movs	r2, #128	@ 0x80
 8010082:	0152      	lsls	r2, r2, #5
 8010084:	431a      	orrs	r2, r3
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	619a      	str	r2, [r3, #24]
}
 801008a:	46c0      	nop			@ (mov r8, r8)
 801008c:	46bd      	mov	sp, r7
 801008e:	b002      	add	sp, #8
 8010090:	bd80      	pop	{r7, pc}

08010092 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8010092:	b580      	push	{r7, lr}
 8010094:	b082      	sub	sp, #8
 8010096:	af00      	add	r7, sp, #0
 8010098:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	699b      	ldr	r3, [r3, #24]
 801009e:	2280      	movs	r2, #128	@ 0x80
 80100a0:	0112      	lsls	r2, r2, #4
 80100a2:	431a      	orrs	r2, r3
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	619a      	str	r2, [r3, #24]
}
 80100a8:	46c0      	nop			@ (mov r8, r8)
 80100aa:	46bd      	mov	sp, r7
 80100ac:	b002      	add	sp, #8
 80100ae:	bd80      	pop	{r7, pc}

080100b0 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b082      	sub	sp, #8
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	699b      	ldr	r3, [r3, #24]
 80100bc:	2280      	movs	r2, #128	@ 0x80
 80100be:	00d2      	lsls	r2, r2, #3
 80100c0:	431a      	orrs	r2, r3
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	619a      	str	r2, [r3, #24]
}
 80100c6:	46c0      	nop			@ (mov r8, r8)
 80100c8:	46bd      	mov	sp, r7
 80100ca:	b002      	add	sp, #8
 80100cc:	bd80      	pop	{r7, pc}

080100ce <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 80100ce:	b580      	push	{r7, lr}
 80100d0:	b082      	sub	sp, #8
 80100d2:	af00      	add	r7, sp, #0
 80100d4:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	699b      	ldr	r3, [r3, #24]
 80100da:	2280      	movs	r2, #128	@ 0x80
 80100dc:	0092      	lsls	r2, r2, #2
 80100de:	431a      	orrs	r2, r3
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	619a      	str	r2, [r3, #24]
}
 80100e4:	46c0      	nop			@ (mov r8, r8)
 80100e6:	46bd      	mov	sp, r7
 80100e8:	b002      	add	sp, #8
 80100ea:	bd80      	pop	{r7, pc}

080100ec <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b082      	sub	sp, #8
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	699b      	ldr	r3, [r3, #24]
 80100f8:	2240      	movs	r2, #64	@ 0x40
 80100fa:	431a      	orrs	r2, r3
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	619a      	str	r2, [r3, #24]
}
 8010100:	46c0      	nop			@ (mov r8, r8)
 8010102:	46bd      	mov	sp, r7
 8010104:	b002      	add	sp, #8
 8010106:	bd80      	pop	{r7, pc}

08010108 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b082      	sub	sp, #8
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	699b      	ldr	r3, [r3, #24]
 8010114:	2220      	movs	r2, #32
 8010116:	431a      	orrs	r2, r3
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	619a      	str	r2, [r3, #24]
}
 801011c:	46c0      	nop			@ (mov r8, r8)
 801011e:	46bd      	mov	sp, r7
 8010120:	b002      	add	sp, #8
 8010122:	bd80      	pop	{r7, pc}

08010124 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b082      	sub	sp, #8
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	699b      	ldr	r3, [r3, #24]
 8010130:	2210      	movs	r2, #16
 8010132:	431a      	orrs	r2, r3
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	619a      	str	r2, [r3, #24]
}
 8010138:	46c0      	nop			@ (mov r8, r8)
 801013a:	46bd      	mov	sp, r7
 801013c:	b002      	add	sp, #8
 801013e:	bd80      	pop	{r7, pc}

08010140 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b082      	sub	sp, #8
 8010144:	af00      	add	r7, sp, #0
 8010146:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	699b      	ldr	r3, [r3, #24]
 801014c:	2208      	movs	r2, #8
 801014e:	431a      	orrs	r2, r3
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	619a      	str	r2, [r3, #24]
}
 8010154:	46c0      	nop			@ (mov r8, r8)
 8010156:	46bd      	mov	sp, r7
 8010158:	b002      	add	sp, #8
 801015a:	bd80      	pop	{r7, pc}

0801015c <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 801015c:	b580      	push	{r7, lr}
 801015e:	b082      	sub	sp, #8
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	699b      	ldr	r3, [r3, #24]
 8010168:	2204      	movs	r2, #4
 801016a:	431a      	orrs	r2, r3
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	619a      	str	r2, [r3, #24]
}
 8010170:	46c0      	nop			@ (mov r8, r8)
 8010172:	46bd      	mov	sp, r7
 8010174:	b002      	add	sp, #8
 8010176:	bd80      	pop	{r7, pc}

08010178 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b082      	sub	sp, #8
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	699b      	ldr	r3, [r3, #24]
 8010184:	2202      	movs	r2, #2
 8010186:	431a      	orrs	r2, r3
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	619a      	str	r2, [r3, #24]
}
 801018c:	46c0      	nop			@ (mov r8, r8)
 801018e:	46bd      	mov	sp, r7
 8010190:	b002      	add	sp, #8
 8010192:	bd80      	pop	{r7, pc}

08010194 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8010198:	2000      	movs	r0, #0
 801019a:	f000 f803 	bl	80101a4 <PORTx_IRQHandler>
}
 801019e:	46c0      	nop			@ (mov r8, r8)
 80101a0:	46bd      	mov	sp, r7
 80101a2:	bd80      	pop	{r7, pc}

080101a4 <PORTx_IRQHandler>:
{
  PORTx_IRQHandler(USBPD_PORT_1);
}

void PORTx_IRQHandler(uint8_t PortNum)
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	b084      	sub	sp, #16
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	0002      	movs	r2, r0
 80101ac:	1dfb      	adds	r3, r7, #7
 80101ae:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 80101b0:	1dfb      	adds	r3, r7, #7
 80101b2:	781a      	ldrb	r2, [r3, #0]
 80101b4:	49a6      	ldr	r1, [pc, #664]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80101b6:	0013      	movs	r3, r2
 80101b8:	011b      	lsls	r3, r3, #4
 80101ba:	1a9b      	subs	r3, r3, r2
 80101bc:	009b      	lsls	r3, r3, #2
 80101be:	585b      	ldr	r3, [r3, r1]
 80101c0:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	695b      	ldr	r3, [r3, #20]
 80101c6:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	691b      	ldr	r3, [r3, #16]
 80101cc:	68ba      	ldr	r2, [r7, #8]
 80101ce:	4013      	ands	r3, r2
 80101d0:	d100      	bne.n	80101d4 <PORTx_IRQHandler+0x30>
 80101d2:	e1fc      	b.n	80105ce <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 80101d4:	68bb      	ldr	r3, [r7, #8]
 80101d6:	2202      	movs	r2, #2
 80101d8:	4013      	ands	r3, r2
 80101da:	d03c      	beq.n	8010256 <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	0018      	movs	r0, r3
 80101e0:	f7ff ffca 	bl	8010178 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80101e4:	1dfb      	adds	r3, r7, #7
 80101e6:	781a      	ldrb	r2, [r3, #0]
 80101e8:	4999      	ldr	r1, [pc, #612]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80101ea:	0013      	movs	r3, r2
 80101ec:	011b      	lsls	r3, r3, #4
 80101ee:	1a9b      	subs	r3, r3, r2
 80101f0:	009b      	lsls	r3, r3, #2
 80101f2:	18cb      	adds	r3, r1, r3
 80101f4:	3304      	adds	r3, #4
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	6819      	ldr	r1, [r3, #0]
 80101fa:	1dfb      	adds	r3, r7, #7
 80101fc:	781a      	ldrb	r2, [r3, #0]
 80101fe:	4894      	ldr	r0, [pc, #592]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010200:	0013      	movs	r3, r2
 8010202:	011b      	lsls	r3, r3, #4
 8010204:	1a9b      	subs	r3, r3, r2
 8010206:	009b      	lsls	r3, r3, #2
 8010208:	18c3      	adds	r3, r0, r3
 801020a:	3304      	adds	r3, #4
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	2201      	movs	r2, #1
 8010210:	4391      	bics	r1, r2
 8010212:	000a      	movs	r2, r1
 8010214:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8010216:	46c0      	nop			@ (mov r8, r8)
 8010218:	1dfb      	adds	r3, r7, #7
 801021a:	781a      	ldrb	r2, [r3, #0]
 801021c:	498c      	ldr	r1, [pc, #560]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 801021e:	0013      	movs	r3, r2
 8010220:	011b      	lsls	r3, r3, #4
 8010222:	1a9b      	subs	r3, r3, r2
 8010224:	009b      	lsls	r3, r3, #2
 8010226:	18cb      	adds	r3, r1, r3
 8010228:	3304      	adds	r3, #4
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	2201      	movs	r2, #1
 8010230:	4013      	ands	r3, r2
 8010232:	2b01      	cmp	r3, #1
 8010234:	d0f0      	beq.n	8010218 <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 8010236:	1dfb      	adds	r3, r7, #7
 8010238:	781a      	ldrb	r2, [r3, #0]
 801023a:	4985      	ldr	r1, [pc, #532]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 801023c:	0013      	movs	r3, r2
 801023e:	011b      	lsls	r3, r3, #4
 8010240:	1a9b      	subs	r3, r3, r2
 8010242:	009b      	lsls	r3, r3, #2
 8010244:	18cb      	adds	r3, r1, r3
 8010246:	3314      	adds	r3, #20
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	1dfa      	adds	r2, r7, #7
 801024c:	7812      	ldrb	r2, [r2, #0]
 801024e:	2101      	movs	r1, #1
 8010250:	0010      	movs	r0, r2
 8010252:	4798      	blx	r3
      return;
 8010254:	e1bb      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	2204      	movs	r2, #4
 801025a:	4013      	ands	r3, r2
 801025c:	d03c      	beq.n	80102d8 <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	0018      	movs	r0, r3
 8010262:	f7ff ff7b 	bl	801015c <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010266:	1dfb      	adds	r3, r7, #7
 8010268:	781a      	ldrb	r2, [r3, #0]
 801026a:	4979      	ldr	r1, [pc, #484]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 801026c:	0013      	movs	r3, r2
 801026e:	011b      	lsls	r3, r3, #4
 8010270:	1a9b      	subs	r3, r3, r2
 8010272:	009b      	lsls	r3, r3, #2
 8010274:	18cb      	adds	r3, r1, r3
 8010276:	3304      	adds	r3, #4
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	6819      	ldr	r1, [r3, #0]
 801027c:	1dfb      	adds	r3, r7, #7
 801027e:	781a      	ldrb	r2, [r3, #0]
 8010280:	4873      	ldr	r0, [pc, #460]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010282:	0013      	movs	r3, r2
 8010284:	011b      	lsls	r3, r3, #4
 8010286:	1a9b      	subs	r3, r3, r2
 8010288:	009b      	lsls	r3, r3, #2
 801028a:	18c3      	adds	r3, r0, r3
 801028c:	3304      	adds	r3, #4
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	2201      	movs	r2, #1
 8010292:	4391      	bics	r1, r2
 8010294:	000a      	movs	r2, r1
 8010296:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8010298:	46c0      	nop			@ (mov r8, r8)
 801029a:	1dfb      	adds	r3, r7, #7
 801029c:	781a      	ldrb	r2, [r3, #0]
 801029e:	496c      	ldr	r1, [pc, #432]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80102a0:	0013      	movs	r3, r2
 80102a2:	011b      	lsls	r3, r3, #4
 80102a4:	1a9b      	subs	r3, r3, r2
 80102a6:	009b      	lsls	r3, r3, #2
 80102a8:	18cb      	adds	r3, r1, r3
 80102aa:	3304      	adds	r3, #4
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	2201      	movs	r2, #1
 80102b2:	4013      	ands	r3, r2
 80102b4:	2b01      	cmp	r3, #1
 80102b6:	d0f0      	beq.n	801029a <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 80102b8:	1dfb      	adds	r3, r7, #7
 80102ba:	781a      	ldrb	r2, [r3, #0]
 80102bc:	4964      	ldr	r1, [pc, #400]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80102be:	0013      	movs	r3, r2
 80102c0:	011b      	lsls	r3, r3, #4
 80102c2:	1a9b      	subs	r3, r3, r2
 80102c4:	009b      	lsls	r3, r3, #2
 80102c6:	18cb      	adds	r3, r1, r3
 80102c8:	3314      	adds	r3, #20
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	1dfa      	adds	r2, r7, #7
 80102ce:	7812      	ldrb	r2, [r2, #0]
 80102d0:	2100      	movs	r1, #0
 80102d2:	0010      	movs	r0, r2
 80102d4:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 80102d6:	e17a      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 80102d8:	68bb      	ldr	r3, [r7, #8]
 80102da:	2208      	movs	r2, #8
 80102dc:	4013      	ands	r3, r2
 80102de:	d03c      	beq.n	801035a <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	0018      	movs	r0, r3
 80102e4:	f7ff ff2c 	bl	8010140 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80102e8:	1dfb      	adds	r3, r7, #7
 80102ea:	781a      	ldrb	r2, [r3, #0]
 80102ec:	4958      	ldr	r1, [pc, #352]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80102ee:	0013      	movs	r3, r2
 80102f0:	011b      	lsls	r3, r3, #4
 80102f2:	1a9b      	subs	r3, r3, r2
 80102f4:	009b      	lsls	r3, r3, #2
 80102f6:	18cb      	adds	r3, r1, r3
 80102f8:	3304      	adds	r3, #4
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	6819      	ldr	r1, [r3, #0]
 80102fe:	1dfb      	adds	r3, r7, #7
 8010300:	781a      	ldrb	r2, [r3, #0]
 8010302:	4853      	ldr	r0, [pc, #332]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010304:	0013      	movs	r3, r2
 8010306:	011b      	lsls	r3, r3, #4
 8010308:	1a9b      	subs	r3, r3, r2
 801030a:	009b      	lsls	r3, r3, #2
 801030c:	18c3      	adds	r3, r0, r3
 801030e:	3304      	adds	r3, #4
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	2201      	movs	r2, #1
 8010314:	4391      	bics	r1, r2
 8010316:	000a      	movs	r2, r1
 8010318:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 801031a:	46c0      	nop			@ (mov r8, r8)
 801031c:	1dfb      	adds	r3, r7, #7
 801031e:	781a      	ldrb	r2, [r3, #0]
 8010320:	494b      	ldr	r1, [pc, #300]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010322:	0013      	movs	r3, r2
 8010324:	011b      	lsls	r3, r3, #4
 8010326:	1a9b      	subs	r3, r3, r2
 8010328:	009b      	lsls	r3, r3, #2
 801032a:	18cb      	adds	r3, r1, r3
 801032c:	3304      	adds	r3, #4
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	2201      	movs	r2, #1
 8010334:	4013      	ands	r3, r2
 8010336:	2b01      	cmp	r3, #1
 8010338:	d0f0      	beq.n	801031c <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 801033a:	1dfb      	adds	r3, r7, #7
 801033c:	781a      	ldrb	r2, [r3, #0]
 801033e:	4944      	ldr	r1, [pc, #272]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010340:	0013      	movs	r3, r2
 8010342:	011b      	lsls	r3, r3, #4
 8010344:	1a9b      	subs	r3, r3, r2
 8010346:	009b      	lsls	r3, r3, #2
 8010348:	18cb      	adds	r3, r1, r3
 801034a:	3314      	adds	r3, #20
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	1dfa      	adds	r2, r7, #7
 8010350:	7812      	ldrb	r2, [r2, #0]
 8010352:	2102      	movs	r1, #2
 8010354:	0010      	movs	r0, r2
 8010356:	4798      	blx	r3
      return;
 8010358:	e139      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	2210      	movs	r2, #16
 801035e:	4013      	ands	r3, r2
 8010360:	d004      	beq.n	801036c <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	0018      	movs	r0, r3
 8010366:	f7ff fedd 	bl	8010124 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 801036a:	e130      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	2220      	movs	r2, #32
 8010370:	4013      	ands	r3, r2
 8010372:	d013      	beq.n	801039c <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	0018      	movs	r0, r3
 8010378:	f7ff fec6 	bl	8010108 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 801037c:	1dfb      	adds	r3, r7, #7
 801037e:	781a      	ldrb	r2, [r3, #0]
 8010380:	4933      	ldr	r1, [pc, #204]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010382:	0013      	movs	r3, r2
 8010384:	011b      	lsls	r3, r3, #4
 8010386:	1a9b      	subs	r3, r3, r2
 8010388:	009b      	lsls	r3, r3, #2
 801038a:	18cb      	adds	r3, r1, r3
 801038c:	3324      	adds	r3, #36	@ 0x24
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	1dfa      	adds	r2, r7, #7
 8010392:	7812      	ldrb	r2, [r2, #0]
 8010394:	2105      	movs	r1, #5
 8010396:	0010      	movs	r0, r2
 8010398:	4798      	blx	r3
      return;
 801039a:	e118      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 801039c:	68bb      	ldr	r3, [r7, #8]
 801039e:	2240      	movs	r2, #64	@ 0x40
 80103a0:	4013      	ands	r3, r2
 80103a2:	d004      	beq.n	80103ae <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	0018      	movs	r0, r3
 80103a8:	f7ff fea0 	bl	80100ec <LL_UCPD_ClearFlag_TxUND>
      return;
 80103ac:	e10f      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 80103ae:	68ba      	ldr	r2, [r7, #8]
 80103b0:	2380      	movs	r3, #128	@ 0x80
 80103b2:	009b      	lsls	r3, r3, #2
 80103b4:	4013      	ands	r3, r2
 80103b6:	d023      	beq.n	8010400 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103bc:	2b05      	cmp	r3, #5
 80103be:	d10e      	bne.n	80103de <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 80103c0:	1dfb      	adds	r3, r7, #7
 80103c2:	781a      	ldrb	r2, [r3, #0]
 80103c4:	4922      	ldr	r1, [pc, #136]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80103c6:	0013      	movs	r3, r2
 80103c8:	011b      	lsls	r3, r3, #4
 80103ca:	1a9b      	subs	r3, r3, r2
 80103cc:	009b      	lsls	r3, r3, #2
 80103ce:	18cb      	adds	r3, r1, r3
 80103d0:	331c      	adds	r3, #28
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	1dfa      	adds	r2, r7, #7
 80103d6:	7812      	ldrb	r2, [r2, #0]
 80103d8:	2106      	movs	r1, #6
 80103da:	0010      	movs	r0, r2
 80103dc:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	0018      	movs	r0, r3
 80103e2:	f7ff fe74 	bl	80100ce <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 80103e6:	1dfb      	adds	r3, r7, #7
 80103e8:	781a      	ldrb	r2, [r3, #0]
 80103ea:	4919      	ldr	r1, [pc, #100]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 80103ec:	2038      	movs	r0, #56	@ 0x38
 80103ee:	0013      	movs	r3, r2
 80103f0:	011b      	lsls	r3, r3, #4
 80103f2:	1a9b      	subs	r3, r3, r2
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	18cb      	adds	r3, r1, r3
 80103f8:	181b      	adds	r3, r3, r0
 80103fa:	2201      	movs	r2, #1
 80103fc:	701a      	strb	r2, [r3, #0]
      return;
 80103fe:	e0e6      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8010400:	68ba      	ldr	r2, [r7, #8]
 8010402:	2380      	movs	r3, #128	@ 0x80
 8010404:	00db      	lsls	r3, r3, #3
 8010406:	4013      	ands	r3, r2
 8010408:	d013      	beq.n	8010432 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 801040a:	1dfb      	adds	r3, r7, #7
 801040c:	781a      	ldrb	r2, [r3, #0]
 801040e:	4910      	ldr	r1, [pc, #64]	@ (8010450 <PORTx_IRQHandler+0x2ac>)
 8010410:	0013      	movs	r3, r2
 8010412:	011b      	lsls	r3, r3, #4
 8010414:	1a9b      	subs	r3, r3, r2
 8010416:	009b      	lsls	r3, r3, #2
 8010418:	18cb      	adds	r3, r1, r3
 801041a:	331c      	adds	r3, #28
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	1dfa      	adds	r2, r7, #7
 8010420:	7812      	ldrb	r2, [r2, #0]
 8010422:	2105      	movs	r1, #5
 8010424:	0010      	movs	r0, r2
 8010426:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	0018      	movs	r0, r3
 801042c:	f7ff fe40 	bl	80100b0 <LL_UCPD_ClearFlag_RxHRST>
      return;
 8010430:	e0cd      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 8010432:	68ba      	ldr	r2, [r7, #8]
 8010434:	2380      	movs	r3, #128	@ 0x80
 8010436:	011b      	lsls	r3, r3, #4
 8010438:	4013      	ands	r3, r2
 801043a:	d00d      	beq.n	8010458 <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 801043c:	1dfb      	adds	r3, r7, #7
 801043e:	781b      	ldrb	r3, [r3, #0]
 8010440:	4a04      	ldr	r2, [pc, #16]	@ (8010454 <PORTx_IRQHandler+0x2b0>)
 8010442:	2101      	movs	r1, #1
 8010444:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	0018      	movs	r0, r3
 801044a:	f7ff fe22 	bl	8010092 <LL_UCPD_ClearFlag_RxOvr>
      return;
 801044e:	e0be      	b.n	80105ce <PORTx_IRQHandler+0x42a>
 8010450:	20000560 	.word	0x20000560
 8010454:	20000554 	.word	0x20000554
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8010458:	68ba      	ldr	r2, [r7, #8]
 801045a:	2380      	movs	r3, #128	@ 0x80
 801045c:	015b      	lsls	r3, r3, #5
 801045e:	4013      	ands	r3, r2
 8010460:	d100      	bne.n	8010464 <PORTx_IRQHandler+0x2c0>
 8010462:	e096      	b.n	8010592 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 8010464:	1dfb      	adds	r3, r7, #7
 8010466:	781a      	ldrb	r2, [r3, #0]
 8010468:	495a      	ldr	r1, [pc, #360]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 801046a:	2038      	movs	r0, #56	@ 0x38
 801046c:	0013      	movs	r3, r2
 801046e:	011b      	lsls	r3, r3, #4
 8010470:	1a9b      	subs	r3, r3, r2
 8010472:	009b      	lsls	r3, r3, #2
 8010474:	18cb      	adds	r3, r1, r3
 8010476:	181b      	adds	r3, r3, r0
 8010478:	2200      	movs	r2, #0
 801047a:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	0018      	movs	r0, r3
 8010480:	f7ff fdf8 	bl	8010074 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8010484:	1dfb      	adds	r3, r7, #7
 8010486:	781a      	ldrb	r2, [r3, #0]
 8010488:	4952      	ldr	r1, [pc, #328]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 801048a:	0013      	movs	r3, r2
 801048c:	011b      	lsls	r3, r3, #4
 801048e:	1a9b      	subs	r3, r3, r2
 8010490:	009b      	lsls	r3, r3, #2
 8010492:	18cb      	adds	r3, r1, r3
 8010494:	3308      	adds	r3, #8
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	6819      	ldr	r1, [r3, #0]
 801049a:	1dfb      	adds	r3, r7, #7
 801049c:	781a      	ldrb	r2, [r3, #0]
 801049e:	484d      	ldr	r0, [pc, #308]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 80104a0:	0013      	movs	r3, r2
 80104a2:	011b      	lsls	r3, r3, #4
 80104a4:	1a9b      	subs	r3, r3, r2
 80104a6:	009b      	lsls	r3, r3, #2
 80104a8:	18c3      	adds	r3, r0, r3
 80104aa:	3308      	adds	r3, #8
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	2201      	movs	r2, #1
 80104b0:	4391      	bics	r1, r2
 80104b2:	000a      	movs	r2, r1
 80104b4:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80104b6:	46c0      	nop			@ (mov r8, r8)
 80104b8:	1dfb      	adds	r3, r7, #7
 80104ba:	781a      	ldrb	r2, [r3, #0]
 80104bc:	4945      	ldr	r1, [pc, #276]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 80104be:	0013      	movs	r3, r2
 80104c0:	011b      	lsls	r3, r3, #4
 80104c2:	1a9b      	subs	r3, r3, r2
 80104c4:	009b      	lsls	r3, r3, #2
 80104c6:	18cb      	adds	r3, r1, r3
 80104c8:	3308      	adds	r3, #8
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	2201      	movs	r2, #1
 80104d0:	4013      	ands	r3, r2
 80104d2:	2b01      	cmp	r3, #1
 80104d4:	d0f0      	beq.n	80104b8 <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 80104d6:	1dfb      	adds	r3, r7, #7
 80104d8:	781a      	ldrb	r2, [r3, #0]
 80104da:	493e      	ldr	r1, [pc, #248]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 80104dc:	0013      	movs	r3, r2
 80104de:	011b      	lsls	r3, r3, #4
 80104e0:	1a9b      	subs	r3, r3, r2
 80104e2:	009b      	lsls	r3, r3, #2
 80104e4:	18cb      	adds	r3, r1, r3
 80104e6:	3330      	adds	r3, #48	@ 0x30
 80104e8:	6818      	ldr	r0, [r3, #0]
 80104ea:	1dfb      	adds	r3, r7, #7
 80104ec:	781a      	ldrb	r2, [r3, #0]
 80104ee:	4939      	ldr	r1, [pc, #228]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 80104f0:	0013      	movs	r3, r2
 80104f2:	011b      	lsls	r3, r3, #4
 80104f4:	1a9b      	subs	r3, r3, r2
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	18cb      	adds	r3, r1, r3
 80104fa:	3308      	adds	r3, #8
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	0002      	movs	r2, r0
 8010500:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8010502:	1dfb      	adds	r3, r7, #7
 8010504:	781a      	ldrb	r2, [r3, #0]
 8010506:	4933      	ldr	r1, [pc, #204]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 8010508:	0013      	movs	r3, r2
 801050a:	011b      	lsls	r3, r3, #4
 801050c:	1a9b      	subs	r3, r3, r2
 801050e:	009b      	lsls	r3, r3, #2
 8010510:	18cb      	adds	r3, r1, r3
 8010512:	3308      	adds	r3, #8
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	2284      	movs	r2, #132	@ 0x84
 8010518:	0052      	lsls	r2, r2, #1
 801051a:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 801051c:	1dfb      	adds	r3, r7, #7
 801051e:	781a      	ldrb	r2, [r3, #0]
 8010520:	492c      	ldr	r1, [pc, #176]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 8010522:	0013      	movs	r3, r2
 8010524:	011b      	lsls	r3, r3, #4
 8010526:	1a9b      	subs	r3, r3, r2
 8010528:	009b      	lsls	r3, r3, #2
 801052a:	18cb      	adds	r3, r1, r3
 801052c:	3308      	adds	r3, #8
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	6819      	ldr	r1, [r3, #0]
 8010532:	1dfb      	adds	r3, r7, #7
 8010534:	781a      	ldrb	r2, [r3, #0]
 8010536:	4827      	ldr	r0, [pc, #156]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 8010538:	0013      	movs	r3, r2
 801053a:	011b      	lsls	r3, r3, #4
 801053c:	1a9b      	subs	r3, r3, r2
 801053e:	009b      	lsls	r3, r3, #2
 8010540:	18c3      	adds	r3, r0, r3
 8010542:	3308      	adds	r3, #8
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	2201      	movs	r2, #1
 8010548:	430a      	orrs	r2, r1
 801054a:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 801054c:	68ba      	ldr	r2, [r7, #8]
 801054e:	2380      	movs	r3, #128	@ 0x80
 8010550:	019b      	lsls	r3, r3, #6
 8010552:	4013      	ands	r3, r2
 8010554:	d117      	bne.n	8010586 <PORTx_IRQHandler+0x3e2>
 8010556:	1dfb      	adds	r3, r7, #7
 8010558:	781b      	ldrb	r3, [r3, #0]
 801055a:	4a1f      	ldr	r2, [pc, #124]	@ (80105d8 <PORTx_IRQHandler+0x434>)
 801055c:	5cd3      	ldrb	r3, [r2, r3]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d111      	bne.n	8010586 <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 8010562:	1dfb      	adds	r3, r7, #7
 8010564:	781a      	ldrb	r2, [r3, #0]
 8010566:	491b      	ldr	r1, [pc, #108]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 8010568:	0013      	movs	r3, r2
 801056a:	011b      	lsls	r3, r3, #4
 801056c:	1a9b      	subs	r3, r3, r2
 801056e:	009b      	lsls	r3, r3, #2
 8010570:	18cb      	adds	r3, r1, r3
 8010572:	3320      	adds	r3, #32
 8010574:	681a      	ldr	r2, [r3, #0]
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801057a:	2107      	movs	r1, #7
 801057c:	4019      	ands	r1, r3
 801057e:	1dfb      	adds	r3, r7, #7
 8010580:	781b      	ldrb	r3, [r3, #0]
 8010582:	0018      	movs	r0, r3
 8010584:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 8010586:	1dfb      	adds	r3, r7, #7
 8010588:	781b      	ldrb	r3, [r3, #0]
 801058a:	4a13      	ldr	r2, [pc, #76]	@ (80105d8 <PORTx_IRQHandler+0x434>)
 801058c:	2100      	movs	r1, #0
 801058e:	54d1      	strb	r1, [r2, r3]
      return;
 8010590:	e01d      	b.n	80105ce <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 8010592:	68ba      	ldr	r2, [r7, #8]
 8010594:	2380      	movs	r3, #128	@ 0x80
 8010596:	01db      	lsls	r3, r3, #7
 8010598:	4013      	ands	r3, r2
 801059a:	d104      	bne.n	80105a6 <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 801059c:	68ba      	ldr	r2, [r7, #8]
 801059e:	2380      	movs	r3, #128	@ 0x80
 80105a0:	021b      	lsls	r3, r3, #8
 80105a2:	4013      	ands	r3, r2
 80105a4:	d013      	beq.n	80105ce <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	0018      	movs	r0, r3
 80105aa:	f7ff fd54 	bl	8010056 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	0018      	movs	r0, r3
 80105b2:	f7ff fd41 	bl	8010038 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80105b6:	1dfb      	adds	r3, r7, #7
 80105b8:	781a      	ldrb	r2, [r3, #0]
 80105ba:	4906      	ldr	r1, [pc, #24]	@ (80105d4 <PORTx_IRQHandler+0x430>)
 80105bc:	0013      	movs	r3, r2
 80105be:	011b      	lsls	r3, r3, #4
 80105c0:	1a9b      	subs	r3, r3, r2
 80105c2:	009b      	lsls	r3, r3, #2
 80105c4:	18cb      	adds	r3, r1, r3
 80105c6:	332c      	adds	r3, #44	@ 0x2c
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80105cc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 80105ce:	46bd      	mov	sp, r7
 80105d0:	b004      	add	sp, #16
 80105d2:	bd80      	pop	{r7, pc}
 80105d4:	20000560 	.word	0x20000560
 80105d8:	20000554 	.word	0x20000554

080105dc <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 80105dc:	b590      	push	{r4, r7, lr}
 80105de:	b085      	sub	sp, #20
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	60b9      	str	r1, [r7, #8]
 80105e4:	607a      	str	r2, [r7, #4]
 80105e6:	603b      	str	r3, [r7, #0]
 80105e8:	240f      	movs	r4, #15
 80105ea:	193b      	adds	r3, r7, r4
 80105ec:	1c02      	adds	r2, r0, #0
 80105ee:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 80105f0:	193b      	adds	r3, r7, r4
 80105f2:	781a      	ldrb	r2, [r3, #0]
 80105f4:	68bb      	ldr	r3, [r7, #8]
 80105f6:	6919      	ldr	r1, [r3, #16]
 80105f8:	4830      	ldr	r0, [pc, #192]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 80105fa:	0013      	movs	r3, r2
 80105fc:	011b      	lsls	r3, r3, #4
 80105fe:	1a9b      	subs	r3, r3, r2
 8010600:	009b      	lsls	r3, r3, #2
 8010602:	18c3      	adds	r3, r0, r3
 8010604:	3314      	adds	r3, #20
 8010606:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8010608:	193b      	adds	r3, r7, r4
 801060a:	781a      	ldrb	r2, [r3, #0]
 801060c:	68bb      	ldr	r3, [r7, #8]
 801060e:	68d9      	ldr	r1, [r3, #12]
 8010610:	482a      	ldr	r0, [pc, #168]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 8010612:	0013      	movs	r3, r2
 8010614:	011b      	lsls	r3, r3, #4
 8010616:	1a9b      	subs	r3, r3, r2
 8010618:	009b      	lsls	r3, r3, #2
 801061a:	18c3      	adds	r3, r0, r3
 801061c:	3318      	adds	r3, #24
 801061e:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8010620:	193b      	adds	r3, r7, r4
 8010622:	781a      	ldrb	r2, [r3, #0]
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	6859      	ldr	r1, [r3, #4]
 8010628:	4824      	ldr	r0, [pc, #144]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 801062a:	0013      	movs	r3, r2
 801062c:	011b      	lsls	r3, r3, #4
 801062e:	1a9b      	subs	r3, r3, r2
 8010630:	009b      	lsls	r3, r3, #2
 8010632:	18c3      	adds	r3, r0, r3
 8010634:	331c      	adds	r3, #28
 8010636:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8010638:	193b      	adds	r3, r7, r4
 801063a:	781a      	ldrb	r2, [r3, #0]
 801063c:	491f      	ldr	r1, [pc, #124]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 801063e:	0013      	movs	r3, r2
 8010640:	011b      	lsls	r3, r3, #4
 8010642:	1a9b      	subs	r3, r3, r2
 8010644:	009b      	lsls	r3, r3, #2
 8010646:	18cb      	adds	r3, r1, r3
 8010648:	3320      	adds	r3, #32
 801064a:	4a1d      	ldr	r2, [pc, #116]	@ (80106c0 <USBPD_PHY_Init+0xe4>)
 801064c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 801064e:	193b      	adds	r3, r7, r4
 8010650:	781a      	ldrb	r2, [r3, #0]
 8010652:	68bb      	ldr	r3, [r7, #8]
 8010654:	6899      	ldr	r1, [r3, #8]
 8010656:	4819      	ldr	r0, [pc, #100]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 8010658:	0013      	movs	r3, r2
 801065a:	011b      	lsls	r3, r3, #4
 801065c:	1a9b      	subs	r3, r3, r2
 801065e:	009b      	lsls	r3, r3, #2
 8010660:	18c3      	adds	r3, r0, r3
 8010662:	3324      	adds	r3, #36	@ 0x24
 8010664:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8010666:	193b      	adds	r3, r7, r4
 8010668:	781a      	ldrb	r2, [r3, #0]
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	6959      	ldr	r1, [r3, #20]
 801066e:	4813      	ldr	r0, [pc, #76]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 8010670:	0013      	movs	r3, r2
 8010672:	011b      	lsls	r3, r3, #4
 8010674:	1a9b      	subs	r3, r3, r2
 8010676:	009b      	lsls	r3, r3, #2
 8010678:	18c3      	adds	r3, r0, r3
 801067a:	3328      	adds	r3, #40	@ 0x28
 801067c:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 801067e:	193b      	adds	r3, r7, r4
 8010680:	781a      	ldrb	r2, [r3, #0]
 8010682:	490e      	ldr	r1, [pc, #56]	@ (80106bc <USBPD_PHY_Init+0xe0>)
 8010684:	0013      	movs	r3, r2
 8010686:	011b      	lsls	r3, r3, #4
 8010688:	1a9b      	subs	r3, r3, r2
 801068a:	009b      	lsls	r3, r3, #2
 801068c:	18cb      	adds	r3, r1, r3
 801068e:	3330      	adds	r3, #48	@ 0x30
 8010690:	687a      	ldr	r2, [r7, #4]
 8010692:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 8010694:	193b      	adds	r3, r7, r4
 8010696:	781b      	ldrb	r3, [r3, #0]
 8010698:	4a0a      	ldr	r2, [pc, #40]	@ (80106c4 <USBPD_PHY_Init+0xe8>)
 801069a:	00db      	lsls	r3, r3, #3
 801069c:	18d3      	adds	r3, r2, r3
 801069e:	3304      	adds	r3, #4
 80106a0:	6a3a      	ldr	r2, [r7, #32]
 80106a2:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 80106a4:	193b      	adds	r3, r7, r4
 80106a6:	781a      	ldrb	r2, [r3, #0]
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	6819      	ldr	r1, [r3, #0]
 80106ac:	4b05      	ldr	r3, [pc, #20]	@ (80106c4 <USBPD_PHY_Init+0xe8>)
 80106ae:	00d2      	lsls	r2, r2, #3
 80106b0:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 80106b2:	2300      	movs	r3, #0
}
 80106b4:	0018      	movs	r0, r3
 80106b6:	46bd      	mov	sp, r7
 80106b8:	b005      	add	sp, #20
 80106ba:	bd90      	pop	{r4, r7, pc}
 80106bc:	20000560 	.word	0x20000560
 80106c0:	080108ad 	.word	0x080108ad
 80106c4:	20000558 	.word	0x20000558

080106c8 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	0002      	movs	r2, r0
 80106d0:	1dfb      	adds	r3, r7, #7
 80106d2:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 80106d4:	4b02      	ldr	r3, [pc, #8]	@ (80106e0 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 80106d6:	0018      	movs	r0, r3
 80106d8:	46bd      	mov	sp, r7
 80106da:	b002      	add	sp, #8
 80106dc:	bd80      	pop	{r7, pc}
 80106de:	46c0      	nop			@ (mov r8, r8)
 80106e0:	00000389 	.word	0x00000389

080106e4 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b082      	sub	sp, #8
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	0002      	movs	r2, r0
 80106ec:	1dfb      	adds	r3, r7, #7
 80106ee:	701a      	strb	r2, [r3, #0]
  return 30u;
 80106f0:	231e      	movs	r3, #30
}
 80106f2:	0018      	movs	r0, r3
 80106f4:	46bd      	mov	sp, r7
 80106f6:	b002      	add	sp, #8
 80106f8:	bd80      	pop	{r7, pc}

080106fa <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 80106fa:	b580      	push	{r7, lr}
 80106fc:	b082      	sub	sp, #8
 80106fe:	af00      	add	r7, sp, #0
 8010700:	0002      	movs	r2, r0
 8010702:	1dfb      	adds	r3, r7, #7
 8010704:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 8010706:	46c0      	nop			@ (mov r8, r8)
 8010708:	46bd      	mov	sp, r7
 801070a:	b002      	add	sp, #8
 801070c:	bd80      	pop	{r7, pc}

0801070e <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 801070e:	b580      	push	{r7, lr}
 8010710:	b082      	sub	sp, #8
 8010712:	af00      	add	r7, sp, #0
 8010714:	0002      	movs	r2, r0
 8010716:	1dfb      	adds	r3, r7, #7
 8010718:	701a      	strb	r2, [r3, #0]
 801071a:	1dbb      	adds	r3, r7, #6
 801071c:	1c0a      	adds	r2, r1, #0
 801071e:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8010720:	1dbb      	adds	r3, r7, #6
 8010722:	7819      	ldrb	r1, [r3, #0]
 8010724:	1dfb      	adds	r3, r7, #7
 8010726:	7818      	ldrb	r0, [r3, #0]
 8010728:	2300      	movs	r3, #0
 801072a:	2200      	movs	r2, #0
 801072c:	f000 f805 	bl	801073a <USBPD_PHY_SendMessage>
 8010730:	0003      	movs	r3, r0
}
 8010732:	0018      	movs	r0, r3
 8010734:	46bd      	mov	sp, r7
 8010736:	b002      	add	sp, #8
 8010738:	bd80      	pop	{r7, pc}

0801073a <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 801073a:	b590      	push	{r4, r7, lr}
 801073c:	b083      	sub	sp, #12
 801073e:	af00      	add	r7, sp, #0
 8010740:	0004      	movs	r4, r0
 8010742:	0008      	movs	r0, r1
 8010744:	603a      	str	r2, [r7, #0]
 8010746:	0019      	movs	r1, r3
 8010748:	1dfb      	adds	r3, r7, #7
 801074a:	1c22      	adds	r2, r4, #0
 801074c:	701a      	strb	r2, [r3, #0]
 801074e:	1dbb      	adds	r3, r7, #6
 8010750:	1c02      	adds	r2, r0, #0
 8010752:	701a      	strb	r2, [r3, #0]
 8010754:	1d3b      	adds	r3, r7, #4
 8010756:	1c0a      	adds	r2, r1, #0
 8010758:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 801075a:	1d3b      	adds	r3, r7, #4
 801075c:	881c      	ldrh	r4, [r3, #0]
 801075e:	683a      	ldr	r2, [r7, #0]
 8010760:	1dbb      	adds	r3, r7, #6
 8010762:	7819      	ldrb	r1, [r3, #0]
 8010764:	1dfb      	adds	r3, r7, #7
 8010766:	7818      	ldrb	r0, [r3, #0]
 8010768:	0023      	movs	r3, r4
 801076a:	f000 fb2f 	bl	8010dcc <USBPD_HW_IF_SendBuffer>
 801076e:	0003      	movs	r3, r0
}
 8010770:	0018      	movs	r0, r3
 8010772:	46bd      	mov	sp, r7
 8010774:	b003      	add	sp, #12
 8010776:	bd90      	pop	{r4, r7, pc}

08010778 <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 8010778:	b580      	push	{r7, lr}
 801077a:	b082      	sub	sp, #8
 801077c:	af00      	add	r7, sp, #0
 801077e:	0002      	movs	r2, r0
 8010780:	1dfb      	adds	r3, r7, #7
 8010782:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8010784:	1dfb      	adds	r3, r7, #7
 8010786:	781b      	ldrb	r3, [r3, #0]
 8010788:	0018      	movs	r0, r3
 801078a:	f000 fc7d 	bl	8011088 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 801078e:	2300      	movs	r3, #0
}
 8010790:	0018      	movs	r0, r3
 8010792:	46bd      	mov	sp, r7
 8010794:	b002      	add	sp, #8
 8010796:	bd80      	pop	{r7, pc}

08010798 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b082      	sub	sp, #8
 801079c:	af00      	add	r7, sp, #0
 801079e:	0002      	movs	r2, r0
 80107a0:	1dfb      	adds	r3, r7, #7
 80107a2:	701a      	strb	r2, [r3, #0]
 80107a4:	1dbb      	adds	r3, r7, #6
 80107a6:	1c0a      	adds	r2, r1, #0
 80107a8:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 80107aa:	1dbb      	adds	r3, r7, #6
 80107ac:	781b      	ldrb	r3, [r3, #0]
 80107ae:	2b07      	cmp	r3, #7
 80107b0:	d104      	bne.n	80107bc <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80107b2:	1dfb      	adds	r3, r7, #7
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	0018      	movs	r0, r3
 80107b8:	f000 fad0 	bl	8010d5c <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80107bc:	2300      	movs	r3, #0
}
 80107be:	0018      	movs	r0, r3
 80107c0:	46bd      	mov	sp, r7
 80107c2:	b002      	add	sp, #8
 80107c4:	bd80      	pop	{r7, pc}

080107c6 <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80107c6:	b580      	push	{r7, lr}
 80107c8:	b082      	sub	sp, #8
 80107ca:	af00      	add	r7, sp, #0
 80107cc:	0002      	movs	r2, r0
 80107ce:	1dfb      	adds	r3, r7, #7
 80107d0:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 80107d2:	1dfb      	adds	r3, r7, #7
 80107d4:	781b      	ldrb	r3, [r3, #0]
 80107d6:	0018      	movs	r0, r3
 80107d8:	f001 f87e 	bl	80118d8 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 80107dc:	46c0      	nop			@ (mov r8, r8)
 80107de:	46bd      	mov	sp, r7
 80107e0:	b002      	add	sp, #8
 80107e2:	bd80      	pop	{r7, pc}

080107e4 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b082      	sub	sp, #8
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	0002      	movs	r2, r0
 80107ec:	1dfb      	adds	r3, r7, #7
 80107ee:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 80107f0:	1dfb      	adds	r3, r7, #7
 80107f2:	781b      	ldrb	r3, [r3, #0]
 80107f4:	0018      	movs	r0, r3
 80107f6:	f001 f889 	bl	801190c <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 80107fa:	46c0      	nop			@ (mov r8, r8)
 80107fc:	46bd      	mov	sp, r7
 80107fe:	b002      	add	sp, #8
 8010800:	bd80      	pop	{r7, pc}
	...

08010804 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b082      	sub	sp, #8
 8010808:	af00      	add	r7, sp, #0
 801080a:	0002      	movs	r2, r0
 801080c:	6039      	str	r1, [r7, #0]
 801080e:	1dfb      	adds	r3, r7, #7
 8010810:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 8010812:	1dfb      	adds	r3, r7, #7
 8010814:	781b      	ldrb	r3, [r3, #0]
 8010816:	4a05      	ldr	r2, [pc, #20]	@ (801082c <USBPD_PHY_SOPSupported+0x28>)
 8010818:	00db      	lsls	r3, r3, #3
 801081a:	18d3      	adds	r3, r2, r3
 801081c:	3304      	adds	r3, #4
 801081e:	683a      	ldr	r2, [r7, #0]
 8010820:	601a      	str	r2, [r3, #0]
}
 8010822:	46c0      	nop			@ (mov r8, r8)
 8010824:	46bd      	mov	sp, r7
 8010826:	b002      	add	sp, #8
 8010828:	bd80      	pop	{r7, pc}
 801082a:	46c0      	nop			@ (mov r8, r8)
 801082c:	20000558 	.word	0x20000558

08010830 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b082      	sub	sp, #8
 8010834:	af00      	add	r7, sp, #0
 8010836:	0002      	movs	r2, r0
 8010838:	1dfb      	adds	r3, r7, #7
 801083a:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 801083c:	1dfb      	adds	r3, r7, #7
 801083e:	781b      	ldrb	r3, [r3, #0]
 8010840:	0018      	movs	r0, r3
 8010842:	f001 f87d 	bl	8011940 <USBPD_HW_IF_IsResistor_SinkTxOk>
 8010846:	0003      	movs	r3, r0
}
 8010848:	0018      	movs	r0, r3
 801084a:	46bd      	mov	sp, r7
 801084c:	b002      	add	sp, #8
 801084e:	bd80      	pop	{r7, pc}

08010850 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b082      	sub	sp, #8
 8010854:	af00      	add	r7, sp, #0
 8010856:	0002      	movs	r2, r0
 8010858:	1dfb      	adds	r3, r7, #7
 801085a:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 801085c:	1dfb      	adds	r3, r7, #7
 801085e:	781b      	ldrb	r3, [r3, #0]
 8010860:	0018      	movs	r0, r3
 8010862:	f001 f8b1 	bl	80119c8 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 8010866:	46c0      	nop			@ (mov r8, r8)
 8010868:	46bd      	mov	sp, r7
 801086a:	b002      	add	sp, #8
 801086c:	bd80      	pop	{r7, pc}

0801086e <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 801086e:	b580      	push	{r7, lr}
 8010870:	b082      	sub	sp, #8
 8010872:	af00      	add	r7, sp, #0
 8010874:	0002      	movs	r2, r0
 8010876:	1dfb      	adds	r3, r7, #7
 8010878:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 801087a:	1dfb      	adds	r3, r7, #7
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	0018      	movs	r0, r3
 8010880:	f000 fe0a 	bl	8011498 <USBPD_HW_IF_EnableRX>
}
 8010884:	46c0      	nop			@ (mov r8, r8)
 8010886:	46bd      	mov	sp, r7
 8010888:	b002      	add	sp, #8
 801088a:	bd80      	pop	{r7, pc}

0801088c <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b082      	sub	sp, #8
 8010890:	af00      	add	r7, sp, #0
 8010892:	0002      	movs	r2, r0
 8010894:	1dfb      	adds	r3, r7, #7
 8010896:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 8010898:	1dfb      	adds	r3, r7, #7
 801089a:	781b      	ldrb	r3, [r3, #0]
 801089c:	0018      	movs	r0, r3
 801089e:	f000 fe13 	bl	80114c8 <USBPD_HW_IF_DisableRX>
}
 80108a2:	46c0      	nop			@ (mov r8, r8)
 80108a4:	46bd      	mov	sp, r7
 80108a6:	b002      	add	sp, #8
 80108a8:	bd80      	pop	{r7, pc}
	...

080108ac <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 80108ac:	b590      	push	{r4, r7, lr}
 80108ae:	b085      	sub	sp, #20
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	0002      	movs	r2, r0
 80108b4:	6039      	str	r1, [r7, #0]
 80108b6:	1dfb      	adds	r3, r7, #7
 80108b8:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 80108ba:	2008      	movs	r0, #8
 80108bc:	183b      	adds	r3, r7, r0
 80108be:	4a2e      	ldr	r2, [pc, #184]	@ (8010978 <PHY_Rx_Completed+0xcc>)
 80108c0:	6811      	ldr	r1, [r2, #0]
 80108c2:	6019      	str	r1, [r3, #0]
 80108c4:	8892      	ldrh	r2, [r2, #4]
 80108c6:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 80108c8:	240f      	movs	r4, #15
 80108ca:	193b      	adds	r3, r7, r4
 80108cc:	1839      	adds	r1, r7, r0
 80108ce:	683a      	ldr	r2, [r7, #0]
 80108d0:	188a      	adds	r2, r1, r2
 80108d2:	7812      	ldrb	r2, [r2, #0]
 80108d4:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 80108d6:	193b      	adds	r3, r7, r4
 80108d8:	781b      	ldrb	r3, [r3, #0]
 80108da:	2b04      	cmp	r3, #4
 80108dc:	dc02      	bgt.n	80108e4 <PHY_Rx_Completed+0x38>
 80108de:	2b00      	cmp	r3, #0
 80108e0:	da1d      	bge.n	801091e <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 80108e2:	e040      	b.n	8010966 <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 80108e4:	2b06      	cmp	r3, #6
 80108e6:	d13e      	bne.n	8010966 <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 80108e8:	1dfb      	adds	r3, r7, #7
 80108ea:	781b      	ldrb	r3, [r3, #0]
 80108ec:	4a23      	ldr	r2, [pc, #140]	@ (801097c <PHY_Rx_Completed+0xd0>)
 80108ee:	00db      	lsls	r3, r3, #3
 80108f0:	18d3      	adds	r3, r2, r3
 80108f2:	3304      	adds	r3, #4
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	221e      	movs	r2, #30
 80108f8:	4013      	ands	r3, r2
 80108fa:	2b1e      	cmp	r3, #30
 80108fc:	d135      	bne.n	801096a <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 80108fe:	1dfb      	adds	r3, r7, #7
 8010900:	781a      	ldrb	r2, [r3, #0]
 8010902:	491f      	ldr	r1, [pc, #124]	@ (8010980 <PHY_Rx_Completed+0xd4>)
 8010904:	0013      	movs	r3, r2
 8010906:	011b      	lsls	r3, r3, #4
 8010908:	1a9b      	subs	r3, r3, r2
 801090a:	009b      	lsls	r3, r3, #2
 801090c:	18cb      	adds	r3, r1, r3
 801090e:	331c      	adds	r3, #28
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	1dfa      	adds	r2, r7, #7
 8010914:	7812      	ldrb	r2, [r2, #0]
 8010916:	2106      	movs	r1, #6
 8010918:	0010      	movs	r0, r2
 801091a:	4798      	blx	r3
      break;
 801091c:	e025      	b.n	801096a <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 801091e:	240f      	movs	r4, #15
 8010920:	193b      	adds	r3, r7, r4
 8010922:	781b      	ldrb	r3, [r3, #0]
 8010924:	2201      	movs	r2, #1
 8010926:	409a      	lsls	r2, r3
 8010928:	0013      	movs	r3, r2
 801092a:	b2db      	uxtb	r3, r3
 801092c:	0018      	movs	r0, r3
 801092e:	1dfb      	adds	r3, r7, #7
 8010930:	781b      	ldrb	r3, [r3, #0]
 8010932:	4a12      	ldr	r2, [pc, #72]	@ (801097c <PHY_Rx_Completed+0xd0>)
 8010934:	00db      	lsls	r3, r3, #3
 8010936:	18d3      	adds	r3, r2, r3
 8010938:	3304      	adds	r3, #4
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	193a      	adds	r2, r7, r4
 801093e:	7812      	ldrb	r2, [r2, #0]
 8010940:	2101      	movs	r1, #1
 8010942:	4091      	lsls	r1, r2
 8010944:	000a      	movs	r2, r1
 8010946:	b2d2      	uxtb	r2, r2
 8010948:	4013      	ands	r3, r2
 801094a:	4298      	cmp	r0, r3
 801094c:	d10f      	bne.n	801096e <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 801094e:	1dfb      	adds	r3, r7, #7
 8010950:	781a      	ldrb	r2, [r3, #0]
 8010952:	4b0a      	ldr	r3, [pc, #40]	@ (801097c <PHY_Rx_Completed+0xd0>)
 8010954:	00d2      	lsls	r2, r2, #3
 8010956:	58d3      	ldr	r3, [r2, r3]
 8010958:	193a      	adds	r2, r7, r4
 801095a:	7811      	ldrb	r1, [r2, #0]
 801095c:	1dfa      	adds	r2, r7, #7
 801095e:	7812      	ldrb	r2, [r2, #0]
 8010960:	0010      	movs	r0, r2
 8010962:	4798      	blx	r3
      break;
 8010964:	e003      	b.n	801096e <PHY_Rx_Completed+0xc2>
      break;
 8010966:	46c0      	nop			@ (mov r8, r8)
 8010968:	e002      	b.n	8010970 <PHY_Rx_Completed+0xc4>
      break;
 801096a:	46c0      	nop			@ (mov r8, r8)
 801096c:	e000      	b.n	8010970 <PHY_Rx_Completed+0xc4>
      break;
 801096e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8010970:	46c0      	nop			@ (mov r8, r8)
 8010972:	46bd      	mov	sp, r7
 8010974:	b005      	add	sp, #20
 8010976:	bd90      	pop	{r4, r7, pc}
 8010978:	08016138 	.word	0x08016138
 801097c:	20000558 	.word	0x20000558
 8010980:	20000560 	.word	0x20000560

08010984 <LL_AHB1_GRP1_EnableClock>:
{
 8010984:	b580      	push	{r7, lr}
 8010986:	b084      	sub	sp, #16
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 801098c:	4b07      	ldr	r3, [pc, #28]	@ (80109ac <LL_AHB1_GRP1_EnableClock+0x28>)
 801098e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8010990:	4b06      	ldr	r3, [pc, #24]	@ (80109ac <LL_AHB1_GRP1_EnableClock+0x28>)
 8010992:	687a      	ldr	r2, [r7, #4]
 8010994:	430a      	orrs	r2, r1
 8010996:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8010998:	4b04      	ldr	r3, [pc, #16]	@ (80109ac <LL_AHB1_GRP1_EnableClock+0x28>)
 801099a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801099c:	687a      	ldr	r2, [r7, #4]
 801099e:	4013      	ands	r3, r2
 80109a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80109a2:	68fb      	ldr	r3, [r7, #12]
}
 80109a4:	46c0      	nop			@ (mov r8, r8)
 80109a6:	46bd      	mov	sp, r7
 80109a8:	b004      	add	sp, #16
 80109aa:	bd80      	pop	{r7, pc}
 80109ac:	40021000 	.word	0x40021000

080109b0 <LL_APB1_GRP1_EnableClock>:
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b084      	sub	sp, #16
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 80109b8:	4b07      	ldr	r3, [pc, #28]	@ (80109d8 <LL_APB1_GRP1_EnableClock+0x28>)
 80109ba:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80109bc:	4b06      	ldr	r3, [pc, #24]	@ (80109d8 <LL_APB1_GRP1_EnableClock+0x28>)
 80109be:	687a      	ldr	r2, [r7, #4]
 80109c0:	430a      	orrs	r2, r1
 80109c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80109c4:	4b04      	ldr	r3, [pc, #16]	@ (80109d8 <LL_APB1_GRP1_EnableClock+0x28>)
 80109c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109c8:	687a      	ldr	r2, [r7, #4]
 80109ca:	4013      	ands	r3, r2
 80109cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80109ce:	68fb      	ldr	r3, [r7, #12]
}
 80109d0:	46c0      	nop			@ (mov r8, r8)
 80109d2:	46bd      	mov	sp, r7
 80109d4:	b004      	add	sp, #16
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	40021000 	.word	0x40021000

080109dc <LL_APB2_GRP1_EnableClock>:
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b084      	sub	sp, #16
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 80109e4:	4b07      	ldr	r3, [pc, #28]	@ (8010a04 <LL_APB2_GRP1_EnableClock+0x28>)
 80109e6:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80109e8:	4b06      	ldr	r3, [pc, #24]	@ (8010a04 <LL_APB2_GRP1_EnableClock+0x28>)
 80109ea:	687a      	ldr	r2, [r7, #4]
 80109ec:	430a      	orrs	r2, r1
 80109ee:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80109f0:	4b04      	ldr	r3, [pc, #16]	@ (8010a04 <LL_APB2_GRP1_EnableClock+0x28>)
 80109f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109f4:	687a      	ldr	r2, [r7, #4]
 80109f6:	4013      	ands	r3, r2
 80109f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80109fa:	68fb      	ldr	r3, [r7, #12]
}
 80109fc:	46c0      	nop			@ (mov r8, r8)
 80109fe:	46bd      	mov	sp, r7
 8010a00:	b004      	add	sp, #16
 8010a02:	bd80      	pop	{r7, pc}
 8010a04:	40021000 	.word	0x40021000

08010a08 <LL_UCPD_Enable>:
{
 8010a08:	b580      	push	{r7, lr}
 8010a0a:	b082      	sub	sp, #8
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	2280      	movs	r2, #128	@ 0x80
 8010a16:	0612      	lsls	r2, r2, #24
 8010a18:	431a      	orrs	r2, r3
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	601a      	str	r2, [r3, #0]
}
 8010a1e:	46c0      	nop			@ (mov r8, r8)
 8010a20:	46bd      	mov	sp, r7
 8010a22:	b002      	add	sp, #8
 8010a24:	bd80      	pop	{r7, pc}

08010a26 <LL_UCPD_Disable>:
{
 8010a26:	b580      	push	{r7, lr}
 8010a28:	b082      	sub	sp, #8
 8010a2a:	af00      	add	r7, sp, #0
 8010a2c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	005b      	lsls	r3, r3, #1
 8010a34:	085a      	lsrs	r2, r3, #1
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	601a      	str	r2, [r3, #0]
}
 8010a3a:	46c0      	nop			@ (mov r8, r8)
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	b002      	add	sp, #8
 8010a40:	bd80      	pop	{r7, pc}
	...

08010a44 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b082      	sub	sp, #8
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	68db      	ldr	r3, [r3, #12]
 8010a50:	4a03      	ldr	r2, [pc, #12]	@ (8010a60 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 8010a52:	401a      	ands	r2, r3
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	60da      	str	r2, [r3, #12]
}
 8010a58:	46c0      	nop			@ (mov r8, r8)
 8010a5a:	46bd      	mov	sp, r7
 8010a5c:	b002      	add	sp, #8
 8010a5e:	bd80      	pop	{r7, pc}
 8010a60:	ffdfffff 	.word	0xffdfffff

08010a64 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b082      	sub	sp, #8
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	68db      	ldr	r3, [r3, #12]
 8010a70:	2280      	movs	r2, #128	@ 0x80
 8010a72:	0392      	lsls	r2, r2, #14
 8010a74:	431a      	orrs	r2, r3
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	60da      	str	r2, [r3, #12]
}
 8010a7a:	46c0      	nop			@ (mov r8, r8)
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	b002      	add	sp, #8
 8010a80:	bd80      	pop	{r7, pc}
	...

08010a84 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b082      	sub	sp, #8
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	68db      	ldr	r3, [r3, #12]
 8010a90:	4a03      	ldr	r2, [pc, #12]	@ (8010aa0 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 8010a92:	401a      	ands	r2, r3
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	60da      	str	r2, [r3, #12]
}
 8010a98:	46c0      	nop			@ (mov r8, r8)
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	b002      	add	sp, #8
 8010a9e:	bd80      	pop	{r7, pc}
 8010aa0:	ffefffff 	.word	0xffefffff

08010aa4 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b082      	sub	sp, #8
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	68db      	ldr	r3, [r3, #12]
 8010ab0:	2280      	movs	r2, #128	@ 0x80
 8010ab2:	0352      	lsls	r2, r2, #13
 8010ab4:	431a      	orrs	r2, r3
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	60da      	str	r2, [r3, #12]
}
 8010aba:	46c0      	nop			@ (mov r8, r8)
 8010abc:	46bd      	mov	sp, r7
 8010abe:	b002      	add	sp, #8
 8010ac0:	bd80      	pop	{r7, pc}

08010ac2 <LL_UCPD_SignalFRSTX>:
{
 8010ac2:	b580      	push	{r7, lr}
 8010ac4:	b082      	sub	sp, #8
 8010ac6:	af00      	add	r7, sp, #0
 8010ac8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	68db      	ldr	r3, [r3, #12]
 8010ace:	2280      	movs	r2, #128	@ 0x80
 8010ad0:	0292      	lsls	r2, r2, #10
 8010ad2:	431a      	orrs	r2, r3
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	60da      	str	r2, [r3, #12]
}
 8010ad8:	46c0      	nop			@ (mov r8, r8)
 8010ada:	46bd      	mov	sp, r7
 8010adc:	b002      	add	sp, #8
 8010ade:	bd80      	pop	{r7, pc}

08010ae0 <LL_UCPD_FRSDetectionEnable>:
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b082      	sub	sp, #8
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	68db      	ldr	r3, [r3, #12]
 8010aec:	2280      	movs	r2, #128	@ 0x80
 8010aee:	0252      	lsls	r2, r2, #9
 8010af0:	431a      	orrs	r2, r3
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	60da      	str	r2, [r3, #12]
}
 8010af6:	46c0      	nop			@ (mov r8, r8)
 8010af8:	46bd      	mov	sp, r7
 8010afa:	b002      	add	sp, #8
 8010afc:	bd80      	pop	{r7, pc}
	...

08010b00 <LL_UCPD_FRSDetectionDisable>:
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b082      	sub	sp, #8
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	68db      	ldr	r3, [r3, #12]
 8010b0c:	4a03      	ldr	r2, [pc, #12]	@ (8010b1c <LL_UCPD_FRSDetectionDisable+0x1c>)
 8010b0e:	401a      	ands	r2, r3
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	60da      	str	r2, [r3, #12]
}
 8010b14:	46c0      	nop			@ (mov r8, r8)
 8010b16:	46bd      	mov	sp, r7
 8010b18:	b002      	add	sp, #8
 8010b1a:	bd80      	pop	{r7, pc}
 8010b1c:	fffeffff 	.word	0xfffeffff

08010b20 <LL_UCPD_SetccEnable>:
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b082      	sub	sp, #8
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	68db      	ldr	r3, [r3, #12]
 8010b2e:	4a05      	ldr	r2, [pc, #20]	@ (8010b44 <LL_UCPD_SetccEnable+0x24>)
 8010b30:	401a      	ands	r2, r3
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	431a      	orrs	r2, r3
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	60da      	str	r2, [r3, #12]
}
 8010b3a:	46c0      	nop			@ (mov r8, r8)
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	b002      	add	sp, #8
 8010b40:	bd80      	pop	{r7, pc}
 8010b42:	46c0      	nop			@ (mov r8, r8)
 8010b44:	fffff3ff 	.word	0xfffff3ff

08010b48 <LL_UCPD_SetSNKRole>:
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b082      	sub	sp, #8
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	68db      	ldr	r3, [r3, #12]
 8010b54:	2280      	movs	r2, #128	@ 0x80
 8010b56:	0092      	lsls	r2, r2, #2
 8010b58:	431a      	orrs	r2, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	60da      	str	r2, [r3, #12]
}
 8010b5e:	46c0      	nop			@ (mov r8, r8)
 8010b60:	46bd      	mov	sp, r7
 8010b62:	b002      	add	sp, #8
 8010b64:	bd80      	pop	{r7, pc}
	...

08010b68 <LL_UCPD_SetSRCRole>:
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b082      	sub	sp, #8
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	68db      	ldr	r3, [r3, #12]
 8010b74:	4a03      	ldr	r2, [pc, #12]	@ (8010b84 <LL_UCPD_SetSRCRole+0x1c>)
 8010b76:	401a      	ands	r2, r3
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	60da      	str	r2, [r3, #12]
}
 8010b7c:	46c0      	nop			@ (mov r8, r8)
 8010b7e:	46bd      	mov	sp, r7
 8010b80:	b002      	add	sp, #8
 8010b82:	bd80      	pop	{r7, pc}
 8010b84:	fffffdff 	.word	0xfffffdff

08010b88 <LL_UCPD_SetRpResistor>:
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b082      	sub	sp, #8
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
 8010b90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	68db      	ldr	r3, [r3, #12]
 8010b96:	4a05      	ldr	r2, [pc, #20]	@ (8010bac <LL_UCPD_SetRpResistor+0x24>)
 8010b98:	401a      	ands	r2, r3
 8010b9a:	683b      	ldr	r3, [r7, #0]
 8010b9c:	431a      	orrs	r2, r3
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	60da      	str	r2, [r3, #12]
}
 8010ba2:	46c0      	nop			@ (mov r8, r8)
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	b002      	add	sp, #8
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	46c0      	nop			@ (mov r8, r8)
 8010bac:	fffffe7f 	.word	0xfffffe7f

08010bb0 <LL_UCPD_SetCCPin>:
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b082      	sub	sp, #8
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
 8010bb8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	68db      	ldr	r3, [r3, #12]
 8010bbe:	2240      	movs	r2, #64	@ 0x40
 8010bc0:	4393      	bics	r3, r2
 8010bc2:	001a      	movs	r2, r3
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	431a      	orrs	r2, r3
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	60da      	str	r2, [r3, #12]
}
 8010bcc:	46c0      	nop			@ (mov r8, r8)
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	b002      	add	sp, #8
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <LL_UCPD_RxEnable>:
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b082      	sub	sp, #8
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	2220      	movs	r2, #32
 8010be2:	431a      	orrs	r2, r3
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	60da      	str	r2, [r3, #12]
}
 8010be8:	46c0      	nop			@ (mov r8, r8)
 8010bea:	46bd      	mov	sp, r7
 8010bec:	b002      	add	sp, #8
 8010bee:	bd80      	pop	{r7, pc}

08010bf0 <LL_UCPD_RxDisable>:
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b082      	sub	sp, #8
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	2220      	movs	r2, #32
 8010bfe:	4393      	bics	r3, r2
 8010c00:	001a      	movs	r2, r3
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	60da      	str	r2, [r3, #12]
}
 8010c06:	46c0      	nop			@ (mov r8, r8)
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	b002      	add	sp, #8
 8010c0c:	bd80      	pop	{r7, pc}

08010c0e <LL_UCPD_SetRxMode>:
{
 8010c0e:	b580      	push	{r7, lr}
 8010c10:	b082      	sub	sp, #8
 8010c12:	af00      	add	r7, sp, #0
 8010c14:	6078      	str	r0, [r7, #4]
 8010c16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	68db      	ldr	r3, [r3, #12]
 8010c1c:	2210      	movs	r2, #16
 8010c1e:	4393      	bics	r3, r2
 8010c20:	001a      	movs	r2, r3
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	431a      	orrs	r2, r3
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	60da      	str	r2, [r3, #12]
}
 8010c2a:	46c0      	nop			@ (mov r8, r8)
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	b002      	add	sp, #8
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <LL_UCPD_SendHardReset>:
{
 8010c32:	b580      	push	{r7, lr}
 8010c34:	b082      	sub	sp, #8
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	68db      	ldr	r3, [r3, #12]
 8010c3e:	2208      	movs	r2, #8
 8010c40:	431a      	orrs	r2, r3
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	60da      	str	r2, [r3, #12]
}
 8010c46:	46c0      	nop			@ (mov r8, r8)
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	b002      	add	sp, #8
 8010c4c:	bd80      	pop	{r7, pc}

08010c4e <LL_UCPD_SendMessage>:
{
 8010c4e:	b580      	push	{r7, lr}
 8010c50:	b082      	sub	sp, #8
 8010c52:	af00      	add	r7, sp, #0
 8010c54:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	68db      	ldr	r3, [r3, #12]
 8010c5a:	2204      	movs	r2, #4
 8010c5c:	431a      	orrs	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	60da      	str	r2, [r3, #12]
}
 8010c62:	46c0      	nop			@ (mov r8, r8)
 8010c64:	46bd      	mov	sp, r7
 8010c66:	b002      	add	sp, #8
 8010c68:	bd80      	pop	{r7, pc}

08010c6a <LL_UCPD_SetTxMode>:
{
 8010c6a:	b580      	push	{r7, lr}
 8010c6c:	b082      	sub	sp, #8
 8010c6e:	af00      	add	r7, sp, #0
 8010c70:	6078      	str	r0, [r7, #4]
 8010c72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	68db      	ldr	r3, [r3, #12]
 8010c78:	2203      	movs	r2, #3
 8010c7a:	4393      	bics	r3, r2
 8010c7c:	001a      	movs	r2, r3
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	431a      	orrs	r2, r3
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	60da      	str	r2, [r3, #12]
}
 8010c86:	46c0      	nop			@ (mov r8, r8)
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	b002      	add	sp, #8
 8010c8c:	bd80      	pop	{r7, pc}

08010c8e <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010c8e:	b580      	push	{r7, lr}
 8010c90:	b082      	sub	sp, #8
 8010c92:	af00      	add	r7, sp, #0
 8010c94:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	2280      	movs	r2, #128	@ 0x80
 8010c9c:	05d2      	lsls	r2, r2, #23
 8010c9e:	431a      	orrs	r2, r3
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	601a      	str	r2, [r3, #0]
}
 8010ca4:	46c0      	nop			@ (mov r8, r8)
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	b002      	add	sp, #8
 8010caa:	bd80      	pop	{r7, pc}

08010cac <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b082      	sub	sp, #8
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	4a03      	ldr	r2, [pc, #12]	@ (8010cc8 <LL_UCPD_RxDMADisable+0x1c>)
 8010cba:	401a      	ands	r2, r3
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	601a      	str	r2, [r3, #0]
}
 8010cc0:	46c0      	nop			@ (mov r8, r8)
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	b002      	add	sp, #8
 8010cc6:	bd80      	pop	{r7, pc}
 8010cc8:	bfffffff 	.word	0xbfffffff

08010ccc <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	b082      	sub	sp, #8
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	2280      	movs	r2, #128	@ 0x80
 8010cda:	0592      	lsls	r2, r2, #22
 8010cdc:	431a      	orrs	r2, r3
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	601a      	str	r2, [r3, #0]
}
 8010ce2:	46c0      	nop			@ (mov r8, r8)
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	b002      	add	sp, #8
 8010ce8:	bd80      	pop	{r7, pc}
	...

08010cec <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b082      	sub	sp, #8
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	4a03      	ldr	r2, [pc, #12]	@ (8010d08 <LL_UCPD_TxDMADisable+0x1c>)
 8010cfa:	401a      	ands	r2, r3
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	601a      	str	r2, [r3, #0]
}
 8010d00:	46c0      	nop			@ (mov r8, r8)
 8010d02:	46bd      	mov	sp, r7
 8010d04:	b002      	add	sp, #8
 8010d06:	bd80      	pop	{r7, pc}
 8010d08:	dfffffff 	.word	0xdfffffff

08010d0c <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b082      	sub	sp, #8
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
 8010d14:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	683a      	ldr	r2, [r7, #0]
 8010d1a:	61da      	str	r2, [r3, #28]
}
 8010d1c:	46c0      	nop			@ (mov r8, r8)
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	b002      	add	sp, #8
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b082      	sub	sp, #8
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	683a      	ldr	r2, [r7, #0]
 8010d32:	621a      	str	r2, [r3, #32]
}
 8010d34:	46c0      	nop			@ (mov r8, r8)
 8010d36:	46bd      	mov	sp, r7
 8010d38:	b002      	add	sp, #8
 8010d3a:	bd80      	pop	{r7, pc}

08010d3c <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8010d40:	2380      	movs	r3, #128	@ 0x80
 8010d42:	055b      	lsls	r3, r3, #21
 8010d44:	0018      	movs	r0, r3
 8010d46:	f7ff fe33 	bl	80109b0 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8010d4a:	2380      	movs	r3, #128	@ 0x80
 8010d4c:	015b      	lsls	r3, r3, #5
 8010d4e:	0018      	movs	r0, r3
 8010d50:	f7ff fe18 	bl	8010984 <LL_AHB1_GRP1_EnableClock>
}
 8010d54:	46c0      	nop			@ (mov r8, r8)
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
	...

08010d5c <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b084      	sub	sp, #16
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	0002      	movs	r2, r0
 8010d64:	1dfb      	adds	r3, r7, #7
 8010d66:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 8010d68:	1dfb      	adds	r3, r7, #7
 8010d6a:	781a      	ldrb	r2, [r3, #0]
 8010d6c:	4916      	ldr	r1, [pc, #88]	@ (8010dc8 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010d6e:	0013      	movs	r3, r2
 8010d70:	011b      	lsls	r3, r3, #4
 8010d72:	1a9b      	subs	r3, r3, r2
 8010d74:	009b      	lsls	r3, r3, #2
 8010d76:	585b      	ldr	r3, [r3, r1]
 8010d78:	68db      	ldr	r3, [r3, #12]
 8010d7a:	2207      	movs	r2, #7
 8010d7c:	4393      	bics	r3, r2
 8010d7e:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8010d80:	1dfb      	adds	r3, r7, #7
 8010d82:	781a      	ldrb	r2, [r3, #0]
 8010d84:	4910      	ldr	r1, [pc, #64]	@ (8010dc8 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010d86:	0013      	movs	r3, r2
 8010d88:	011b      	lsls	r3, r3, #4
 8010d8a:	1a9b      	subs	r3, r3, r2
 8010d8c:	009b      	lsls	r3, r3, #2
 8010d8e:	585b      	ldr	r3, [r3, r1]
 8010d90:	0018      	movs	r0, r3
 8010d92:	f7ff fe48 	bl	8010a26 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 8010d96:	1dfb      	adds	r3, r7, #7
 8010d98:	781a      	ldrb	r2, [r3, #0]
 8010d9a:	490b      	ldr	r1, [pc, #44]	@ (8010dc8 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010d9c:	0013      	movs	r3, r2
 8010d9e:	011b      	lsls	r3, r3, #4
 8010da0:	1a9b      	subs	r3, r3, r2
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	585b      	ldr	r3, [r3, r1]
 8010da6:	0018      	movs	r0, r3
 8010da8:	f7ff fe2e 	bl	8010a08 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 8010dac:	1dfb      	adds	r3, r7, #7
 8010dae:	781a      	ldrb	r2, [r3, #0]
 8010db0:	4905      	ldr	r1, [pc, #20]	@ (8010dc8 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8010db2:	0013      	movs	r3, r2
 8010db4:	011b      	lsls	r3, r3, #4
 8010db6:	1a9b      	subs	r3, r3, r2
 8010db8:	009b      	lsls	r3, r3, #2
 8010dba:	585b      	ldr	r3, [r3, r1]
 8010dbc:	68fa      	ldr	r2, [r7, #12]
 8010dbe:	60da      	str	r2, [r3, #12]
}
 8010dc0:	46c0      	nop			@ (mov r8, r8)
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	b004      	add	sp, #16
 8010dc6:	bd80      	pop	{r7, pc}
 8010dc8:	20000560 	.word	0x20000560

08010dcc <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 8010dcc:	b590      	push	{r4, r7, lr}
 8010dce:	b08b      	sub	sp, #44	@ 0x2c
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	60ba      	str	r2, [r7, #8]
 8010dd4:	607b      	str	r3, [r7, #4]
 8010dd6:	240f      	movs	r4, #15
 8010dd8:	193b      	adds	r3, r7, r4
 8010dda:	1c02      	adds	r2, r0, #0
 8010ddc:	701a      	strb	r2, [r3, #0]
 8010dde:	200e      	movs	r0, #14
 8010de0:	183b      	adds	r3, r7, r0
 8010de2:	1c0a      	adds	r2, r1, #0
 8010de4:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 8010de6:	2327      	movs	r3, #39	@ 0x27
 8010de8:	18fb      	adds	r3, r7, r3
 8010dea:	2200      	movs	r2, #0
 8010dec:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 8010dee:	183b      	adds	r3, r7, r0
 8010df0:	781b      	ldrb	r3, [r3, #0]
 8010df2:	2b05      	cmp	r3, #5
 8010df4:	d10b      	bne.n	8010e0e <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 8010df6:	193b      	adds	r3, r7, r4
 8010df8:	781a      	ldrb	r2, [r3, #0]
 8010dfa:	499e      	ldr	r1, [pc, #632]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010dfc:	0013      	movs	r3, r2
 8010dfe:	011b      	lsls	r3, r3, #4
 8010e00:	1a9b      	subs	r3, r3, r2
 8010e02:	009b      	lsls	r3, r3, #2
 8010e04:	585b      	ldr	r3, [r3, r1]
 8010e06:	0018      	movs	r0, r3
 8010e08:	f7ff ff13 	bl	8010c32 <LL_UCPD_SendHardReset>
 8010e0c:	e12a      	b.n	8011064 <USBPD_HW_IF_SendBuffer+0x298>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8010e12:	61fb      	str	r3, [r7, #28]
  return(result);
 8010e14:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 8010e16:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8010e18:	b672      	cpsid	i
}
 8010e1a:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8010e1c:	240f      	movs	r4, #15
 8010e1e:	193b      	adds	r3, r7, r4
 8010e20:	781a      	ldrb	r2, [r3, #0]
 8010e22:	4994      	ldr	r1, [pc, #592]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010e24:	2038      	movs	r0, #56	@ 0x38
 8010e26:	0013      	movs	r3, r2
 8010e28:	011b      	lsls	r3, r3, #4
 8010e2a:	1a9b      	subs	r3, r3, r2
 8010e2c:	009b      	lsls	r3, r3, #2
 8010e2e:	18cb      	adds	r3, r1, r3
 8010e30:	181b      	adds	r3, r3, r0
 8010e32:	781b      	ldrb	r3, [r3, #0]
 8010e34:	b2db      	uxtb	r3, r3
 8010e36:	2b01      	cmp	r3, #1
 8010e38:	d00e      	beq.n	8010e58 <USBPD_HW_IF_SendBuffer+0x8c>
 8010e3a:	193b      	adds	r3, r7, r4
 8010e3c:	781a      	ldrb	r2, [r3, #0]
 8010e3e:	498d      	ldr	r1, [pc, #564]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010e40:	0013      	movs	r3, r2
 8010e42:	011b      	lsls	r3, r3, #4
 8010e44:	1a9b      	subs	r3, r3, r2
 8010e46:	009b      	lsls	r3, r3, #2
 8010e48:	18cb      	adds	r3, r1, r3
 8010e4a:	3304      	adds	r3, #4
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	2201      	movs	r2, #1
 8010e52:	4013      	ands	r3, r2
 8010e54:	2b01      	cmp	r3, #1
 8010e56:	d10a      	bne.n	8010e6e <USBPD_HW_IF_SendBuffer+0xa2>
 8010e58:	6a3b      	ldr	r3, [r7, #32]
 8010e5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010e5c:	69bb      	ldr	r3, [r7, #24]
 8010e5e:	f383 8810 	msr	PRIMASK, r3
}
 8010e62:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8010e64:	2327      	movs	r3, #39	@ 0x27
 8010e66:	18fb      	adds	r3, r7, r3
 8010e68:	2202      	movs	r2, #2
 8010e6a:	701a      	strb	r2, [r3, #0]
 8010e6c:	e0fa      	b.n	8011064 <USBPD_HW_IF_SendBuffer+0x298>
 8010e6e:	6a3b      	ldr	r3, [r7, #32]
 8010e70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010e72:	697b      	ldr	r3, [r7, #20]
 8010e74:	f383 8810 	msr	PRIMASK, r3
}
 8010e78:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 8010e7a:	230e      	movs	r3, #14
 8010e7c:	18fb      	adds	r3, r7, r3
 8010e7e:	781b      	ldrb	r3, [r3, #0]
 8010e80:	2b07      	cmp	r3, #7
 8010e82:	d871      	bhi.n	8010f68 <USBPD_HW_IF_SendBuffer+0x19c>
 8010e84:	009a      	lsls	r2, r3, #2
 8010e86:	4b7c      	ldr	r3, [pc, #496]	@ (8011078 <USBPD_HW_IF_SendBuffer+0x2ac>)
 8010e88:	18d3      	adds	r3, r2, r3
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8010e8e:	240f      	movs	r4, #15
 8010e90:	193b      	adds	r3, r7, r4
 8010e92:	781a      	ldrb	r2, [r3, #0]
 8010e94:	4977      	ldr	r1, [pc, #476]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010e96:	0013      	movs	r3, r2
 8010e98:	011b      	lsls	r3, r3, #4
 8010e9a:	1a9b      	subs	r3, r3, r2
 8010e9c:	009b      	lsls	r3, r3, #2
 8010e9e:	585b      	ldr	r3, [r3, r1]
 8010ea0:	4a76      	ldr	r2, [pc, #472]	@ (801107c <USBPD_HW_IF_SendBuffer+0x2b0>)
 8010ea2:	0011      	movs	r1, r2
 8010ea4:	0018      	movs	r0, r3
 8010ea6:	f7ff ff31 	bl	8010d0c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010eaa:	193b      	adds	r3, r7, r4
 8010eac:	781a      	ldrb	r2, [r3, #0]
 8010eae:	4971      	ldr	r1, [pc, #452]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010eb0:	0013      	movs	r3, r2
 8010eb2:	011b      	lsls	r3, r3, #4
 8010eb4:	1a9b      	subs	r3, r3, r2
 8010eb6:	009b      	lsls	r3, r3, #2
 8010eb8:	585b      	ldr	r3, [r3, r1]
 8010eba:	2100      	movs	r1, #0
 8010ebc:	0018      	movs	r0, r3
 8010ebe:	f7ff fed4 	bl	8010c6a <LL_UCPD_SetTxMode>
          break;
 8010ec2:	e056      	b.n	8010f72 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 8010ec4:	240f      	movs	r4, #15
 8010ec6:	193b      	adds	r3, r7, r4
 8010ec8:	781a      	ldrb	r2, [r3, #0]
 8010eca:	496a      	ldr	r1, [pc, #424]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010ecc:	0013      	movs	r3, r2
 8010ece:	011b      	lsls	r3, r3, #4
 8010ed0:	1a9b      	subs	r3, r3, r2
 8010ed2:	009b      	lsls	r3, r3, #2
 8010ed4:	585b      	ldr	r3, [r3, r1]
 8010ed6:	4a6a      	ldr	r2, [pc, #424]	@ (8011080 <USBPD_HW_IF_SendBuffer+0x2b4>)
 8010ed8:	0011      	movs	r1, r2
 8010eda:	0018      	movs	r0, r3
 8010edc:	f7ff ff16 	bl	8010d0c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010ee0:	193b      	adds	r3, r7, r4
 8010ee2:	781a      	ldrb	r2, [r3, #0]
 8010ee4:	4963      	ldr	r1, [pc, #396]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010ee6:	0013      	movs	r3, r2
 8010ee8:	011b      	lsls	r3, r3, #4
 8010eea:	1a9b      	subs	r3, r3, r2
 8010eec:	009b      	lsls	r3, r3, #2
 8010eee:	585b      	ldr	r3, [r3, r1]
 8010ef0:	2100      	movs	r1, #0
 8010ef2:	0018      	movs	r0, r3
 8010ef4:	f7ff feb9 	bl	8010c6a <LL_UCPD_SetTxMode>
          break;
 8010ef8:	e03b      	b.n	8010f72 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 8010efa:	240f      	movs	r4, #15
 8010efc:	193b      	adds	r3, r7, r4
 8010efe:	781a      	ldrb	r2, [r3, #0]
 8010f00:	495c      	ldr	r1, [pc, #368]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f02:	0013      	movs	r3, r2
 8010f04:	011b      	lsls	r3, r3, #4
 8010f06:	1a9b      	subs	r3, r3, r2
 8010f08:	009b      	lsls	r3, r3, #2
 8010f0a:	585b      	ldr	r3, [r3, r1]
 8010f0c:	4a5d      	ldr	r2, [pc, #372]	@ (8011084 <USBPD_HW_IF_SendBuffer+0x2b8>)
 8010f0e:	0011      	movs	r1, r2
 8010f10:	0018      	movs	r0, r3
 8010f12:	f7ff fefb 	bl	8010d0c <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8010f16:	193b      	adds	r3, r7, r4
 8010f18:	781a      	ldrb	r2, [r3, #0]
 8010f1a:	4956      	ldr	r1, [pc, #344]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f1c:	0013      	movs	r3, r2
 8010f1e:	011b      	lsls	r3, r3, #4
 8010f20:	1a9b      	subs	r3, r3, r2
 8010f22:	009b      	lsls	r3, r3, #2
 8010f24:	585b      	ldr	r3, [r3, r1]
 8010f26:	2100      	movs	r1, #0
 8010f28:	0018      	movs	r0, r3
 8010f2a:	f7ff fe9e 	bl	8010c6a <LL_UCPD_SetTxMode>
          break;
 8010f2e:	e020      	b.n	8010f72 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8010f30:	230f      	movs	r3, #15
 8010f32:	18fb      	adds	r3, r7, r3
 8010f34:	781a      	ldrb	r2, [r3, #0]
 8010f36:	494f      	ldr	r1, [pc, #316]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f38:	0013      	movs	r3, r2
 8010f3a:	011b      	lsls	r3, r3, #4
 8010f3c:	1a9b      	subs	r3, r3, r2
 8010f3e:	009b      	lsls	r3, r3, #2
 8010f40:	585b      	ldr	r3, [r3, r1]
 8010f42:	2101      	movs	r1, #1
 8010f44:	0018      	movs	r0, r3
 8010f46:	f7ff fe90 	bl	8010c6a <LL_UCPD_SetTxMode>
          break;
 8010f4a:	e012      	b.n	8010f72 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8010f4c:	230f      	movs	r3, #15
 8010f4e:	18fb      	adds	r3, r7, r3
 8010f50:	781a      	ldrb	r2, [r3, #0]
 8010f52:	4948      	ldr	r1, [pc, #288]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f54:	0013      	movs	r3, r2
 8010f56:	011b      	lsls	r3, r3, #4
 8010f58:	1a9b      	subs	r3, r3, r2
 8010f5a:	009b      	lsls	r3, r3, #2
 8010f5c:	585b      	ldr	r3, [r3, r1]
 8010f5e:	2102      	movs	r1, #2
 8010f60:	0018      	movs	r0, r3
 8010f62:	f7ff fe82 	bl	8010c6a <LL_UCPD_SetTxMode>
          break;
 8010f66:	e004      	b.n	8010f72 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 8010f68:	2327      	movs	r3, #39	@ 0x27
 8010f6a:	18fb      	adds	r3, r7, r3
 8010f6c:	2202      	movs	r2, #2
 8010f6e:	701a      	strb	r2, [r3, #0]
          break;
 8010f70:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8010f72:	2327      	movs	r3, #39	@ 0x27
 8010f74:	18fb      	adds	r3, r7, r3
 8010f76:	781b      	ldrb	r3, [r3, #0]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d173      	bne.n	8011064 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010f7c:	200f      	movs	r0, #15
 8010f7e:	183b      	adds	r3, r7, r0
 8010f80:	781a      	ldrb	r2, [r3, #0]
 8010f82:	493c      	ldr	r1, [pc, #240]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f84:	0013      	movs	r3, r2
 8010f86:	011b      	lsls	r3, r3, #4
 8010f88:	1a9b      	subs	r3, r3, r2
 8010f8a:	009b      	lsls	r3, r3, #2
 8010f8c:	18cb      	adds	r3, r1, r3
 8010f8e:	3304      	adds	r3, #4
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	6819      	ldr	r1, [r3, #0]
 8010f94:	183b      	adds	r3, r7, r0
 8010f96:	781a      	ldrb	r2, [r3, #0]
 8010f98:	4836      	ldr	r0, [pc, #216]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010f9a:	0013      	movs	r3, r2
 8010f9c:	011b      	lsls	r3, r3, #4
 8010f9e:	1a9b      	subs	r3, r3, r2
 8010fa0:	009b      	lsls	r3, r3, #2
 8010fa2:	18c3      	adds	r3, r0, r3
 8010fa4:	3304      	adds	r3, #4
 8010fa6:	681b      	ldr	r3, [r3, #0]
 8010fa8:	2201      	movs	r2, #1
 8010faa:	4391      	bics	r1, r2
 8010fac:	000a      	movs	r2, r1
 8010fae:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8010fb0:	46c0      	nop			@ (mov r8, r8)
 8010fb2:	200f      	movs	r0, #15
 8010fb4:	183b      	adds	r3, r7, r0
 8010fb6:	781a      	ldrb	r2, [r3, #0]
 8010fb8:	492e      	ldr	r1, [pc, #184]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010fba:	0013      	movs	r3, r2
 8010fbc:	011b      	lsls	r3, r3, #4
 8010fbe:	1a9b      	subs	r3, r3, r2
 8010fc0:	009b      	lsls	r3, r3, #2
 8010fc2:	18cb      	adds	r3, r1, r3
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	2201      	movs	r2, #1
 8010fcc:	4013      	ands	r3, r2
 8010fce:	2b01      	cmp	r3, #1
 8010fd0:	d0ef      	beq.n	8010fb2 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 8010fd2:	0004      	movs	r4, r0
 8010fd4:	193b      	adds	r3, r7, r4
 8010fd6:	781a      	ldrb	r2, [r3, #0]
 8010fd8:	4926      	ldr	r1, [pc, #152]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010fda:	0013      	movs	r3, r2
 8010fdc:	011b      	lsls	r3, r3, #4
 8010fde:	1a9b      	subs	r3, r3, r2
 8010fe0:	009b      	lsls	r3, r3, #2
 8010fe2:	18cb      	adds	r3, r1, r3
 8010fe4:	3304      	adds	r3, #4
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	68ba      	ldr	r2, [r7, #8]
 8010fea:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8010fec:	193b      	adds	r3, r7, r4
 8010fee:	781a      	ldrb	r2, [r3, #0]
 8010ff0:	4920      	ldr	r1, [pc, #128]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8010ff2:	0013      	movs	r3, r2
 8010ff4:	011b      	lsls	r3, r3, #4
 8010ff6:	1a9b      	subs	r3, r3, r2
 8010ff8:	009b      	lsls	r3, r3, #2
 8010ffa:	18cb      	adds	r3, r1, r3
 8010ffc:	3304      	adds	r3, #4
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	687a      	ldr	r2, [r7, #4]
 8011002:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8011004:	193b      	adds	r3, r7, r4
 8011006:	781a      	ldrb	r2, [r3, #0]
 8011008:	491a      	ldr	r1, [pc, #104]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801100a:	0013      	movs	r3, r2
 801100c:	011b      	lsls	r3, r3, #4
 801100e:	1a9b      	subs	r3, r3, r2
 8011010:	009b      	lsls	r3, r3, #2
 8011012:	18cb      	adds	r3, r1, r3
 8011014:	3304      	adds	r3, #4
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	6819      	ldr	r1, [r3, #0]
 801101a:	193b      	adds	r3, r7, r4
 801101c:	781a      	ldrb	r2, [r3, #0]
 801101e:	4815      	ldr	r0, [pc, #84]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8011020:	0013      	movs	r3, r2
 8011022:	011b      	lsls	r3, r3, #4
 8011024:	1a9b      	subs	r3, r3, r2
 8011026:	009b      	lsls	r3, r3, #2
 8011028:	18c3      	adds	r3, r0, r3
 801102a:	3304      	adds	r3, #4
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	2201      	movs	r2, #1
 8011030:	430a      	orrs	r2, r1
 8011032:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8011034:	193b      	adds	r3, r7, r4
 8011036:	781a      	ldrb	r2, [r3, #0]
 8011038:	490e      	ldr	r1, [pc, #56]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801103a:	0013      	movs	r3, r2
 801103c:	011b      	lsls	r3, r3, #4
 801103e:	1a9b      	subs	r3, r3, r2
 8011040:	009b      	lsls	r3, r3, #2
 8011042:	585b      	ldr	r3, [r3, r1]
 8011044:	687a      	ldr	r2, [r7, #4]
 8011046:	0011      	movs	r1, r2
 8011048:	0018      	movs	r0, r3
 801104a:	f7ff fe6b 	bl	8010d24 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 801104e:	193b      	adds	r3, r7, r4
 8011050:	781a      	ldrb	r2, [r3, #0]
 8011052:	4908      	ldr	r1, [pc, #32]	@ (8011074 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8011054:	0013      	movs	r3, r2
 8011056:	011b      	lsls	r3, r3, #4
 8011058:	1a9b      	subs	r3, r3, r2
 801105a:	009b      	lsls	r3, r3, #2
 801105c:	585b      	ldr	r3, [r3, r1]
 801105e:	0018      	movs	r0, r3
 8011060:	f7ff fdf5 	bl	8010c4e <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8011064:	2327      	movs	r3, #39	@ 0x27
 8011066:	18fb      	adds	r3, r7, r3
 8011068:	781b      	ldrb	r3, [r3, #0]
}
 801106a:	0018      	movs	r0, r3
 801106c:	46bd      	mov	sp, r7
 801106e:	b00b      	add	sp, #44	@ 0x2c
 8011070:	bd90      	pop	{r4, r7, pc}
 8011072:	46c0      	nop			@ (mov r8, r8)
 8011074:	20000560 	.word	0x20000560
 8011078:	080162c4 	.word	0x080162c4
 801107c:	0008e318 	.word	0x0008e318
 8011080:	00031b18 	.word	0x00031b18
 8011084:	000360d8 	.word	0x000360d8

08011088 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b082      	sub	sp, #8
 801108c:	af00      	add	r7, sp, #0
 801108e:	0002      	movs	r2, r0
 8011090:	1dfb      	adds	r3, r7, #7
 8011092:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8011094:	1dfb      	adds	r3, r7, #7
 8011096:	781a      	ldrb	r2, [r3, #0]
 8011098:	490c      	ldr	r1, [pc, #48]	@ (80110cc <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 801109a:	0013      	movs	r3, r2
 801109c:	011b      	lsls	r3, r3, #4
 801109e:	1a9b      	subs	r3, r3, r2
 80110a0:	009b      	lsls	r3, r3, #2
 80110a2:	585b      	ldr	r3, [r3, r1]
 80110a4:	2102      	movs	r1, #2
 80110a6:	0018      	movs	r0, r3
 80110a8:	f7ff fddf 	bl	8010c6a <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80110ac:	1dfb      	adds	r3, r7, #7
 80110ae:	781a      	ldrb	r2, [r3, #0]
 80110b0:	4906      	ldr	r1, [pc, #24]	@ (80110cc <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 80110b2:	0013      	movs	r3, r2
 80110b4:	011b      	lsls	r3, r3, #4
 80110b6:	1a9b      	subs	r3, r3, r2
 80110b8:	009b      	lsls	r3, r3, #2
 80110ba:	585b      	ldr	r3, [r3, r1]
 80110bc:	0018      	movs	r0, r3
 80110be:	f7ff fdc6 	bl	8010c4e <LL_UCPD_SendMessage>
}
 80110c2:	46c0      	nop			@ (mov r8, r8)
 80110c4:	46bd      	mov	sp, r7
 80110c6:	b002      	add	sp, #8
 80110c8:	bd80      	pop	{r7, pc}
 80110ca:	46c0      	nop			@ (mov r8, r8)
 80110cc:	20000560 	.word	0x20000560

080110d0 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 80110d0:	b580      	push	{r7, lr}
 80110d2:	b082      	sub	sp, #8
 80110d4:	af00      	add	r7, sp, #0
 80110d6:	0002      	movs	r2, r0
 80110d8:	1dfb      	adds	r3, r7, #7
 80110da:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80110dc:	2001      	movs	r0, #1
 80110de:	f7ff fc7d 	bl	80109dc <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 80110e2:	1dfb      	adds	r3, r7, #7
 80110e4:	781a      	ldrb	r2, [r3, #0]
 80110e6:	4953      	ldr	r1, [pc, #332]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 80110e8:	0013      	movs	r3, r2
 80110ea:	011b      	lsls	r3, r3, #4
 80110ec:	1a9b      	subs	r3, r3, r2
 80110ee:	009b      	lsls	r3, r3, #2
 80110f0:	18cb      	adds	r3, r1, r3
 80110f2:	3310      	adds	r3, #16
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	789b      	ldrb	r3, [r3, #2]
 80110f8:	079b      	lsls	r3, r3, #30
 80110fa:	0f9b      	lsrs	r3, r3, #30
 80110fc:	b2db      	uxtb	r3, r3
 80110fe:	2b02      	cmp	r3, #2
 8011100:	d021      	beq.n	8011146 <USBPDM1_AssertRp+0x76>
 8011102:	dc2f      	bgt.n	8011164 <USBPDM1_AssertRp+0x94>
 8011104:	2b00      	cmp	r3, #0
 8011106:	d002      	beq.n	801110e <USBPDM1_AssertRp+0x3e>
 8011108:	2b01      	cmp	r3, #1
 801110a:	d00d      	beq.n	8011128 <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 801110c:	e02a      	b.n	8011164 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 801110e:	1dfb      	adds	r3, r7, #7
 8011110:	781a      	ldrb	r2, [r3, #0]
 8011112:	4948      	ldr	r1, [pc, #288]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 8011114:	0013      	movs	r3, r2
 8011116:	011b      	lsls	r3, r3, #4
 8011118:	1a9b      	subs	r3, r3, r2
 801111a:	009b      	lsls	r3, r3, #2
 801111c:	585b      	ldr	r3, [r3, r1]
 801111e:	2180      	movs	r1, #128	@ 0x80
 8011120:	0018      	movs	r0, r3
 8011122:	f7ff fd31 	bl	8010b88 <LL_UCPD_SetRpResistor>
      break;
 8011126:	e01e      	b.n	8011166 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8011128:	1dfb      	adds	r3, r7, #7
 801112a:	781a      	ldrb	r2, [r3, #0]
 801112c:	4941      	ldr	r1, [pc, #260]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 801112e:	0013      	movs	r3, r2
 8011130:	011b      	lsls	r3, r3, #4
 8011132:	1a9b      	subs	r3, r3, r2
 8011134:	009b      	lsls	r3, r3, #2
 8011136:	585b      	ldr	r3, [r3, r1]
 8011138:	2280      	movs	r2, #128	@ 0x80
 801113a:	0052      	lsls	r2, r2, #1
 801113c:	0011      	movs	r1, r2
 801113e:	0018      	movs	r0, r3
 8011140:	f7ff fd22 	bl	8010b88 <LL_UCPD_SetRpResistor>
      break;
 8011144:	e00f      	b.n	8011166 <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8011146:	1dfb      	adds	r3, r7, #7
 8011148:	781a      	ldrb	r2, [r3, #0]
 801114a:	493a      	ldr	r1, [pc, #232]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 801114c:	0013      	movs	r3, r2
 801114e:	011b      	lsls	r3, r3, #4
 8011150:	1a9b      	subs	r3, r3, r2
 8011152:	009b      	lsls	r3, r3, #2
 8011154:	585b      	ldr	r3, [r3, r1]
 8011156:	22c0      	movs	r2, #192	@ 0xc0
 8011158:	0052      	lsls	r2, r2, #1
 801115a:	0011      	movs	r1, r2
 801115c:	0018      	movs	r0, r3
 801115e:	f7ff fd13 	bl	8010b88 <LL_UCPD_SetRpResistor>
      break;
 8011162:	e000      	b.n	8011166 <USBPDM1_AssertRp+0x96>
      break;
 8011164:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8011166:	1dfb      	adds	r3, r7, #7
 8011168:	781a      	ldrb	r2, [r3, #0]
 801116a:	4932      	ldr	r1, [pc, #200]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 801116c:	0013      	movs	r3, r2
 801116e:	011b      	lsls	r3, r3, #4
 8011170:	1a9b      	subs	r3, r3, r2
 8011172:	009b      	lsls	r3, r3, #2
 8011174:	585b      	ldr	r3, [r3, r1]
 8011176:	2100      	movs	r1, #0
 8011178:	0018      	movs	r0, r3
 801117a:	f7ff fcd1 	bl	8010b20 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 801117e:	1dfb      	adds	r3, r7, #7
 8011180:	781a      	ldrb	r2, [r3, #0]
 8011182:	492c      	ldr	r1, [pc, #176]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 8011184:	0013      	movs	r3, r2
 8011186:	011b      	lsls	r3, r3, #4
 8011188:	1a9b      	subs	r3, r3, r2
 801118a:	009b      	lsls	r3, r3, #2
 801118c:	585b      	ldr	r3, [r3, r1]
 801118e:	0018      	movs	r0, r3
 8011190:	f7ff fcea 	bl	8010b68 <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8011194:	1dfb      	adds	r3, r7, #7
 8011196:	781a      	ldrb	r2, [r3, #0]
 8011198:	4926      	ldr	r1, [pc, #152]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 801119a:	0013      	movs	r3, r2
 801119c:	011b      	lsls	r3, r3, #4
 801119e:	1a9b      	subs	r3, r3, r2
 80111a0:	009b      	lsls	r3, r3, #2
 80111a2:	18cb      	adds	r3, r1, r3
 80111a4:	3334      	adds	r3, #52	@ 0x34
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d10e      	bne.n	80111ca <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80111ac:	1dfb      	adds	r3, r7, #7
 80111ae:	781a      	ldrb	r2, [r3, #0]
 80111b0:	4920      	ldr	r1, [pc, #128]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 80111b2:	0013      	movs	r3, r2
 80111b4:	011b      	lsls	r3, r3, #4
 80111b6:	1a9b      	subs	r3, r3, r2
 80111b8:	009b      	lsls	r3, r3, #2
 80111ba:	585b      	ldr	r3, [r3, r1]
 80111bc:	22c0      	movs	r2, #192	@ 0xc0
 80111be:	0112      	lsls	r2, r2, #4
 80111c0:	0011      	movs	r1, r2
 80111c2:	0018      	movs	r0, r3
 80111c4:	f7ff fcac 	bl	8010b20 <LL_UCPD_SetccEnable>
 80111c8:	e01b      	b.n	8011202 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80111ca:	1dfb      	adds	r3, r7, #7
 80111cc:	781a      	ldrb	r2, [r3, #0]
 80111ce:	4919      	ldr	r1, [pc, #100]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 80111d0:	0013      	movs	r3, r2
 80111d2:	011b      	lsls	r3, r3, #4
 80111d4:	1a9b      	subs	r3, r3, r2
 80111d6:	009b      	lsls	r3, r3, #2
 80111d8:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 80111da:	1dfb      	adds	r3, r7, #7
 80111dc:	781a      	ldrb	r2, [r3, #0]
 80111de:	4915      	ldr	r1, [pc, #84]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 80111e0:	0013      	movs	r3, r2
 80111e2:	011b      	lsls	r3, r3, #4
 80111e4:	1a9b      	subs	r3, r3, r2
 80111e6:	009b      	lsls	r3, r3, #2
 80111e8:	18cb      	adds	r3, r1, r3
 80111ea:	3334      	adds	r3, #52	@ 0x34
 80111ec:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80111ee:	2b01      	cmp	r3, #1
 80111f0:	d102      	bne.n	80111f8 <USBPDM1_AssertRp+0x128>
 80111f2:	2380      	movs	r3, #128	@ 0x80
 80111f4:	00db      	lsls	r3, r3, #3
 80111f6:	e001      	b.n	80111fc <USBPDM1_AssertRp+0x12c>
 80111f8:	2380      	movs	r3, #128	@ 0x80
 80111fa:	011b      	lsls	r3, r3, #4
 80111fc:	0019      	movs	r1, r3
 80111fe:	f7ff fc8f 	bl	8010b20 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8011202:	4b0d      	ldr	r3, [pc, #52]	@ (8011238 <USBPDM1_AssertRp+0x168>)
 8011204:	6819      	ldr	r1, [r3, #0]
 8011206:	1dfb      	adds	r3, r7, #7
 8011208:	781a      	ldrb	r2, [r3, #0]
 801120a:	480a      	ldr	r0, [pc, #40]	@ (8011234 <USBPDM1_AssertRp+0x164>)
 801120c:	0013      	movs	r3, r2
 801120e:	011b      	lsls	r3, r3, #4
 8011210:	1a9b      	subs	r3, r3, r2
 8011212:	009b      	lsls	r3, r3, #2
 8011214:	581b      	ldr	r3, [r3, r0]
 8011216:	4a09      	ldr	r2, [pc, #36]	@ (801123c <USBPDM1_AssertRp+0x16c>)
 8011218:	4293      	cmp	r3, r2
 801121a:	d102      	bne.n	8011222 <USBPDM1_AssertRp+0x152>
 801121c:	2380      	movs	r3, #128	@ 0x80
 801121e:	009b      	lsls	r3, r3, #2
 8011220:	e001      	b.n	8011226 <USBPDM1_AssertRp+0x156>
 8011222:	2380      	movs	r3, #128	@ 0x80
 8011224:	00db      	lsls	r3, r3, #3
 8011226:	4a04      	ldr	r2, [pc, #16]	@ (8011238 <USBPDM1_AssertRp+0x168>)
 8011228:	430b      	orrs	r3, r1
 801122a:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 801122c:	46c0      	nop			@ (mov r8, r8)
 801122e:	46bd      	mov	sp, r7
 8011230:	b002      	add	sp, #8
 8011232:	bd80      	pop	{r7, pc}
 8011234:	20000560 	.word	0x20000560
 8011238:	40010000 	.word	0x40010000
 801123c:	4000a000 	.word	0x4000a000

08011240 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8011240:	b580      	push	{r7, lr}
 8011242:	b082      	sub	sp, #8
 8011244:	af00      	add	r7, sp, #0
 8011246:	0002      	movs	r2, r0
 8011248:	1dfb      	adds	r3, r7, #7
 801124a:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 801124c:	46c0      	nop			@ (mov r8, r8)
 801124e:	46bd      	mov	sp, r7
 8011250:	b002      	add	sp, #8
 8011252:	bd80      	pop	{r7, pc}

08011254 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8011254:	b580      	push	{r7, lr}
 8011256:	b082      	sub	sp, #8
 8011258:	af00      	add	r7, sp, #0
 801125a:	0002      	movs	r2, r0
 801125c:	1dfb      	adds	r3, r7, #7
 801125e:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8011260:	1dfb      	adds	r3, r7, #7
 8011262:	781a      	ldrb	r2, [r3, #0]
 8011264:	494b      	ldr	r1, [pc, #300]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 8011266:	0013      	movs	r3, r2
 8011268:	011b      	lsls	r3, r3, #4
 801126a:	1a9b      	subs	r3, r3, r2
 801126c:	009b      	lsls	r3, r3, #2
 801126e:	585b      	ldr	r3, [r3, r1]
 8011270:	0018      	movs	r0, r3
 8011272:	f7ff fbf7 	bl	8010a64 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8011276:	1dfb      	adds	r3, r7, #7
 8011278:	781a      	ldrb	r2, [r3, #0]
 801127a:	4946      	ldr	r1, [pc, #280]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 801127c:	0013      	movs	r3, r2
 801127e:	011b      	lsls	r3, r3, #4
 8011280:	1a9b      	subs	r3, r3, r2
 8011282:	009b      	lsls	r3, r3, #2
 8011284:	585b      	ldr	r3, [r3, r1]
 8011286:	0018      	movs	r0, r3
 8011288:	f7ff fc0c 	bl	8010aa4 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 801128c:	2001      	movs	r0, #1
 801128e:	f7ff fba5 	bl	80109dc <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8011292:	1dfb      	adds	r3, r7, #7
 8011294:	781a      	ldrb	r2, [r3, #0]
 8011296:	493f      	ldr	r1, [pc, #252]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 8011298:	0013      	movs	r3, r2
 801129a:	011b      	lsls	r3, r3, #4
 801129c:	1a9b      	subs	r3, r3, r2
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	585b      	ldr	r3, [r3, r1]
 80112a2:	2100      	movs	r1, #0
 80112a4:	0018      	movs	r0, r3
 80112a6:	f7ff fc3b 	bl	8010b20 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 80112aa:	1dfb      	adds	r3, r7, #7
 80112ac:	781a      	ldrb	r2, [r3, #0]
 80112ae:	4939      	ldr	r1, [pc, #228]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 80112b0:	0013      	movs	r3, r2
 80112b2:	011b      	lsls	r3, r3, #4
 80112b4:	1a9b      	subs	r3, r3, r2
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	585b      	ldr	r3, [r3, r1]
 80112ba:	0018      	movs	r0, r3
 80112bc:	f7ff fc44 	bl	8010b48 <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 80112c0:	1dfb      	adds	r3, r7, #7
 80112c2:	781a      	ldrb	r2, [r3, #0]
 80112c4:	4933      	ldr	r1, [pc, #204]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 80112c6:	0013      	movs	r3, r2
 80112c8:	011b      	lsls	r3, r3, #4
 80112ca:	1a9b      	subs	r3, r3, r2
 80112cc:	009b      	lsls	r3, r3, #2
 80112ce:	18cb      	adds	r3, r1, r3
 80112d0:	3334      	adds	r3, #52	@ 0x34
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d10e      	bne.n	80112f6 <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80112d8:	1dfb      	adds	r3, r7, #7
 80112da:	781a      	ldrb	r2, [r3, #0]
 80112dc:	492d      	ldr	r1, [pc, #180]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 80112de:	0013      	movs	r3, r2
 80112e0:	011b      	lsls	r3, r3, #4
 80112e2:	1a9b      	subs	r3, r3, r2
 80112e4:	009b      	lsls	r3, r3, #2
 80112e6:	585b      	ldr	r3, [r3, r1]
 80112e8:	22c0      	movs	r2, #192	@ 0xc0
 80112ea:	0112      	lsls	r2, r2, #4
 80112ec:	0011      	movs	r1, r2
 80112ee:	0018      	movs	r0, r3
 80112f0:	f7ff fc16 	bl	8010b20 <LL_UCPD_SetccEnable>
 80112f4:	e01b      	b.n	801132e <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 80112f6:	1dfb      	adds	r3, r7, #7
 80112f8:	781a      	ldrb	r2, [r3, #0]
 80112fa:	4926      	ldr	r1, [pc, #152]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 80112fc:	0013      	movs	r3, r2
 80112fe:	011b      	lsls	r3, r3, #4
 8011300:	1a9b      	subs	r3, r3, r2
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8011306:	1dfb      	adds	r3, r7, #7
 8011308:	781a      	ldrb	r2, [r3, #0]
 801130a:	4922      	ldr	r1, [pc, #136]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 801130c:	0013      	movs	r3, r2
 801130e:	011b      	lsls	r3, r3, #4
 8011310:	1a9b      	subs	r3, r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	18cb      	adds	r3, r1, r3
 8011316:	3334      	adds	r3, #52	@ 0x34
 8011318:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801131a:	2b01      	cmp	r3, #1
 801131c:	d102      	bne.n	8011324 <USBPDM1_AssertRd+0xd0>
 801131e:	2380      	movs	r3, #128	@ 0x80
 8011320:	00db      	lsls	r3, r3, #3
 8011322:	e001      	b.n	8011328 <USBPDM1_AssertRd+0xd4>
 8011324:	2380      	movs	r3, #128	@ 0x80
 8011326:	011b      	lsls	r3, r3, #4
 8011328:	0019      	movs	r1, r3
 801132a:	f7ff fbf9 	bl	8010b20 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 801132e:	4b1a      	ldr	r3, [pc, #104]	@ (8011398 <USBPDM1_AssertRd+0x144>)
 8011330:	6819      	ldr	r1, [r3, #0]
 8011332:	1dfb      	adds	r3, r7, #7
 8011334:	781a      	ldrb	r2, [r3, #0]
 8011336:	4817      	ldr	r0, [pc, #92]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 8011338:	0013      	movs	r3, r2
 801133a:	011b      	lsls	r3, r3, #4
 801133c:	1a9b      	subs	r3, r3, r2
 801133e:	009b      	lsls	r3, r3, #2
 8011340:	581b      	ldr	r3, [r3, r0]
 8011342:	4a16      	ldr	r2, [pc, #88]	@ (801139c <USBPDM1_AssertRd+0x148>)
 8011344:	4293      	cmp	r3, r2
 8011346:	d102      	bne.n	801134e <USBPDM1_AssertRd+0xfa>
 8011348:	2380      	movs	r3, #128	@ 0x80
 801134a:	009b      	lsls	r3, r3, #2
 801134c:	e001      	b.n	8011352 <USBPDM1_AssertRd+0xfe>
 801134e:	2380      	movs	r3, #128	@ 0x80
 8011350:	00db      	lsls	r3, r3, #3
 8011352:	4a11      	ldr	r2, [pc, #68]	@ (8011398 <USBPDM1_AssertRd+0x144>)
 8011354:	430b      	orrs	r3, r1
 8011356:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8011358:	2001      	movs	r0, #1
 801135a:	f7f6 fbb9 	bl	8007ad0 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 801135e:	1dfb      	adds	r3, r7, #7
 8011360:	781a      	ldrb	r2, [r3, #0]
 8011362:	490c      	ldr	r1, [pc, #48]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 8011364:	0013      	movs	r3, r2
 8011366:	011b      	lsls	r3, r3, #4
 8011368:	1a9b      	subs	r3, r3, r2
 801136a:	009b      	lsls	r3, r3, #2
 801136c:	585b      	ldr	r3, [r3, r1]
 801136e:	0018      	movs	r0, r3
 8011370:	f7ff fb68 	bl	8010a44 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8011374:	1dfb      	adds	r3, r7, #7
 8011376:	781a      	ldrb	r2, [r3, #0]
 8011378:	4906      	ldr	r1, [pc, #24]	@ (8011394 <USBPDM1_AssertRd+0x140>)
 801137a:	0013      	movs	r3, r2
 801137c:	011b      	lsls	r3, r3, #4
 801137e:	1a9b      	subs	r3, r3, r2
 8011380:	009b      	lsls	r3, r3, #2
 8011382:	585b      	ldr	r3, [r3, r1]
 8011384:	0018      	movs	r0, r3
 8011386:	f7ff fb7d 	bl	8010a84 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 801138a:	46c0      	nop			@ (mov r8, r8)
 801138c:	46bd      	mov	sp, r7
 801138e:	b002      	add	sp, #8
 8011390:	bd80      	pop	{r7, pc}
 8011392:	46c0      	nop			@ (mov r8, r8)
 8011394:	20000560 	.word	0x20000560
 8011398:	40010000 	.word	0x40010000
 801139c:	4000a000 	.word	0x4000a000

080113a0 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b082      	sub	sp, #8
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	0002      	movs	r2, r0
 80113a8:	1dfb      	adds	r3, r7, #7
 80113aa:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 80113ac:	46c0      	nop			@ (mov r8, r8)
 80113ae:	46bd      	mov	sp, r7
 80113b0:	b002      	add	sp, #8
 80113b2:	bd80      	pop	{r7, pc}

080113b4 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b082      	sub	sp, #8
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	0002      	movs	r2, r0
 80113bc:	1dfb      	adds	r3, r7, #7
 80113be:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80113c0:	2001      	movs	r0, #1
 80113c2:	f7ff fb0b 	bl	80109dc <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 80113c6:	1dfb      	adds	r3, r7, #7
 80113c8:	781a      	ldrb	r2, [r3, #0]
 80113ca:	4930      	ldr	r1, [pc, #192]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 80113cc:	0013      	movs	r3, r2
 80113ce:	011b      	lsls	r3, r3, #4
 80113d0:	1a9b      	subs	r3, r3, r2
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	585b      	ldr	r3, [r3, r1]
 80113d6:	0018      	movs	r0, r3
 80113d8:	f7ff fbc6 	bl	8010b68 <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 80113dc:	1dfb      	adds	r3, r7, #7
 80113de:	781a      	ldrb	r2, [r3, #0]
 80113e0:	492a      	ldr	r1, [pc, #168]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 80113e2:	0013      	movs	r3, r2
 80113e4:	011b      	lsls	r3, r3, #4
 80113e6:	1a9b      	subs	r3, r3, r2
 80113e8:	009b      	lsls	r3, r3, #2
 80113ea:	585b      	ldr	r3, [r3, r1]
 80113ec:	2100      	movs	r1, #0
 80113ee:	0018      	movs	r0, r3
 80113f0:	f7ff fbca 	bl	8010b88 <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80113f4:	1dfb      	adds	r3, r7, #7
 80113f6:	781a      	ldrb	r2, [r3, #0]
 80113f8:	4924      	ldr	r1, [pc, #144]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 80113fa:	0013      	movs	r3, r2
 80113fc:	011b      	lsls	r3, r3, #4
 80113fe:	1a9b      	subs	r3, r3, r2
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	585b      	ldr	r3, [r3, r1]
 8011404:	2100      	movs	r1, #0
 8011406:	0018      	movs	r0, r3
 8011408:	f7ff fb8a 	bl	8010b20 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 801140c:	4b20      	ldr	r3, [pc, #128]	@ (8011490 <USBPDM1_EnterErrorRecovery+0xdc>)
 801140e:	6819      	ldr	r1, [r3, #0]
 8011410:	1dfb      	adds	r3, r7, #7
 8011412:	781a      	ldrb	r2, [r3, #0]
 8011414:	481d      	ldr	r0, [pc, #116]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 8011416:	0013      	movs	r3, r2
 8011418:	011b      	lsls	r3, r3, #4
 801141a:	1a9b      	subs	r3, r3, r2
 801141c:	009b      	lsls	r3, r3, #2
 801141e:	581b      	ldr	r3, [r3, r0]
 8011420:	4a1c      	ldr	r2, [pc, #112]	@ (8011494 <USBPDM1_EnterErrorRecovery+0xe0>)
 8011422:	4293      	cmp	r3, r2
 8011424:	d102      	bne.n	801142c <USBPDM1_EnterErrorRecovery+0x78>
 8011426:	2380      	movs	r3, #128	@ 0x80
 8011428:	009b      	lsls	r3, r3, #2
 801142a:	e001      	b.n	8011430 <USBPDM1_EnterErrorRecovery+0x7c>
 801142c:	2380      	movs	r3, #128	@ 0x80
 801142e:	00db      	lsls	r3, r3, #3
 8011430:	4a17      	ldr	r2, [pc, #92]	@ (8011490 <USBPDM1_EnterErrorRecovery+0xdc>)
 8011432:	430b      	orrs	r3, r1
 8011434:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8011436:	1dfb      	adds	r3, r7, #7
 8011438:	781a      	ldrb	r2, [r3, #0]
 801143a:	4914      	ldr	r1, [pc, #80]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 801143c:	0013      	movs	r3, r2
 801143e:	011b      	lsls	r3, r3, #4
 8011440:	1a9b      	subs	r3, r3, r2
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	585b      	ldr	r3, [r3, r1]
 8011446:	0018      	movs	r0, r3
 8011448:	f7ff fbd2 	bl	8010bf0 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801144c:	1dfb      	adds	r3, r7, #7
 801144e:	781a      	ldrb	r2, [r3, #0]
 8011450:	490e      	ldr	r1, [pc, #56]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 8011452:	0013      	movs	r3, r2
 8011454:	011b      	lsls	r3, r3, #4
 8011456:	1a9b      	subs	r3, r3, r2
 8011458:	009b      	lsls	r3, r3, #2
 801145a:	18cb      	adds	r3, r1, r3
 801145c:	330c      	adds	r3, #12
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	7a1b      	ldrb	r3, [r3, #8]
 8011462:	2202      	movs	r2, #2
 8011464:	4013      	ands	r3, r2
 8011466:	b2db      	uxtb	r3, r3
 8011468:	2b00      	cmp	r3, #0
 801146a:	d00a      	beq.n	8011482 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 801146c:	1dfb      	adds	r3, r7, #7
 801146e:	781a      	ldrb	r2, [r3, #0]
 8011470:	4906      	ldr	r1, [pc, #24]	@ (801148c <USBPDM1_EnterErrorRecovery+0xd8>)
 8011472:	0013      	movs	r3, r2
 8011474:	011b      	lsls	r3, r3, #4
 8011476:	1a9b      	subs	r3, r3, r2
 8011478:	009b      	lsls	r3, r3, #2
 801147a:	585b      	ldr	r3, [r3, r1]
 801147c:	0018      	movs	r0, r3
 801147e:	f7ff fb3f 	bl	8010b00 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8011482:	46c0      	nop			@ (mov r8, r8)
 8011484:	46bd      	mov	sp, r7
 8011486:	b002      	add	sp, #8
 8011488:	bd80      	pop	{r7, pc}
 801148a:	46c0      	nop			@ (mov r8, r8)
 801148c:	20000560 	.word	0x20000560
 8011490:	40010000 	.word	0x40010000
 8011494:	4000a000 	.word	0x4000a000

08011498 <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	af00      	add	r7, sp, #0
 801149e:	0002      	movs	r2, r0
 80114a0:	1dfb      	adds	r3, r7, #7
 80114a2:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 80114a4:	1dfb      	adds	r3, r7, #7
 80114a6:	781a      	ldrb	r2, [r3, #0]
 80114a8:	4906      	ldr	r1, [pc, #24]	@ (80114c4 <USBPD_HW_IF_EnableRX+0x2c>)
 80114aa:	0013      	movs	r3, r2
 80114ac:	011b      	lsls	r3, r3, #4
 80114ae:	1a9b      	subs	r3, r3, r2
 80114b0:	009b      	lsls	r3, r3, #2
 80114b2:	585b      	ldr	r3, [r3, r1]
 80114b4:	0018      	movs	r0, r3
 80114b6:	f7ff fb8d 	bl	8010bd4 <LL_UCPD_RxEnable>
}
 80114ba:	46c0      	nop			@ (mov r8, r8)
 80114bc:	46bd      	mov	sp, r7
 80114be:	b002      	add	sp, #8
 80114c0:	bd80      	pop	{r7, pc}
 80114c2:	46c0      	nop			@ (mov r8, r8)
 80114c4:	20000560 	.word	0x20000560

080114c8 <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 80114c8:	b580      	push	{r7, lr}
 80114ca:	b082      	sub	sp, #8
 80114cc:	af00      	add	r7, sp, #0
 80114ce:	0002      	movs	r2, r0
 80114d0:	1dfb      	adds	r3, r7, #7
 80114d2:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80114d4:	1dfb      	adds	r3, r7, #7
 80114d6:	781a      	ldrb	r2, [r3, #0]
 80114d8:	4906      	ldr	r1, [pc, #24]	@ (80114f4 <USBPD_HW_IF_DisableRX+0x2c>)
 80114da:	0013      	movs	r3, r2
 80114dc:	011b      	lsls	r3, r3, #4
 80114de:	1a9b      	subs	r3, r3, r2
 80114e0:	009b      	lsls	r3, r3, #2
 80114e2:	585b      	ldr	r3, [r3, r1]
 80114e4:	0018      	movs	r0, r3
 80114e6:	f7ff fb83 	bl	8010bf0 <LL_UCPD_RxDisable>
}
 80114ea:	46c0      	nop			@ (mov r8, r8)
 80114ec:	46bd      	mov	sp, r7
 80114ee:	b002      	add	sp, #8
 80114f0:	bd80      	pop	{r7, pc}
 80114f2:	46c0      	nop			@ (mov r8, r8)
 80114f4:	20000560 	.word	0x20000560

080114f8 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 80114f8:	b590      	push	{r4, r7, lr}
 80114fa:	b085      	sub	sp, #20
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	0002      	movs	r2, r0
 8011500:	6039      	str	r1, [r7, #0]
 8011502:	1dfb      	adds	r3, r7, #7
 8011504:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8011506:	f000 fc51 	bl	8011dac <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 801150a:	1dfb      	adds	r3, r7, #7
 801150c:	781c      	ldrb	r4, [r3, #0]
 801150e:	1dfb      	adds	r3, r7, #7
 8011510:	781b      	ldrb	r3, [r3, #0]
 8011512:	0018      	movs	r0, r3
 8011514:	f7fe fd32 	bl	800ff7c <USBPD_HW_Init_DMATxInstance>
 8011518:	0001      	movs	r1, r0
 801151a:	4aa6      	ldr	r2, [pc, #664]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801151c:	0023      	movs	r3, r4
 801151e:	011b      	lsls	r3, r3, #4
 8011520:	1b1b      	subs	r3, r3, r4
 8011522:	009b      	lsls	r3, r3, #2
 8011524:	18d3      	adds	r3, r2, r3
 8011526:	3304      	adds	r3, #4
 8011528:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 801152a:	1dfb      	adds	r3, r7, #7
 801152c:	781c      	ldrb	r4, [r3, #0]
 801152e:	1dfb      	adds	r3, r7, #7
 8011530:	781b      	ldrb	r3, [r3, #0]
 8011532:	0018      	movs	r0, r3
 8011534:	f7fe fcd2 	bl	800fedc <USBPD_HW_Init_DMARxInstance>
 8011538:	0001      	movs	r1, r0
 801153a:	4a9e      	ldr	r2, [pc, #632]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801153c:	0023      	movs	r3, r4
 801153e:	011b      	lsls	r3, r3, #4
 8011540:	1b1b      	subs	r3, r3, r4
 8011542:	009b      	lsls	r3, r3, #2
 8011544:	18d3      	adds	r3, r2, r3
 8011546:	3308      	adds	r3, #8
 8011548:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 801154a:	1dfb      	adds	r3, r7, #7
 801154c:	781a      	ldrb	r2, [r3, #0]
 801154e:	4999      	ldr	r1, [pc, #612]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011550:	0013      	movs	r3, r2
 8011552:	011b      	lsls	r3, r3, #4
 8011554:	1a9b      	subs	r3, r3, r2
 8011556:	009b      	lsls	r3, r3, #2
 8011558:	585b      	ldr	r3, [r3, r1]
 801155a:	3330      	adds	r3, #48	@ 0x30
 801155c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 801155e:	1dfb      	adds	r3, r7, #7
 8011560:	781a      	ldrb	r2, [r3, #0]
 8011562:	4994      	ldr	r1, [pc, #592]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011564:	0013      	movs	r3, r2
 8011566:	011b      	lsls	r3, r3, #4
 8011568:	1a9b      	subs	r3, r3, r2
 801156a:	009b      	lsls	r3, r3, #2
 801156c:	18cb      	adds	r3, r1, r3
 801156e:	3308      	adds	r3, #8
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	68fa      	ldr	r2, [r7, #12]
 8011574:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8011576:	1dfb      	adds	r3, r7, #7
 8011578:	781a      	ldrb	r2, [r3, #0]
 801157a:	498e      	ldr	r1, [pc, #568]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801157c:	0013      	movs	r3, r2
 801157e:	011b      	lsls	r3, r3, #4
 8011580:	1a9b      	subs	r3, r3, r2
 8011582:	009b      	lsls	r3, r3, #2
 8011584:	18cb      	adds	r3, r1, r3
 8011586:	3330      	adds	r3, #48	@ 0x30
 8011588:	6818      	ldr	r0, [r3, #0]
 801158a:	1dfb      	adds	r3, r7, #7
 801158c:	781a      	ldrb	r2, [r3, #0]
 801158e:	4989      	ldr	r1, [pc, #548]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011590:	0013      	movs	r3, r2
 8011592:	011b      	lsls	r3, r3, #4
 8011594:	1a9b      	subs	r3, r3, r2
 8011596:	009b      	lsls	r3, r3, #2
 8011598:	18cb      	adds	r3, r1, r3
 801159a:	3308      	adds	r3, #8
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	0002      	movs	r2, r0
 80115a0:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 80115a2:	1dfb      	adds	r3, r7, #7
 80115a4:	781a      	ldrb	r2, [r3, #0]
 80115a6:	4983      	ldr	r1, [pc, #524]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80115a8:	0013      	movs	r3, r2
 80115aa:	011b      	lsls	r3, r3, #4
 80115ac:	1a9b      	subs	r3, r3, r2
 80115ae:	009b      	lsls	r3, r3, #2
 80115b0:	18cb      	adds	r3, r1, r3
 80115b2:	3308      	adds	r3, #8
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	2284      	movs	r2, #132	@ 0x84
 80115b8:	0052      	lsls	r2, r2, #1
 80115ba:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 80115bc:	1dfb      	adds	r3, r7, #7
 80115be:	781a      	ldrb	r2, [r3, #0]
 80115c0:	497c      	ldr	r1, [pc, #496]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80115c2:	0013      	movs	r3, r2
 80115c4:	011b      	lsls	r3, r3, #4
 80115c6:	1a9b      	subs	r3, r3, r2
 80115c8:	009b      	lsls	r3, r3, #2
 80115ca:	18cb      	adds	r3, r1, r3
 80115cc:	3308      	adds	r3, #8
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	6819      	ldr	r1, [r3, #0]
 80115d2:	1dfb      	adds	r3, r7, #7
 80115d4:	781a      	ldrb	r2, [r3, #0]
 80115d6:	4877      	ldr	r0, [pc, #476]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80115d8:	0013      	movs	r3, r2
 80115da:	011b      	lsls	r3, r3, #4
 80115dc:	1a9b      	subs	r3, r3, r2
 80115de:	009b      	lsls	r3, r3, #2
 80115e0:	18c3      	adds	r3, r0, r3
 80115e2:	3308      	adds	r3, #8
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	2201      	movs	r2, #1
 80115e8:	430a      	orrs	r2, r1
 80115ea:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 80115ec:	1dfb      	adds	r3, r7, #7
 80115ee:	781a      	ldrb	r2, [r3, #0]
 80115f0:	4970      	ldr	r1, [pc, #448]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80115f2:	0013      	movs	r3, r2
 80115f4:	011b      	lsls	r3, r3, #4
 80115f6:	1a9b      	subs	r3, r3, r2
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	585b      	ldr	r3, [r3, r1]
 80115fc:	3324      	adds	r3, #36	@ 0x24
 80115fe:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8011600:	1dfb      	adds	r3, r7, #7
 8011602:	781a      	ldrb	r2, [r3, #0]
 8011604:	496b      	ldr	r1, [pc, #428]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011606:	0013      	movs	r3, r2
 8011608:	011b      	lsls	r3, r3, #4
 801160a:	1a9b      	subs	r3, r3, r2
 801160c:	009b      	lsls	r3, r3, #2
 801160e:	18cb      	adds	r3, r1, r3
 8011610:	3304      	adds	r3, #4
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	68fa      	ldr	r2, [r7, #12]
 8011616:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8011618:	1dfb      	adds	r3, r7, #7
 801161a:	781a      	ldrb	r2, [r3, #0]
 801161c:	4965      	ldr	r1, [pc, #404]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801161e:	0013      	movs	r3, r2
 8011620:	011b      	lsls	r3, r3, #4
 8011622:	1a9b      	subs	r3, r3, r2
 8011624:	009b      	lsls	r3, r3, #2
 8011626:	585b      	ldr	r3, [r3, r1]
 8011628:	6919      	ldr	r1, [r3, #16]
 801162a:	1dfb      	adds	r3, r7, #7
 801162c:	781a      	ldrb	r2, [r3, #0]
 801162e:	4861      	ldr	r0, [pc, #388]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011630:	0013      	movs	r3, r2
 8011632:	011b      	lsls	r3, r3, #4
 8011634:	1a9b      	subs	r3, r3, r2
 8011636:	009b      	lsls	r3, r3, #2
 8011638:	581b      	ldr	r3, [r3, r0]
 801163a:	4a5f      	ldr	r2, [pc, #380]	@ (80117b8 <HW_SignalAttachement+0x2c0>)
 801163c:	430a      	orrs	r2, r1
 801163e:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8011640:	1dfb      	adds	r3, r7, #7
 8011642:	781a      	ldrb	r2, [r3, #0]
 8011644:	495b      	ldr	r1, [pc, #364]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011646:	0013      	movs	r3, r2
 8011648:	011b      	lsls	r3, r3, #4
 801164a:	1a9b      	subs	r3, r3, r2
 801164c:	009b      	lsls	r3, r3, #2
 801164e:	18cb      	adds	r3, r1, r3
 8011650:	3334      	adds	r3, #52	@ 0x34
 8011652:	683a      	ldr	r2, [r7, #0]
 8011654:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8011656:	1dfb      	adds	r3, r7, #7
 8011658:	781a      	ldrb	r2, [r3, #0]
 801165a:	4956      	ldr	r1, [pc, #344]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801165c:	0013      	movs	r3, r2
 801165e:	011b      	lsls	r3, r3, #4
 8011660:	1a9b      	subs	r3, r3, r2
 8011662:	009b      	lsls	r3, r3, #2
 8011664:	5858      	ldr	r0, [r3, r1]
 8011666:	1dfb      	adds	r3, r7, #7
 8011668:	781a      	ldrb	r2, [r3, #0]
 801166a:	4952      	ldr	r1, [pc, #328]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801166c:	0013      	movs	r3, r2
 801166e:	011b      	lsls	r3, r3, #4
 8011670:	1a9b      	subs	r3, r3, r2
 8011672:	009b      	lsls	r3, r3, #2
 8011674:	18cb      	adds	r3, r1, r3
 8011676:	3334      	adds	r3, #52	@ 0x34
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	2b01      	cmp	r3, #1
 801167c:	d101      	bne.n	8011682 <HW_SignalAttachement+0x18a>
 801167e:	2300      	movs	r3, #0
 8011680:	e000      	b.n	8011684 <HW_SignalAttachement+0x18c>
 8011682:	2340      	movs	r3, #64	@ 0x40
 8011684:	0019      	movs	r1, r3
 8011686:	f7ff fa93 	bl	8010bb0 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801168a:	1dfb      	adds	r3, r7, #7
 801168c:	781a      	ldrb	r2, [r3, #0]
 801168e:	4949      	ldr	r1, [pc, #292]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011690:	0013      	movs	r3, r2
 8011692:	011b      	lsls	r3, r3, #4
 8011694:	1a9b      	subs	r3, r3, r2
 8011696:	009b      	lsls	r3, r3, #2
 8011698:	18cb      	adds	r3, r1, r3
 801169a:	330c      	adds	r3, #12
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	7a1b      	ldrb	r3, [r3, #8]
 80116a0:	2202      	movs	r2, #2
 80116a2:	4013      	ands	r3, r2
 80116a4:	b2db      	uxtb	r3, r3
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d034      	beq.n	8011714 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 80116aa:	1dfb      	adds	r3, r7, #7
 80116ac:	781a      	ldrb	r2, [r3, #0]
 80116ae:	4941      	ldr	r1, [pc, #260]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80116b0:	0013      	movs	r3, r2
 80116b2:	011b      	lsls	r3, r3, #4
 80116b4:	1a9b      	subs	r3, r3, r2
 80116b6:	009b      	lsls	r3, r3, #2
 80116b8:	18cb      	adds	r3, r1, r3
 80116ba:	3334      	adds	r3, #52	@ 0x34
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	2b01      	cmp	r3, #1
 80116c0:	d101      	bne.n	80116c6 <HW_SignalAttachement+0x1ce>
 80116c2:	2301      	movs	r3, #1
 80116c4:	e000      	b.n	80116c8 <HW_SignalAttachement+0x1d0>
 80116c6:	2302      	movs	r3, #2
 80116c8:	1dfa      	adds	r2, r7, #7
 80116ca:	7812      	ldrb	r2, [r2, #0]
 80116cc:	0019      	movs	r1, r3
 80116ce:	0010      	movs	r0, r2
 80116d0:	f7fe fca4 	bl	801001c <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 80116d4:	1dfb      	adds	r3, r7, #7
 80116d6:	781a      	ldrb	r2, [r3, #0]
 80116d8:	4936      	ldr	r1, [pc, #216]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80116da:	0013      	movs	r3, r2
 80116dc:	011b      	lsls	r3, r3, #4
 80116de:	1a9b      	subs	r3, r3, r2
 80116e0:	009b      	lsls	r3, r3, #2
 80116e2:	585b      	ldr	r3, [r3, r1]
 80116e4:	0018      	movs	r0, r3
 80116e6:	f7ff f9fb 	bl	8010ae0 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 80116ea:	1dfb      	adds	r3, r7, #7
 80116ec:	781a      	ldrb	r2, [r3, #0]
 80116ee:	4931      	ldr	r1, [pc, #196]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 80116f0:	0013      	movs	r3, r2
 80116f2:	011b      	lsls	r3, r3, #4
 80116f4:	1a9b      	subs	r3, r3, r2
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	585b      	ldr	r3, [r3, r1]
 80116fa:	6919      	ldr	r1, [r3, #16]
 80116fc:	1dfb      	adds	r3, r7, #7
 80116fe:	781a      	ldrb	r2, [r3, #0]
 8011700:	482c      	ldr	r0, [pc, #176]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011702:	0013      	movs	r3, r2
 8011704:	011b      	lsls	r3, r3, #4
 8011706:	1a9b      	subs	r3, r3, r2
 8011708:	009b      	lsls	r3, r3, #2
 801170a:	581b      	ldr	r3, [r3, r0]
 801170c:	2280      	movs	r2, #128	@ 0x80
 801170e:	0352      	lsls	r2, r2, #13
 8011710:	430a      	orrs	r2, r1
 8011712:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8011714:	1dfb      	adds	r3, r7, #7
 8011716:	781a      	ldrb	r2, [r3, #0]
 8011718:	4926      	ldr	r1, [pc, #152]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801171a:	0013      	movs	r3, r2
 801171c:	011b      	lsls	r3, r3, #4
 801171e:	1a9b      	subs	r3, r3, r2
 8011720:	009b      	lsls	r3, r3, #2
 8011722:	18cb      	adds	r3, r1, r3
 8011724:	3334      	adds	r3, #52	@ 0x34
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	2b01      	cmp	r3, #1
 801172a:	d10e      	bne.n	801174a <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 801172c:	1dfb      	adds	r3, r7, #7
 801172e:	781a      	ldrb	r2, [r3, #0]
 8011730:	4920      	ldr	r1, [pc, #128]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011732:	0013      	movs	r3, r2
 8011734:	011b      	lsls	r3, r3, #4
 8011736:	1a9b      	subs	r3, r3, r2
 8011738:	009b      	lsls	r3, r3, #2
 801173a:	585b      	ldr	r3, [r3, r1]
 801173c:	2280      	movs	r2, #128	@ 0x80
 801173e:	00d2      	lsls	r2, r2, #3
 8011740:	0011      	movs	r1, r2
 8011742:	0018      	movs	r0, r3
 8011744:	f7ff f9ec 	bl	8010b20 <LL_UCPD_SetccEnable>
 8011748:	e00d      	b.n	8011766 <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 801174a:	1dfb      	adds	r3, r7, #7
 801174c:	781a      	ldrb	r2, [r3, #0]
 801174e:	4919      	ldr	r1, [pc, #100]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011750:	0013      	movs	r3, r2
 8011752:	011b      	lsls	r3, r3, #4
 8011754:	1a9b      	subs	r3, r3, r2
 8011756:	009b      	lsls	r3, r3, #2
 8011758:	585b      	ldr	r3, [r3, r1]
 801175a:	2280      	movs	r2, #128	@ 0x80
 801175c:	0112      	lsls	r2, r2, #4
 801175e:	0011      	movs	r1, r2
 8011760:	0018      	movs	r0, r3
 8011762:	f7ff f9dd 	bl	8010b20 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 8011766:	1dfb      	adds	r3, r7, #7
 8011768:	781a      	ldrb	r2, [r3, #0]
 801176a:	4912      	ldr	r1, [pc, #72]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801176c:	0013      	movs	r3, r2
 801176e:	011b      	lsls	r3, r3, #4
 8011770:	1a9b      	subs	r3, r3, r2
 8011772:	009b      	lsls	r3, r3, #2
 8011774:	585b      	ldr	r3, [r3, r1]
 8011776:	2100      	movs	r1, #0
 8011778:	0018      	movs	r0, r3
 801177a:	f7ff fa48 	bl	8010c0e <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 801177e:	1dfb      	adds	r3, r7, #7
 8011780:	781a      	ldrb	r2, [r3, #0]
 8011782:	490c      	ldr	r1, [pc, #48]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 8011784:	0013      	movs	r3, r2
 8011786:	011b      	lsls	r3, r3, #4
 8011788:	1a9b      	subs	r3, r3, r2
 801178a:	009b      	lsls	r3, r3, #2
 801178c:	585b      	ldr	r3, [r3, r1]
 801178e:	0018      	movs	r0, r3
 8011790:	f7ff fa7d 	bl	8010c8e <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 8011794:	1dfb      	adds	r3, r7, #7
 8011796:	781a      	ldrb	r2, [r3, #0]
 8011798:	4906      	ldr	r1, [pc, #24]	@ (80117b4 <HW_SignalAttachement+0x2bc>)
 801179a:	0013      	movs	r3, r2
 801179c:	011b      	lsls	r3, r3, #4
 801179e:	1a9b      	subs	r3, r3, r2
 80117a0:	009b      	lsls	r3, r3, #2
 80117a2:	585b      	ldr	r3, [r3, r1]
 80117a4:	0018      	movs	r0, r3
 80117a6:	f7ff fa91 	bl	8010ccc <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80117aa:	46c0      	nop			@ (mov r8, r8)
 80117ac:	46bd      	mov	sp, r7
 80117ae:	b005      	add	sp, #20
 80117b0:	bd90      	pop	{r4, r7, pc}
 80117b2:	46c0      	nop			@ (mov r8, r8)
 80117b4:	20000560 	.word	0x20000560
 80117b8:	00001e7e 	.word	0x00001e7e

080117bc <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 80117bc:	b580      	push	{r7, lr}
 80117be:	b082      	sub	sp, #8
 80117c0:	af00      	add	r7, sp, #0
 80117c2:	0002      	movs	r2, r0
 80117c4:	1dfb      	adds	r3, r7, #7
 80117c6:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80117c8:	1dfb      	adds	r3, r7, #7
 80117ca:	781a      	ldrb	r2, [r3, #0]
 80117cc:	4941      	ldr	r1, [pc, #260]	@ (80118d4 <HW_SignalDetachment+0x118>)
 80117ce:	0013      	movs	r3, r2
 80117d0:	011b      	lsls	r3, r3, #4
 80117d2:	1a9b      	subs	r3, r3, r2
 80117d4:	009b      	lsls	r3, r3, #2
 80117d6:	585b      	ldr	r3, [r3, r1]
 80117d8:	0018      	movs	r0, r3
 80117da:	f7ff fa67 	bl	8010cac <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 80117de:	1dfb      	adds	r3, r7, #7
 80117e0:	781a      	ldrb	r2, [r3, #0]
 80117e2:	493c      	ldr	r1, [pc, #240]	@ (80118d4 <HW_SignalDetachment+0x118>)
 80117e4:	0013      	movs	r3, r2
 80117e6:	011b      	lsls	r3, r3, #4
 80117e8:	1a9b      	subs	r3, r3, r2
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	585b      	ldr	r3, [r3, r1]
 80117ee:	0018      	movs	r0, r3
 80117f0:	f7ff fa7c 	bl	8010cec <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80117f4:	1dfb      	adds	r3, r7, #7
 80117f6:	781a      	ldrb	r2, [r3, #0]
 80117f8:	4936      	ldr	r1, [pc, #216]	@ (80118d4 <HW_SignalDetachment+0x118>)
 80117fa:	0013      	movs	r3, r2
 80117fc:	011b      	lsls	r3, r3, #4
 80117fe:	1a9b      	subs	r3, r3, r2
 8011800:	009b      	lsls	r3, r3, #2
 8011802:	585b      	ldr	r3, [r3, r1]
 8011804:	0018      	movs	r0, r3
 8011806:	f7ff f9f3 	bl	8010bf0 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 801180a:	1dfb      	adds	r3, r7, #7
 801180c:	781a      	ldrb	r2, [r3, #0]
 801180e:	4931      	ldr	r1, [pc, #196]	@ (80118d4 <HW_SignalDetachment+0x118>)
 8011810:	0013      	movs	r3, r2
 8011812:	011b      	lsls	r3, r3, #4
 8011814:	1a9b      	subs	r3, r3, r2
 8011816:	009b      	lsls	r3, r3, #2
 8011818:	585b      	ldr	r3, [r3, r1]
 801181a:	22c0      	movs	r2, #192	@ 0xc0
 801181c:	0212      	lsls	r2, r2, #8
 801181e:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8011820:	1dfb      	adds	r3, r7, #7
 8011822:	781b      	ldrb	r3, [r3, #0]
 8011824:	0018      	movs	r0, r3
 8011826:	f7fe fbef 	bl	8010008 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 801182a:	1dfb      	adds	r3, r7, #7
 801182c:	781b      	ldrb	r3, [r3, #0]
 801182e:	0018      	movs	r0, r3
 8011830:	f7fe fb9a 	bl	800ff68 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8011834:	1dfb      	adds	r3, r7, #7
 8011836:	781a      	ldrb	r2, [r3, #0]
 8011838:	4926      	ldr	r1, [pc, #152]	@ (80118d4 <HW_SignalDetachment+0x118>)
 801183a:	0013      	movs	r3, r2
 801183c:	011b      	lsls	r3, r3, #4
 801183e:	1a9b      	subs	r3, r3, r2
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	585b      	ldr	r3, [r3, r1]
 8011844:	22c0      	movs	r2, #192	@ 0xc0
 8011846:	0112      	lsls	r2, r2, #4
 8011848:	0011      	movs	r1, r2
 801184a:	0018      	movs	r0, r3
 801184c:	f7ff f968 	bl	8010b20 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8011850:	1dfb      	adds	r3, r7, #7
 8011852:	781a      	ldrb	r2, [r3, #0]
 8011854:	491f      	ldr	r1, [pc, #124]	@ (80118d4 <HW_SignalDetachment+0x118>)
 8011856:	0013      	movs	r3, r2
 8011858:	011b      	lsls	r3, r3, #4
 801185a:	1a9b      	subs	r3, r3, r2
 801185c:	009b      	lsls	r3, r3, #2
 801185e:	18cb      	adds	r3, r1, r3
 8011860:	3310      	adds	r3, #16
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	781b      	ldrb	r3, [r3, #0]
 8011866:	2204      	movs	r2, #4
 8011868:	4013      	ands	r3, r2
 801186a:	b2db      	uxtb	r3, r3
 801186c:	2b00      	cmp	r3, #0
 801186e:	d104      	bne.n	801187a <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8011870:	1dfb      	adds	r3, r7, #7
 8011872:	781b      	ldrb	r3, [r3, #0]
 8011874:	0018      	movs	r0, r3
 8011876:	f003 f96c 	bl	8014b52 <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801187a:	1dfb      	adds	r3, r7, #7
 801187c:	781a      	ldrb	r2, [r3, #0]
 801187e:	4915      	ldr	r1, [pc, #84]	@ (80118d4 <HW_SignalDetachment+0x118>)
 8011880:	0013      	movs	r3, r2
 8011882:	011b      	lsls	r3, r3, #4
 8011884:	1a9b      	subs	r3, r3, r2
 8011886:	009b      	lsls	r3, r3, #2
 8011888:	18cb      	adds	r3, r1, r3
 801188a:	330c      	adds	r3, #12
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	7a1b      	ldrb	r3, [r3, #8]
 8011890:	2202      	movs	r2, #2
 8011892:	4013      	ands	r3, r2
 8011894:	b2db      	uxtb	r3, r3
 8011896:	2b00      	cmp	r3, #0
 8011898:	d00a      	beq.n	80118b0 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 801189a:	1dfb      	adds	r3, r7, #7
 801189c:	781a      	ldrb	r2, [r3, #0]
 801189e:	490d      	ldr	r1, [pc, #52]	@ (80118d4 <HW_SignalDetachment+0x118>)
 80118a0:	0013      	movs	r3, r2
 80118a2:	011b      	lsls	r3, r3, #4
 80118a4:	1a9b      	subs	r3, r3, r2
 80118a6:	009b      	lsls	r3, r3, #2
 80118a8:	585b      	ldr	r3, [r3, r1]
 80118aa:	0018      	movs	r0, r3
 80118ac:	f7ff f928 	bl	8010b00 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80118b0:	1dfb      	adds	r3, r7, #7
 80118b2:	781a      	ldrb	r2, [r3, #0]
 80118b4:	4907      	ldr	r1, [pc, #28]	@ (80118d4 <HW_SignalDetachment+0x118>)
 80118b6:	0013      	movs	r3, r2
 80118b8:	011b      	lsls	r3, r3, #4
 80118ba:	1a9b      	subs	r3, r3, r2
 80118bc:	009b      	lsls	r3, r3, #2
 80118be:	18cb      	adds	r3, r1, r3
 80118c0:	3334      	adds	r3, #52	@ 0x34
 80118c2:	2200      	movs	r2, #0
 80118c4:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 80118c6:	f000 fb11 	bl	8011eec <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80118ca:	46c0      	nop			@ (mov r8, r8)
 80118cc:	46bd      	mov	sp, r7
 80118ce:	b002      	add	sp, #8
 80118d0:	bd80      	pop	{r7, pc}
 80118d2:	46c0      	nop			@ (mov r8, r8)
 80118d4:	20000560 	.word	0x20000560

080118d8 <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80118d8:	b580      	push	{r7, lr}
 80118da:	b082      	sub	sp, #8
 80118dc:	af00      	add	r7, sp, #0
 80118de:	0002      	movs	r2, r0
 80118e0:	1dfb      	adds	r3, r7, #7
 80118e2:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80118e4:	1dfb      	adds	r3, r7, #7
 80118e6:	781a      	ldrb	r2, [r3, #0]
 80118e8:	4907      	ldr	r1, [pc, #28]	@ (8011908 <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 80118ea:	0013      	movs	r3, r2
 80118ec:	011b      	lsls	r3, r3, #4
 80118ee:	1a9b      	subs	r3, r3, r2
 80118f0:	009b      	lsls	r3, r3, #2
 80118f2:	585b      	ldr	r3, [r3, r1]
 80118f4:	2280      	movs	r2, #128	@ 0x80
 80118f6:	0052      	lsls	r2, r2, #1
 80118f8:	0011      	movs	r1, r2
 80118fa:	0018      	movs	r0, r3
 80118fc:	f7ff f944 	bl	8010b88 <LL_UCPD_SetRpResistor>
}
 8011900:	46c0      	nop			@ (mov r8, r8)
 8011902:	46bd      	mov	sp, r7
 8011904:	b002      	add	sp, #8
 8011906:	bd80      	pop	{r7, pc}
 8011908:	20000560 	.word	0x20000560

0801190c <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b082      	sub	sp, #8
 8011910:	af00      	add	r7, sp, #0
 8011912:	0002      	movs	r2, r0
 8011914:	1dfb      	adds	r3, r7, #7
 8011916:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8011918:	1dfb      	adds	r3, r7, #7
 801191a:	781a      	ldrb	r2, [r3, #0]
 801191c:	4907      	ldr	r1, [pc, #28]	@ (801193c <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 801191e:	0013      	movs	r3, r2
 8011920:	011b      	lsls	r3, r3, #4
 8011922:	1a9b      	subs	r3, r3, r2
 8011924:	009b      	lsls	r3, r3, #2
 8011926:	585b      	ldr	r3, [r3, r1]
 8011928:	22c0      	movs	r2, #192	@ 0xc0
 801192a:	0052      	lsls	r2, r2, #1
 801192c:	0011      	movs	r1, r2
 801192e:	0018      	movs	r0, r3
 8011930:	f7ff f92a 	bl	8010b88 <LL_UCPD_SetRpResistor>
}
 8011934:	46c0      	nop			@ (mov r8, r8)
 8011936:	46bd      	mov	sp, r7
 8011938:	b002      	add	sp, #8
 801193a:	bd80      	pop	{r7, pc}
 801193c:	20000560 	.word	0x20000560

08011940 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b082      	sub	sp, #8
 8011944:	af00      	add	r7, sp, #0
 8011946:	0002      	movs	r2, r0
 8011948:	1dfb      	adds	r3, r7, #7
 801194a:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 801194c:	1dfb      	adds	r3, r7, #7
 801194e:	781a      	ldrb	r2, [r3, #0]
 8011950:	491c      	ldr	r1, [pc, #112]	@ (80119c4 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011952:	0013      	movs	r3, r2
 8011954:	011b      	lsls	r3, r3, #4
 8011956:	1a9b      	subs	r3, r3, r2
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	18cb      	adds	r3, r1, r3
 801195c:	3334      	adds	r3, #52	@ 0x34
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	2b01      	cmp	r3, #1
 8011962:	d002      	beq.n	801196a <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 8011964:	2b02      	cmp	r3, #2
 8011966:	d012      	beq.n	801198e <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 8011968:	e026      	b.n	80119b8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 801196a:	1dfb      	adds	r3, r7, #7
 801196c:	781a      	ldrb	r2, [r3, #0]
 801196e:	4915      	ldr	r1, [pc, #84]	@ (80119c4 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011970:	0013      	movs	r3, r2
 8011972:	011b      	lsls	r3, r3, #4
 8011974:	1a9b      	subs	r3, r3, r2
 8011976:	009b      	lsls	r3, r3, #2
 8011978:	585b      	ldr	r3, [r3, r1]
 801197a:	695a      	ldr	r2, [r3, #20]
 801197c:	23c0      	movs	r3, #192	@ 0xc0
 801197e:	029b      	lsls	r3, r3, #10
 8011980:	401a      	ands	r2, r3
 8011982:	23c0      	movs	r3, #192	@ 0xc0
 8011984:	029b      	lsls	r3, r3, #10
 8011986:	429a      	cmp	r2, r3
 8011988:	d113      	bne.n	80119b2 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 801198a:	2301      	movs	r3, #1
 801198c:	e015      	b.n	80119ba <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 801198e:	1dfb      	adds	r3, r7, #7
 8011990:	781a      	ldrb	r2, [r3, #0]
 8011992:	490c      	ldr	r1, [pc, #48]	@ (80119c4 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8011994:	0013      	movs	r3, r2
 8011996:	011b      	lsls	r3, r3, #4
 8011998:	1a9b      	subs	r3, r3, r2
 801199a:	009b      	lsls	r3, r3, #2
 801199c:	585b      	ldr	r3, [r3, r1]
 801199e:	695a      	ldr	r2, [r3, #20]
 80119a0:	23c0      	movs	r3, #192	@ 0xc0
 80119a2:	031b      	lsls	r3, r3, #12
 80119a4:	401a      	ands	r2, r3
 80119a6:	23c0      	movs	r3, #192	@ 0xc0
 80119a8:	031b      	lsls	r3, r3, #12
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d103      	bne.n	80119b6 <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 80119ae:	2301      	movs	r3, #1
 80119b0:	e003      	b.n	80119ba <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 80119b2:	46c0      	nop			@ (mov r8, r8)
 80119b4:	e000      	b.n	80119b8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 80119b6:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 80119b8:	2300      	movs	r3, #0
}
 80119ba:	0018      	movs	r0, r3
 80119bc:	46bd      	mov	sp, r7
 80119be:	b002      	add	sp, #8
 80119c0:	bd80      	pop	{r7, pc}
 80119c2:	46c0      	nop			@ (mov r8, r8)
 80119c4:	20000560 	.word	0x20000560

080119c8 <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b082      	sub	sp, #8
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	0002      	movs	r2, r0
 80119d0:	1dfb      	adds	r3, r7, #7
 80119d2:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 80119d4:	1dfb      	adds	r3, r7, #7
 80119d6:	781a      	ldrb	r2, [r3, #0]
 80119d8:	4906      	ldr	r1, [pc, #24]	@ (80119f4 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 80119da:	0013      	movs	r3, r2
 80119dc:	011b      	lsls	r3, r3, #4
 80119de:	1a9b      	subs	r3, r3, r2
 80119e0:	009b      	lsls	r3, r3, #2
 80119e2:	585b      	ldr	r3, [r3, r1]
 80119e4:	0018      	movs	r0, r3
 80119e6:	f7ff f86c 	bl	8010ac2 <LL_UCPD_SignalFRSTX>
}
 80119ea:	46c0      	nop			@ (mov r8, r8)
 80119ec:	46bd      	mov	sp, r7
 80119ee:	b002      	add	sp, #8
 80119f0:	bd80      	pop	{r7, pc}
 80119f2:	46c0      	nop			@ (mov r8, r8)
 80119f4:	20000560 	.word	0x20000560

080119f8 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b084      	sub	sp, #16
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	0002      	movs	r2, r0
 8011a00:	1dfb      	adds	r3, r7, #7
 8011a02:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8011a04:	1dfb      	adds	r3, r7, #7
 8011a06:	781b      	ldrb	r3, [r3, #0]
 8011a08:	220c      	movs	r2, #12
 8011a0a:	18ba      	adds	r2, r7, r2
 8011a0c:	0011      	movs	r1, r2
 8011a0e:	0018      	movs	r0, r3
 8011a10:	f003 f8b1 	bl	8014b76 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	b29b      	uxth	r3, r3
}
 8011a18:	0018      	movs	r0, r3
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	b004      	add	sp, #16
 8011a1e:	bd80      	pop	{r7, pc}

08011a20 <LL_APB2_GRP1_EnableClock>:
{
 8011a20:	b580      	push	{r7, lr}
 8011a22:	b084      	sub	sp, #16
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8011a28:	4b07      	ldr	r3, [pc, #28]	@ (8011a48 <LL_APB2_GRP1_EnableClock+0x28>)
 8011a2a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8011a2c:	4b06      	ldr	r3, [pc, #24]	@ (8011a48 <LL_APB2_GRP1_EnableClock+0x28>)
 8011a2e:	687a      	ldr	r2, [r7, #4]
 8011a30:	430a      	orrs	r2, r1
 8011a32:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8011a34:	4b04      	ldr	r3, [pc, #16]	@ (8011a48 <LL_APB2_GRP1_EnableClock+0x28>)
 8011a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a38:	687a      	ldr	r2, [r7, #4]
 8011a3a:	4013      	ands	r3, r2
 8011a3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011a3e:	68fb      	ldr	r3, [r7, #12]
}
 8011a40:	46c0      	nop			@ (mov r8, r8)
 8011a42:	46bd      	mov	sp, r7
 8011a44:	b004      	add	sp, #16
 8011a46:	bd80      	pop	{r7, pc}
 8011a48:	40021000 	.word	0x40021000

08011a4c <LL_APB2_GRP1_DisableClock>:
{
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b082      	sub	sp, #8
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8011a54:	4b05      	ldr	r3, [pc, #20]	@ (8011a6c <LL_APB2_GRP1_DisableClock+0x20>)
 8011a56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	43d9      	mvns	r1, r3
 8011a5c:	4b03      	ldr	r3, [pc, #12]	@ (8011a6c <LL_APB2_GRP1_DisableClock+0x20>)
 8011a5e:	400a      	ands	r2, r1
 8011a60:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8011a62:	46c0      	nop			@ (mov r8, r8)
 8011a64:	46bd      	mov	sp, r7
 8011a66:	b002      	add	sp, #8
 8011a68:	bd80      	pop	{r7, pc}
 8011a6a:	46c0      	nop			@ (mov r8, r8)
 8011a6c:	40021000 	.word	0x40021000

08011a70 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b082      	sub	sp, #8
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	2201      	movs	r2, #1
 8011a7e:	431a      	orrs	r2, r3
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	601a      	str	r2, [r3, #0]
}
 8011a84:	46c0      	nop			@ (mov r8, r8)
 8011a86:	46bd      	mov	sp, r7
 8011a88:	b002      	add	sp, #8
 8011a8a:	bd80      	pop	{r7, pc}

08011a8c <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b082      	sub	sp, #8
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	2270      	movs	r2, #112	@ 0x70
 8011a9c:	4393      	bics	r3, r2
 8011a9e:	001a      	movs	r2, r3
 8011aa0:	683b      	ldr	r3, [r7, #0]
 8011aa2:	431a      	orrs	r2, r3
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	601a      	str	r2, [r3, #0]
}
 8011aa8:	46c0      	nop			@ (mov r8, r8)
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	b002      	add	sp, #8
 8011aae:	bd80      	pop	{r7, pc}

08011ab0 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
 8011ab8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	683a      	ldr	r2, [r7, #0]
 8011abe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011ac0:	46c0      	nop			@ (mov r8, r8)
 8011ac2:	46bd      	mov	sp, r7
 8011ac4:	b002      	add	sp, #8
 8011ac6:	bd80      	pop	{r7, pc}

08011ac8 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b082      	sub	sp, #8
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8011ad4:	0018      	movs	r0, r3
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	b002      	add	sp, #8
 8011ada:	bd80      	pop	{r7, pc}

08011adc <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8011adc:	b580      	push	{r7, lr}
 8011ade:	b082      	sub	sp, #8
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	6078      	str	r0, [r7, #4]
 8011ae4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	683a      	ldr	r2, [r7, #0]
 8011aea:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8011aec:	46c0      	nop			@ (mov r8, r8)
 8011aee:	46bd      	mov	sp, r7
 8011af0:	b002      	add	sp, #8
 8011af2:	bd80      	pop	{r7, pc}

08011af4 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8011af4:	b580      	push	{r7, lr}
 8011af6:	b086      	sub	sp, #24
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	60f8      	str	r0, [r7, #12]
 8011afc:	60b9      	str	r1, [r7, #8]
 8011afe:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	2b01      	cmp	r3, #1
 8011b04:	d02c      	beq.n	8011b60 <LL_TIM_OC_SetMode+0x6c>
 8011b06:	68bb      	ldr	r3, [r7, #8]
 8011b08:	2b04      	cmp	r3, #4
 8011b0a:	d027      	beq.n	8011b5c <LL_TIM_OC_SetMode+0x68>
 8011b0c:	68bb      	ldr	r3, [r7, #8]
 8011b0e:	2b10      	cmp	r3, #16
 8011b10:	d022      	beq.n	8011b58 <LL_TIM_OC_SetMode+0x64>
 8011b12:	68bb      	ldr	r3, [r7, #8]
 8011b14:	2b40      	cmp	r3, #64	@ 0x40
 8011b16:	d01d      	beq.n	8011b54 <LL_TIM_OC_SetMode+0x60>
 8011b18:	68ba      	ldr	r2, [r7, #8]
 8011b1a:	2380      	movs	r3, #128	@ 0x80
 8011b1c:	005b      	lsls	r3, r3, #1
 8011b1e:	429a      	cmp	r2, r3
 8011b20:	d016      	beq.n	8011b50 <LL_TIM_OC_SetMode+0x5c>
 8011b22:	68ba      	ldr	r2, [r7, #8]
 8011b24:	2380      	movs	r3, #128	@ 0x80
 8011b26:	00db      	lsls	r3, r3, #3
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d00f      	beq.n	8011b4c <LL_TIM_OC_SetMode+0x58>
 8011b2c:	68ba      	ldr	r2, [r7, #8]
 8011b2e:	2380      	movs	r3, #128	@ 0x80
 8011b30:	015b      	lsls	r3, r3, #5
 8011b32:	429a      	cmp	r2, r3
 8011b34:	d008      	beq.n	8011b48 <LL_TIM_OC_SetMode+0x54>
 8011b36:	68ba      	ldr	r2, [r7, #8]
 8011b38:	2380      	movs	r3, #128	@ 0x80
 8011b3a:	025b      	lsls	r3, r3, #9
 8011b3c:	429a      	cmp	r2, r3
 8011b3e:	d101      	bne.n	8011b44 <LL_TIM_OC_SetMode+0x50>
 8011b40:	2307      	movs	r3, #7
 8011b42:	e00e      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b44:	2308      	movs	r3, #8
 8011b46:	e00c      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b48:	2306      	movs	r3, #6
 8011b4a:	e00a      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b4c:	2305      	movs	r3, #5
 8011b4e:	e008      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b50:	2304      	movs	r3, #4
 8011b52:	e006      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b54:	2303      	movs	r3, #3
 8011b56:	e004      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b58:	2302      	movs	r3, #2
 8011b5a:	e002      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	e000      	b.n	8011b62 <LL_TIM_OC_SetMode+0x6e>
 8011b60:	2300      	movs	r3, #0
 8011b62:	2017      	movs	r0, #23
 8011b64:	183a      	adds	r2, r7, r0
 8011b66:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	3318      	adds	r3, #24
 8011b6c:	0019      	movs	r1, r3
 8011b6e:	183b      	adds	r3, r7, r0
 8011b70:	781b      	ldrb	r3, [r3, #0]
 8011b72:	4a0e      	ldr	r2, [pc, #56]	@ (8011bac <LL_TIM_OC_SetMode+0xb8>)
 8011b74:	5cd3      	ldrb	r3, [r2, r3]
 8011b76:	18cb      	adds	r3, r1, r3
 8011b78:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8011b7a:	693b      	ldr	r3, [r7, #16]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	183a      	adds	r2, r7, r0
 8011b80:	7812      	ldrb	r2, [r2, #0]
 8011b82:	490b      	ldr	r1, [pc, #44]	@ (8011bb0 <LL_TIM_OC_SetMode+0xbc>)
 8011b84:	5c8a      	ldrb	r2, [r1, r2]
 8011b86:	0011      	movs	r1, r2
 8011b88:	4a0a      	ldr	r2, [pc, #40]	@ (8011bb4 <LL_TIM_OC_SetMode+0xc0>)
 8011b8a:	408a      	lsls	r2, r1
 8011b8c:	43d2      	mvns	r2, r2
 8011b8e:	401a      	ands	r2, r3
 8011b90:	183b      	adds	r3, r7, r0
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	4906      	ldr	r1, [pc, #24]	@ (8011bb0 <LL_TIM_OC_SetMode+0xbc>)
 8011b96:	5ccb      	ldrb	r3, [r1, r3]
 8011b98:	0019      	movs	r1, r3
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	408b      	lsls	r3, r1
 8011b9e:	431a      	orrs	r2, r3
 8011ba0:	693b      	ldr	r3, [r7, #16]
 8011ba2:	601a      	str	r2, [r3, #0]
}
 8011ba4:	46c0      	nop			@ (mov r8, r8)
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	b006      	add	sp, #24
 8011baa:	bd80      	pop	{r7, pc}
 8011bac:	080162e4 	.word	0x080162e4
 8011bb0:	080162f0 	.word	0x080162f0
 8011bb4:	00010073 	.word	0x00010073

08011bb8 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b086      	sub	sp, #24
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	60b9      	str	r1, [r7, #8]
 8011bc2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8011bc4:	68bb      	ldr	r3, [r7, #8]
 8011bc6:	2b01      	cmp	r3, #1
 8011bc8:	d02c      	beq.n	8011c24 <LL_TIM_OC_SetPolarity+0x6c>
 8011bca:	68bb      	ldr	r3, [r7, #8]
 8011bcc:	2b04      	cmp	r3, #4
 8011bce:	d027      	beq.n	8011c20 <LL_TIM_OC_SetPolarity+0x68>
 8011bd0:	68bb      	ldr	r3, [r7, #8]
 8011bd2:	2b10      	cmp	r3, #16
 8011bd4:	d022      	beq.n	8011c1c <LL_TIM_OC_SetPolarity+0x64>
 8011bd6:	68bb      	ldr	r3, [r7, #8]
 8011bd8:	2b40      	cmp	r3, #64	@ 0x40
 8011bda:	d01d      	beq.n	8011c18 <LL_TIM_OC_SetPolarity+0x60>
 8011bdc:	68ba      	ldr	r2, [r7, #8]
 8011bde:	2380      	movs	r3, #128	@ 0x80
 8011be0:	005b      	lsls	r3, r3, #1
 8011be2:	429a      	cmp	r2, r3
 8011be4:	d016      	beq.n	8011c14 <LL_TIM_OC_SetPolarity+0x5c>
 8011be6:	68ba      	ldr	r2, [r7, #8]
 8011be8:	2380      	movs	r3, #128	@ 0x80
 8011bea:	00db      	lsls	r3, r3, #3
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d00f      	beq.n	8011c10 <LL_TIM_OC_SetPolarity+0x58>
 8011bf0:	68ba      	ldr	r2, [r7, #8]
 8011bf2:	2380      	movs	r3, #128	@ 0x80
 8011bf4:	015b      	lsls	r3, r3, #5
 8011bf6:	429a      	cmp	r2, r3
 8011bf8:	d008      	beq.n	8011c0c <LL_TIM_OC_SetPolarity+0x54>
 8011bfa:	68ba      	ldr	r2, [r7, #8]
 8011bfc:	2380      	movs	r3, #128	@ 0x80
 8011bfe:	025b      	lsls	r3, r3, #9
 8011c00:	429a      	cmp	r2, r3
 8011c02:	d101      	bne.n	8011c08 <LL_TIM_OC_SetPolarity+0x50>
 8011c04:	2307      	movs	r3, #7
 8011c06:	e00e      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c08:	2308      	movs	r3, #8
 8011c0a:	e00c      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c0c:	2306      	movs	r3, #6
 8011c0e:	e00a      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c10:	2305      	movs	r3, #5
 8011c12:	e008      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c14:	2304      	movs	r3, #4
 8011c16:	e006      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c18:	2303      	movs	r3, #3
 8011c1a:	e004      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c1c:	2302      	movs	r3, #2
 8011c1e:	e002      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c20:	2301      	movs	r3, #1
 8011c22:	e000      	b.n	8011c26 <LL_TIM_OC_SetPolarity+0x6e>
 8011c24:	2300      	movs	r3, #0
 8011c26:	2017      	movs	r0, #23
 8011c28:	183a      	adds	r2, r7, r0
 8011c2a:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	6a1b      	ldr	r3, [r3, #32]
 8011c30:	183a      	adds	r2, r7, r0
 8011c32:	7812      	ldrb	r2, [r2, #0]
 8011c34:	490a      	ldr	r1, [pc, #40]	@ (8011c60 <LL_TIM_OC_SetPolarity+0xa8>)
 8011c36:	5c8a      	ldrb	r2, [r1, r2]
 8011c38:	0011      	movs	r1, r2
 8011c3a:	2202      	movs	r2, #2
 8011c3c:	408a      	lsls	r2, r1
 8011c3e:	43d2      	mvns	r2, r2
 8011c40:	401a      	ands	r2, r3
 8011c42:	183b      	adds	r3, r7, r0
 8011c44:	781b      	ldrb	r3, [r3, #0]
 8011c46:	4906      	ldr	r1, [pc, #24]	@ (8011c60 <LL_TIM_OC_SetPolarity+0xa8>)
 8011c48:	5ccb      	ldrb	r3, [r1, r3]
 8011c4a:	0019      	movs	r1, r3
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	408b      	lsls	r3, r1
 8011c50:	431a      	orrs	r2, r3
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	621a      	str	r2, [r3, #32]
}
 8011c56:	46c0      	nop			@ (mov r8, r8)
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	b006      	add	sp, #24
 8011c5c:	bd80      	pop	{r7, pc}
 8011c5e:	46c0      	nop			@ (mov r8, r8)
 8011c60:	080162fc 	.word	0x080162fc

08011c64 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b082      	sub	sp, #8
 8011c68:	af00      	add	r7, sp, #0
 8011c6a:	6078      	str	r0, [r7, #4]
 8011c6c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	683a      	ldr	r2, [r7, #0]
 8011c72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8011c74:	46c0      	nop			@ (mov r8, r8)
 8011c76:	46bd      	mov	sp, r7
 8011c78:	b002      	add	sp, #8
 8011c7a:	bd80      	pop	{r7, pc}

08011c7c <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b082      	sub	sp, #8
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	6078      	str	r0, [r7, #4]
 8011c84:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	683a      	ldr	r2, [r7, #0]
 8011c8a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011c8c:	46c0      	nop			@ (mov r8, r8)
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	b002      	add	sp, #8
 8011c92:	bd80      	pop	{r7, pc}

08011c94 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011c94:	b580      	push	{r7, lr}
 8011c96:	b082      	sub	sp, #8
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
 8011c9c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	683a      	ldr	r2, [r7, #0]
 8011ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8011ca4:	46c0      	nop			@ (mov r8, r8)
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	b002      	add	sp, #8
 8011caa:	bd80      	pop	{r7, pc}

08011cac <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b082      	sub	sp, #8
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
 8011cb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	683a      	ldr	r2, [r7, #0]
 8011cba:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8011cbc:	46c0      	nop			@ (mov r8, r8)
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	b002      	add	sp, #8
 8011cc2:	bd80      	pop	{r7, pc}

08011cc4 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b082      	sub	sp, #8
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2203      	movs	r2, #3
 8011cd0:	4252      	negs	r2, r2
 8011cd2:	611a      	str	r2, [r3, #16]
}
 8011cd4:	46c0      	nop			@ (mov r8, r8)
 8011cd6:	46bd      	mov	sp, r7
 8011cd8:	b002      	add	sp, #8
 8011cda:	bd80      	pop	{r7, pc}

08011cdc <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b082      	sub	sp, #8
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	691b      	ldr	r3, [r3, #16]
 8011ce8:	2202      	movs	r2, #2
 8011cea:	4013      	ands	r3, r2
 8011cec:	2b02      	cmp	r3, #2
 8011cee:	d101      	bne.n	8011cf4 <LL_TIM_IsActiveFlag_CC1+0x18>
 8011cf0:	2301      	movs	r3, #1
 8011cf2:	e000      	b.n	8011cf6 <LL_TIM_IsActiveFlag_CC1+0x1a>
 8011cf4:	2300      	movs	r3, #0
}
 8011cf6:	0018      	movs	r0, r3
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	b002      	add	sp, #8
 8011cfc:	bd80      	pop	{r7, pc}

08011cfe <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8011cfe:	b580      	push	{r7, lr}
 8011d00:	b082      	sub	sp, #8
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	2205      	movs	r2, #5
 8011d0a:	4252      	negs	r2, r2
 8011d0c:	611a      	str	r2, [r3, #16]
}
 8011d0e:	46c0      	nop			@ (mov r8, r8)
 8011d10:	46bd      	mov	sp, r7
 8011d12:	b002      	add	sp, #8
 8011d14:	bd80      	pop	{r7, pc}

08011d16 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8011d16:	b580      	push	{r7, lr}
 8011d18:	b082      	sub	sp, #8
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	691b      	ldr	r3, [r3, #16]
 8011d22:	2204      	movs	r2, #4
 8011d24:	4013      	ands	r3, r2
 8011d26:	2b04      	cmp	r3, #4
 8011d28:	d101      	bne.n	8011d2e <LL_TIM_IsActiveFlag_CC2+0x18>
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	e000      	b.n	8011d30 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8011d2e:	2300      	movs	r3, #0
}
 8011d30:	0018      	movs	r0, r3
 8011d32:	46bd      	mov	sp, r7
 8011d34:	b002      	add	sp, #8
 8011d36:	bd80      	pop	{r7, pc}

08011d38 <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b082      	sub	sp, #8
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	2209      	movs	r2, #9
 8011d44:	4252      	negs	r2, r2
 8011d46:	611a      	str	r2, [r3, #16]
}
 8011d48:	46c0      	nop			@ (mov r8, r8)
 8011d4a:	46bd      	mov	sp, r7
 8011d4c:	b002      	add	sp, #8
 8011d4e:	bd80      	pop	{r7, pc}

08011d50 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b082      	sub	sp, #8
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	691b      	ldr	r3, [r3, #16]
 8011d5c:	2208      	movs	r2, #8
 8011d5e:	4013      	ands	r3, r2
 8011d60:	2b08      	cmp	r3, #8
 8011d62:	d101      	bne.n	8011d68 <LL_TIM_IsActiveFlag_CC3+0x18>
 8011d64:	2301      	movs	r3, #1
 8011d66:	e000      	b.n	8011d6a <LL_TIM_IsActiveFlag_CC3+0x1a>
 8011d68:	2300      	movs	r3, #0
}
 8011d6a:	0018      	movs	r0, r3
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	b002      	add	sp, #8
 8011d70:	bd80      	pop	{r7, pc}

08011d72 <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8011d72:	b580      	push	{r7, lr}
 8011d74:	b082      	sub	sp, #8
 8011d76:	af00      	add	r7, sp, #0
 8011d78:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2211      	movs	r2, #17
 8011d7e:	4252      	negs	r2, r2
 8011d80:	611a      	str	r2, [r3, #16]
}
 8011d82:	46c0      	nop			@ (mov r8, r8)
 8011d84:	46bd      	mov	sp, r7
 8011d86:	b002      	add	sp, #8
 8011d88:	bd80      	pop	{r7, pc}

08011d8a <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8011d8a:	b580      	push	{r7, lr}
 8011d8c:	b082      	sub	sp, #8
 8011d8e:	af00      	add	r7, sp, #0
 8011d90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	691b      	ldr	r3, [r3, #16]
 8011d96:	2210      	movs	r2, #16
 8011d98:	4013      	ands	r3, r2
 8011d9a:	2b10      	cmp	r3, #16
 8011d9c:	d101      	bne.n	8011da2 <LL_TIM_IsActiveFlag_CC4+0x18>
 8011d9e:	2301      	movs	r3, #1
 8011da0:	e000      	b.n	8011da4 <LL_TIM_IsActiveFlag_CC4+0x1a>
 8011da2:	2300      	movs	r3, #0
}
 8011da4:	0018      	movs	r0, r3
 8011da6:	46bd      	mov	sp, r7
 8011da8:	b002      	add	sp, #8
 8011daa:	bd80      	pop	{r7, pc}

08011dac <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8011dac:	b5b0      	push	{r4, r5, r7, lr}
 8011dae:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8011db0:	4b48      	ldr	r3, [pc, #288]	@ (8011ed4 <USBPD_TIM_Init+0x128>)
 8011db2:	781b      	ldrb	r3, [r3, #0]
 8011db4:	b25b      	sxtb	r3, r3
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d000      	beq.n	8011dbc <USBPD_TIM_Init+0x10>
 8011dba:	e07e      	b.n	8011eba <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 8011dbc:	2380      	movs	r3, #128	@ 0x80
 8011dbe:	011b      	lsls	r3, r3, #4
 8011dc0:	0018      	movs	r0, r3
 8011dc2:	f7ff fe2d 	bl	8011a20 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8011dc6:	4b44      	ldr	r3, [pc, #272]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011dc8:	2100      	movs	r1, #0
 8011dca:	0018      	movs	r0, r3
 8011dcc:	f7ff fe5e 	bl	8011a8c <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8011dd0:	4b42      	ldr	r3, [pc, #264]	@ (8011edc <USBPD_TIM_Init+0x130>)
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	4a42      	ldr	r2, [pc, #264]	@ (8011ee0 <USBPD_TIM_Init+0x134>)
 8011dd6:	4293      	cmp	r3, r2
 8011dd8:	d90b      	bls.n	8011df2 <USBPD_TIM_Init+0x46>
 8011dda:	4b40      	ldr	r3, [pc, #256]	@ (8011edc <USBPD_TIM_Init+0x130>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	4a41      	ldr	r2, [pc, #260]	@ (8011ee4 <USBPD_TIM_Init+0x138>)
 8011de0:	4694      	mov	ip, r2
 8011de2:	4463      	add	r3, ip
 8011de4:	4940      	ldr	r1, [pc, #256]	@ (8011ee8 <USBPD_TIM_Init+0x13c>)
 8011de6:	0018      	movs	r0, r3
 8011de8:	f7f4 f9ee 	bl	80061c8 <__udivsi3>
 8011dec:	0003      	movs	r3, r0
 8011dee:	3b01      	subs	r3, #1
 8011df0:	e000      	b.n	8011df4 <USBPD_TIM_Init+0x48>
 8011df2:	2300      	movs	r3, #0
 8011df4:	4a38      	ldr	r2, [pc, #224]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011df6:	0019      	movs	r1, r3
 8011df8:	0010      	movs	r0, r2
 8011dfa:	f7ff fe59 	bl	8011ab0 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8011dfe:	4b37      	ldr	r3, [pc, #220]	@ (8011edc <USBPD_TIM_Init+0x130>)
 8011e00:	681c      	ldr	r4, [r3, #0]
 8011e02:	4b35      	ldr	r3, [pc, #212]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e04:	0018      	movs	r0, r3
 8011e06:	f7ff fe5f 	bl	8011ac8 <LL_TIM_GetPrescaler>
 8011e0a:	0003      	movs	r3, r0
 8011e0c:	3301      	adds	r3, #1
 8011e0e:	0019      	movs	r1, r3
 8011e10:	0020      	movs	r0, r4
 8011e12:	f7f4 f9d9 	bl	80061c8 <__udivsi3>
 8011e16:	0003      	movs	r3, r0
 8011e18:	2b63      	cmp	r3, #99	@ 0x63
 8011e1a:	d910      	bls.n	8011e3e <USBPD_TIM_Init+0x92>
 8011e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8011edc <USBPD_TIM_Init+0x130>)
 8011e1e:	681c      	ldr	r4, [r3, #0]
 8011e20:	4b2d      	ldr	r3, [pc, #180]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e22:	0018      	movs	r0, r3
 8011e24:	f7ff fe50 	bl	8011ac8 <LL_TIM_GetPrescaler>
 8011e28:	0003      	movs	r3, r0
 8011e2a:	3301      	adds	r3, #1
 8011e2c:	2264      	movs	r2, #100	@ 0x64
 8011e2e:	4353      	muls	r3, r2
 8011e30:	0019      	movs	r1, r3
 8011e32:	0020      	movs	r0, r4
 8011e34:	f7f4 f9c8 	bl	80061c8 <__udivsi3>
 8011e38:	0003      	movs	r3, r0
 8011e3a:	3b01      	subs	r3, #1
 8011e3c:	e000      	b.n	8011e40 <USBPD_TIM_Init+0x94>
 8011e3e:	2300      	movs	r3, #0
 8011e40:	4a25      	ldr	r2, [pc, #148]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e42:	0019      	movs	r1, r3
 8011e44:	0010      	movs	r0, r2
 8011e46:	f7ff fe49 	bl	8011adc <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8011e4a:	4b23      	ldr	r3, [pc, #140]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e4c:	2230      	movs	r2, #48	@ 0x30
 8011e4e:	2101      	movs	r1, #1
 8011e50:	0018      	movs	r0, r3
 8011e52:	f7ff fe4f 	bl	8011af4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8011e56:	4b20      	ldr	r3, [pc, #128]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e58:	2230      	movs	r2, #48	@ 0x30
 8011e5a:	2110      	movs	r1, #16
 8011e5c:	0018      	movs	r0, r3
 8011e5e:	f7ff fe49 	bl	8011af4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8011e62:	2380      	movs	r3, #128	@ 0x80
 8011e64:	005b      	lsls	r3, r3, #1
 8011e66:	481c      	ldr	r0, [pc, #112]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e68:	2230      	movs	r2, #48	@ 0x30
 8011e6a:	0019      	movs	r1, r3
 8011e6c:	f7ff fe42 	bl	8011af4 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8011e70:	2380      	movs	r3, #128	@ 0x80
 8011e72:	015b      	lsls	r3, r3, #5
 8011e74:	4818      	ldr	r0, [pc, #96]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e76:	2230      	movs	r2, #48	@ 0x30
 8011e78:	0019      	movs	r1, r3
 8011e7a:	f7ff fe3b 	bl	8011af4 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 8011e7e:	4b16      	ldr	r3, [pc, #88]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e80:	2200      	movs	r2, #0
 8011e82:	2101      	movs	r1, #1
 8011e84:	0018      	movs	r0, r3
 8011e86:	f7ff fe97 	bl	8011bb8 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 8011e8a:	4b13      	ldr	r3, [pc, #76]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e8c:	2200      	movs	r2, #0
 8011e8e:	2110      	movs	r1, #16
 8011e90:	0018      	movs	r0, r3
 8011e92:	f7ff fe91 	bl	8011bb8 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 8011e96:	2380      	movs	r3, #128	@ 0x80
 8011e98:	005b      	lsls	r3, r3, #1
 8011e9a:	480f      	ldr	r0, [pc, #60]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	0019      	movs	r1, r3
 8011ea0:	f7ff fe8a 	bl	8011bb8 <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 8011ea4:	2380      	movs	r3, #128	@ 0x80
 8011ea6:	015b      	lsls	r3, r3, #5
 8011ea8:	480b      	ldr	r0, [pc, #44]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011eaa:	2200      	movs	r2, #0
 8011eac:	0019      	movs	r1, r3
 8011eae:	f7ff fe83 	bl	8011bb8 <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8011eb2:	4b09      	ldr	r3, [pc, #36]	@ (8011ed8 <USBPD_TIM_Init+0x12c>)
 8011eb4:	0018      	movs	r0, r3
 8011eb6:	f7ff fddb 	bl	8011a70 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 8011eba:	4b06      	ldr	r3, [pc, #24]	@ (8011ed4 <USBPD_TIM_Init+0x128>)
 8011ebc:	781b      	ldrb	r3, [r3, #0]
 8011ebe:	b25b      	sxtb	r3, r3
 8011ec0:	b2db      	uxtb	r3, r3
 8011ec2:	3301      	adds	r3, #1
 8011ec4:	b2db      	uxtb	r3, r3
 8011ec6:	b25a      	sxtb	r2, r3
 8011ec8:	4b02      	ldr	r3, [pc, #8]	@ (8011ed4 <USBPD_TIM_Init+0x128>)
 8011eca:	701a      	strb	r2, [r3, #0]
}
 8011ecc:	46c0      	nop			@ (mov r8, r8)
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bdb0      	pop	{r4, r5, r7, pc}
 8011ed2:	46c0      	nop			@ (mov r8, r8)
 8011ed4:	2000059c 	.word	0x2000059c
 8011ed8:	40012c00 	.word	0x40012c00
 8011edc:	20000004 	.word	0x20000004
 8011ee0:	000f423f 	.word	0x000f423f
 8011ee4:	0007a120 	.word	0x0007a120
 8011ee8:	000f4240 	.word	0x000f4240

08011eec <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8011ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8011f1c <USBPD_TIM_DeInit+0x30>)
 8011ef2:	781b      	ldrb	r3, [r3, #0]
 8011ef4:	b25b      	sxtb	r3, r3
 8011ef6:	b2db      	uxtb	r3, r3
 8011ef8:	3b01      	subs	r3, #1
 8011efa:	b2db      	uxtb	r3, r3
 8011efc:	b25a      	sxtb	r2, r3
 8011efe:	4b07      	ldr	r3, [pc, #28]	@ (8011f1c <USBPD_TIM_DeInit+0x30>)
 8011f00:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8011f02:	4b06      	ldr	r3, [pc, #24]	@ (8011f1c <USBPD_TIM_DeInit+0x30>)
 8011f04:	781b      	ldrb	r3, [r3, #0]
 8011f06:	b25b      	sxtb	r3, r3
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d104      	bne.n	8011f16 <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8011f0c:	2380      	movs	r3, #128	@ 0x80
 8011f0e:	011b      	lsls	r3, r3, #4
 8011f10:	0018      	movs	r0, r3
 8011f12:	f7ff fd9b 	bl	8011a4c <LL_APB2_GRP1_DisableClock>
  }
}
 8011f16:	46c0      	nop			@ (mov r8, r8)
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	bd80      	pop	{r7, pc}
 8011f1c:	2000059c 	.word	0x2000059c

08011f20 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b082      	sub	sp, #8
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	0002      	movs	r2, r0
 8011f28:	6039      	str	r1, [r7, #0]
 8011f2a:	1dfb      	adds	r3, r7, #7
 8011f2c:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8011f2e:	1dfb      	adds	r3, r7, #7
 8011f30:	781b      	ldrb	r3, [r3, #0]
 8011f32:	2b03      	cmp	r3, #3
 8011f34:	d044      	beq.n	8011fc0 <USBPD_TIM_Start+0xa0>
 8011f36:	dc57      	bgt.n	8011fe8 <USBPD_TIM_Start+0xc8>
 8011f38:	2b02      	cmp	r3, #2
 8011f3a:	d02d      	beq.n	8011f98 <USBPD_TIM_Start+0x78>
 8011f3c:	dc54      	bgt.n	8011fe8 <USBPD_TIM_Start+0xc8>
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d002      	beq.n	8011f48 <USBPD_TIM_Start+0x28>
 8011f42:	2b01      	cmp	r3, #1
 8011f44:	d014      	beq.n	8011f70 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 8011f46:	e04f      	b.n	8011fe8 <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 8011f48:	4b2a      	ldr	r3, [pc, #168]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	18d3      	adds	r3, r2, r3
 8011f50:	4929      	ldr	r1, [pc, #164]	@ (8011ff8 <USBPD_TIM_Start+0xd8>)
 8011f52:	0018      	movs	r0, r3
 8011f54:	f7f4 f9be 	bl	80062d4 <__aeabi_uidivmod>
 8011f58:	000b      	movs	r3, r1
 8011f5a:	001a      	movs	r2, r3
 8011f5c:	4b25      	ldr	r3, [pc, #148]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f5e:	0011      	movs	r1, r2
 8011f60:	0018      	movs	r0, r3
 8011f62:	f7ff fe7f 	bl	8011c64 <LL_TIM_OC_SetCompareCH1>
 8011f66:	4b23      	ldr	r3, [pc, #140]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f68:	0018      	movs	r0, r3
 8011f6a:	f7ff feab 	bl	8011cc4 <LL_TIM_ClearFlag_CC1>
      break;
 8011f6e:	e03c      	b.n	8011fea <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8011f70:	4b20      	ldr	r3, [pc, #128]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	18d3      	adds	r3, r2, r3
 8011f78:	491f      	ldr	r1, [pc, #124]	@ (8011ff8 <USBPD_TIM_Start+0xd8>)
 8011f7a:	0018      	movs	r0, r3
 8011f7c:	f7f4 f9aa 	bl	80062d4 <__aeabi_uidivmod>
 8011f80:	000b      	movs	r3, r1
 8011f82:	001a      	movs	r2, r3
 8011f84:	4b1b      	ldr	r3, [pc, #108]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f86:	0011      	movs	r1, r2
 8011f88:	0018      	movs	r0, r3
 8011f8a:	f7ff fe77 	bl	8011c7c <LL_TIM_OC_SetCompareCH2>
 8011f8e:	4b19      	ldr	r3, [pc, #100]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f90:	0018      	movs	r0, r3
 8011f92:	f7ff feb4 	bl	8011cfe <LL_TIM_ClearFlag_CC2>
      break;
 8011f96:	e028      	b.n	8011fea <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 8011f98:	4b16      	ldr	r3, [pc, #88]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011f9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	18d3      	adds	r3, r2, r3
 8011fa0:	4915      	ldr	r1, [pc, #84]	@ (8011ff8 <USBPD_TIM_Start+0xd8>)
 8011fa2:	0018      	movs	r0, r3
 8011fa4:	f7f4 f996 	bl	80062d4 <__aeabi_uidivmod>
 8011fa8:	000b      	movs	r3, r1
 8011faa:	001a      	movs	r2, r3
 8011fac:	4b11      	ldr	r3, [pc, #68]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011fae:	0011      	movs	r1, r2
 8011fb0:	0018      	movs	r0, r3
 8011fb2:	f7ff fe6f 	bl	8011c94 <LL_TIM_OC_SetCompareCH3>
 8011fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011fb8:	0018      	movs	r0, r3
 8011fba:	f7ff febd 	bl	8011d38 <LL_TIM_ClearFlag_CC3>
      break;
 8011fbe:	e014      	b.n	8011fea <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 8011fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011fc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011fc4:	683b      	ldr	r3, [r7, #0]
 8011fc6:	18d3      	adds	r3, r2, r3
 8011fc8:	490b      	ldr	r1, [pc, #44]	@ (8011ff8 <USBPD_TIM_Start+0xd8>)
 8011fca:	0018      	movs	r0, r3
 8011fcc:	f7f4 f982 	bl	80062d4 <__aeabi_uidivmod>
 8011fd0:	000b      	movs	r3, r1
 8011fd2:	001a      	movs	r2, r3
 8011fd4:	4b07      	ldr	r3, [pc, #28]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011fd6:	0011      	movs	r1, r2
 8011fd8:	0018      	movs	r0, r3
 8011fda:	f7ff fe67 	bl	8011cac <LL_TIM_OC_SetCompareCH4>
 8011fde:	4b05      	ldr	r3, [pc, #20]	@ (8011ff4 <USBPD_TIM_Start+0xd4>)
 8011fe0:	0018      	movs	r0, r3
 8011fe2:	f7ff fec6 	bl	8011d72 <LL_TIM_ClearFlag_CC4>
      break;
 8011fe6:	e000      	b.n	8011fea <USBPD_TIM_Start+0xca>
      break;
 8011fe8:	46c0      	nop			@ (mov r8, r8)
  }
}
 8011fea:	46c0      	nop			@ (mov r8, r8)
 8011fec:	46bd      	mov	sp, r7
 8011fee:	b002      	add	sp, #8
 8011ff0:	bd80      	pop	{r7, pc}
 8011ff2:	46c0      	nop			@ (mov r8, r8)
 8011ff4:	40012c00 	.word	0x40012c00
 8011ff8:	00002710 	.word	0x00002710

08011ffc <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b084      	sub	sp, #16
 8012000:	af00      	add	r7, sp, #0
 8012002:	0002      	movs	r2, r0
 8012004:	1dfb      	adds	r3, r7, #7
 8012006:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 8012008:	2301      	movs	r3, #1
 801200a:	60fb      	str	r3, [r7, #12]
  switch (Id)
 801200c:	1dfb      	adds	r3, r7, #7
 801200e:	781b      	ldrb	r3, [r3, #0]
 8012010:	2b03      	cmp	r3, #3
 8012012:	d01d      	beq.n	8012050 <USBPD_TIM_IsExpired+0x54>
 8012014:	dc23      	bgt.n	801205e <USBPD_TIM_IsExpired+0x62>
 8012016:	2b02      	cmp	r3, #2
 8012018:	d013      	beq.n	8012042 <USBPD_TIM_IsExpired+0x46>
 801201a:	dc20      	bgt.n	801205e <USBPD_TIM_IsExpired+0x62>
 801201c:	2b00      	cmp	r3, #0
 801201e:	d002      	beq.n	8012026 <USBPD_TIM_IsExpired+0x2a>
 8012020:	2b01      	cmp	r3, #1
 8012022:	d007      	beq.n	8012034 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8012024:	e01b      	b.n	801205e <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 8012026:	4b11      	ldr	r3, [pc, #68]	@ (801206c <USBPD_TIM_IsExpired+0x70>)
 8012028:	0018      	movs	r0, r3
 801202a:	f7ff fe57 	bl	8011cdc <LL_TIM_IsActiveFlag_CC1>
 801202e:	0003      	movs	r3, r0
 8012030:	60fb      	str	r3, [r7, #12]
      break;
 8012032:	e015      	b.n	8012060 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8012034:	4b0d      	ldr	r3, [pc, #52]	@ (801206c <USBPD_TIM_IsExpired+0x70>)
 8012036:	0018      	movs	r0, r3
 8012038:	f7ff fe6d 	bl	8011d16 <LL_TIM_IsActiveFlag_CC2>
 801203c:	0003      	movs	r3, r0
 801203e:	60fb      	str	r3, [r7, #12]
      break;
 8012040:	e00e      	b.n	8012060 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 8012042:	4b0a      	ldr	r3, [pc, #40]	@ (801206c <USBPD_TIM_IsExpired+0x70>)
 8012044:	0018      	movs	r0, r3
 8012046:	f7ff fe83 	bl	8011d50 <LL_TIM_IsActiveFlag_CC3>
 801204a:	0003      	movs	r3, r0
 801204c:	60fb      	str	r3, [r7, #12]
      break;
 801204e:	e007      	b.n	8012060 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8012050:	4b06      	ldr	r3, [pc, #24]	@ (801206c <USBPD_TIM_IsExpired+0x70>)
 8012052:	0018      	movs	r0, r3
 8012054:	f7ff fe99 	bl	8011d8a <LL_TIM_IsActiveFlag_CC4>
 8012058:	0003      	movs	r3, r0
 801205a:	60fb      	str	r3, [r7, #12]
      break;
 801205c:	e000      	b.n	8012060 <USBPD_TIM_IsExpired+0x64>
      break;
 801205e:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 8012060:	68fb      	ldr	r3, [r7, #12]
}
 8012062:	0018      	movs	r0, r3
 8012064:	46bd      	mov	sp, r7
 8012066:	b004      	add	sp, #16
 8012068:	bd80      	pop	{r7, pc}
 801206a:	46c0      	nop			@ (mov r8, r8)
 801206c:	40012c00 	.word	0x40012c00

08012070 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012070:	b580      	push	{r7, lr}
 8012072:	b084      	sub	sp, #16
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
 8012078:	000a      	movs	r2, r1
 801207a:	1cfb      	adds	r3, r7, #3
 801207c:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801207e:	2387      	movs	r3, #135	@ 0x87
 8012080:	009b      	lsls	r3, r3, #2
 8012082:	0018      	movs	r0, r3
 8012084:	f003 fad0 	bl	8015628 <USBD_static_malloc>
 8012088:	0003      	movs	r3, r0
 801208a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d10a      	bne.n	80120a8 <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012092:	687a      	ldr	r2, [r7, #4]
 8012094:	23b5      	movs	r3, #181	@ 0xb5
 8012096:	009b      	lsls	r3, r3, #2
 8012098:	58d2      	ldr	r2, [r2, r3]
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	32b0      	adds	r2, #176	@ 0xb0
 801209e:	0092      	lsls	r2, r2, #2
 80120a0:	2100      	movs	r1, #0
 80120a2:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 80120a4:	2302      	movs	r3, #2
 80120a6:	e0e9      	b.n	801227c <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80120a8:	2387      	movs	r3, #135	@ 0x87
 80120aa:	009a      	lsls	r2, r3, #2
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	2100      	movs	r1, #0
 80120b0:	0018      	movs	r0, r3
 80120b2:	f003 ffd5 	bl	8016060 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80120b6:	687a      	ldr	r2, [r7, #4]
 80120b8:	23b5      	movs	r3, #181	@ 0xb5
 80120ba:	009b      	lsls	r3, r3, #2
 80120bc:	58d2      	ldr	r2, [r2, r3]
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	32b0      	adds	r2, #176	@ 0xb0
 80120c2:	0092      	lsls	r2, r2, #2
 80120c4:	68f9      	ldr	r1, [r7, #12]
 80120c6:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80120c8:	687a      	ldr	r2, [r7, #4]
 80120ca:	23b5      	movs	r3, #181	@ 0xb5
 80120cc:	009b      	lsls	r3, r3, #2
 80120ce:	58d2      	ldr	r2, [r2, r3]
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	32b0      	adds	r2, #176	@ 0xb0
 80120d4:	0092      	lsls	r2, r2, #2
 80120d6:	58d1      	ldr	r1, [r2, r3]
 80120d8:	687a      	ldr	r2, [r7, #4]
 80120da:	23af      	movs	r3, #175	@ 0xaf
 80120dc:	009b      	lsls	r3, r3, #2
 80120de:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	7c1b      	ldrb	r3, [r3, #16]
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d13c      	bne.n	8012162 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80120e8:	4b66      	ldr	r3, [pc, #408]	@ (8012284 <USBD_CDC_Init+0x214>)
 80120ea:	7819      	ldrb	r1, [r3, #0]
 80120ec:	2380      	movs	r3, #128	@ 0x80
 80120ee:	009b      	lsls	r3, r3, #2
 80120f0:	6878      	ldr	r0, [r7, #4]
 80120f2:	2202      	movs	r2, #2
 80120f4:	f003 f8d5 	bl	80152a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80120f8:	4b62      	ldr	r3, [pc, #392]	@ (8012284 <USBD_CDC_Init+0x214>)
 80120fa:	781b      	ldrb	r3, [r3, #0]
 80120fc:	001a      	movs	r2, r3
 80120fe:	230f      	movs	r3, #15
 8012100:	401a      	ands	r2, r3
 8012102:	6879      	ldr	r1, [r7, #4]
 8012104:	0013      	movs	r3, r2
 8012106:	009b      	lsls	r3, r3, #2
 8012108:	189b      	adds	r3, r3, r2
 801210a:	009b      	lsls	r3, r3, #2
 801210c:	18cb      	adds	r3, r1, r3
 801210e:	3324      	adds	r3, #36	@ 0x24
 8012110:	2201      	movs	r2, #1
 8012112:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012114:	4b5c      	ldr	r3, [pc, #368]	@ (8012288 <USBD_CDC_Init+0x218>)
 8012116:	7819      	ldrb	r1, [r3, #0]
 8012118:	2380      	movs	r3, #128	@ 0x80
 801211a:	009b      	lsls	r3, r3, #2
 801211c:	6878      	ldr	r0, [r7, #4]
 801211e:	2202      	movs	r2, #2
 8012120:	f003 f8bf 	bl	80152a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012124:	4b58      	ldr	r3, [pc, #352]	@ (8012288 <USBD_CDC_Init+0x218>)
 8012126:	781b      	ldrb	r3, [r3, #0]
 8012128:	001a      	movs	r2, r3
 801212a:	230f      	movs	r3, #15
 801212c:	401a      	ands	r2, r3
 801212e:	6878      	ldr	r0, [r7, #4]
 8012130:	23b2      	movs	r3, #178	@ 0xb2
 8012132:	0059      	lsls	r1, r3, #1
 8012134:	0013      	movs	r3, r2
 8012136:	009b      	lsls	r3, r3, #2
 8012138:	189b      	adds	r3, r3, r2
 801213a:	009b      	lsls	r3, r3, #2
 801213c:	18c3      	adds	r3, r0, r3
 801213e:	185b      	adds	r3, r3, r1
 8012140:	2201      	movs	r2, #1
 8012142:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012144:	4b51      	ldr	r3, [pc, #324]	@ (801228c <USBD_CDC_Init+0x21c>)
 8012146:	781b      	ldrb	r3, [r3, #0]
 8012148:	001a      	movs	r2, r3
 801214a:	230f      	movs	r3, #15
 801214c:	401a      	ands	r2, r3
 801214e:	6879      	ldr	r1, [r7, #4]
 8012150:	0013      	movs	r3, r2
 8012152:	009b      	lsls	r3, r3, #2
 8012154:	189b      	adds	r3, r3, r2
 8012156:	009b      	lsls	r3, r3, #2
 8012158:	18cb      	adds	r3, r1, r3
 801215a:	3326      	adds	r3, #38	@ 0x26
 801215c:	2210      	movs	r2, #16
 801215e:	801a      	strh	r2, [r3, #0]
 8012160:	e039      	b.n	80121d6 <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8012162:	4b48      	ldr	r3, [pc, #288]	@ (8012284 <USBD_CDC_Init+0x214>)
 8012164:	7819      	ldrb	r1, [r3, #0]
 8012166:	6878      	ldr	r0, [r7, #4]
 8012168:	2340      	movs	r3, #64	@ 0x40
 801216a:	2202      	movs	r2, #2
 801216c:	f003 f899 	bl	80152a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012170:	4b44      	ldr	r3, [pc, #272]	@ (8012284 <USBD_CDC_Init+0x214>)
 8012172:	781b      	ldrb	r3, [r3, #0]
 8012174:	001a      	movs	r2, r3
 8012176:	230f      	movs	r3, #15
 8012178:	401a      	ands	r2, r3
 801217a:	6879      	ldr	r1, [r7, #4]
 801217c:	0013      	movs	r3, r2
 801217e:	009b      	lsls	r3, r3, #2
 8012180:	189b      	adds	r3, r3, r2
 8012182:	009b      	lsls	r3, r3, #2
 8012184:	18cb      	adds	r3, r1, r3
 8012186:	3324      	adds	r3, #36	@ 0x24
 8012188:	2201      	movs	r2, #1
 801218a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801218c:	4b3e      	ldr	r3, [pc, #248]	@ (8012288 <USBD_CDC_Init+0x218>)
 801218e:	7819      	ldrb	r1, [r3, #0]
 8012190:	6878      	ldr	r0, [r7, #4]
 8012192:	2340      	movs	r3, #64	@ 0x40
 8012194:	2202      	movs	r2, #2
 8012196:	f003 f884 	bl	80152a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801219a:	4b3b      	ldr	r3, [pc, #236]	@ (8012288 <USBD_CDC_Init+0x218>)
 801219c:	781b      	ldrb	r3, [r3, #0]
 801219e:	001a      	movs	r2, r3
 80121a0:	230f      	movs	r3, #15
 80121a2:	401a      	ands	r2, r3
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	23b2      	movs	r3, #178	@ 0xb2
 80121a8:	0059      	lsls	r1, r3, #1
 80121aa:	0013      	movs	r3, r2
 80121ac:	009b      	lsls	r3, r3, #2
 80121ae:	189b      	adds	r3, r3, r2
 80121b0:	009b      	lsls	r3, r3, #2
 80121b2:	18c3      	adds	r3, r0, r3
 80121b4:	185b      	adds	r3, r3, r1
 80121b6:	2201      	movs	r2, #1
 80121b8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80121ba:	4b34      	ldr	r3, [pc, #208]	@ (801228c <USBD_CDC_Init+0x21c>)
 80121bc:	781b      	ldrb	r3, [r3, #0]
 80121be:	001a      	movs	r2, r3
 80121c0:	230f      	movs	r3, #15
 80121c2:	401a      	ands	r2, r3
 80121c4:	6879      	ldr	r1, [r7, #4]
 80121c6:	0013      	movs	r3, r2
 80121c8:	009b      	lsls	r3, r3, #2
 80121ca:	189b      	adds	r3, r3, r2
 80121cc:	009b      	lsls	r3, r3, #2
 80121ce:	18cb      	adds	r3, r1, r3
 80121d0:	3326      	adds	r3, #38	@ 0x26
 80121d2:	2210      	movs	r2, #16
 80121d4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80121d6:	4b2d      	ldr	r3, [pc, #180]	@ (801228c <USBD_CDC_Init+0x21c>)
 80121d8:	7819      	ldrb	r1, [r3, #0]
 80121da:	6878      	ldr	r0, [r7, #4]
 80121dc:	2308      	movs	r3, #8
 80121de:	2203      	movs	r2, #3
 80121e0:	f003 f85f 	bl	80152a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80121e4:	4b29      	ldr	r3, [pc, #164]	@ (801228c <USBD_CDC_Init+0x21c>)
 80121e6:	781b      	ldrb	r3, [r3, #0]
 80121e8:	001a      	movs	r2, r3
 80121ea:	230f      	movs	r3, #15
 80121ec:	401a      	ands	r2, r3
 80121ee:	6879      	ldr	r1, [r7, #4]
 80121f0:	0013      	movs	r3, r2
 80121f2:	009b      	lsls	r3, r3, #2
 80121f4:	189b      	adds	r3, r3, r2
 80121f6:	009b      	lsls	r3, r3, #2
 80121f8:	18cb      	adds	r3, r1, r3
 80121fa:	3324      	adds	r3, #36	@ 0x24
 80121fc:	2201      	movs	r2, #1
 80121fe:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8012200:	68fa      	ldr	r2, [r7, #12]
 8012202:	2381      	movs	r3, #129	@ 0x81
 8012204:	009b      	lsls	r3, r3, #2
 8012206:	2100      	movs	r1, #0
 8012208:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801220a:	687a      	ldr	r2, [r7, #4]
 801220c:	23b5      	movs	r3, #181	@ 0xb5
 801220e:	009b      	lsls	r3, r3, #2
 8012210:	58d3      	ldr	r3, [r2, r3]
 8012212:	687a      	ldr	r2, [r7, #4]
 8012214:	33b0      	adds	r3, #176	@ 0xb0
 8012216:	009b      	lsls	r3, r3, #2
 8012218:	18d3      	adds	r3, r2, r3
 801221a:	3304      	adds	r3, #4
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012222:	68fa      	ldr	r2, [r7, #12]
 8012224:	2385      	movs	r3, #133	@ 0x85
 8012226:	009b      	lsls	r3, r3, #2
 8012228:	2100      	movs	r1, #0
 801222a:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 801222c:	68fa      	ldr	r2, [r7, #12]
 801222e:	2386      	movs	r3, #134	@ 0x86
 8012230:	009b      	lsls	r3, r3, #2
 8012232:	2100      	movs	r1, #0
 8012234:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 8012236:	68fa      	ldr	r2, [r7, #12]
 8012238:	2381      	movs	r3, #129	@ 0x81
 801223a:	009b      	lsls	r3, r3, #2
 801223c:	58d3      	ldr	r3, [r2, r3]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d101      	bne.n	8012246 <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 8012242:	2302      	movs	r3, #2
 8012244:	e01a      	b.n	801227c <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	7c1b      	ldrb	r3, [r3, #16]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d10b      	bne.n	8012266 <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801224e:	4b0e      	ldr	r3, [pc, #56]	@ (8012288 <USBD_CDC_Init+0x218>)
 8012250:	7819      	ldrb	r1, [r3, #0]
 8012252:	68fa      	ldr	r2, [r7, #12]
 8012254:	2381      	movs	r3, #129	@ 0x81
 8012256:	009b      	lsls	r3, r3, #2
 8012258:	58d2      	ldr	r2, [r2, r3]
 801225a:	2380      	movs	r3, #128	@ 0x80
 801225c:	009b      	lsls	r3, r3, #2
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f003 f962 	bl	8015528 <USBD_LL_PrepareReceive>
 8012264:	e009      	b.n	801227a <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012266:	4b08      	ldr	r3, [pc, #32]	@ (8012288 <USBD_CDC_Init+0x218>)
 8012268:	7819      	ldrb	r1, [r3, #0]
 801226a:	68fa      	ldr	r2, [r7, #12]
 801226c:	2381      	movs	r3, #129	@ 0x81
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	58d2      	ldr	r2, [r2, r3]
 8012272:	6878      	ldr	r0, [r7, #4]
 8012274:	2340      	movs	r3, #64	@ 0x40
 8012276:	f003 f957 	bl	8015528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801227a:	2300      	movs	r3, #0
}
 801227c:	0018      	movs	r0, r3
 801227e:	46bd      	mov	sp, r7
 8012280:	b004      	add	sp, #16
 8012282:	bd80      	pop	{r7, pc}
 8012284:	20000097 	.word	0x20000097
 8012288:	20000098 	.word	0x20000098
 801228c:	20000099 	.word	0x20000099

08012290 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012290:	b580      	push	{r7, lr}
 8012292:	b082      	sub	sp, #8
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	000a      	movs	r2, r1
 801229a:	1cfb      	adds	r3, r7, #3
 801229c:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801229e:	4b41      	ldr	r3, [pc, #260]	@ (80123a4 <USBD_CDC_DeInit+0x114>)
 80122a0:	781a      	ldrb	r2, [r3, #0]
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	0011      	movs	r1, r2
 80122a6:	0018      	movs	r0, r3
 80122a8:	f003 f832 	bl	8015310 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80122ac:	4b3d      	ldr	r3, [pc, #244]	@ (80123a4 <USBD_CDC_DeInit+0x114>)
 80122ae:	781b      	ldrb	r3, [r3, #0]
 80122b0:	001a      	movs	r2, r3
 80122b2:	230f      	movs	r3, #15
 80122b4:	401a      	ands	r2, r3
 80122b6:	6879      	ldr	r1, [r7, #4]
 80122b8:	0013      	movs	r3, r2
 80122ba:	009b      	lsls	r3, r3, #2
 80122bc:	189b      	adds	r3, r3, r2
 80122be:	009b      	lsls	r3, r3, #2
 80122c0:	18cb      	adds	r3, r1, r3
 80122c2:	3324      	adds	r3, #36	@ 0x24
 80122c4:	2200      	movs	r2, #0
 80122c6:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80122c8:	4b37      	ldr	r3, [pc, #220]	@ (80123a8 <USBD_CDC_DeInit+0x118>)
 80122ca:	781a      	ldrb	r2, [r3, #0]
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	0011      	movs	r1, r2
 80122d0:	0018      	movs	r0, r3
 80122d2:	f003 f81d 	bl	8015310 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80122d6:	4b34      	ldr	r3, [pc, #208]	@ (80123a8 <USBD_CDC_DeInit+0x118>)
 80122d8:	781b      	ldrb	r3, [r3, #0]
 80122da:	001a      	movs	r2, r3
 80122dc:	230f      	movs	r3, #15
 80122de:	401a      	ands	r2, r3
 80122e0:	6878      	ldr	r0, [r7, #4]
 80122e2:	23b2      	movs	r3, #178	@ 0xb2
 80122e4:	0059      	lsls	r1, r3, #1
 80122e6:	0013      	movs	r3, r2
 80122e8:	009b      	lsls	r3, r3, #2
 80122ea:	189b      	adds	r3, r3, r2
 80122ec:	009b      	lsls	r3, r3, #2
 80122ee:	18c3      	adds	r3, r0, r3
 80122f0:	185b      	adds	r3, r3, r1
 80122f2:	2200      	movs	r2, #0
 80122f4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80122f6:	4b2d      	ldr	r3, [pc, #180]	@ (80123ac <USBD_CDC_DeInit+0x11c>)
 80122f8:	781a      	ldrb	r2, [r3, #0]
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	0011      	movs	r1, r2
 80122fe:	0018      	movs	r0, r3
 8012300:	f003 f806 	bl	8015310 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8012304:	4b29      	ldr	r3, [pc, #164]	@ (80123ac <USBD_CDC_DeInit+0x11c>)
 8012306:	781b      	ldrb	r3, [r3, #0]
 8012308:	001a      	movs	r2, r3
 801230a:	230f      	movs	r3, #15
 801230c:	401a      	ands	r2, r3
 801230e:	6879      	ldr	r1, [r7, #4]
 8012310:	0013      	movs	r3, r2
 8012312:	009b      	lsls	r3, r3, #2
 8012314:	189b      	adds	r3, r3, r2
 8012316:	009b      	lsls	r3, r3, #2
 8012318:	18cb      	adds	r3, r1, r3
 801231a:	3324      	adds	r3, #36	@ 0x24
 801231c:	2200      	movs	r2, #0
 801231e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8012320:	4b22      	ldr	r3, [pc, #136]	@ (80123ac <USBD_CDC_DeInit+0x11c>)
 8012322:	781b      	ldrb	r3, [r3, #0]
 8012324:	001a      	movs	r2, r3
 8012326:	230f      	movs	r3, #15
 8012328:	401a      	ands	r2, r3
 801232a:	6879      	ldr	r1, [r7, #4]
 801232c:	0013      	movs	r3, r2
 801232e:	009b      	lsls	r3, r3, #2
 8012330:	189b      	adds	r3, r3, r2
 8012332:	009b      	lsls	r3, r3, #2
 8012334:	18cb      	adds	r3, r1, r3
 8012336:	3326      	adds	r3, #38	@ 0x26
 8012338:	2200      	movs	r2, #0
 801233a:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801233c:	687a      	ldr	r2, [r7, #4]
 801233e:	23b5      	movs	r3, #181	@ 0xb5
 8012340:	009b      	lsls	r3, r3, #2
 8012342:	58d2      	ldr	r2, [r2, r3]
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	32b0      	adds	r2, #176	@ 0xb0
 8012348:	0092      	lsls	r2, r2, #2
 801234a:	58d3      	ldr	r3, [r2, r3]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d024      	beq.n	801239a <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8012350:	687a      	ldr	r2, [r7, #4]
 8012352:	23b5      	movs	r3, #181	@ 0xb5
 8012354:	009b      	lsls	r3, r3, #2
 8012356:	58d3      	ldr	r3, [r2, r3]
 8012358:	687a      	ldr	r2, [r7, #4]
 801235a:	33b0      	adds	r3, #176	@ 0xb0
 801235c:	009b      	lsls	r3, r3, #2
 801235e:	18d3      	adds	r3, r2, r3
 8012360:	3304      	adds	r3, #4
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	685b      	ldr	r3, [r3, #4]
 8012366:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8012368:	687a      	ldr	r2, [r7, #4]
 801236a:	23b5      	movs	r3, #181	@ 0xb5
 801236c:	009b      	lsls	r3, r3, #2
 801236e:	58d2      	ldr	r2, [r2, r3]
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	32b0      	adds	r2, #176	@ 0xb0
 8012374:	0092      	lsls	r2, r2, #2
 8012376:	58d3      	ldr	r3, [r2, r3]
 8012378:	0018      	movs	r0, r3
 801237a:	f003 f961 	bl	8015640 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801237e:	687a      	ldr	r2, [r7, #4]
 8012380:	23b5      	movs	r3, #181	@ 0xb5
 8012382:	009b      	lsls	r3, r3, #2
 8012384:	58d2      	ldr	r2, [r2, r3]
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	32b0      	adds	r2, #176	@ 0xb0
 801238a:	0092      	lsls	r2, r2, #2
 801238c:	2100      	movs	r1, #0
 801238e:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8012390:	687a      	ldr	r2, [r7, #4]
 8012392:	23af      	movs	r3, #175	@ 0xaf
 8012394:	009b      	lsls	r3, r3, #2
 8012396:	2100      	movs	r1, #0
 8012398:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 801239a:	2300      	movs	r3, #0
}
 801239c:	0018      	movs	r0, r3
 801239e:	46bd      	mov	sp, r7
 80123a0:	b002      	add	sp, #8
 80123a2:	bd80      	pop	{r7, pc}
 80123a4:	20000097 	.word	0x20000097
 80123a8:	20000098 	.word	0x20000098
 80123ac:	20000099 	.word	0x20000099

080123b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80123b0:	b580      	push	{r7, lr}
 80123b2:	b086      	sub	sp, #24
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	6078      	str	r0, [r7, #4]
 80123b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	23b5      	movs	r3, #181	@ 0xb5
 80123be:	009b      	lsls	r3, r3, #2
 80123c0:	58d2      	ldr	r2, [r2, r3]
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	32b0      	adds	r2, #176	@ 0xb0
 80123c6:	0092      	lsls	r2, r2, #2
 80123c8:	58d3      	ldr	r3, [r2, r3]
 80123ca:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80123cc:	230d      	movs	r3, #13
 80123ce:	18fb      	adds	r3, r7, r3
 80123d0:	2200      	movs	r2, #0
 80123d2:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 80123d4:	230a      	movs	r3, #10
 80123d6:	18fb      	adds	r3, r7, r3
 80123d8:	2200      	movs	r2, #0
 80123da:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80123dc:	2317      	movs	r3, #23
 80123de:	18fb      	adds	r3, r7, r3
 80123e0:	2200      	movs	r2, #0
 80123e2:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 80123e4:	693b      	ldr	r3, [r7, #16]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d101      	bne.n	80123ee <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 80123ea:	2303      	movs	r3, #3
 80123ec:	e0d1      	b.n	8012592 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80123ee:	683b      	ldr	r3, [r7, #0]
 80123f0:	781b      	ldrb	r3, [r3, #0]
 80123f2:	001a      	movs	r2, r3
 80123f4:	2360      	movs	r3, #96	@ 0x60
 80123f6:	4013      	ands	r3, r2
 80123f8:	d05b      	beq.n	80124b2 <USBD_CDC_Setup+0x102>
 80123fa:	2b20      	cmp	r3, #32
 80123fc:	d000      	beq.n	8012400 <USBD_CDC_Setup+0x50>
 80123fe:	e0ba      	b.n	8012576 <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	88db      	ldrh	r3, [r3, #6]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d043      	beq.n	8012490 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	781b      	ldrb	r3, [r3, #0]
 801240c:	b25b      	sxtb	r3, r3
 801240e:	2b00      	cmp	r3, #0
 8012410:	da22      	bge.n	8012458 <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	23b5      	movs	r3, #181	@ 0xb5
 8012416:	009b      	lsls	r3, r3, #2
 8012418:	58d3      	ldr	r3, [r2, r3]
 801241a:	687a      	ldr	r2, [r7, #4]
 801241c:	33b0      	adds	r3, #176	@ 0xb0
 801241e:	009b      	lsls	r3, r3, #2
 8012420:	18d3      	adds	r3, r2, r3
 8012422:	3304      	adds	r3, #4
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	689b      	ldr	r3, [r3, #8]
 8012428:	683a      	ldr	r2, [r7, #0]
 801242a:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801242c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801242e:	683a      	ldr	r2, [r7, #0]
 8012430:	88d2      	ldrh	r2, [r2, #6]
 8012432:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	88db      	ldrh	r3, [r3, #6]
 8012438:	220e      	movs	r2, #14
 801243a:	18ba      	adds	r2, r7, r2
 801243c:	b299      	uxth	r1, r3
 801243e:	2907      	cmp	r1, #7
 8012440:	d900      	bls.n	8012444 <USBD_CDC_Setup+0x94>
 8012442:	2307      	movs	r3, #7
 8012444:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012446:	6939      	ldr	r1, [r7, #16]
 8012448:	230e      	movs	r3, #14
 801244a:	18fb      	adds	r3, r7, r3
 801244c:	881a      	ldrh	r2, [r3, #0]
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	0018      	movs	r0, r3
 8012452:	f001 ff39 	bl	80142c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8012456:	e099      	b.n	801258c <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 8012458:	683b      	ldr	r3, [r7, #0]
 801245a:	7859      	ldrb	r1, [r3, #1]
 801245c:	693a      	ldr	r2, [r7, #16]
 801245e:	2380      	movs	r3, #128	@ 0x80
 8012460:	009b      	lsls	r3, r3, #2
 8012462:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8012464:	683b      	ldr	r3, [r7, #0]
 8012466:	88db      	ldrh	r3, [r3, #6]
 8012468:	2b3f      	cmp	r3, #63	@ 0x3f
 801246a:	d803      	bhi.n	8012474 <USBD_CDC_Setup+0xc4>
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	88db      	ldrh	r3, [r3, #6]
 8012470:	b2da      	uxtb	r2, r3
 8012472:	e000      	b.n	8012476 <USBD_CDC_Setup+0xc6>
 8012474:	2240      	movs	r2, #64	@ 0x40
 8012476:	693b      	ldr	r3, [r7, #16]
 8012478:	4948      	ldr	r1, [pc, #288]	@ (801259c <USBD_CDC_Setup+0x1ec>)
 801247a:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801247c:	6939      	ldr	r1, [r7, #16]
 801247e:	693b      	ldr	r3, [r7, #16]
 8012480:	4a46      	ldr	r2, [pc, #280]	@ (801259c <USBD_CDC_Setup+0x1ec>)
 8012482:	5c9b      	ldrb	r3, [r3, r2]
 8012484:	001a      	movs	r2, r3
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	0018      	movs	r0, r3
 801248a:	f001 ff4a 	bl	8014322 <USBD_CtlPrepareRx>
      break;
 801248e:	e07d      	b.n	801258c <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012490:	687a      	ldr	r2, [r7, #4]
 8012492:	23b5      	movs	r3, #181	@ 0xb5
 8012494:	009b      	lsls	r3, r3, #2
 8012496:	58d3      	ldr	r3, [r2, r3]
 8012498:	687a      	ldr	r2, [r7, #4]
 801249a:	33b0      	adds	r3, #176	@ 0xb0
 801249c:	009b      	lsls	r3, r3, #2
 801249e:	18d3      	adds	r3, r2, r3
 80124a0:	3304      	adds	r3, #4
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	689b      	ldr	r3, [r3, #8]
 80124a6:	683a      	ldr	r2, [r7, #0]
 80124a8:	7850      	ldrb	r0, [r2, #1]
 80124aa:	6839      	ldr	r1, [r7, #0]
 80124ac:	2200      	movs	r2, #0
 80124ae:	4798      	blx	r3
      break;
 80124b0:	e06c      	b.n	801258c <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80124b2:	683b      	ldr	r3, [r7, #0]
 80124b4:	785b      	ldrb	r3, [r3, #1]
 80124b6:	2b0b      	cmp	r3, #11
 80124b8:	d03c      	beq.n	8012534 <USBD_CDC_Setup+0x184>
 80124ba:	dc4d      	bgt.n	8012558 <USBD_CDC_Setup+0x1a8>
 80124bc:	2b0a      	cmp	r3, #10
 80124be:	d01f      	beq.n	8012500 <USBD_CDC_Setup+0x150>
 80124c0:	dc4a      	bgt.n	8012558 <USBD_CDC_Setup+0x1a8>
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d002      	beq.n	80124cc <USBD_CDC_Setup+0x11c>
 80124c6:	2b01      	cmp	r3, #1
 80124c8:	d051      	beq.n	801256e <USBD_CDC_Setup+0x1be>
 80124ca:	e045      	b.n	8012558 <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80124cc:	687a      	ldr	r2, [r7, #4]
 80124ce:	23a7      	movs	r3, #167	@ 0xa7
 80124d0:	009b      	lsls	r3, r3, #2
 80124d2:	5cd3      	ldrb	r3, [r2, r3]
 80124d4:	b2db      	uxtb	r3, r3
 80124d6:	2b03      	cmp	r3, #3
 80124d8:	d107      	bne.n	80124ea <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80124da:	230a      	movs	r3, #10
 80124dc:	18f9      	adds	r1, r7, r3
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	2202      	movs	r2, #2
 80124e2:	0018      	movs	r0, r3
 80124e4:	f001 fef0 	bl	80142c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80124e8:	e044      	b.n	8012574 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 80124ea:	683a      	ldr	r2, [r7, #0]
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	0011      	movs	r1, r2
 80124f0:	0018      	movs	r0, r3
 80124f2:	f001 fe61 	bl	80141b8 <USBD_CtlError>
            ret = USBD_FAIL;
 80124f6:	2317      	movs	r3, #23
 80124f8:	18fb      	adds	r3, r7, r3
 80124fa:	2203      	movs	r2, #3
 80124fc:	701a      	strb	r2, [r3, #0]
          break;
 80124fe:	e039      	b.n	8012574 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012500:	687a      	ldr	r2, [r7, #4]
 8012502:	23a7      	movs	r3, #167	@ 0xa7
 8012504:	009b      	lsls	r3, r3, #2
 8012506:	5cd3      	ldrb	r3, [r2, r3]
 8012508:	b2db      	uxtb	r3, r3
 801250a:	2b03      	cmp	r3, #3
 801250c:	d107      	bne.n	801251e <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801250e:	230d      	movs	r3, #13
 8012510:	18f9      	adds	r1, r7, r3
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	2201      	movs	r2, #1
 8012516:	0018      	movs	r0, r3
 8012518:	f001 fed6 	bl	80142c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801251c:	e02a      	b.n	8012574 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 801251e:	683a      	ldr	r2, [r7, #0]
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	0011      	movs	r1, r2
 8012524:	0018      	movs	r0, r3
 8012526:	f001 fe47 	bl	80141b8 <USBD_CtlError>
            ret = USBD_FAIL;
 801252a:	2317      	movs	r3, #23
 801252c:	18fb      	adds	r3, r7, r3
 801252e:	2203      	movs	r2, #3
 8012530:	701a      	strb	r2, [r3, #0]
          break;
 8012532:	e01f      	b.n	8012574 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012534:	687a      	ldr	r2, [r7, #4]
 8012536:	23a7      	movs	r3, #167	@ 0xa7
 8012538:	009b      	lsls	r3, r3, #2
 801253a:	5cd3      	ldrb	r3, [r2, r3]
 801253c:	b2db      	uxtb	r3, r3
 801253e:	2b03      	cmp	r3, #3
 8012540:	d017      	beq.n	8012572 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 8012542:	683a      	ldr	r2, [r7, #0]
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	0011      	movs	r1, r2
 8012548:	0018      	movs	r0, r3
 801254a:	f001 fe35 	bl	80141b8 <USBD_CtlError>
            ret = USBD_FAIL;
 801254e:	2317      	movs	r3, #23
 8012550:	18fb      	adds	r3, r7, r3
 8012552:	2203      	movs	r2, #3
 8012554:	701a      	strb	r2, [r3, #0]
          }
          break;
 8012556:	e00c      	b.n	8012572 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012558:	683a      	ldr	r2, [r7, #0]
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	0011      	movs	r1, r2
 801255e:	0018      	movs	r0, r3
 8012560:	f001 fe2a 	bl	80141b8 <USBD_CtlError>
          ret = USBD_FAIL;
 8012564:	2317      	movs	r3, #23
 8012566:	18fb      	adds	r3, r7, r3
 8012568:	2203      	movs	r2, #3
 801256a:	701a      	strb	r2, [r3, #0]
          break;
 801256c:	e002      	b.n	8012574 <USBD_CDC_Setup+0x1c4>
          break;
 801256e:	46c0      	nop			@ (mov r8, r8)
 8012570:	e00c      	b.n	801258c <USBD_CDC_Setup+0x1dc>
          break;
 8012572:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8012574:	e00a      	b.n	801258c <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 8012576:	683a      	ldr	r2, [r7, #0]
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	0011      	movs	r1, r2
 801257c:	0018      	movs	r0, r3
 801257e:	f001 fe1b 	bl	80141b8 <USBD_CtlError>
      ret = USBD_FAIL;
 8012582:	2317      	movs	r3, #23
 8012584:	18fb      	adds	r3, r7, r3
 8012586:	2203      	movs	r2, #3
 8012588:	701a      	strb	r2, [r3, #0]
      break;
 801258a:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 801258c:	2317      	movs	r3, #23
 801258e:	18fb      	adds	r3, r7, r3
 8012590:	781b      	ldrb	r3, [r3, #0]
}
 8012592:	0018      	movs	r0, r3
 8012594:	46bd      	mov	sp, r7
 8012596:	b006      	add	sp, #24
 8012598:	bd80      	pop	{r7, pc}
 801259a:	46c0      	nop			@ (mov r8, r8)
 801259c:	00000201 	.word	0x00000201

080125a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80125a0:	b590      	push	{r4, r7, lr}
 80125a2:	b085      	sub	sp, #20
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
 80125a8:	000a      	movs	r2, r1
 80125aa:	1cfb      	adds	r3, r7, #3
 80125ac:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	23b2      	movs	r3, #178	@ 0xb2
 80125b2:	009b      	lsls	r3, r3, #2
 80125b4:	58d3      	ldr	r3, [r2, r3]
 80125b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80125b8:	687a      	ldr	r2, [r7, #4]
 80125ba:	23b5      	movs	r3, #181	@ 0xb5
 80125bc:	009b      	lsls	r3, r3, #2
 80125be:	58d2      	ldr	r2, [r2, r3]
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	32b0      	adds	r2, #176	@ 0xb0
 80125c4:	0092      	lsls	r2, r2, #2
 80125c6:	58d3      	ldr	r3, [r2, r3]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d101      	bne.n	80125d0 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80125cc:	2303      	movs	r3, #3
 80125ce:	e072      	b.n	80126b6 <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80125d0:	687a      	ldr	r2, [r7, #4]
 80125d2:	23b5      	movs	r3, #181	@ 0xb5
 80125d4:	009b      	lsls	r3, r3, #2
 80125d6:	58d2      	ldr	r2, [r2, r3]
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	32b0      	adds	r2, #176	@ 0xb0
 80125dc:	0092      	lsls	r2, r2, #2
 80125de:	58d3      	ldr	r3, [r2, r3]
 80125e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80125e2:	1cfb      	adds	r3, r7, #3
 80125e4:	781b      	ldrb	r3, [r3, #0]
 80125e6:	220f      	movs	r2, #15
 80125e8:	401a      	ands	r2, r3
 80125ea:	6879      	ldr	r1, [r7, #4]
 80125ec:	0013      	movs	r3, r2
 80125ee:	009b      	lsls	r3, r3, #2
 80125f0:	189b      	adds	r3, r3, r2
 80125f2:	009b      	lsls	r3, r3, #2
 80125f4:	18cb      	adds	r3, r1, r3
 80125f6:	3318      	adds	r3, #24
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d031      	beq.n	8012662 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80125fe:	1cfb      	adds	r3, r7, #3
 8012600:	781b      	ldrb	r3, [r3, #0]
 8012602:	220f      	movs	r2, #15
 8012604:	401a      	ands	r2, r3
 8012606:	6879      	ldr	r1, [r7, #4]
 8012608:	0013      	movs	r3, r2
 801260a:	009b      	lsls	r3, r3, #2
 801260c:	189b      	adds	r3, r3, r2
 801260e:	009b      	lsls	r3, r3, #2
 8012610:	18cb      	adds	r3, r1, r3
 8012612:	3318      	adds	r3, #24
 8012614:	6818      	ldr	r0, [r3, #0]
 8012616:	1cfb      	adds	r3, r7, #3
 8012618:	781b      	ldrb	r3, [r3, #0]
 801261a:	220f      	movs	r2, #15
 801261c:	401a      	ands	r2, r3
 801261e:	68f9      	ldr	r1, [r7, #12]
 8012620:	0013      	movs	r3, r2
 8012622:	009b      	lsls	r3, r3, #2
 8012624:	189b      	adds	r3, r3, r2
 8012626:	00db      	lsls	r3, r3, #3
 8012628:	18cb      	adds	r3, r1, r3
 801262a:	3324      	adds	r3, #36	@ 0x24
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	0019      	movs	r1, r3
 8012630:	f7f3 fe50 	bl	80062d4 <__aeabi_uidivmod>
 8012634:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012636:	d114      	bne.n	8012662 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8012638:	1cfb      	adds	r3, r7, #3
 801263a:	781b      	ldrb	r3, [r3, #0]
 801263c:	220f      	movs	r2, #15
 801263e:	401a      	ands	r2, r3
 8012640:	6879      	ldr	r1, [r7, #4]
 8012642:	0013      	movs	r3, r2
 8012644:	009b      	lsls	r3, r3, #2
 8012646:	189b      	adds	r3, r3, r2
 8012648:	009b      	lsls	r3, r3, #2
 801264a:	18cb      	adds	r3, r1, r3
 801264c:	3318      	adds	r3, #24
 801264e:	2200      	movs	r2, #0
 8012650:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012652:	1cfb      	adds	r3, r7, #3
 8012654:	7819      	ldrb	r1, [r3, #0]
 8012656:	6878      	ldr	r0, [r7, #4]
 8012658:	2300      	movs	r3, #0
 801265a:	2200      	movs	r2, #0
 801265c:	f002 ff34 	bl	80154c8 <USBD_LL_Transmit>
 8012660:	e028      	b.n	80126b4 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 8012662:	68ba      	ldr	r2, [r7, #8]
 8012664:	2385      	movs	r3, #133	@ 0x85
 8012666:	009b      	lsls	r3, r3, #2
 8012668:	2100      	movs	r1, #0
 801266a:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801266c:	687a      	ldr	r2, [r7, #4]
 801266e:	23b5      	movs	r3, #181	@ 0xb5
 8012670:	009b      	lsls	r3, r3, #2
 8012672:	58d3      	ldr	r3, [r2, r3]
 8012674:	687a      	ldr	r2, [r7, #4]
 8012676:	33b0      	adds	r3, #176	@ 0xb0
 8012678:	009b      	lsls	r3, r3, #2
 801267a:	18d3      	adds	r3, r2, r3
 801267c:	3304      	adds	r3, #4
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	691b      	ldr	r3, [r3, #16]
 8012682:	2b00      	cmp	r3, #0
 8012684:	d016      	beq.n	80126b4 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012686:	687a      	ldr	r2, [r7, #4]
 8012688:	23b5      	movs	r3, #181	@ 0xb5
 801268a:	009b      	lsls	r3, r3, #2
 801268c:	58d3      	ldr	r3, [r2, r3]
 801268e:	687a      	ldr	r2, [r7, #4]
 8012690:	33b0      	adds	r3, #176	@ 0xb0
 8012692:	009b      	lsls	r3, r3, #2
 8012694:	18d3      	adds	r3, r2, r3
 8012696:	3304      	adds	r3, #4
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	691c      	ldr	r4, [r3, #16]
 801269c:	68ba      	ldr	r2, [r7, #8]
 801269e:	2382      	movs	r3, #130	@ 0x82
 80126a0:	009b      	lsls	r3, r3, #2
 80126a2:	58d0      	ldr	r0, [r2, r3]
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	2284      	movs	r2, #132	@ 0x84
 80126a8:	0092      	lsls	r2, r2, #2
 80126aa:	1899      	adds	r1, r3, r2
 80126ac:	1cfb      	adds	r3, r7, #3
 80126ae:	781b      	ldrb	r3, [r3, #0]
 80126b0:	001a      	movs	r2, r3
 80126b2:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 80126b4:	2300      	movs	r3, #0
}
 80126b6:	0018      	movs	r0, r3
 80126b8:	46bd      	mov	sp, r7
 80126ba:	b005      	add	sp, #20
 80126bc:	bd90      	pop	{r4, r7, pc}

080126be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80126be:	b580      	push	{r7, lr}
 80126c0:	b084      	sub	sp, #16
 80126c2:	af00      	add	r7, sp, #0
 80126c4:	6078      	str	r0, [r7, #4]
 80126c6:	000a      	movs	r2, r1
 80126c8:	1cfb      	adds	r3, r7, #3
 80126ca:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80126cc:	687a      	ldr	r2, [r7, #4]
 80126ce:	23b5      	movs	r3, #181	@ 0xb5
 80126d0:	009b      	lsls	r3, r3, #2
 80126d2:	58d2      	ldr	r2, [r2, r3]
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	32b0      	adds	r2, #176	@ 0xb0
 80126d8:	0092      	lsls	r2, r2, #2
 80126da:	58d3      	ldr	r3, [r2, r3]
 80126dc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80126de:	687a      	ldr	r2, [r7, #4]
 80126e0:	23b5      	movs	r3, #181	@ 0xb5
 80126e2:	009b      	lsls	r3, r3, #2
 80126e4:	58d2      	ldr	r2, [r2, r3]
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	32b0      	adds	r2, #176	@ 0xb0
 80126ea:	0092      	lsls	r2, r2, #2
 80126ec:	58d3      	ldr	r3, [r2, r3]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d101      	bne.n	80126f6 <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 80126f2:	2303      	movs	r3, #3
 80126f4:	e022      	b.n	801273c <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80126f6:	1cfb      	adds	r3, r7, #3
 80126f8:	781a      	ldrb	r2, [r3, #0]
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	0011      	movs	r1, r2
 80126fe:	0018      	movs	r0, r3
 8012700:	f002 ff42 	bl	8015588 <USBD_LL_GetRxDataSize>
 8012704:	0001      	movs	r1, r0
 8012706:	68fa      	ldr	r2, [r7, #12]
 8012708:	2383      	movs	r3, #131	@ 0x83
 801270a:	009b      	lsls	r3, r3, #2
 801270c:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801270e:	687a      	ldr	r2, [r7, #4]
 8012710:	23b5      	movs	r3, #181	@ 0xb5
 8012712:	009b      	lsls	r3, r3, #2
 8012714:	58d3      	ldr	r3, [r2, r3]
 8012716:	687a      	ldr	r2, [r7, #4]
 8012718:	33b0      	adds	r3, #176	@ 0xb0
 801271a:	009b      	lsls	r3, r3, #2
 801271c:	18d3      	adds	r3, r2, r3
 801271e:	3304      	adds	r3, #4
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	68da      	ldr	r2, [r3, #12]
 8012724:	68f9      	ldr	r1, [r7, #12]
 8012726:	2381      	movs	r3, #129	@ 0x81
 8012728:	009b      	lsls	r3, r3, #2
 801272a:	58c8      	ldr	r0, [r1, r3]
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	2183      	movs	r1, #131	@ 0x83
 8012730:	0089      	lsls	r1, r1, #2
 8012732:	468c      	mov	ip, r1
 8012734:	4463      	add	r3, ip
 8012736:	0019      	movs	r1, r3
 8012738:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 801273a:	2300      	movs	r3, #0
}
 801273c:	0018      	movs	r0, r3
 801273e:	46bd      	mov	sp, r7
 8012740:	b004      	add	sp, #16
 8012742:	bd80      	pop	{r7, pc}

08012744 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012744:	b590      	push	{r4, r7, lr}
 8012746:	b085      	sub	sp, #20
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801274c:	687a      	ldr	r2, [r7, #4]
 801274e:	23b5      	movs	r3, #181	@ 0xb5
 8012750:	009b      	lsls	r3, r3, #2
 8012752:	58d2      	ldr	r2, [r2, r3]
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	32b0      	adds	r2, #176	@ 0xb0
 8012758:	0092      	lsls	r2, r2, #2
 801275a:	58d3      	ldr	r3, [r2, r3]
 801275c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d101      	bne.n	8012768 <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8012764:	2303      	movs	r3, #3
 8012766:	e02b      	b.n	80127c0 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012768:	687a      	ldr	r2, [r7, #4]
 801276a:	23b5      	movs	r3, #181	@ 0xb5
 801276c:	009b      	lsls	r3, r3, #2
 801276e:	58d3      	ldr	r3, [r2, r3]
 8012770:	687a      	ldr	r2, [r7, #4]
 8012772:	33b0      	adds	r3, #176	@ 0xb0
 8012774:	009b      	lsls	r3, r3, #2
 8012776:	18d3      	adds	r3, r2, r3
 8012778:	3304      	adds	r3, #4
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d01e      	beq.n	80127be <USBD_CDC_EP0_RxReady+0x7a>
 8012780:	68fa      	ldr	r2, [r7, #12]
 8012782:	2380      	movs	r3, #128	@ 0x80
 8012784:	009b      	lsls	r3, r3, #2
 8012786:	5cd3      	ldrb	r3, [r2, r3]
 8012788:	2bff      	cmp	r3, #255	@ 0xff
 801278a:	d018      	beq.n	80127be <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801278c:	687a      	ldr	r2, [r7, #4]
 801278e:	23b5      	movs	r3, #181	@ 0xb5
 8012790:	009b      	lsls	r3, r3, #2
 8012792:	58d3      	ldr	r3, [r2, r3]
 8012794:	687a      	ldr	r2, [r7, #4]
 8012796:	33b0      	adds	r3, #176	@ 0xb0
 8012798:	009b      	lsls	r3, r3, #2
 801279a:	18d3      	adds	r3, r2, r3
 801279c:	3304      	adds	r3, #4
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	689b      	ldr	r3, [r3, #8]
 80127a2:	68f9      	ldr	r1, [r7, #12]
 80127a4:	2280      	movs	r2, #128	@ 0x80
 80127a6:	0092      	lsls	r2, r2, #2
 80127a8:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 80127aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80127ac:	68fa      	ldr	r2, [r7, #12]
 80127ae:	4c06      	ldr	r4, [pc, #24]	@ (80127c8 <USBD_CDC_EP0_RxReady+0x84>)
 80127b0:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80127b2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80127b4:	68fa      	ldr	r2, [r7, #12]
 80127b6:	2380      	movs	r3, #128	@ 0x80
 80127b8:	009b      	lsls	r3, r3, #2
 80127ba:	21ff      	movs	r1, #255	@ 0xff
 80127bc:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 80127be:	2300      	movs	r3, #0
}
 80127c0:	0018      	movs	r0, r3
 80127c2:	46bd      	mov	sp, r7
 80127c4:	b005      	add	sp, #20
 80127c6:	bd90      	pop	{r4, r7, pc}
 80127c8:	00000201 	.word	0x00000201

080127cc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80127cc:	b580      	push	{r7, lr}
 80127ce:	b086      	sub	sp, #24
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80127d4:	4b20      	ldr	r3, [pc, #128]	@ (8012858 <USBD_CDC_GetFSCfgDesc+0x8c>)
 80127d6:	2182      	movs	r1, #130	@ 0x82
 80127d8:	0018      	movs	r0, r3
 80127da:	f000 fd4e 	bl	801327a <USBD_GetEpDesc>
 80127de:	0003      	movs	r3, r0
 80127e0:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80127e2:	4b1d      	ldr	r3, [pc, #116]	@ (8012858 <USBD_CDC_GetFSCfgDesc+0x8c>)
 80127e4:	2101      	movs	r1, #1
 80127e6:	0018      	movs	r0, r3
 80127e8:	f000 fd47 	bl	801327a <USBD_GetEpDesc>
 80127ec:	0003      	movs	r3, r0
 80127ee:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80127f0:	4b19      	ldr	r3, [pc, #100]	@ (8012858 <USBD_CDC_GetFSCfgDesc+0x8c>)
 80127f2:	2181      	movs	r1, #129	@ 0x81
 80127f4:	0018      	movs	r0, r3
 80127f6:	f000 fd40 	bl	801327a <USBD_GetEpDesc>
 80127fa:	0003      	movs	r3, r0
 80127fc:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 80127fe:	697b      	ldr	r3, [r7, #20]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d002      	beq.n	801280a <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012804:	697b      	ldr	r3, [r7, #20]
 8012806:	2210      	movs	r2, #16
 8012808:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801280a:	693b      	ldr	r3, [r7, #16]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d00b      	beq.n	8012828 <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012810:	693b      	ldr	r3, [r7, #16]
 8012812:	791a      	ldrb	r2, [r3, #4]
 8012814:	2100      	movs	r1, #0
 8012816:	400a      	ands	r2, r1
 8012818:	1c11      	adds	r1, r2, #0
 801281a:	2240      	movs	r2, #64	@ 0x40
 801281c:	430a      	orrs	r2, r1
 801281e:	711a      	strb	r2, [r3, #4]
 8012820:	795a      	ldrb	r2, [r3, #5]
 8012822:	2100      	movs	r1, #0
 8012824:	400a      	ands	r2, r1
 8012826:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012828:	68fb      	ldr	r3, [r7, #12]
 801282a:	2b00      	cmp	r3, #0
 801282c:	d00b      	beq.n	8012846 <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801282e:	68fb      	ldr	r3, [r7, #12]
 8012830:	791a      	ldrb	r2, [r3, #4]
 8012832:	2100      	movs	r1, #0
 8012834:	400a      	ands	r2, r1
 8012836:	1c11      	adds	r1, r2, #0
 8012838:	2240      	movs	r2, #64	@ 0x40
 801283a:	430a      	orrs	r2, r1
 801283c:	711a      	strb	r2, [r3, #4]
 801283e:	795a      	ldrb	r2, [r3, #5]
 8012840:	2100      	movs	r1, #0
 8012842:	400a      	ands	r2, r1
 8012844:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	2243      	movs	r2, #67	@ 0x43
 801284a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801284c:	4b02      	ldr	r3, [pc, #8]	@ (8012858 <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 801284e:	0018      	movs	r0, r3
 8012850:	46bd      	mov	sp, r7
 8012852:	b006      	add	sp, #24
 8012854:	bd80      	pop	{r7, pc}
 8012856:	46c0      	nop			@ (mov r8, r8)
 8012858:	20000054 	.word	0x20000054

0801285c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b086      	sub	sp, #24
 8012860:	af00      	add	r7, sp, #0
 8012862:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012864:	4b20      	ldr	r3, [pc, #128]	@ (80128e8 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8012866:	2182      	movs	r1, #130	@ 0x82
 8012868:	0018      	movs	r0, r3
 801286a:	f000 fd06 	bl	801327a <USBD_GetEpDesc>
 801286e:	0003      	movs	r3, r0
 8012870:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012872:	4b1d      	ldr	r3, [pc, #116]	@ (80128e8 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8012874:	2101      	movs	r1, #1
 8012876:	0018      	movs	r0, r3
 8012878:	f000 fcff 	bl	801327a <USBD_GetEpDesc>
 801287c:	0003      	movs	r3, r0
 801287e:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012880:	4b19      	ldr	r3, [pc, #100]	@ (80128e8 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8012882:	2181      	movs	r1, #129	@ 0x81
 8012884:	0018      	movs	r0, r3
 8012886:	f000 fcf8 	bl	801327a <USBD_GetEpDesc>
 801288a:	0003      	movs	r3, r0
 801288c:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 801288e:	697b      	ldr	r3, [r7, #20]
 8012890:	2b00      	cmp	r3, #0
 8012892:	d002      	beq.n	801289a <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8012894:	697b      	ldr	r3, [r7, #20]
 8012896:	2210      	movs	r2, #16
 8012898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801289a:	693b      	ldr	r3, [r7, #16]
 801289c:	2b00      	cmp	r3, #0
 801289e:	d00b      	beq.n	80128b8 <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80128a0:	693b      	ldr	r3, [r7, #16]
 80128a2:	791a      	ldrb	r2, [r3, #4]
 80128a4:	2100      	movs	r1, #0
 80128a6:	400a      	ands	r2, r1
 80128a8:	711a      	strb	r2, [r3, #4]
 80128aa:	795a      	ldrb	r2, [r3, #5]
 80128ac:	2100      	movs	r1, #0
 80128ae:	400a      	ands	r2, r1
 80128b0:	1c11      	adds	r1, r2, #0
 80128b2:	2202      	movs	r2, #2
 80128b4:	430a      	orrs	r2, r1
 80128b6:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d00b      	beq.n	80128d6 <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	791a      	ldrb	r2, [r3, #4]
 80128c2:	2100      	movs	r1, #0
 80128c4:	400a      	ands	r2, r1
 80128c6:	711a      	strb	r2, [r3, #4]
 80128c8:	795a      	ldrb	r2, [r3, #5]
 80128ca:	2100      	movs	r1, #0
 80128cc:	400a      	ands	r2, r1
 80128ce:	1c11      	adds	r1, r2, #0
 80128d0:	2202      	movs	r2, #2
 80128d2:	430a      	orrs	r2, r1
 80128d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	2243      	movs	r2, #67	@ 0x43
 80128da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80128dc:	4b02      	ldr	r3, [pc, #8]	@ (80128e8 <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 80128de:	0018      	movs	r0, r3
 80128e0:	46bd      	mov	sp, r7
 80128e2:	b006      	add	sp, #24
 80128e4:	bd80      	pop	{r7, pc}
 80128e6:	46c0      	nop			@ (mov r8, r8)
 80128e8:	20000054 	.word	0x20000054

080128ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80128ec:	b580      	push	{r7, lr}
 80128ee:	b086      	sub	sp, #24
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80128f4:	4b20      	ldr	r3, [pc, #128]	@ (8012978 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 80128f6:	2182      	movs	r1, #130	@ 0x82
 80128f8:	0018      	movs	r0, r3
 80128fa:	f000 fcbe 	bl	801327a <USBD_GetEpDesc>
 80128fe:	0003      	movs	r3, r0
 8012900:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012902:	4b1d      	ldr	r3, [pc, #116]	@ (8012978 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8012904:	2101      	movs	r1, #1
 8012906:	0018      	movs	r0, r3
 8012908:	f000 fcb7 	bl	801327a <USBD_GetEpDesc>
 801290c:	0003      	movs	r3, r0
 801290e:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8012910:	4b19      	ldr	r3, [pc, #100]	@ (8012978 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8012912:	2181      	movs	r1, #129	@ 0x81
 8012914:	0018      	movs	r0, r3
 8012916:	f000 fcb0 	bl	801327a <USBD_GetEpDesc>
 801291a:	0003      	movs	r3, r0
 801291c:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	2b00      	cmp	r3, #0
 8012922:	d002      	beq.n	801292a <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8012924:	697b      	ldr	r3, [r7, #20]
 8012926:	2210      	movs	r2, #16
 8012928:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801292a:	693b      	ldr	r3, [r7, #16]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d00b      	beq.n	8012948 <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012930:	693b      	ldr	r3, [r7, #16]
 8012932:	791a      	ldrb	r2, [r3, #4]
 8012934:	2100      	movs	r1, #0
 8012936:	400a      	ands	r2, r1
 8012938:	1c11      	adds	r1, r2, #0
 801293a:	2240      	movs	r2, #64	@ 0x40
 801293c:	430a      	orrs	r2, r1
 801293e:	711a      	strb	r2, [r3, #4]
 8012940:	795a      	ldrb	r2, [r3, #5]
 8012942:	2100      	movs	r1, #0
 8012944:	400a      	ands	r2, r1
 8012946:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d00b      	beq.n	8012966 <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	791a      	ldrb	r2, [r3, #4]
 8012952:	2100      	movs	r1, #0
 8012954:	400a      	ands	r2, r1
 8012956:	1c11      	adds	r1, r2, #0
 8012958:	2240      	movs	r2, #64	@ 0x40
 801295a:	430a      	orrs	r2, r1
 801295c:	711a      	strb	r2, [r3, #4]
 801295e:	795a      	ldrb	r2, [r3, #5]
 8012960:	2100      	movs	r1, #0
 8012962:	400a      	ands	r2, r1
 8012964:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	2243      	movs	r2, #67	@ 0x43
 801296a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801296c:	4b02      	ldr	r3, [pc, #8]	@ (8012978 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 801296e:	0018      	movs	r0, r3
 8012970:	46bd      	mov	sp, r7
 8012972:	b006      	add	sp, #24
 8012974:	bd80      	pop	{r7, pc}
 8012976:	46c0      	nop			@ (mov r8, r8)
 8012978:	20000054 	.word	0x20000054

0801297c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b082      	sub	sp, #8
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	220a      	movs	r2, #10
 8012988:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801298a:	4b02      	ldr	r3, [pc, #8]	@ (8012994 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 801298c:	0018      	movs	r0, r3
 801298e:	46bd      	mov	sp, r7
 8012990:	b002      	add	sp, #8
 8012992:	bd80      	pop	{r7, pc}
 8012994:	20000010 	.word	0x20000010

08012998 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b082      	sub	sp, #8
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]
 80129a0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80129a2:	683b      	ldr	r3, [r7, #0]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d101      	bne.n	80129ac <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80129a8:	2303      	movs	r3, #3
 80129aa:	e00b      	b.n	80129c4 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 80129ac:	687a      	ldr	r2, [r7, #4]
 80129ae:	23b5      	movs	r3, #181	@ 0xb5
 80129b0:	009b      	lsls	r3, r3, #2
 80129b2:	58d3      	ldr	r3, [r2, r3]
 80129b4:	687a      	ldr	r2, [r7, #4]
 80129b6:	33b0      	adds	r3, #176	@ 0xb0
 80129b8:	009b      	lsls	r3, r3, #2
 80129ba:	18d3      	adds	r3, r2, r3
 80129bc:	3304      	adds	r3, #4
 80129be:	683a      	ldr	r2, [r7, #0]
 80129c0:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 80129c2:	2300      	movs	r3, #0
}
 80129c4:	0018      	movs	r0, r3
 80129c6:	46bd      	mov	sp, r7
 80129c8:	b002      	add	sp, #8
 80129ca:	bd80      	pop	{r7, pc}

080129cc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b086      	sub	sp, #24
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	60f8      	str	r0, [r7, #12]
 80129d4:	60b9      	str	r1, [r7, #8]
 80129d6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80129d8:	68fa      	ldr	r2, [r7, #12]
 80129da:	23b5      	movs	r3, #181	@ 0xb5
 80129dc:	009b      	lsls	r3, r3, #2
 80129de:	58d2      	ldr	r2, [r2, r3]
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	32b0      	adds	r2, #176	@ 0xb0
 80129e4:	0092      	lsls	r2, r2, #2
 80129e6:	58d3      	ldr	r3, [r2, r3]
 80129e8:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80129ea:	697b      	ldr	r3, [r7, #20]
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d101      	bne.n	80129f4 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80129f0:	2303      	movs	r3, #3
 80129f2:	e00a      	b.n	8012a0a <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 80129f4:	697a      	ldr	r2, [r7, #20]
 80129f6:	2382      	movs	r3, #130	@ 0x82
 80129f8:	009b      	lsls	r3, r3, #2
 80129fa:	68b9      	ldr	r1, [r7, #8]
 80129fc:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 80129fe:	697a      	ldr	r2, [r7, #20]
 8012a00:	2384      	movs	r3, #132	@ 0x84
 8012a02:	009b      	lsls	r3, r3, #2
 8012a04:	6879      	ldr	r1, [r7, #4]
 8012a06:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8012a08:	2300      	movs	r3, #0
}
 8012a0a:	0018      	movs	r0, r3
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	b006      	add	sp, #24
 8012a10:	bd80      	pop	{r7, pc}

08012a12 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012a12:	b580      	push	{r7, lr}
 8012a14:	b084      	sub	sp, #16
 8012a16:	af00      	add	r7, sp, #0
 8012a18:	6078      	str	r0, [r7, #4]
 8012a1a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012a1c:	687a      	ldr	r2, [r7, #4]
 8012a1e:	23b5      	movs	r3, #181	@ 0xb5
 8012a20:	009b      	lsls	r3, r3, #2
 8012a22:	58d2      	ldr	r2, [r2, r3]
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	32b0      	adds	r2, #176	@ 0xb0
 8012a28:	0092      	lsls	r2, r2, #2
 8012a2a:	58d3      	ldr	r3, [r2, r3]
 8012a2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d101      	bne.n	8012a38 <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8012a34:	2303      	movs	r3, #3
 8012a36:	e005      	b.n	8012a44 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 8012a38:	68fa      	ldr	r2, [r7, #12]
 8012a3a:	2381      	movs	r3, #129	@ 0x81
 8012a3c:	009b      	lsls	r3, r3, #2
 8012a3e:	6839      	ldr	r1, [r7, #0]
 8012a40:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 8012a42:	2300      	movs	r3, #0
}
 8012a44:	0018      	movs	r0, r3
 8012a46:	46bd      	mov	sp, r7
 8012a48:	b004      	add	sp, #16
 8012a4a:	bd80      	pop	{r7, pc}

08012a4c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012a4c:	b580      	push	{r7, lr}
 8012a4e:	b084      	sub	sp, #16
 8012a50:	af00      	add	r7, sp, #0
 8012a52:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012a54:	687a      	ldr	r2, [r7, #4]
 8012a56:	23b5      	movs	r3, #181	@ 0xb5
 8012a58:	009b      	lsls	r3, r3, #2
 8012a5a:	58d2      	ldr	r2, [r2, r3]
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	32b0      	adds	r2, #176	@ 0xb0
 8012a60:	0092      	lsls	r2, r2, #2
 8012a62:	58d3      	ldr	r3, [r2, r3]
 8012a64:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012a66:	687a      	ldr	r2, [r7, #4]
 8012a68:	23b5      	movs	r3, #181	@ 0xb5
 8012a6a:	009b      	lsls	r3, r3, #2
 8012a6c:	58d2      	ldr	r2, [r2, r3]
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	32b0      	adds	r2, #176	@ 0xb0
 8012a72:	0092      	lsls	r2, r2, #2
 8012a74:	58d3      	ldr	r3, [r2, r3]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d101      	bne.n	8012a7e <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8012a7a:	2303      	movs	r3, #3
 8012a7c:	e01a      	b.n	8012ab4 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	7c1b      	ldrb	r3, [r3, #16]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d10b      	bne.n	8012a9e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012a86:	4b0d      	ldr	r3, [pc, #52]	@ (8012abc <USBD_CDC_ReceivePacket+0x70>)
 8012a88:	7819      	ldrb	r1, [r3, #0]
 8012a8a:	68fa      	ldr	r2, [r7, #12]
 8012a8c:	2381      	movs	r3, #129	@ 0x81
 8012a8e:	009b      	lsls	r3, r3, #2
 8012a90:	58d2      	ldr	r2, [r2, r3]
 8012a92:	2380      	movs	r3, #128	@ 0x80
 8012a94:	009b      	lsls	r3, r3, #2
 8012a96:	6878      	ldr	r0, [r7, #4]
 8012a98:	f002 fd46 	bl	8015528 <USBD_LL_PrepareReceive>
 8012a9c:	e009      	b.n	8012ab2 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012a9e:	4b07      	ldr	r3, [pc, #28]	@ (8012abc <USBD_CDC_ReceivePacket+0x70>)
 8012aa0:	7819      	ldrb	r1, [r3, #0]
 8012aa2:	68fa      	ldr	r2, [r7, #12]
 8012aa4:	2381      	movs	r3, #129	@ 0x81
 8012aa6:	009b      	lsls	r3, r3, #2
 8012aa8:	58d2      	ldr	r2, [r2, r3]
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	2340      	movs	r3, #64	@ 0x40
 8012aae:	f002 fd3b 	bl	8015528 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012ab2:	2300      	movs	r3, #0
}
 8012ab4:	0018      	movs	r0, r3
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	b004      	add	sp, #16
 8012aba:	bd80      	pop	{r7, pc}
 8012abc:	20000098 	.word	0x20000098

08012ac0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012ac0:	b5b0      	push	{r4, r5, r7, lr}
 8012ac2:	b086      	sub	sp, #24
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	60b9      	str	r1, [r7, #8]
 8012aca:	1dfb      	adds	r3, r7, #7
 8012acc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d101      	bne.n	8012ad8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012ad4:	2303      	movs	r3, #3
 8012ad6:	e029      	b.n	8012b2c <USBD_Init+0x6c>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8012ad8:	68fa      	ldr	r2, [r7, #12]
 8012ada:	23ae      	movs	r3, #174	@ 0xae
 8012adc:	009b      	lsls	r3, r3, #2
 8012ade:	2100      	movs	r1, #0
 8012ae0:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 8012ae2:	68fa      	ldr	r2, [r7, #12]
 8012ae4:	23b1      	movs	r3, #177	@ 0xb1
 8012ae6:	009b      	lsls	r3, r3, #2
 8012ae8:	2100      	movs	r1, #0
 8012aea:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8012aec:	68fa      	ldr	r2, [r7, #12]
 8012aee:	23b4      	movs	r3, #180	@ 0xb4
 8012af0:	009b      	lsls	r3, r3, #2
 8012af2:	2100      	movs	r1, #0
 8012af4:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012af6:	68bb      	ldr	r3, [r7, #8]
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d004      	beq.n	8012b06 <USBD_Init+0x46>
  {
    pdev->pDesc = pdesc;
 8012afc:	68fa      	ldr	r2, [r7, #12]
 8012afe:	23ad      	movs	r3, #173	@ 0xad
 8012b00:	009b      	lsls	r3, r3, #2
 8012b02:	68b9      	ldr	r1, [r7, #8]
 8012b04:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012b06:	68fa      	ldr	r2, [r7, #12]
 8012b08:	23a7      	movs	r3, #167	@ 0xa7
 8012b0a:	009b      	lsls	r3, r3, #2
 8012b0c:	2101      	movs	r1, #1
 8012b0e:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	1dfa      	adds	r2, r7, #7
 8012b14:	7812      	ldrb	r2, [r2, #0]
 8012b16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012b18:	2517      	movs	r5, #23
 8012b1a:	197c      	adds	r4, r7, r5
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	0018      	movs	r0, r3
 8012b20:	f002 fb28 	bl	8015174 <USBD_LL_Init>
 8012b24:	0003      	movs	r3, r0
 8012b26:	7023      	strb	r3, [r4, #0]

  return ret;
 8012b28:	197b      	adds	r3, r7, r5
 8012b2a:	781b      	ldrb	r3, [r3, #0]
}
 8012b2c:	0018      	movs	r0, r3
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	b006      	add	sp, #24
 8012b32:	bdb0      	pop	{r4, r5, r7, pc}

08012b34 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b084      	sub	sp, #16
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	6078      	str	r0, [r7, #4]
 8012b3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012b3e:	230e      	movs	r3, #14
 8012b40:	18fb      	adds	r3, r7, r3
 8012b42:	2200      	movs	r2, #0
 8012b44:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 8012b46:	683b      	ldr	r3, [r7, #0]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d101      	bne.n	8012b50 <USBD_RegisterClass+0x1c>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012b4c:	2303      	movs	r3, #3
 8012b4e:	e02b      	b.n	8012ba8 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012b50:	687a      	ldr	r2, [r7, #4]
 8012b52:	23ae      	movs	r3, #174	@ 0xae
 8012b54:	009b      	lsls	r3, r3, #2
 8012b56:	6839      	ldr	r1, [r7, #0]
 8012b58:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8012b5a:	687a      	ldr	r2, [r7, #4]
 8012b5c:	23b5      	movs	r3, #181	@ 0xb5
 8012b5e:	009b      	lsls	r3, r3, #2
 8012b60:	58d2      	ldr	r2, [r2, r3]
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	32ae      	adds	r2, #174	@ 0xae
 8012b66:	0092      	lsls	r2, r2, #2
 8012b68:	58d3      	ldr	r3, [r2, r3]
 8012b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d011      	beq.n	8012b94 <USBD_RegisterClass+0x60>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8012b70:	687a      	ldr	r2, [r7, #4]
 8012b72:	23b5      	movs	r3, #181	@ 0xb5
 8012b74:	009b      	lsls	r3, r3, #2
 8012b76:	58d2      	ldr	r2, [r2, r3]
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	32ae      	adds	r2, #174	@ 0xae
 8012b7c:	0092      	lsls	r2, r2, #2
 8012b7e:	58d3      	ldr	r3, [r2, r3]
 8012b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b82:	220e      	movs	r2, #14
 8012b84:	18ba      	adds	r2, r7, r2
 8012b86:	0010      	movs	r0, r2
 8012b88:	4798      	blx	r3
 8012b8a:	0001      	movs	r1, r0
 8012b8c:	687a      	ldr	r2, [r7, #4]
 8012b8e:	23b4      	movs	r3, #180	@ 0xb4
 8012b90:	009b      	lsls	r3, r3, #2
 8012b92:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8012b94:	687a      	ldr	r2, [r7, #4]
 8012b96:	23b6      	movs	r3, #182	@ 0xb6
 8012b98:	009b      	lsls	r3, r3, #2
 8012b9a:	58d3      	ldr	r3, [r2, r3]
 8012b9c:	1c59      	adds	r1, r3, #1
 8012b9e:	687a      	ldr	r2, [r7, #4]
 8012ba0:	23b6      	movs	r3, #182	@ 0xb6
 8012ba2:	009b      	lsls	r3, r3, #2
 8012ba4:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	0018      	movs	r0, r3
 8012baa:	46bd      	mov	sp, r7
 8012bac:	b004      	add	sp, #16
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b082      	sub	sp, #8
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	0018      	movs	r0, r3
 8012bbc:	f002 fb4c 	bl	8015258 <USBD_LL_Start>
 8012bc0:	0003      	movs	r3, r0
}
 8012bc2:	0018      	movs	r0, r3
 8012bc4:	46bd      	mov	sp, r7
 8012bc6:	b002      	add	sp, #8
 8012bc8:	bd80      	pop	{r7, pc}

08012bca <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012bca:	b580      	push	{r7, lr}
 8012bcc:	b082      	sub	sp, #8
 8012bce:	af00      	add	r7, sp, #0
 8012bd0:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012bd2:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012bd4:	0018      	movs	r0, r3
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	b002      	add	sp, #8
 8012bda:	bd80      	pop	{r7, pc}

08012bdc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012bdc:	b590      	push	{r4, r7, lr}
 8012bde:	b085      	sub	sp, #20
 8012be0:	af00      	add	r7, sp, #0
 8012be2:	6078      	str	r0, [r7, #4]
 8012be4:	000a      	movs	r2, r1
 8012be6:	1cfb      	adds	r3, r7, #3
 8012be8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012bea:	210f      	movs	r1, #15
 8012bec:	187b      	adds	r3, r7, r1
 8012bee:	2200      	movs	r2, #0
 8012bf0:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012bf2:	687a      	ldr	r2, [r7, #4]
 8012bf4:	23ae      	movs	r3, #174	@ 0xae
 8012bf6:	009b      	lsls	r3, r3, #2
 8012bf8:	58d3      	ldr	r3, [r2, r3]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d00c      	beq.n	8012c18 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8012bfe:	687a      	ldr	r2, [r7, #4]
 8012c00:	23ae      	movs	r3, #174	@ 0xae
 8012c02:	009b      	lsls	r3, r3, #2
 8012c04:	58d3      	ldr	r3, [r2, r3]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	187c      	adds	r4, r7, r1
 8012c0a:	1cfa      	adds	r2, r7, #3
 8012c0c:	7811      	ldrb	r1, [r2, #0]
 8012c0e:	687a      	ldr	r2, [r7, #4]
 8012c10:	0010      	movs	r0, r2
 8012c12:	4798      	blx	r3
 8012c14:	0003      	movs	r3, r0
 8012c16:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012c18:	230f      	movs	r3, #15
 8012c1a:	18fb      	adds	r3, r7, r3
 8012c1c:	781b      	ldrb	r3, [r3, #0]
}
 8012c1e:	0018      	movs	r0, r3
 8012c20:	46bd      	mov	sp, r7
 8012c22:	b005      	add	sp, #20
 8012c24:	bd90      	pop	{r4, r7, pc}

08012c26 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012c26:	b590      	push	{r4, r7, lr}
 8012c28:	b085      	sub	sp, #20
 8012c2a:	af00      	add	r7, sp, #0
 8012c2c:	6078      	str	r0, [r7, #4]
 8012c2e:	000a      	movs	r2, r1
 8012c30:	1cfb      	adds	r3, r7, #3
 8012c32:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012c34:	240f      	movs	r4, #15
 8012c36:	193b      	adds	r3, r7, r4
 8012c38:	2200      	movs	r2, #0
 8012c3a:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8012c3c:	687a      	ldr	r2, [r7, #4]
 8012c3e:	23ae      	movs	r3, #174	@ 0xae
 8012c40:	009b      	lsls	r3, r3, #2
 8012c42:	58d3      	ldr	r3, [r2, r3]
 8012c44:	685b      	ldr	r3, [r3, #4]
 8012c46:	1cfa      	adds	r2, r7, #3
 8012c48:	7811      	ldrb	r1, [r2, #0]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	0010      	movs	r0, r2
 8012c4e:	4798      	blx	r3
 8012c50:	1e03      	subs	r3, r0, #0
 8012c52:	d002      	beq.n	8012c5a <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 8012c54:	193b      	adds	r3, r7, r4
 8012c56:	2203      	movs	r2, #3
 8012c58:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012c5a:	230f      	movs	r3, #15
 8012c5c:	18fb      	adds	r3, r7, r3
 8012c5e:	781b      	ldrb	r3, [r3, #0]
}
 8012c60:	0018      	movs	r0, r3
 8012c62:	46bd      	mov	sp, r7
 8012c64:	b005      	add	sp, #20
 8012c66:	bd90      	pop	{r4, r7, pc}

08012c68 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012c68:	b590      	push	{r4, r7, lr}
 8012c6a:	b085      	sub	sp, #20
 8012c6c:	af00      	add	r7, sp, #0
 8012c6e:	6078      	str	r0, [r7, #4]
 8012c70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	4a30      	ldr	r2, [pc, #192]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012c76:	4694      	mov	ip, r2
 8012c78:	4463      	add	r3, ip
 8012c7a:	683a      	ldr	r2, [r7, #0]
 8012c7c:	0011      	movs	r1, r2
 8012c7e:	0018      	movs	r0, r3
 8012c80:	f001 fa5d 	bl	801413e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012c84:	687a      	ldr	r2, [r7, #4]
 8012c86:	23a5      	movs	r3, #165	@ 0xa5
 8012c88:	009b      	lsls	r3, r3, #2
 8012c8a:	2101      	movs	r1, #1
 8012c8c:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8012c8e:	687a      	ldr	r2, [r7, #4]
 8012c90:	23ac      	movs	r3, #172	@ 0xac
 8012c92:	009b      	lsls	r3, r3, #2
 8012c94:	5ad3      	ldrh	r3, [r2, r3]
 8012c96:	0019      	movs	r1, r3
 8012c98:	687a      	ldr	r2, [r7, #4]
 8012c9a:	23a6      	movs	r3, #166	@ 0xa6
 8012c9c:	009b      	lsls	r3, r3, #2
 8012c9e:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	4a25      	ldr	r2, [pc, #148]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012ca4:	5c9b      	ldrb	r3, [r3, r2]
 8012ca6:	001a      	movs	r2, r3
 8012ca8:	231f      	movs	r3, #31
 8012caa:	4013      	ands	r3, r2
 8012cac:	2b02      	cmp	r3, #2
 8012cae:	d01f      	beq.n	8012cf0 <USBD_LL_SetupStage+0x88>
 8012cb0:	d82b      	bhi.n	8012d0a <USBD_LL_SetupStage+0xa2>
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d002      	beq.n	8012cbc <USBD_LL_SetupStage+0x54>
 8012cb6:	2b01      	cmp	r3, #1
 8012cb8:	d00d      	beq.n	8012cd6 <USBD_LL_SetupStage+0x6e>
 8012cba:	e026      	b.n	8012d0a <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012cc0:	189a      	adds	r2, r3, r2
 8012cc2:	230f      	movs	r3, #15
 8012cc4:	18fc      	adds	r4, r7, r3
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	0011      	movs	r1, r2
 8012cca:	0018      	movs	r0, r3
 8012ccc:	f000 fb5c 	bl	8013388 <USBD_StdDevReq>
 8012cd0:	0003      	movs	r3, r0
 8012cd2:	7023      	strb	r3, [r4, #0]
      break;
 8012cd4:	e029      	b.n	8012d2a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	4a17      	ldr	r2, [pc, #92]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012cda:	189a      	adds	r2, r3, r2
 8012cdc:	230f      	movs	r3, #15
 8012cde:	18fc      	adds	r4, r7, r3
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	0011      	movs	r1, r2
 8012ce4:	0018      	movs	r0, r3
 8012ce6:	f000 fbcd 	bl	8013484 <USBD_StdItfReq>
 8012cea:	0003      	movs	r3, r0
 8012cec:	7023      	strb	r3, [r4, #0]
      break;
 8012cee:	e01c      	b.n	8012d2a <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	4a11      	ldr	r2, [pc, #68]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012cf4:	189a      	adds	r2, r3, r2
 8012cf6:	230f      	movs	r3, #15
 8012cf8:	18fc      	adds	r4, r7, r3
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	0011      	movs	r1, r2
 8012cfe:	0018      	movs	r0, r3
 8012d00:	f000 fc4d 	bl	801359e <USBD_StdEPReq>
 8012d04:	0003      	movs	r3, r0
 8012d06:	7023      	strb	r3, [r4, #0]
      break;
 8012d08:	e00f      	b.n	8012d2a <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8012d38 <USBD_LL_SetupStage+0xd0>)
 8012d0e:	5c9b      	ldrb	r3, [r3, r2]
 8012d10:	227f      	movs	r2, #127	@ 0x7f
 8012d12:	4393      	bics	r3, r2
 8012d14:	b2da      	uxtb	r2, r3
 8012d16:	230f      	movs	r3, #15
 8012d18:	18fc      	adds	r4, r7, r3
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	0011      	movs	r1, r2
 8012d1e:	0018      	movs	r0, r3
 8012d20:	f002 fb21 	bl	8015366 <USBD_LL_StallEP>
 8012d24:	0003      	movs	r3, r0
 8012d26:	7023      	strb	r3, [r4, #0]
      break;
 8012d28:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8012d2a:	230f      	movs	r3, #15
 8012d2c:	18fb      	adds	r3, r7, r3
 8012d2e:	781b      	ldrb	r3, [r3, #0]
}
 8012d30:	0018      	movs	r0, r3
 8012d32:	46bd      	mov	sp, r7
 8012d34:	b005      	add	sp, #20
 8012d36:	bd90      	pop	{r4, r7, pc}
 8012d38:	000002aa 	.word	0x000002aa

08012d3c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d3e:	b087      	sub	sp, #28
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	60f8      	str	r0, [r7, #12]
 8012d44:	607a      	str	r2, [r7, #4]
 8012d46:	200b      	movs	r0, #11
 8012d48:	183b      	adds	r3, r7, r0
 8012d4a:	1c0a      	adds	r2, r1, #0
 8012d4c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012d4e:	2317      	movs	r3, #23
 8012d50:	18fb      	adds	r3, r7, r3
 8012d52:	2200      	movs	r2, #0
 8012d54:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 8012d56:	183b      	adds	r3, r7, r0
 8012d58:	781b      	ldrb	r3, [r3, #0]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d000      	beq.n	8012d60 <USBD_LL_DataOutStage+0x24>
 8012d5e:	e084      	b.n	8012e6a <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	3355      	adds	r3, #85	@ 0x55
 8012d64:	33ff      	adds	r3, #255	@ 0xff
 8012d66:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012d68:	68fa      	ldr	r2, [r7, #12]
 8012d6a:	23a5      	movs	r3, #165	@ 0xa5
 8012d6c:	009b      	lsls	r3, r3, #2
 8012d6e:	58d3      	ldr	r3, [r2, r3]
 8012d70:	2b03      	cmp	r3, #3
 8012d72:	d000      	beq.n	8012d76 <USBD_LL_DataOutStage+0x3a>
 8012d74:	e0c0      	b.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012d76:	693b      	ldr	r3, [r7, #16]
 8012d78:	689a      	ldr	r2, [r3, #8]
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	68db      	ldr	r3, [r3, #12]
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	d914      	bls.n	8012dac <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 8012d82:	693b      	ldr	r3, [r7, #16]
 8012d84:	689a      	ldr	r2, [r3, #8]
 8012d86:	693b      	ldr	r3, [r7, #16]
 8012d88:	68db      	ldr	r3, [r3, #12]
 8012d8a:	1ad2      	subs	r2, r2, r3
 8012d8c:	693b      	ldr	r3, [r7, #16]
 8012d8e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012d90:	693b      	ldr	r3, [r7, #16]
 8012d92:	68d9      	ldr	r1, [r3, #12]
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	689a      	ldr	r2, [r3, #8]
 8012d98:	000b      	movs	r3, r1
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d900      	bls.n	8012da0 <USBD_LL_DataOutStage+0x64>
 8012d9e:	0013      	movs	r3, r2
 8012da0:	6879      	ldr	r1, [r7, #4]
 8012da2:	68f8      	ldr	r0, [r7, #12]
 8012da4:	001a      	movs	r2, r3
 8012da6:	f001 fadc 	bl	8014362 <USBD_CtlContinueRx>
 8012daa:	e0a5      	b.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	4a55      	ldr	r2, [pc, #340]	@ (8012f04 <USBD_LL_DataOutStage+0x1c8>)
 8012db0:	5c9b      	ldrb	r3, [r3, r2]
 8012db2:	001a      	movs	r2, r3
 8012db4:	231f      	movs	r3, #31
 8012db6:	4013      	ands	r3, r2
 8012db8:	2b02      	cmp	r3, #2
 8012dba:	d018      	beq.n	8012dee <USBD_LL_DataOutStage+0xb2>
 8012dbc:	d825      	bhi.n	8012e0a <USBD_LL_DataOutStage+0xce>
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d002      	beq.n	8012dc8 <USBD_LL_DataOutStage+0x8c>
 8012dc2:	2b01      	cmp	r3, #1
 8012dc4:	d005      	beq.n	8012dd2 <USBD_LL_DataOutStage+0x96>
 8012dc6:	e020      	b.n	8012e0a <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012dc8:	2316      	movs	r3, #22
 8012dca:	18fb      	adds	r3, r7, r3
 8012dcc:	2200      	movs	r2, #0
 8012dce:	701a      	strb	r2, [r3, #0]
            break;
 8012dd0:	e020      	b.n	8012e14 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	4a4c      	ldr	r2, [pc, #304]	@ (8012f08 <USBD_LL_DataOutStage+0x1cc>)
 8012dd6:	5a9b      	ldrh	r3, [r3, r2]
 8012dd8:	b2da      	uxtb	r2, r3
 8012dda:	2316      	movs	r3, #22
 8012ddc:	18fc      	adds	r4, r7, r3
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	0011      	movs	r1, r2
 8012de2:	0018      	movs	r0, r3
 8012de4:	f000 fa31 	bl	801324a <USBD_CoreFindIF>
 8012de8:	0003      	movs	r3, r0
 8012dea:	7023      	strb	r3, [r4, #0]
            break;
 8012dec:	e012      	b.n	8012e14 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	4a45      	ldr	r2, [pc, #276]	@ (8012f08 <USBD_LL_DataOutStage+0x1cc>)
 8012df2:	5a9b      	ldrh	r3, [r3, r2]
 8012df4:	b2da      	uxtb	r2, r3
 8012df6:	2316      	movs	r3, #22
 8012df8:	18fc      	adds	r4, r7, r3
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	0011      	movs	r1, r2
 8012dfe:	0018      	movs	r0, r3
 8012e00:	f000 fa2f 	bl	8013262 <USBD_CoreFindEP>
 8012e04:	0003      	movs	r3, r0
 8012e06:	7023      	strb	r3, [r4, #0]
            break;
 8012e08:	e004      	b.n	8012e14 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012e0a:	2316      	movs	r3, #22
 8012e0c:	18fb      	adds	r3, r7, r3
 8012e0e:	2200      	movs	r2, #0
 8012e10:	701a      	strb	r2, [r3, #0]
            break;
 8012e12:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012e14:	2116      	movs	r1, #22
 8012e16:	187b      	adds	r3, r7, r1
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d120      	bne.n	8012e60 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e1e:	68fa      	ldr	r2, [r7, #12]
 8012e20:	23a7      	movs	r3, #167	@ 0xa7
 8012e22:	009b      	lsls	r3, r3, #2
 8012e24:	5cd3      	ldrb	r3, [r2, r3]
 8012e26:	b2db      	uxtb	r3, r3
 8012e28:	2b03      	cmp	r3, #3
 8012e2a:	d119      	bne.n	8012e60 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8012e2c:	187b      	adds	r3, r7, r1
 8012e2e:	781a      	ldrb	r2, [r3, #0]
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	32ae      	adds	r2, #174	@ 0xae
 8012e34:	0092      	lsls	r2, r2, #2
 8012e36:	58d3      	ldr	r3, [r2, r3]
 8012e38:	691b      	ldr	r3, [r3, #16]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d010      	beq.n	8012e60 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 8012e3e:	0008      	movs	r0, r1
 8012e40:	187b      	adds	r3, r7, r1
 8012e42:	7819      	ldrb	r1, [r3, #0]
 8012e44:	68fa      	ldr	r2, [r7, #12]
 8012e46:	23b5      	movs	r3, #181	@ 0xb5
 8012e48:	009b      	lsls	r3, r3, #2
 8012e4a:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012e4c:	183b      	adds	r3, r7, r0
 8012e4e:	781a      	ldrb	r2, [r3, #0]
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	32ae      	adds	r2, #174	@ 0xae
 8012e54:	0092      	lsls	r2, r2, #2
 8012e56:	58d3      	ldr	r3, [r2, r3]
 8012e58:	691b      	ldr	r3, [r3, #16]
 8012e5a:	68fa      	ldr	r2, [r7, #12]
 8012e5c:	0010      	movs	r0, r2
 8012e5e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	0018      	movs	r0, r3
 8012e64:	f001 fa8e 	bl	8014384 <USBD_CtlSendStatus>
 8012e68:	e046      	b.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8012e6a:	260b      	movs	r6, #11
 8012e6c:	19bb      	adds	r3, r7, r6
 8012e6e:	781b      	ldrb	r3, [r3, #0]
 8012e70:	227f      	movs	r2, #127	@ 0x7f
 8012e72:	4013      	ands	r3, r2
 8012e74:	b2da      	uxtb	r2, r3
 8012e76:	2516      	movs	r5, #22
 8012e78:	197c      	adds	r4, r7, r5
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	0011      	movs	r1, r2
 8012e7e:	0018      	movs	r0, r3
 8012e80:	f000 f9ef 	bl	8013262 <USBD_CoreFindEP>
 8012e84:	0003      	movs	r3, r0
 8012e86:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012e88:	0029      	movs	r1, r5
 8012e8a:	187b      	adds	r3, r7, r1
 8012e8c:	781b      	ldrb	r3, [r3, #0]
 8012e8e:	2bff      	cmp	r3, #255	@ 0xff
 8012e90:	d032      	beq.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
 8012e92:	187b      	adds	r3, r7, r1
 8012e94:	781b      	ldrb	r3, [r3, #0]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d12e      	bne.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e9a:	68fa      	ldr	r2, [r7, #12]
 8012e9c:	23a7      	movs	r3, #167	@ 0xa7
 8012e9e:	009b      	lsls	r3, r3, #2
 8012ea0:	5cd3      	ldrb	r3, [r2, r3]
 8012ea2:	b2db      	uxtb	r3, r3
 8012ea4:	2b03      	cmp	r3, #3
 8012ea6:	d11f      	bne.n	8012ee8 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012ea8:	187b      	adds	r3, r7, r1
 8012eaa:	781a      	ldrb	r2, [r3, #0]
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	32ae      	adds	r2, #174	@ 0xae
 8012eb0:	0092      	lsls	r2, r2, #2
 8012eb2:	58d3      	ldr	r3, [r2, r3]
 8012eb4:	699b      	ldr	r3, [r3, #24]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d016      	beq.n	8012ee8 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 8012eba:	0008      	movs	r0, r1
 8012ebc:	187b      	adds	r3, r7, r1
 8012ebe:	7819      	ldrb	r1, [r3, #0]
 8012ec0:	68fa      	ldr	r2, [r7, #12]
 8012ec2:	23b5      	movs	r3, #181	@ 0xb5
 8012ec4:	009b      	lsls	r3, r3, #2
 8012ec6:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8012ec8:	183b      	adds	r3, r7, r0
 8012eca:	781a      	ldrb	r2, [r3, #0]
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	32ae      	adds	r2, #174	@ 0xae
 8012ed0:	0092      	lsls	r2, r2, #2
 8012ed2:	58d3      	ldr	r3, [r2, r3]
 8012ed4:	699b      	ldr	r3, [r3, #24]
 8012ed6:	2217      	movs	r2, #23
 8012ed8:	18bc      	adds	r4, r7, r2
 8012eda:	19ba      	adds	r2, r7, r6
 8012edc:	7811      	ldrb	r1, [r2, #0]
 8012ede:	68fa      	ldr	r2, [r7, #12]
 8012ee0:	0010      	movs	r0, r2
 8012ee2:	4798      	blx	r3
 8012ee4:	0003      	movs	r3, r0
 8012ee6:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 8012ee8:	2217      	movs	r2, #23
 8012eea:	18bb      	adds	r3, r7, r2
 8012eec:	781b      	ldrb	r3, [r3, #0]
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d002      	beq.n	8012ef8 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 8012ef2:	18bb      	adds	r3, r7, r2
 8012ef4:	781b      	ldrb	r3, [r3, #0]
 8012ef6:	e000      	b.n	8012efa <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 8012ef8:	2300      	movs	r3, #0
}
 8012efa:	0018      	movs	r0, r3
 8012efc:	46bd      	mov	sp, r7
 8012efe:	b007      	add	sp, #28
 8012f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f02:	46c0      	nop			@ (mov r8, r8)
 8012f04:	000002aa 	.word	0x000002aa
 8012f08:	000002ae 	.word	0x000002ae

08012f0c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012f0e:	b087      	sub	sp, #28
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	60f8      	str	r0, [r7, #12]
 8012f14:	607a      	str	r2, [r7, #4]
 8012f16:	200b      	movs	r0, #11
 8012f18:	183b      	adds	r3, r7, r0
 8012f1a:	1c0a      	adds	r2, r1, #0
 8012f1c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8012f1e:	183b      	adds	r3, r7, r0
 8012f20:	781b      	ldrb	r3, [r3, #0]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d000      	beq.n	8012f28 <USBD_LL_DataInStage+0x1c>
 8012f26:	e07d      	b.n	8013024 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	3314      	adds	r3, #20
 8012f2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012f2e:	68fa      	ldr	r2, [r7, #12]
 8012f30:	23a5      	movs	r3, #165	@ 0xa5
 8012f32:	009b      	lsls	r3, r3, #2
 8012f34:	58d3      	ldr	r3, [r2, r3]
 8012f36:	2b02      	cmp	r3, #2
 8012f38:	d164      	bne.n	8013004 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 8012f3a:	693b      	ldr	r3, [r7, #16]
 8012f3c:	689a      	ldr	r2, [r3, #8]
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	68db      	ldr	r3, [r3, #12]
 8012f42:	429a      	cmp	r2, r3
 8012f44:	d914      	bls.n	8012f70 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 8012f46:	693b      	ldr	r3, [r7, #16]
 8012f48:	689a      	ldr	r2, [r3, #8]
 8012f4a:	693b      	ldr	r3, [r7, #16]
 8012f4c:	68db      	ldr	r3, [r3, #12]
 8012f4e:	1ad2      	subs	r2, r2, r3
 8012f50:	693b      	ldr	r3, [r7, #16]
 8012f52:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012f54:	693b      	ldr	r3, [r7, #16]
 8012f56:	689a      	ldr	r2, [r3, #8]
 8012f58:	6879      	ldr	r1, [r7, #4]
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	0018      	movs	r0, r3
 8012f5e:	f001 f9cf 	bl	8014300 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012f62:	68f8      	ldr	r0, [r7, #12]
 8012f64:	2300      	movs	r3, #0
 8012f66:	2200      	movs	r2, #0
 8012f68:	2100      	movs	r1, #0
 8012f6a:	f002 fadd 	bl	8015528 <USBD_LL_PrepareReceive>
 8012f6e:	e049      	b.n	8013004 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	68da      	ldr	r2, [r3, #12]
 8012f74:	693b      	ldr	r3, [r7, #16]
 8012f76:	689b      	ldr	r3, [r3, #8]
 8012f78:	429a      	cmp	r2, r3
 8012f7a:	d11f      	bne.n	8012fbc <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 8012f7c:	693b      	ldr	r3, [r7, #16]
 8012f7e:	685a      	ldr	r2, [r3, #4]
 8012f80:	693b      	ldr	r3, [r7, #16]
 8012f82:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012f84:	429a      	cmp	r2, r3
 8012f86:	d319      	bcc.n	8012fbc <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 8012f88:	693b      	ldr	r3, [r7, #16]
 8012f8a:	685a      	ldr	r2, [r3, #4]
 8012f8c:	68f9      	ldr	r1, [r7, #12]
 8012f8e:	23a6      	movs	r3, #166	@ 0xa6
 8012f90:	009b      	lsls	r3, r3, #2
 8012f92:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 8012f94:	429a      	cmp	r2, r3
 8012f96:	d211      	bcs.n	8012fbc <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	2200      	movs	r2, #0
 8012f9c:	2100      	movs	r1, #0
 8012f9e:	0018      	movs	r0, r3
 8012fa0:	f001 f9ae 	bl	8014300 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012fa4:	68fa      	ldr	r2, [r7, #12]
 8012fa6:	23a6      	movs	r3, #166	@ 0xa6
 8012fa8:	009b      	lsls	r3, r3, #2
 8012faa:	2100      	movs	r1, #0
 8012fac:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012fae:	68f8      	ldr	r0, [r7, #12]
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	2100      	movs	r1, #0
 8012fb6:	f002 fab7 	bl	8015528 <USBD_LL_PrepareReceive>
 8012fba:	e023      	b.n	8013004 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012fbc:	68fa      	ldr	r2, [r7, #12]
 8012fbe:	23a7      	movs	r3, #167	@ 0xa7
 8012fc0:	009b      	lsls	r3, r3, #2
 8012fc2:	5cd3      	ldrb	r3, [r2, r3]
 8012fc4:	b2db      	uxtb	r3, r3
 8012fc6:	2b03      	cmp	r3, #3
 8012fc8:	d113      	bne.n	8012ff2 <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012fca:	68fa      	ldr	r2, [r7, #12]
 8012fcc:	23ae      	movs	r3, #174	@ 0xae
 8012fce:	009b      	lsls	r3, r3, #2
 8012fd0:	58d3      	ldr	r3, [r2, r3]
 8012fd2:	68db      	ldr	r3, [r3, #12]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d00c      	beq.n	8012ff2 <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 8012fd8:	68fa      	ldr	r2, [r7, #12]
 8012fda:	23b5      	movs	r3, #181	@ 0xb5
 8012fdc:	009b      	lsls	r3, r3, #2
 8012fde:	2100      	movs	r1, #0
 8012fe0:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012fe2:	68fa      	ldr	r2, [r7, #12]
 8012fe4:	23ae      	movs	r3, #174	@ 0xae
 8012fe6:	009b      	lsls	r3, r3, #2
 8012fe8:	58d3      	ldr	r3, [r2, r3]
 8012fea:	68db      	ldr	r3, [r3, #12]
 8012fec:	68fa      	ldr	r2, [r7, #12]
 8012fee:	0010      	movs	r0, r2
 8012ff0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	2180      	movs	r1, #128	@ 0x80
 8012ff6:	0018      	movs	r0, r3
 8012ff8:	f002 f9b5 	bl	8015366 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	0018      	movs	r0, r3
 8013000:	f001 f9d4 	bl	80143ac <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8013004:	68fa      	ldr	r2, [r7, #12]
 8013006:	23a8      	movs	r3, #168	@ 0xa8
 8013008:	009b      	lsls	r3, r3, #2
 801300a:	5cd3      	ldrb	r3, [r2, r3]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d050      	beq.n	80130b2 <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	0018      	movs	r0, r3
 8013014:	f7ff fdd9 	bl	8012bca <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013018:	68fa      	ldr	r2, [r7, #12]
 801301a:	23a8      	movs	r3, #168	@ 0xa8
 801301c:	009b      	lsls	r3, r3, #2
 801301e:	2100      	movs	r1, #0
 8013020:	54d1      	strb	r1, [r2, r3]
 8013022:	e046      	b.n	80130b2 <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8013024:	260b      	movs	r6, #11
 8013026:	19bb      	adds	r3, r7, r6
 8013028:	781b      	ldrb	r3, [r3, #0]
 801302a:	2280      	movs	r2, #128	@ 0x80
 801302c:	4252      	negs	r2, r2
 801302e:	4313      	orrs	r3, r2
 8013030:	b2da      	uxtb	r2, r3
 8013032:	2517      	movs	r5, #23
 8013034:	197c      	adds	r4, r7, r5
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	0011      	movs	r1, r2
 801303a:	0018      	movs	r0, r3
 801303c:	f000 f911 	bl	8013262 <USBD_CoreFindEP>
 8013040:	0003      	movs	r3, r0
 8013042:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013044:	0029      	movs	r1, r5
 8013046:	187b      	adds	r3, r7, r1
 8013048:	781b      	ldrb	r3, [r3, #0]
 801304a:	2bff      	cmp	r3, #255	@ 0xff
 801304c:	d031      	beq.n	80130b2 <USBD_LL_DataInStage+0x1a6>
 801304e:	187b      	adds	r3, r7, r1
 8013050:	781b      	ldrb	r3, [r3, #0]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d12d      	bne.n	80130b2 <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013056:	68fa      	ldr	r2, [r7, #12]
 8013058:	23a7      	movs	r3, #167	@ 0xa7
 801305a:	009b      	lsls	r3, r3, #2
 801305c:	5cd3      	ldrb	r3, [r2, r3]
 801305e:	b2db      	uxtb	r3, r3
 8013060:	2b03      	cmp	r3, #3
 8013062:	d126      	bne.n	80130b2 <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8013064:	187b      	adds	r3, r7, r1
 8013066:	781a      	ldrb	r2, [r3, #0]
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	32ae      	adds	r2, #174	@ 0xae
 801306c:	0092      	lsls	r2, r2, #2
 801306e:	58d3      	ldr	r3, [r2, r3]
 8013070:	695b      	ldr	r3, [r3, #20]
 8013072:	2b00      	cmp	r3, #0
 8013074:	d01d      	beq.n	80130b2 <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 8013076:	0008      	movs	r0, r1
 8013078:	187b      	adds	r3, r7, r1
 801307a:	7819      	ldrb	r1, [r3, #0]
 801307c:	68fa      	ldr	r2, [r7, #12]
 801307e:	23b5      	movs	r3, #181	@ 0xb5
 8013080:	009b      	lsls	r3, r3, #2
 8013082:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8013084:	183b      	adds	r3, r7, r0
 8013086:	781a      	ldrb	r2, [r3, #0]
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	32ae      	adds	r2, #174	@ 0xae
 801308c:	0092      	lsls	r2, r2, #2
 801308e:	58d3      	ldr	r3, [r2, r3]
 8013090:	695b      	ldr	r3, [r3, #20]
 8013092:	2516      	movs	r5, #22
 8013094:	197c      	adds	r4, r7, r5
 8013096:	19ba      	adds	r2, r7, r6
 8013098:	7811      	ldrb	r1, [r2, #0]
 801309a:	68fa      	ldr	r2, [r7, #12]
 801309c:	0010      	movs	r0, r2
 801309e:	4798      	blx	r3
 80130a0:	0003      	movs	r3, r0
 80130a2:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 80130a4:	197b      	adds	r3, r7, r5
 80130a6:	781b      	ldrb	r3, [r3, #0]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d002      	beq.n	80130b2 <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 80130ac:	197b      	adds	r3, r7, r5
 80130ae:	781b      	ldrb	r3, [r3, #0]
 80130b0:	e000      	b.n	80130b4 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 80130b2:	2300      	movs	r3, #0
}
 80130b4:	0018      	movs	r0, r3
 80130b6:	46bd      	mov	sp, r7
 80130b8:	b007      	add	sp, #28
 80130ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080130bc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80130bc:	b590      	push	{r4, r7, lr}
 80130be:	b085      	sub	sp, #20
 80130c0:	af00      	add	r7, sp, #0
 80130c2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80130c4:	240f      	movs	r4, #15
 80130c6:	193b      	adds	r3, r7, r4
 80130c8:	2200      	movs	r2, #0
 80130ca:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80130cc:	687a      	ldr	r2, [r7, #4]
 80130ce:	23a7      	movs	r3, #167	@ 0xa7
 80130d0:	009b      	lsls	r3, r3, #2
 80130d2:	2101      	movs	r1, #1
 80130d4:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80130d6:	687a      	ldr	r2, [r7, #4]
 80130d8:	23a5      	movs	r3, #165	@ 0xa5
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	2100      	movs	r1, #0
 80130de:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	2200      	movs	r2, #0
 80130e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80130e6:	687a      	ldr	r2, [r7, #4]
 80130e8:	23a9      	movs	r3, #169	@ 0xa9
 80130ea:	009b      	lsls	r3, r3, #2
 80130ec:	2100      	movs	r1, #0
 80130ee:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 80130f0:	687a      	ldr	r2, [r7, #4]
 80130f2:	23a8      	movs	r3, #168	@ 0xa8
 80130f4:	009b      	lsls	r3, r3, #2
 80130f6:	2100      	movs	r1, #0
 80130f8:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80130fa:	687a      	ldr	r2, [r7, #4]
 80130fc:	23ae      	movs	r3, #174	@ 0xae
 80130fe:	009b      	lsls	r3, r3, #2
 8013100:	58d3      	ldr	r3, [r2, r3]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d016      	beq.n	8013134 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8013106:	687a      	ldr	r2, [r7, #4]
 8013108:	23ae      	movs	r3, #174	@ 0xae
 801310a:	009b      	lsls	r3, r3, #2
 801310c:	58d3      	ldr	r3, [r2, r3]
 801310e:	685b      	ldr	r3, [r3, #4]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d00f      	beq.n	8013134 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8013114:	687a      	ldr	r2, [r7, #4]
 8013116:	23ae      	movs	r3, #174	@ 0xae
 8013118:	009b      	lsls	r3, r3, #2
 801311a:	58d3      	ldr	r3, [r2, r3]
 801311c:	685a      	ldr	r2, [r3, #4]
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	685b      	ldr	r3, [r3, #4]
 8013122:	b2d9      	uxtb	r1, r3
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	0018      	movs	r0, r3
 8013128:	4790      	blx	r2
 801312a:	1e03      	subs	r3, r0, #0
 801312c:	d002      	beq.n	8013134 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 801312e:	193b      	adds	r3, r7, r4
 8013130:	2203      	movs	r2, #3
 8013132:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013134:	6878      	ldr	r0, [r7, #4]
 8013136:	2340      	movs	r3, #64	@ 0x40
 8013138:	2200      	movs	r2, #0
 801313a:	2100      	movs	r1, #0
 801313c:	f002 f8b1 	bl	80152a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013140:	687a      	ldr	r2, [r7, #4]
 8013142:	23b2      	movs	r3, #178	@ 0xb2
 8013144:	005b      	lsls	r3, r3, #1
 8013146:	2101      	movs	r1, #1
 8013148:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801314a:	687a      	ldr	r2, [r7, #4]
 801314c:	23b0      	movs	r3, #176	@ 0xb0
 801314e:	005b      	lsls	r3, r3, #1
 8013150:	2140      	movs	r1, #64	@ 0x40
 8013152:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	2340      	movs	r3, #64	@ 0x40
 8013158:	2200      	movs	r2, #0
 801315a:	2180      	movs	r1, #128	@ 0x80
 801315c:	f002 f8a1 	bl	80152a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2201      	movs	r2, #1
 8013164:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	2240      	movs	r2, #64	@ 0x40
 801316a:	621a      	str	r2, [r3, #32]

  return ret;
 801316c:	230f      	movs	r3, #15
 801316e:	18fb      	adds	r3, r7, r3
 8013170:	781b      	ldrb	r3, [r3, #0]
}
 8013172:	0018      	movs	r0, r3
 8013174:	46bd      	mov	sp, r7
 8013176:	b005      	add	sp, #20
 8013178:	bd90      	pop	{r4, r7, pc}

0801317a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801317a:	b580      	push	{r7, lr}
 801317c:	b082      	sub	sp, #8
 801317e:	af00      	add	r7, sp, #0
 8013180:	6078      	str	r0, [r7, #4]
 8013182:	000a      	movs	r2, r1
 8013184:	1cfb      	adds	r3, r7, #3
 8013186:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	1cfa      	adds	r2, r7, #3
 801318c:	7812      	ldrb	r2, [r2, #0]
 801318e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013190:	2300      	movs	r3, #0
}
 8013192:	0018      	movs	r0, r3
 8013194:	46bd      	mov	sp, r7
 8013196:	b002      	add	sp, #8
 8013198:	bd80      	pop	{r7, pc}
	...

0801319c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801319c:	b580      	push	{r7, lr}
 801319e:	b082      	sub	sp, #8
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80131a4:	687a      	ldr	r2, [r7, #4]
 80131a6:	23a7      	movs	r3, #167	@ 0xa7
 80131a8:	009b      	lsls	r3, r3, #2
 80131aa:	5cd3      	ldrb	r3, [r2, r3]
 80131ac:	b2d9      	uxtb	r1, r3
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	4a05      	ldr	r2, [pc, #20]	@ (80131c8 <USBD_LL_Suspend+0x2c>)
 80131b2:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80131b4:	687a      	ldr	r2, [r7, #4]
 80131b6:	23a7      	movs	r3, #167	@ 0xa7
 80131b8:	009b      	lsls	r3, r3, #2
 80131ba:	2104      	movs	r1, #4
 80131bc:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 80131be:	2300      	movs	r3, #0
}
 80131c0:	0018      	movs	r0, r3
 80131c2:	46bd      	mov	sp, r7
 80131c4:	b002      	add	sp, #8
 80131c6:	bd80      	pop	{r7, pc}
 80131c8:	0000029d 	.word	0x0000029d

080131cc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80131cc:	b580      	push	{r7, lr}
 80131ce:	b082      	sub	sp, #8
 80131d0:	af00      	add	r7, sp, #0
 80131d2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80131d4:	687a      	ldr	r2, [r7, #4]
 80131d6:	23a7      	movs	r3, #167	@ 0xa7
 80131d8:	009b      	lsls	r3, r3, #2
 80131da:	5cd3      	ldrb	r3, [r2, r3]
 80131dc:	b2db      	uxtb	r3, r3
 80131de:	2b04      	cmp	r3, #4
 80131e0:	d107      	bne.n	80131f2 <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	4a05      	ldr	r2, [pc, #20]	@ (80131fc <USBD_LL_Resume+0x30>)
 80131e6:	5c9b      	ldrb	r3, [r3, r2]
 80131e8:	b2d9      	uxtb	r1, r3
 80131ea:	687a      	ldr	r2, [r7, #4]
 80131ec:	23a7      	movs	r3, #167	@ 0xa7
 80131ee:	009b      	lsls	r3, r3, #2
 80131f0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 80131f2:	2300      	movs	r3, #0
}
 80131f4:	0018      	movs	r0, r3
 80131f6:	46bd      	mov	sp, r7
 80131f8:	b002      	add	sp, #8
 80131fa:	bd80      	pop	{r7, pc}
 80131fc:	0000029d 	.word	0x0000029d

08013200 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013200:	b580      	push	{r7, lr}
 8013202:	b082      	sub	sp, #8
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013208:	687a      	ldr	r2, [r7, #4]
 801320a:	23a7      	movs	r3, #167	@ 0xa7
 801320c:	009b      	lsls	r3, r3, #2
 801320e:	5cd3      	ldrb	r3, [r2, r3]
 8013210:	b2db      	uxtb	r3, r3
 8013212:	2b03      	cmp	r3, #3
 8013214:	d114      	bne.n	8013240 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8013216:	687a      	ldr	r2, [r7, #4]
 8013218:	23ae      	movs	r3, #174	@ 0xae
 801321a:	009b      	lsls	r3, r3, #2
 801321c:	58d3      	ldr	r3, [r2, r3]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d00e      	beq.n	8013240 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8013222:	687a      	ldr	r2, [r7, #4]
 8013224:	23ae      	movs	r3, #174	@ 0xae
 8013226:	009b      	lsls	r3, r3, #2
 8013228:	58d3      	ldr	r3, [r2, r3]
 801322a:	69db      	ldr	r3, [r3, #28]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d007      	beq.n	8013240 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8013230:	687a      	ldr	r2, [r7, #4]
 8013232:	23ae      	movs	r3, #174	@ 0xae
 8013234:	009b      	lsls	r3, r3, #2
 8013236:	58d3      	ldr	r3, [r2, r3]
 8013238:	69db      	ldr	r3, [r3, #28]
 801323a:	687a      	ldr	r2, [r7, #4]
 801323c:	0010      	movs	r0, r2
 801323e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8013240:	2300      	movs	r3, #0
}
 8013242:	0018      	movs	r0, r3
 8013244:	46bd      	mov	sp, r7
 8013246:	b002      	add	sp, #8
 8013248:	bd80      	pop	{r7, pc}

0801324a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801324a:	b580      	push	{r7, lr}
 801324c:	b082      	sub	sp, #8
 801324e:	af00      	add	r7, sp, #0
 8013250:	6078      	str	r0, [r7, #4]
 8013252:	000a      	movs	r2, r1
 8013254:	1cfb      	adds	r3, r7, #3
 8013256:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013258:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801325a:	0018      	movs	r0, r3
 801325c:	46bd      	mov	sp, r7
 801325e:	b002      	add	sp, #8
 8013260:	bd80      	pop	{r7, pc}

08013262 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013262:	b580      	push	{r7, lr}
 8013264:	b082      	sub	sp, #8
 8013266:	af00      	add	r7, sp, #0
 8013268:	6078      	str	r0, [r7, #4]
 801326a:	000a      	movs	r2, r1
 801326c:	1cfb      	adds	r3, r7, #3
 801326e:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013270:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013272:	0018      	movs	r0, r3
 8013274:	46bd      	mov	sp, r7
 8013276:	b002      	add	sp, #8
 8013278:	bd80      	pop	{r7, pc}

0801327a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801327a:	b580      	push	{r7, lr}
 801327c:	b086      	sub	sp, #24
 801327e:	af00      	add	r7, sp, #0
 8013280:	6078      	str	r0, [r7, #4]
 8013282:	000a      	movs	r2, r1
 8013284:	1cfb      	adds	r3, r7, #3
 8013286:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013290:	2300      	movs	r3, #0
 8013292:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	789a      	ldrb	r2, [r3, #2]
 8013298:	78db      	ldrb	r3, [r3, #3]
 801329a:	021b      	lsls	r3, r3, #8
 801329c:	4313      	orrs	r3, r2
 801329e:	b29b      	uxth	r3, r3
 80132a0:	68fa      	ldr	r2, [r7, #12]
 80132a2:	7812      	ldrb	r2, [r2, #0]
 80132a4:	4293      	cmp	r3, r2
 80132a6:	d92a      	bls.n	80132fe <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	781b      	ldrb	r3, [r3, #0]
 80132ac:	001a      	movs	r2, r3
 80132ae:	230a      	movs	r3, #10
 80132b0:	18fb      	adds	r3, r7, r3
 80132b2:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 80132b4:	e016      	b.n	80132e4 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80132b6:	230a      	movs	r3, #10
 80132b8:	18fa      	adds	r2, r7, r3
 80132ba:	697b      	ldr	r3, [r7, #20]
 80132bc:	0011      	movs	r1, r2
 80132be:	0018      	movs	r0, r3
 80132c0:	f000 f822 	bl	8013308 <USBD_GetNextDesc>
 80132c4:	0003      	movs	r3, r0
 80132c6:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80132c8:	697b      	ldr	r3, [r7, #20]
 80132ca:	785b      	ldrb	r3, [r3, #1]
 80132cc:	2b05      	cmp	r3, #5
 80132ce:	d109      	bne.n	80132e4 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80132d0:	697b      	ldr	r3, [r7, #20]
 80132d2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80132d4:	693b      	ldr	r3, [r7, #16]
 80132d6:	789b      	ldrb	r3, [r3, #2]
 80132d8:	1cfa      	adds	r2, r7, #3
 80132da:	7812      	ldrb	r2, [r2, #0]
 80132dc:	429a      	cmp	r2, r3
 80132de:	d00d      	beq.n	80132fc <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80132e0:	2300      	movs	r3, #0
 80132e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	789a      	ldrb	r2, [r3, #2]
 80132e8:	78db      	ldrb	r3, [r3, #3]
 80132ea:	021b      	lsls	r3, r3, #8
 80132ec:	4313      	orrs	r3, r2
 80132ee:	b29a      	uxth	r2, r3
 80132f0:	230a      	movs	r3, #10
 80132f2:	18fb      	adds	r3, r7, r3
 80132f4:	881b      	ldrh	r3, [r3, #0]
 80132f6:	429a      	cmp	r2, r3
 80132f8:	d8dd      	bhi.n	80132b6 <USBD_GetEpDesc+0x3c>
 80132fa:	e000      	b.n	80132fe <USBD_GetEpDesc+0x84>
          break;
 80132fc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 80132fe:	693b      	ldr	r3, [r7, #16]
}
 8013300:	0018      	movs	r0, r3
 8013302:	46bd      	mov	sp, r7
 8013304:	b006      	add	sp, #24
 8013306:	bd80      	pop	{r7, pc}

08013308 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b084      	sub	sp, #16
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]
 8013310:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	881b      	ldrh	r3, [r3, #0]
 801331a:	68fa      	ldr	r2, [r7, #12]
 801331c:	7812      	ldrb	r2, [r2, #0]
 801331e:	189b      	adds	r3, r3, r2
 8013320:	b29a      	uxth	r2, r3
 8013322:	683b      	ldr	r3, [r7, #0]
 8013324:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8013326:	68fb      	ldr	r3, [r7, #12]
 8013328:	781b      	ldrb	r3, [r3, #0]
 801332a:	001a      	movs	r2, r3
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	189b      	adds	r3, r3, r2
 8013330:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8013332:	68fb      	ldr	r3, [r7, #12]
}
 8013334:	0018      	movs	r0, r3
 8013336:	46bd      	mov	sp, r7
 8013338:	b004      	add	sp, #16
 801333a:	bd80      	pop	{r7, pc}

0801333c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b086      	sub	sp, #24
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013348:	697b      	ldr	r3, [r7, #20]
 801334a:	781a      	ldrb	r2, [r3, #0]
 801334c:	2112      	movs	r1, #18
 801334e:	187b      	adds	r3, r7, r1
 8013350:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 8013352:	697b      	ldr	r3, [r7, #20]
 8013354:	3301      	adds	r3, #1
 8013356:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013358:	697b      	ldr	r3, [r7, #20]
 801335a:	781a      	ldrb	r2, [r3, #0]
 801335c:	2010      	movs	r0, #16
 801335e:	183b      	adds	r3, r7, r0
 8013360:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013362:	183b      	adds	r3, r7, r0
 8013364:	881b      	ldrh	r3, [r3, #0]
 8013366:	021b      	lsls	r3, r3, #8
 8013368:	b21a      	sxth	r2, r3
 801336a:	187b      	adds	r3, r7, r1
 801336c:	2100      	movs	r1, #0
 801336e:	5e5b      	ldrsh	r3, [r3, r1]
 8013370:	4313      	orrs	r3, r2
 8013372:	b21a      	sxth	r2, r3
 8013374:	210e      	movs	r1, #14
 8013376:	187b      	adds	r3, r7, r1
 8013378:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 801337a:	187b      	adds	r3, r7, r1
 801337c:	881b      	ldrh	r3, [r3, #0]
}
 801337e:	0018      	movs	r0, r3
 8013380:	46bd      	mov	sp, r7
 8013382:	b006      	add	sp, #24
 8013384:	bd80      	pop	{r7, pc}
	...

08013388 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013388:	b590      	push	{r4, r7, lr}
 801338a:	b085      	sub	sp, #20
 801338c:	af00      	add	r7, sp, #0
 801338e:	6078      	str	r0, [r7, #4]
 8013390:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013392:	230f      	movs	r3, #15
 8013394:	18fb      	adds	r3, r7, r3
 8013396:	2200      	movs	r2, #0
 8013398:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801339a:	683b      	ldr	r3, [r7, #0]
 801339c:	781b      	ldrb	r3, [r3, #0]
 801339e:	001a      	movs	r2, r3
 80133a0:	2360      	movs	r3, #96	@ 0x60
 80133a2:	4013      	ands	r3, r2
 80133a4:	2b40      	cmp	r3, #64	@ 0x40
 80133a6:	d004      	beq.n	80133b2 <USBD_StdDevReq+0x2a>
 80133a8:	d85b      	bhi.n	8013462 <USBD_StdDevReq+0xda>
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d013      	beq.n	80133d6 <USBD_StdDevReq+0x4e>
 80133ae:	2b20      	cmp	r3, #32
 80133b0:	d157      	bne.n	8013462 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80133b2:	687a      	ldr	r2, [r7, #4]
 80133b4:	23b5      	movs	r3, #181	@ 0xb5
 80133b6:	009b      	lsls	r3, r3, #2
 80133b8:	58d2      	ldr	r2, [r2, r3]
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	32ae      	adds	r2, #174	@ 0xae
 80133be:	0092      	lsls	r2, r2, #2
 80133c0:	58d3      	ldr	r3, [r2, r3]
 80133c2:	689b      	ldr	r3, [r3, #8]
 80133c4:	220f      	movs	r2, #15
 80133c6:	18bc      	adds	r4, r7, r2
 80133c8:	6839      	ldr	r1, [r7, #0]
 80133ca:	687a      	ldr	r2, [r7, #4]
 80133cc:	0010      	movs	r0, r2
 80133ce:	4798      	blx	r3
 80133d0:	0003      	movs	r3, r0
 80133d2:	7023      	strb	r3, [r4, #0]
      break;
 80133d4:	e04c      	b.n	8013470 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	785b      	ldrb	r3, [r3, #1]
 80133da:	2b09      	cmp	r3, #9
 80133dc:	d839      	bhi.n	8013452 <USBD_StdDevReq+0xca>
 80133de:	009a      	lsls	r2, r3, #2
 80133e0:	4b27      	ldr	r3, [pc, #156]	@ (8013480 <USBD_StdDevReq+0xf8>)
 80133e2:	18d3      	adds	r3, r2, r3
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80133e8:	683a      	ldr	r2, [r7, #0]
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	0011      	movs	r1, r2
 80133ee:	0018      	movs	r0, r3
 80133f0:	f000 fada 	bl	80139a8 <USBD_GetDescriptor>
          break;
 80133f4:	e034      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80133f6:	683a      	ldr	r2, [r7, #0]
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	0011      	movs	r1, r2
 80133fc:	0018      	movs	r0, r3
 80133fe:	f000 fcad 	bl	8013d5c <USBD_SetAddress>
          break;
 8013402:	e02d      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013404:	230f      	movs	r3, #15
 8013406:	18fc      	adds	r4, r7, r3
 8013408:	683a      	ldr	r2, [r7, #0]
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	0011      	movs	r1, r2
 801340e:	0018      	movs	r0, r3
 8013410:	f000 fcfa 	bl	8013e08 <USBD_SetConfig>
 8013414:	0003      	movs	r3, r0
 8013416:	7023      	strb	r3, [r4, #0]
          break;
 8013418:	e022      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801341a:	683a      	ldr	r2, [r7, #0]
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	0011      	movs	r1, r2
 8013420:	0018      	movs	r0, r3
 8013422:	f000 fdbf 	bl	8013fa4 <USBD_GetConfig>
          break;
 8013426:	e01b      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013428:	683a      	ldr	r2, [r7, #0]
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	0011      	movs	r1, r2
 801342e:	0018      	movs	r0, r3
 8013430:	f000 fdf4 	bl	801401c <USBD_GetStatus>
          break;
 8013434:	e014      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013436:	683a      	ldr	r2, [r7, #0]
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	0011      	movs	r1, r2
 801343c:	0018      	movs	r0, r3
 801343e:	f000 fe28 	bl	8014092 <USBD_SetFeature>
          break;
 8013442:	e00d      	b.n	8013460 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013444:	683a      	ldr	r2, [r7, #0]
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	0011      	movs	r1, r2
 801344a:	0018      	movs	r0, r3
 801344c:	f000 fe50 	bl	80140f0 <USBD_ClrFeature>
          break;
 8013450:	e006      	b.n	8013460 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 8013452:	683a      	ldr	r2, [r7, #0]
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	0011      	movs	r1, r2
 8013458:	0018      	movs	r0, r3
 801345a:	f000 fead 	bl	80141b8 <USBD_CtlError>
          break;
 801345e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8013460:	e006      	b.n	8013470 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 8013462:	683a      	ldr	r2, [r7, #0]
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	0011      	movs	r1, r2
 8013468:	0018      	movs	r0, r3
 801346a:	f000 fea5 	bl	80141b8 <USBD_CtlError>
      break;
 801346e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8013470:	230f      	movs	r3, #15
 8013472:	18fb      	adds	r3, r7, r3
 8013474:	781b      	ldrb	r3, [r3, #0]
}
 8013476:	0018      	movs	r0, r3
 8013478:	46bd      	mov	sp, r7
 801347a:	b005      	add	sp, #20
 801347c:	bd90      	pop	{r4, r7, pc}
 801347e:	46c0      	nop			@ (mov r8, r8)
 8013480:	08016308 	.word	0x08016308

08013484 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013484:	b5b0      	push	{r4, r5, r7, lr}
 8013486:	b084      	sub	sp, #16
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
 801348c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801348e:	230f      	movs	r3, #15
 8013490:	18fb      	adds	r3, r7, r3
 8013492:	2200      	movs	r2, #0
 8013494:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013496:	683b      	ldr	r3, [r7, #0]
 8013498:	781b      	ldrb	r3, [r3, #0]
 801349a:	001a      	movs	r2, r3
 801349c:	2360      	movs	r3, #96	@ 0x60
 801349e:	4013      	ands	r3, r2
 80134a0:	2b40      	cmp	r3, #64	@ 0x40
 80134a2:	d005      	beq.n	80134b0 <USBD_StdItfReq+0x2c>
 80134a4:	d900      	bls.n	80134a8 <USBD_StdItfReq+0x24>
 80134a6:	e06c      	b.n	8013582 <USBD_StdItfReq+0xfe>
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d001      	beq.n	80134b0 <USBD_StdItfReq+0x2c>
 80134ac:	2b20      	cmp	r3, #32
 80134ae:	d168      	bne.n	8013582 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80134b0:	687a      	ldr	r2, [r7, #4]
 80134b2:	23a7      	movs	r3, #167	@ 0xa7
 80134b4:	009b      	lsls	r3, r3, #2
 80134b6:	5cd3      	ldrb	r3, [r2, r3]
 80134b8:	b2db      	uxtb	r3, r3
 80134ba:	3b01      	subs	r3, #1
 80134bc:	2b02      	cmp	r3, #2
 80134be:	d857      	bhi.n	8013570 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80134c0:	683b      	ldr	r3, [r7, #0]
 80134c2:	889b      	ldrh	r3, [r3, #4]
 80134c4:	b2db      	uxtb	r3, r3
 80134c6:	2b01      	cmp	r3, #1
 80134c8:	d84b      	bhi.n	8013562 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80134ca:	683b      	ldr	r3, [r7, #0]
 80134cc:	889b      	ldrh	r3, [r3, #4]
 80134ce:	b2da      	uxtb	r2, r3
 80134d0:	250e      	movs	r5, #14
 80134d2:	197c      	adds	r4, r7, r5
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	0011      	movs	r1, r2
 80134d8:	0018      	movs	r0, r3
 80134da:	f7ff feb6 	bl	801324a <USBD_CoreFindIF>
 80134de:	0003      	movs	r3, r0
 80134e0:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80134e2:	0029      	movs	r1, r5
 80134e4:	187b      	adds	r3, r7, r1
 80134e6:	781b      	ldrb	r3, [r3, #0]
 80134e8:	2bff      	cmp	r3, #255	@ 0xff
 80134ea:	d028      	beq.n	801353e <USBD_StdItfReq+0xba>
 80134ec:	187b      	adds	r3, r7, r1
 80134ee:	781b      	ldrb	r3, [r3, #0]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d124      	bne.n	801353e <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80134f4:	187b      	adds	r3, r7, r1
 80134f6:	781a      	ldrb	r2, [r3, #0]
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	32ae      	adds	r2, #174	@ 0xae
 80134fc:	0092      	lsls	r2, r2, #2
 80134fe:	58d3      	ldr	r3, [r2, r3]
 8013500:	689b      	ldr	r3, [r3, #8]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d016      	beq.n	8013534 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 8013506:	0008      	movs	r0, r1
 8013508:	187b      	adds	r3, r7, r1
 801350a:	7819      	ldrb	r1, [r3, #0]
 801350c:	687a      	ldr	r2, [r7, #4]
 801350e:	23b5      	movs	r3, #181	@ 0xb5
 8013510:	009b      	lsls	r3, r3, #2
 8013512:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013514:	183b      	adds	r3, r7, r0
 8013516:	781a      	ldrb	r2, [r3, #0]
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	32ae      	adds	r2, #174	@ 0xae
 801351c:	0092      	lsls	r2, r2, #2
 801351e:	58d3      	ldr	r3, [r2, r3]
 8013520:	689b      	ldr	r3, [r3, #8]
 8013522:	220f      	movs	r2, #15
 8013524:	18bc      	adds	r4, r7, r2
 8013526:	6839      	ldr	r1, [r7, #0]
 8013528:	687a      	ldr	r2, [r7, #4]
 801352a:	0010      	movs	r0, r2
 801352c:	4798      	blx	r3
 801352e:	0003      	movs	r3, r0
 8013530:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 8013532:	e008      	b.n	8013546 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8013534:	230f      	movs	r3, #15
 8013536:	18fb      	adds	r3, r7, r3
 8013538:	2203      	movs	r2, #3
 801353a:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 801353c:	e003      	b.n	8013546 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801353e:	230f      	movs	r3, #15
 8013540:	18fb      	adds	r3, r7, r3
 8013542:	2203      	movs	r2, #3
 8013544:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013546:	683b      	ldr	r3, [r7, #0]
 8013548:	88db      	ldrh	r3, [r3, #6]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d117      	bne.n	801357e <USBD_StdItfReq+0xfa>
 801354e:	230f      	movs	r3, #15
 8013550:	18fb      	adds	r3, r7, r3
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d112      	bne.n	801357e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	0018      	movs	r0, r3
 801355c:	f000 ff12 	bl	8014384 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013560:	e00d      	b.n	801357e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 8013562:	683a      	ldr	r2, [r7, #0]
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	0011      	movs	r1, r2
 8013568:	0018      	movs	r0, r3
 801356a:	f000 fe25 	bl	80141b8 <USBD_CtlError>
          break;
 801356e:	e006      	b.n	801357e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 8013570:	683a      	ldr	r2, [r7, #0]
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	0011      	movs	r1, r2
 8013576:	0018      	movs	r0, r3
 8013578:	f000 fe1e 	bl	80141b8 <USBD_CtlError>
          break;
 801357c:	e000      	b.n	8013580 <USBD_StdItfReq+0xfc>
          break;
 801357e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8013580:	e006      	b.n	8013590 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 8013582:	683a      	ldr	r2, [r7, #0]
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	0011      	movs	r1, r2
 8013588:	0018      	movs	r0, r3
 801358a:	f000 fe15 	bl	80141b8 <USBD_CtlError>
      break;
 801358e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8013590:	230f      	movs	r3, #15
 8013592:	18fb      	adds	r3, r7, r3
 8013594:	781b      	ldrb	r3, [r3, #0]
}
 8013596:	0018      	movs	r0, r3
 8013598:	46bd      	mov	sp, r7
 801359a:	b004      	add	sp, #16
 801359c:	bdb0      	pop	{r4, r5, r7, pc}

0801359e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801359e:	b5b0      	push	{r4, r5, r7, lr}
 80135a0:	b084      	sub	sp, #16
 80135a2:	af00      	add	r7, sp, #0
 80135a4:	6078      	str	r0, [r7, #4]
 80135a6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80135a8:	230f      	movs	r3, #15
 80135aa:	18fb      	adds	r3, r7, r3
 80135ac:	2200      	movs	r2, #0
 80135ae:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 80135b0:	683b      	ldr	r3, [r7, #0]
 80135b2:	889a      	ldrh	r2, [r3, #4]
 80135b4:	230e      	movs	r3, #14
 80135b6:	18fb      	adds	r3, r7, r3
 80135b8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80135ba:	683b      	ldr	r3, [r7, #0]
 80135bc:	781b      	ldrb	r3, [r3, #0]
 80135be:	001a      	movs	r2, r3
 80135c0:	2360      	movs	r3, #96	@ 0x60
 80135c2:	4013      	ands	r3, r2
 80135c4:	2b40      	cmp	r3, #64	@ 0x40
 80135c6:	d006      	beq.n	80135d6 <USBD_StdEPReq+0x38>
 80135c8:	d900      	bls.n	80135cc <USBD_StdEPReq+0x2e>
 80135ca:	e1de      	b.n	801398a <USBD_StdEPReq+0x3ec>
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d039      	beq.n	8013644 <USBD_StdEPReq+0xa6>
 80135d0:	2b20      	cmp	r3, #32
 80135d2:	d000      	beq.n	80135d6 <USBD_StdEPReq+0x38>
 80135d4:	e1d9      	b.n	801398a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80135d6:	250d      	movs	r5, #13
 80135d8:	197c      	adds	r4, r7, r5
 80135da:	230e      	movs	r3, #14
 80135dc:	18fb      	adds	r3, r7, r3
 80135de:	781a      	ldrb	r2, [r3, #0]
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	0011      	movs	r1, r2
 80135e4:	0018      	movs	r0, r3
 80135e6:	f7ff fe3c 	bl	8013262 <USBD_CoreFindEP>
 80135ea:	0003      	movs	r3, r0
 80135ec:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80135ee:	197b      	adds	r3, r7, r5
 80135f0:	781b      	ldrb	r3, [r3, #0]
 80135f2:	2bff      	cmp	r3, #255	@ 0xff
 80135f4:	d100      	bne.n	80135f8 <USBD_StdEPReq+0x5a>
 80135f6:	e1cf      	b.n	8013998 <USBD_StdEPReq+0x3fa>
 80135f8:	197b      	adds	r3, r7, r5
 80135fa:	781b      	ldrb	r3, [r3, #0]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d000      	beq.n	8013602 <USBD_StdEPReq+0x64>
 8013600:	e1ca      	b.n	8013998 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 8013602:	197b      	adds	r3, r7, r5
 8013604:	7819      	ldrb	r1, [r3, #0]
 8013606:	687a      	ldr	r2, [r7, #4]
 8013608:	23b5      	movs	r3, #181	@ 0xb5
 801360a:	009b      	lsls	r3, r3, #2
 801360c:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801360e:	0029      	movs	r1, r5
 8013610:	187b      	adds	r3, r7, r1
 8013612:	781a      	ldrb	r2, [r3, #0]
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	32ae      	adds	r2, #174	@ 0xae
 8013618:	0092      	lsls	r2, r2, #2
 801361a:	58d3      	ldr	r3, [r2, r3]
 801361c:	689b      	ldr	r3, [r3, #8]
 801361e:	2b00      	cmp	r3, #0
 8013620:	d100      	bne.n	8013624 <USBD_StdEPReq+0x86>
 8013622:	e1b9      	b.n	8013998 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013624:	187b      	adds	r3, r7, r1
 8013626:	781a      	ldrb	r2, [r3, #0]
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	32ae      	adds	r2, #174	@ 0xae
 801362c:	0092      	lsls	r2, r2, #2
 801362e:	58d3      	ldr	r3, [r2, r3]
 8013630:	689b      	ldr	r3, [r3, #8]
 8013632:	220f      	movs	r2, #15
 8013634:	18bc      	adds	r4, r7, r2
 8013636:	6839      	ldr	r1, [r7, #0]
 8013638:	687a      	ldr	r2, [r7, #4]
 801363a:	0010      	movs	r0, r2
 801363c:	4798      	blx	r3
 801363e:	0003      	movs	r3, r0
 8013640:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 8013642:	e1a9      	b.n	8013998 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013644:	683b      	ldr	r3, [r7, #0]
 8013646:	785b      	ldrb	r3, [r3, #1]
 8013648:	2b03      	cmp	r3, #3
 801364a:	d007      	beq.n	801365c <USBD_StdEPReq+0xbe>
 801364c:	dd00      	ble.n	8013650 <USBD_StdEPReq+0xb2>
 801364e:	e194      	b.n	801397a <USBD_StdEPReq+0x3dc>
 8013650:	2b00      	cmp	r3, #0
 8013652:	d100      	bne.n	8013656 <USBD_StdEPReq+0xb8>
 8013654:	e0c9      	b.n	80137ea <USBD_StdEPReq+0x24c>
 8013656:	2b01      	cmp	r3, #1
 8013658:	d04d      	beq.n	80136f6 <USBD_StdEPReq+0x158>
 801365a:	e18e      	b.n	801397a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801365c:	687a      	ldr	r2, [r7, #4]
 801365e:	23a7      	movs	r3, #167	@ 0xa7
 8013660:	009b      	lsls	r3, r3, #2
 8013662:	5cd3      	ldrb	r3, [r2, r3]
 8013664:	b2db      	uxtb	r3, r3
 8013666:	2b02      	cmp	r3, #2
 8013668:	d002      	beq.n	8013670 <USBD_StdEPReq+0xd2>
 801366a:	2b03      	cmp	r3, #3
 801366c:	d01e      	beq.n	80136ac <USBD_StdEPReq+0x10e>
 801366e:	e03a      	b.n	80136e6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013670:	220e      	movs	r2, #14
 8013672:	18bb      	adds	r3, r7, r2
 8013674:	781b      	ldrb	r3, [r3, #0]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d011      	beq.n	801369e <USBD_StdEPReq+0x100>
 801367a:	18bb      	adds	r3, r7, r2
 801367c:	781b      	ldrb	r3, [r3, #0]
 801367e:	2b80      	cmp	r3, #128	@ 0x80
 8013680:	d00d      	beq.n	801369e <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013682:	18bb      	adds	r3, r7, r2
 8013684:	781a      	ldrb	r2, [r3, #0]
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	0011      	movs	r1, r2
 801368a:	0018      	movs	r0, r3
 801368c:	f001 fe6b 	bl	8015366 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	2180      	movs	r1, #128	@ 0x80
 8013694:	0018      	movs	r0, r3
 8013696:	f001 fe66 	bl	8015366 <USBD_LL_StallEP>
 801369a:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801369c:	e02a      	b.n	80136f4 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 801369e:	683a      	ldr	r2, [r7, #0]
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	0011      	movs	r1, r2
 80136a4:	0018      	movs	r0, r3
 80136a6:	f000 fd87 	bl	80141b8 <USBD_CtlError>
              break;
 80136aa:	e023      	b.n	80136f4 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80136ac:	683b      	ldr	r3, [r7, #0]
 80136ae:	885b      	ldrh	r3, [r3, #2]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d113      	bne.n	80136dc <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80136b4:	220e      	movs	r2, #14
 80136b6:	18bb      	adds	r3, r7, r2
 80136b8:	781b      	ldrb	r3, [r3, #0]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d00e      	beq.n	80136dc <USBD_StdEPReq+0x13e>
 80136be:	18bb      	adds	r3, r7, r2
 80136c0:	781b      	ldrb	r3, [r3, #0]
 80136c2:	2b80      	cmp	r3, #128	@ 0x80
 80136c4:	d00a      	beq.n	80136dc <USBD_StdEPReq+0x13e>
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	88db      	ldrh	r3, [r3, #6]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d106      	bne.n	80136dc <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80136ce:	18bb      	adds	r3, r7, r2
 80136d0:	781a      	ldrb	r2, [r3, #0]
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	0011      	movs	r1, r2
 80136d6:	0018      	movs	r0, r3
 80136d8:	f001 fe45 	bl	8015366 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	0018      	movs	r0, r3
 80136e0:	f000 fe50 	bl	8014384 <USBD_CtlSendStatus>

              break;
 80136e4:	e006      	b.n	80136f4 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80136e6:	683a      	ldr	r2, [r7, #0]
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	0011      	movs	r1, r2
 80136ec:	0018      	movs	r0, r3
 80136ee:	f000 fd63 	bl	80141b8 <USBD_CtlError>
              break;
 80136f2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 80136f4:	e148      	b.n	8013988 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80136f6:	687a      	ldr	r2, [r7, #4]
 80136f8:	23a7      	movs	r3, #167	@ 0xa7
 80136fa:	009b      	lsls	r3, r3, #2
 80136fc:	5cd3      	ldrb	r3, [r2, r3]
 80136fe:	b2db      	uxtb	r3, r3
 8013700:	2b02      	cmp	r3, #2
 8013702:	d002      	beq.n	801370a <USBD_StdEPReq+0x16c>
 8013704:	2b03      	cmp	r3, #3
 8013706:	d01e      	beq.n	8013746 <USBD_StdEPReq+0x1a8>
 8013708:	e066      	b.n	80137d8 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801370a:	220e      	movs	r2, #14
 801370c:	18bb      	adds	r3, r7, r2
 801370e:	781b      	ldrb	r3, [r3, #0]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d011      	beq.n	8013738 <USBD_StdEPReq+0x19a>
 8013714:	18bb      	adds	r3, r7, r2
 8013716:	781b      	ldrb	r3, [r3, #0]
 8013718:	2b80      	cmp	r3, #128	@ 0x80
 801371a:	d00d      	beq.n	8013738 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801371c:	18bb      	adds	r3, r7, r2
 801371e:	781a      	ldrb	r2, [r3, #0]
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	0011      	movs	r1, r2
 8013724:	0018      	movs	r0, r3
 8013726:	f001 fe1e 	bl	8015366 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	2180      	movs	r1, #128	@ 0x80
 801372e:	0018      	movs	r0, r3
 8013730:	f001 fe19 	bl	8015366 <USBD_LL_StallEP>
 8013734:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013736:	e057      	b.n	80137e8 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 8013738:	683a      	ldr	r2, [r7, #0]
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	0011      	movs	r1, r2
 801373e:	0018      	movs	r0, r3
 8013740:	f000 fd3a 	bl	80141b8 <USBD_CtlError>
              break;
 8013744:	e050      	b.n	80137e8 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013746:	683b      	ldr	r3, [r7, #0]
 8013748:	885b      	ldrh	r3, [r3, #2]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d14b      	bne.n	80137e6 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801374e:	210e      	movs	r1, #14
 8013750:	187b      	adds	r3, r7, r1
 8013752:	781b      	ldrb	r3, [r3, #0]
 8013754:	227f      	movs	r2, #127	@ 0x7f
 8013756:	4013      	ands	r3, r2
 8013758:	d006      	beq.n	8013768 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801375a:	187b      	adds	r3, r7, r1
 801375c:	781a      	ldrb	r2, [r3, #0]
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	0011      	movs	r1, r2
 8013762:	0018      	movs	r0, r3
 8013764:	f001 fe2a 	bl	80153bc <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	0018      	movs	r0, r3
 801376c:	f000 fe0a 	bl	8014384 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013770:	250d      	movs	r5, #13
 8013772:	197c      	adds	r4, r7, r5
 8013774:	230e      	movs	r3, #14
 8013776:	18fb      	adds	r3, r7, r3
 8013778:	781a      	ldrb	r2, [r3, #0]
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	0011      	movs	r1, r2
 801377e:	0018      	movs	r0, r3
 8013780:	f7ff fd6f 	bl	8013262 <USBD_CoreFindEP>
 8013784:	0003      	movs	r3, r0
 8013786:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013788:	197b      	adds	r3, r7, r5
 801378a:	781b      	ldrb	r3, [r3, #0]
 801378c:	2bff      	cmp	r3, #255	@ 0xff
 801378e:	d02a      	beq.n	80137e6 <USBD_StdEPReq+0x248>
 8013790:	197b      	adds	r3, r7, r5
 8013792:	781b      	ldrb	r3, [r3, #0]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d126      	bne.n	80137e6 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 8013798:	197b      	adds	r3, r7, r5
 801379a:	7819      	ldrb	r1, [r3, #0]
 801379c:	687a      	ldr	r2, [r7, #4]
 801379e:	23b5      	movs	r3, #181	@ 0xb5
 80137a0:	009b      	lsls	r3, r3, #2
 80137a2:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80137a4:	0029      	movs	r1, r5
 80137a6:	187b      	adds	r3, r7, r1
 80137a8:	781a      	ldrb	r2, [r3, #0]
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	32ae      	adds	r2, #174	@ 0xae
 80137ae:	0092      	lsls	r2, r2, #2
 80137b0:	58d3      	ldr	r3, [r2, r3]
 80137b2:	689b      	ldr	r3, [r3, #8]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d016      	beq.n	80137e6 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80137b8:	187b      	adds	r3, r7, r1
 80137ba:	781a      	ldrb	r2, [r3, #0]
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	32ae      	adds	r2, #174	@ 0xae
 80137c0:	0092      	lsls	r2, r2, #2
 80137c2:	58d3      	ldr	r3, [r2, r3]
 80137c4:	689b      	ldr	r3, [r3, #8]
 80137c6:	220f      	movs	r2, #15
 80137c8:	18bc      	adds	r4, r7, r2
 80137ca:	6839      	ldr	r1, [r7, #0]
 80137cc:	687a      	ldr	r2, [r7, #4]
 80137ce:	0010      	movs	r0, r2
 80137d0:	4798      	blx	r3
 80137d2:	0003      	movs	r3, r0
 80137d4:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 80137d6:	e006      	b.n	80137e6 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 80137d8:	683a      	ldr	r2, [r7, #0]
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	0011      	movs	r1, r2
 80137de:	0018      	movs	r0, r3
 80137e0:	f000 fcea 	bl	80141b8 <USBD_CtlError>
              break;
 80137e4:	e000      	b.n	80137e8 <USBD_StdEPReq+0x24a>
              break;
 80137e6:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 80137e8:	e0ce      	b.n	8013988 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80137ea:	687a      	ldr	r2, [r7, #4]
 80137ec:	23a7      	movs	r3, #167	@ 0xa7
 80137ee:	009b      	lsls	r3, r3, #2
 80137f0:	5cd3      	ldrb	r3, [r2, r3]
 80137f2:	b2db      	uxtb	r3, r3
 80137f4:	2b02      	cmp	r3, #2
 80137f6:	d002      	beq.n	80137fe <USBD_StdEPReq+0x260>
 80137f8:	2b03      	cmp	r3, #3
 80137fa:	d03c      	beq.n	8013876 <USBD_StdEPReq+0x2d8>
 80137fc:	e0b5      	b.n	801396a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80137fe:	220e      	movs	r2, #14
 8013800:	18bb      	adds	r3, r7, r2
 8013802:	781b      	ldrb	r3, [r3, #0]
 8013804:	2b00      	cmp	r3, #0
 8013806:	d00a      	beq.n	801381e <USBD_StdEPReq+0x280>
 8013808:	18bb      	adds	r3, r7, r2
 801380a:	781b      	ldrb	r3, [r3, #0]
 801380c:	2b80      	cmp	r3, #128	@ 0x80
 801380e:	d006      	beq.n	801381e <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 8013810:	683a      	ldr	r2, [r7, #0]
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	0011      	movs	r1, r2
 8013816:	0018      	movs	r0, r3
 8013818:	f000 fcce 	bl	80141b8 <USBD_CtlError>
                break;
 801381c:	e0ac      	b.n	8013978 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801381e:	220e      	movs	r2, #14
 8013820:	18bb      	adds	r3, r7, r2
 8013822:	781b      	ldrb	r3, [r3, #0]
 8013824:	b25b      	sxtb	r3, r3
 8013826:	2b00      	cmp	r3, #0
 8013828:	da0c      	bge.n	8013844 <USBD_StdEPReq+0x2a6>
 801382a:	18bb      	adds	r3, r7, r2
 801382c:	781b      	ldrb	r3, [r3, #0]
 801382e:	227f      	movs	r2, #127	@ 0x7f
 8013830:	401a      	ands	r2, r3
 8013832:	0013      	movs	r3, r2
 8013834:	009b      	lsls	r3, r3, #2
 8013836:	189b      	adds	r3, r3, r2
 8013838:	009b      	lsls	r3, r3, #2
 801383a:	3310      	adds	r3, #16
 801383c:	687a      	ldr	r2, [r7, #4]
 801383e:	18d3      	adds	r3, r2, r3
 8013840:	3304      	adds	r3, #4
 8013842:	e00d      	b.n	8013860 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013844:	230e      	movs	r3, #14
 8013846:	18fb      	adds	r3, r7, r3
 8013848:	781b      	ldrb	r3, [r3, #0]
 801384a:	227f      	movs	r2, #127	@ 0x7f
 801384c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801384e:	0013      	movs	r3, r2
 8013850:	009b      	lsls	r3, r3, #2
 8013852:	189b      	adds	r3, r3, r2
 8013854:	009b      	lsls	r3, r3, #2
 8013856:	3351      	adds	r3, #81	@ 0x51
 8013858:	33ff      	adds	r3, #255	@ 0xff
 801385a:	687a      	ldr	r2, [r7, #4]
 801385c:	18d3      	adds	r3, r2, r3
 801385e:	3304      	adds	r3, #4
 8013860:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013862:	68bb      	ldr	r3, [r7, #8]
 8013864:	2200      	movs	r2, #0
 8013866:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013868:	68b9      	ldr	r1, [r7, #8]
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	2202      	movs	r2, #2
 801386e:	0018      	movs	r0, r3
 8013870:	f000 fd2a 	bl	80142c8 <USBD_CtlSendData>
              break;
 8013874:	e080      	b.n	8013978 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013876:	220e      	movs	r2, #14
 8013878:	18bb      	adds	r3, r7, r2
 801387a:	781b      	ldrb	r3, [r3, #0]
 801387c:	b25b      	sxtb	r3, r3
 801387e:	2b00      	cmp	r3, #0
 8013880:	da14      	bge.n	80138ac <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013882:	18bb      	adds	r3, r7, r2
 8013884:	781b      	ldrb	r3, [r3, #0]
 8013886:	220f      	movs	r2, #15
 8013888:	401a      	ands	r2, r3
 801388a:	6879      	ldr	r1, [r7, #4]
 801388c:	0013      	movs	r3, r2
 801388e:	009b      	lsls	r3, r3, #2
 8013890:	189b      	adds	r3, r3, r2
 8013892:	009b      	lsls	r3, r3, #2
 8013894:	18cb      	adds	r3, r1, r3
 8013896:	3324      	adds	r3, #36	@ 0x24
 8013898:	881b      	ldrh	r3, [r3, #0]
 801389a:	2b00      	cmp	r3, #0
 801389c:	d11e      	bne.n	80138dc <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 801389e:	683a      	ldr	r2, [r7, #0]
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	0011      	movs	r1, r2
 80138a4:	0018      	movs	r0, r3
 80138a6:	f000 fc87 	bl	80141b8 <USBD_CtlError>
                  break;
 80138aa:	e065      	b.n	8013978 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80138ac:	230e      	movs	r3, #14
 80138ae:	18fb      	adds	r3, r7, r3
 80138b0:	781b      	ldrb	r3, [r3, #0]
 80138b2:	220f      	movs	r2, #15
 80138b4:	401a      	ands	r2, r3
 80138b6:	6878      	ldr	r0, [r7, #4]
 80138b8:	23b2      	movs	r3, #178	@ 0xb2
 80138ba:	0059      	lsls	r1, r3, #1
 80138bc:	0013      	movs	r3, r2
 80138be:	009b      	lsls	r3, r3, #2
 80138c0:	189b      	adds	r3, r3, r2
 80138c2:	009b      	lsls	r3, r3, #2
 80138c4:	18c3      	adds	r3, r0, r3
 80138c6:	185b      	adds	r3, r3, r1
 80138c8:	881b      	ldrh	r3, [r3, #0]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d106      	bne.n	80138dc <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 80138ce:	683a      	ldr	r2, [r7, #0]
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	0011      	movs	r1, r2
 80138d4:	0018      	movs	r0, r3
 80138d6:	f000 fc6f 	bl	80141b8 <USBD_CtlError>
                  break;
 80138da:	e04d      	b.n	8013978 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80138dc:	220e      	movs	r2, #14
 80138de:	18bb      	adds	r3, r7, r2
 80138e0:	781b      	ldrb	r3, [r3, #0]
 80138e2:	b25b      	sxtb	r3, r3
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	da0c      	bge.n	8013902 <USBD_StdEPReq+0x364>
 80138e8:	18bb      	adds	r3, r7, r2
 80138ea:	781b      	ldrb	r3, [r3, #0]
 80138ec:	227f      	movs	r2, #127	@ 0x7f
 80138ee:	401a      	ands	r2, r3
 80138f0:	0013      	movs	r3, r2
 80138f2:	009b      	lsls	r3, r3, #2
 80138f4:	189b      	adds	r3, r3, r2
 80138f6:	009b      	lsls	r3, r3, #2
 80138f8:	3310      	adds	r3, #16
 80138fa:	687a      	ldr	r2, [r7, #4]
 80138fc:	18d3      	adds	r3, r2, r3
 80138fe:	3304      	adds	r3, #4
 8013900:	e00d      	b.n	801391e <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013902:	230e      	movs	r3, #14
 8013904:	18fb      	adds	r3, r7, r3
 8013906:	781b      	ldrb	r3, [r3, #0]
 8013908:	227f      	movs	r2, #127	@ 0x7f
 801390a:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801390c:	0013      	movs	r3, r2
 801390e:	009b      	lsls	r3, r3, #2
 8013910:	189b      	adds	r3, r3, r2
 8013912:	009b      	lsls	r3, r3, #2
 8013914:	3351      	adds	r3, #81	@ 0x51
 8013916:	33ff      	adds	r3, #255	@ 0xff
 8013918:	687a      	ldr	r2, [r7, #4]
 801391a:	18d3      	adds	r3, r2, r3
 801391c:	3304      	adds	r3, #4
 801391e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013920:	220e      	movs	r2, #14
 8013922:	18bb      	adds	r3, r7, r2
 8013924:	781b      	ldrb	r3, [r3, #0]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d003      	beq.n	8013932 <USBD_StdEPReq+0x394>
 801392a:	18bb      	adds	r3, r7, r2
 801392c:	781b      	ldrb	r3, [r3, #0]
 801392e:	2b80      	cmp	r3, #128	@ 0x80
 8013930:	d103      	bne.n	801393a <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 8013932:	68bb      	ldr	r3, [r7, #8]
 8013934:	2200      	movs	r2, #0
 8013936:	601a      	str	r2, [r3, #0]
 8013938:	e010      	b.n	801395c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801393a:	230e      	movs	r3, #14
 801393c:	18fb      	adds	r3, r7, r3
 801393e:	781a      	ldrb	r2, [r3, #0]
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	0011      	movs	r1, r2
 8013944:	0018      	movs	r0, r3
 8013946:	f001 fd64 	bl	8015412 <USBD_LL_IsStallEP>
 801394a:	1e03      	subs	r3, r0, #0
 801394c:	d003      	beq.n	8013956 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 801394e:	68bb      	ldr	r3, [r7, #8]
 8013950:	2201      	movs	r2, #1
 8013952:	601a      	str	r2, [r3, #0]
 8013954:	e002      	b.n	801395c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 8013956:	68bb      	ldr	r3, [r7, #8]
 8013958:	2200      	movs	r2, #0
 801395a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801395c:	68b9      	ldr	r1, [r7, #8]
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2202      	movs	r2, #2
 8013962:	0018      	movs	r0, r3
 8013964:	f000 fcb0 	bl	80142c8 <USBD_CtlSendData>
              break;
 8013968:	e006      	b.n	8013978 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 801396a:	683a      	ldr	r2, [r7, #0]
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	0011      	movs	r1, r2
 8013970:	0018      	movs	r0, r3
 8013972:	f000 fc21 	bl	80141b8 <USBD_CtlError>
              break;
 8013976:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8013978:	e006      	b.n	8013988 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 801397a:	683a      	ldr	r2, [r7, #0]
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	0011      	movs	r1, r2
 8013980:	0018      	movs	r0, r3
 8013982:	f000 fc19 	bl	80141b8 <USBD_CtlError>
          break;
 8013986:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8013988:	e007      	b.n	801399a <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 801398a:	683a      	ldr	r2, [r7, #0]
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	0011      	movs	r1, r2
 8013990:	0018      	movs	r0, r3
 8013992:	f000 fc11 	bl	80141b8 <USBD_CtlError>
      break;
 8013996:	e000      	b.n	801399a <USBD_StdEPReq+0x3fc>
      break;
 8013998:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 801399a:	230f      	movs	r3, #15
 801399c:	18fb      	adds	r3, r7, r3
 801399e:	781b      	ldrb	r3, [r3, #0]
}
 80139a0:	0018      	movs	r0, r3
 80139a2:	46bd      	mov	sp, r7
 80139a4:	b004      	add	sp, #16
 80139a6:	bdb0      	pop	{r4, r5, r7, pc}

080139a8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80139a8:	b580      	push	{r7, lr}
 80139aa:	b084      	sub	sp, #16
 80139ac:	af00      	add	r7, sp, #0
 80139ae:	6078      	str	r0, [r7, #4]
 80139b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80139b2:	2308      	movs	r3, #8
 80139b4:	18fb      	adds	r3, r7, r3
 80139b6:	2200      	movs	r2, #0
 80139b8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 80139ba:	2300      	movs	r3, #0
 80139bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80139be:	230b      	movs	r3, #11
 80139c0:	18fb      	adds	r3, r7, r3
 80139c2:	2200      	movs	r2, #0
 80139c4:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 80139c6:	683b      	ldr	r3, [r7, #0]
 80139c8:	885b      	ldrh	r3, [r3, #2]
 80139ca:	0a1b      	lsrs	r3, r3, #8
 80139cc:	b29b      	uxth	r3, r3
 80139ce:	2b0f      	cmp	r3, #15
 80139d0:	d900      	bls.n	80139d4 <USBD_GetDescriptor+0x2c>
 80139d2:	e17b      	b.n	8013ccc <USBD_GetDescriptor+0x324>
 80139d4:	009a      	lsls	r2, r3, #2
 80139d6:	4bdd      	ldr	r3, [pc, #884]	@ (8013d4c <USBD_GetDescriptor+0x3a4>)
 80139d8:	18d3      	adds	r3, r2, r3
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80139de:	687a      	ldr	r2, [r7, #4]
 80139e0:	23ad      	movs	r3, #173	@ 0xad
 80139e2:	009b      	lsls	r3, r3, #2
 80139e4:	58d3      	ldr	r3, [r2, r3]
 80139e6:	69db      	ldr	r3, [r3, #28]
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	d00d      	beq.n	8013a08 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80139ec:	687a      	ldr	r2, [r7, #4]
 80139ee:	23ad      	movs	r3, #173	@ 0xad
 80139f0:	009b      	lsls	r3, r3, #2
 80139f2:	58d3      	ldr	r3, [r2, r3]
 80139f4:	69db      	ldr	r3, [r3, #28]
 80139f6:	687a      	ldr	r2, [r7, #4]
 80139f8:	7c12      	ldrb	r2, [r2, #16]
 80139fa:	2108      	movs	r1, #8
 80139fc:	1879      	adds	r1, r7, r1
 80139fe:	0010      	movs	r0, r2
 8013a00:	4798      	blx	r3
 8013a02:	0003      	movs	r3, r0
 8013a04:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013a06:	e16e      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 8013a08:	683a      	ldr	r2, [r7, #0]
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	0011      	movs	r1, r2
 8013a0e:	0018      	movs	r0, r3
 8013a10:	f000 fbd2 	bl	80141b8 <USBD_CtlError>
        err++;
 8013a14:	210b      	movs	r1, #11
 8013a16:	187b      	adds	r3, r7, r1
 8013a18:	781a      	ldrb	r2, [r3, #0]
 8013a1a:	187b      	adds	r3, r7, r1
 8013a1c:	3201      	adds	r2, #1
 8013a1e:	701a      	strb	r2, [r3, #0]
      break;
 8013a20:	e161      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013a22:	687a      	ldr	r2, [r7, #4]
 8013a24:	23ad      	movs	r3, #173	@ 0xad
 8013a26:	009b      	lsls	r3, r3, #2
 8013a28:	58d3      	ldr	r3, [r2, r3]
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	687a      	ldr	r2, [r7, #4]
 8013a2e:	7c12      	ldrb	r2, [r2, #16]
 8013a30:	2108      	movs	r1, #8
 8013a32:	1879      	adds	r1, r7, r1
 8013a34:	0010      	movs	r0, r2
 8013a36:	4798      	blx	r3
 8013a38:	0003      	movs	r3, r0
 8013a3a:	60fb      	str	r3, [r7, #12]
      break;
 8013a3c:	e153      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	7c1b      	ldrb	r3, [r3, #16]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d10f      	bne.n	8013a66 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8013a46:	687a      	ldr	r2, [r7, #4]
 8013a48:	23ae      	movs	r3, #174	@ 0xae
 8013a4a:	009b      	lsls	r3, r3, #2
 8013a4c:	58d3      	ldr	r3, [r2, r3]
 8013a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013a50:	2208      	movs	r2, #8
 8013a52:	18ba      	adds	r2, r7, r2
 8013a54:	0010      	movs	r0, r2
 8013a56:	4798      	blx	r3
 8013a58:	0003      	movs	r3, r0
 8013a5a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	3301      	adds	r3, #1
 8013a60:	2202      	movs	r2, #2
 8013a62:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013a64:	e13f      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8013a66:	687a      	ldr	r2, [r7, #4]
 8013a68:	23ae      	movs	r3, #174	@ 0xae
 8013a6a:	009b      	lsls	r3, r3, #2
 8013a6c:	58d3      	ldr	r3, [r2, r3]
 8013a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013a70:	2208      	movs	r2, #8
 8013a72:	18ba      	adds	r2, r7, r2
 8013a74:	0010      	movs	r0, r2
 8013a76:	4798      	blx	r3
 8013a78:	0003      	movs	r3, r0
 8013a7a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	3301      	adds	r3, #1
 8013a80:	2202      	movs	r2, #2
 8013a82:	701a      	strb	r2, [r3, #0]
      break;
 8013a84:	e12f      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013a86:	683b      	ldr	r3, [r7, #0]
 8013a88:	885b      	ldrh	r3, [r3, #2]
 8013a8a:	b2db      	uxtb	r3, r3
 8013a8c:	2b05      	cmp	r3, #5
 8013a8e:	d900      	bls.n	8013a92 <USBD_GetDescriptor+0xea>
 8013a90:	e0d0      	b.n	8013c34 <USBD_GetDescriptor+0x28c>
 8013a92:	009a      	lsls	r2, r3, #2
 8013a94:	4bae      	ldr	r3, [pc, #696]	@ (8013d50 <USBD_GetDescriptor+0x3a8>)
 8013a96:	18d3      	adds	r3, r2, r3
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013a9c:	687a      	ldr	r2, [r7, #4]
 8013a9e:	23ad      	movs	r3, #173	@ 0xad
 8013aa0:	009b      	lsls	r3, r3, #2
 8013aa2:	58d3      	ldr	r3, [r2, r3]
 8013aa4:	685b      	ldr	r3, [r3, #4]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d00d      	beq.n	8013ac6 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013aaa:	687a      	ldr	r2, [r7, #4]
 8013aac:	23ad      	movs	r3, #173	@ 0xad
 8013aae:	009b      	lsls	r3, r3, #2
 8013ab0:	58d3      	ldr	r3, [r2, r3]
 8013ab2:	685b      	ldr	r3, [r3, #4]
 8013ab4:	687a      	ldr	r2, [r7, #4]
 8013ab6:	7c12      	ldrb	r2, [r2, #16]
 8013ab8:	2108      	movs	r1, #8
 8013aba:	1879      	adds	r1, r7, r1
 8013abc:	0010      	movs	r0, r2
 8013abe:	4798      	blx	r3
 8013ac0:	0003      	movs	r3, r0
 8013ac2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013ac4:	e0c3      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013ac6:	683a      	ldr	r2, [r7, #0]
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	0011      	movs	r1, r2
 8013acc:	0018      	movs	r0, r3
 8013ace:	f000 fb73 	bl	80141b8 <USBD_CtlError>
            err++;
 8013ad2:	210b      	movs	r1, #11
 8013ad4:	187b      	adds	r3, r7, r1
 8013ad6:	781a      	ldrb	r2, [r3, #0]
 8013ad8:	187b      	adds	r3, r7, r1
 8013ada:	3201      	adds	r2, #1
 8013adc:	701a      	strb	r2, [r3, #0]
          break;
 8013ade:	e0b6      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013ae0:	687a      	ldr	r2, [r7, #4]
 8013ae2:	23ad      	movs	r3, #173	@ 0xad
 8013ae4:	009b      	lsls	r3, r3, #2
 8013ae6:	58d3      	ldr	r3, [r2, r3]
 8013ae8:	689b      	ldr	r3, [r3, #8]
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d00d      	beq.n	8013b0a <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013aee:	687a      	ldr	r2, [r7, #4]
 8013af0:	23ad      	movs	r3, #173	@ 0xad
 8013af2:	009b      	lsls	r3, r3, #2
 8013af4:	58d3      	ldr	r3, [r2, r3]
 8013af6:	689b      	ldr	r3, [r3, #8]
 8013af8:	687a      	ldr	r2, [r7, #4]
 8013afa:	7c12      	ldrb	r2, [r2, #16]
 8013afc:	2108      	movs	r1, #8
 8013afe:	1879      	adds	r1, r7, r1
 8013b00:	0010      	movs	r0, r2
 8013b02:	4798      	blx	r3
 8013b04:	0003      	movs	r3, r0
 8013b06:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013b08:	e0a1      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013b0a:	683a      	ldr	r2, [r7, #0]
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	0011      	movs	r1, r2
 8013b10:	0018      	movs	r0, r3
 8013b12:	f000 fb51 	bl	80141b8 <USBD_CtlError>
            err++;
 8013b16:	210b      	movs	r1, #11
 8013b18:	187b      	adds	r3, r7, r1
 8013b1a:	781a      	ldrb	r2, [r3, #0]
 8013b1c:	187b      	adds	r3, r7, r1
 8013b1e:	3201      	adds	r2, #1
 8013b20:	701a      	strb	r2, [r3, #0]
          break;
 8013b22:	e094      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013b24:	687a      	ldr	r2, [r7, #4]
 8013b26:	23ad      	movs	r3, #173	@ 0xad
 8013b28:	009b      	lsls	r3, r3, #2
 8013b2a:	58d3      	ldr	r3, [r2, r3]
 8013b2c:	68db      	ldr	r3, [r3, #12]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d00d      	beq.n	8013b4e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013b32:	687a      	ldr	r2, [r7, #4]
 8013b34:	23ad      	movs	r3, #173	@ 0xad
 8013b36:	009b      	lsls	r3, r3, #2
 8013b38:	58d3      	ldr	r3, [r2, r3]
 8013b3a:	68db      	ldr	r3, [r3, #12]
 8013b3c:	687a      	ldr	r2, [r7, #4]
 8013b3e:	7c12      	ldrb	r2, [r2, #16]
 8013b40:	2108      	movs	r1, #8
 8013b42:	1879      	adds	r1, r7, r1
 8013b44:	0010      	movs	r0, r2
 8013b46:	4798      	blx	r3
 8013b48:	0003      	movs	r3, r0
 8013b4a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013b4c:	e07f      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013b4e:	683a      	ldr	r2, [r7, #0]
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	0011      	movs	r1, r2
 8013b54:	0018      	movs	r0, r3
 8013b56:	f000 fb2f 	bl	80141b8 <USBD_CtlError>
            err++;
 8013b5a:	210b      	movs	r1, #11
 8013b5c:	187b      	adds	r3, r7, r1
 8013b5e:	781a      	ldrb	r2, [r3, #0]
 8013b60:	187b      	adds	r3, r7, r1
 8013b62:	3201      	adds	r2, #1
 8013b64:	701a      	strb	r2, [r3, #0]
          break;
 8013b66:	e072      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013b68:	687a      	ldr	r2, [r7, #4]
 8013b6a:	23ad      	movs	r3, #173	@ 0xad
 8013b6c:	009b      	lsls	r3, r3, #2
 8013b6e:	58d3      	ldr	r3, [r2, r3]
 8013b70:	691b      	ldr	r3, [r3, #16]
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d00d      	beq.n	8013b92 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013b76:	687a      	ldr	r2, [r7, #4]
 8013b78:	23ad      	movs	r3, #173	@ 0xad
 8013b7a:	009b      	lsls	r3, r3, #2
 8013b7c:	58d3      	ldr	r3, [r2, r3]
 8013b7e:	691b      	ldr	r3, [r3, #16]
 8013b80:	687a      	ldr	r2, [r7, #4]
 8013b82:	7c12      	ldrb	r2, [r2, #16]
 8013b84:	2108      	movs	r1, #8
 8013b86:	1879      	adds	r1, r7, r1
 8013b88:	0010      	movs	r0, r2
 8013b8a:	4798      	blx	r3
 8013b8c:	0003      	movs	r3, r0
 8013b8e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013b90:	e05d      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013b92:	683a      	ldr	r2, [r7, #0]
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	0011      	movs	r1, r2
 8013b98:	0018      	movs	r0, r3
 8013b9a:	f000 fb0d 	bl	80141b8 <USBD_CtlError>
            err++;
 8013b9e:	210b      	movs	r1, #11
 8013ba0:	187b      	adds	r3, r7, r1
 8013ba2:	781a      	ldrb	r2, [r3, #0]
 8013ba4:	187b      	adds	r3, r7, r1
 8013ba6:	3201      	adds	r2, #1
 8013ba8:	701a      	strb	r2, [r3, #0]
          break;
 8013baa:	e050      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013bac:	687a      	ldr	r2, [r7, #4]
 8013bae:	23ad      	movs	r3, #173	@ 0xad
 8013bb0:	009b      	lsls	r3, r3, #2
 8013bb2:	58d3      	ldr	r3, [r2, r3]
 8013bb4:	695b      	ldr	r3, [r3, #20]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d00d      	beq.n	8013bd6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013bba:	687a      	ldr	r2, [r7, #4]
 8013bbc:	23ad      	movs	r3, #173	@ 0xad
 8013bbe:	009b      	lsls	r3, r3, #2
 8013bc0:	58d3      	ldr	r3, [r2, r3]
 8013bc2:	695b      	ldr	r3, [r3, #20]
 8013bc4:	687a      	ldr	r2, [r7, #4]
 8013bc6:	7c12      	ldrb	r2, [r2, #16]
 8013bc8:	2108      	movs	r1, #8
 8013bca:	1879      	adds	r1, r7, r1
 8013bcc:	0010      	movs	r0, r2
 8013bce:	4798      	blx	r3
 8013bd0:	0003      	movs	r3, r0
 8013bd2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013bd4:	e03b      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013bd6:	683a      	ldr	r2, [r7, #0]
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	0011      	movs	r1, r2
 8013bdc:	0018      	movs	r0, r3
 8013bde:	f000 faeb 	bl	80141b8 <USBD_CtlError>
            err++;
 8013be2:	210b      	movs	r1, #11
 8013be4:	187b      	adds	r3, r7, r1
 8013be6:	781a      	ldrb	r2, [r3, #0]
 8013be8:	187b      	adds	r3, r7, r1
 8013bea:	3201      	adds	r2, #1
 8013bec:	701a      	strb	r2, [r3, #0]
          break;
 8013bee:	e02e      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013bf0:	687a      	ldr	r2, [r7, #4]
 8013bf2:	23ad      	movs	r3, #173	@ 0xad
 8013bf4:	009b      	lsls	r3, r3, #2
 8013bf6:	58d3      	ldr	r3, [r2, r3]
 8013bf8:	699b      	ldr	r3, [r3, #24]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d00d      	beq.n	8013c1a <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013bfe:	687a      	ldr	r2, [r7, #4]
 8013c00:	23ad      	movs	r3, #173	@ 0xad
 8013c02:	009b      	lsls	r3, r3, #2
 8013c04:	58d3      	ldr	r3, [r2, r3]
 8013c06:	699b      	ldr	r3, [r3, #24]
 8013c08:	687a      	ldr	r2, [r7, #4]
 8013c0a:	7c12      	ldrb	r2, [r2, #16]
 8013c0c:	2108      	movs	r1, #8
 8013c0e:	1879      	adds	r1, r7, r1
 8013c10:	0010      	movs	r0, r2
 8013c12:	4798      	blx	r3
 8013c14:	0003      	movs	r3, r0
 8013c16:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013c18:	e019      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 8013c1a:	683a      	ldr	r2, [r7, #0]
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	0011      	movs	r1, r2
 8013c20:	0018      	movs	r0, r3
 8013c22:	f000 fac9 	bl	80141b8 <USBD_CtlError>
            err++;
 8013c26:	210b      	movs	r1, #11
 8013c28:	187b      	adds	r3, r7, r1
 8013c2a:	781a      	ldrb	r2, [r3, #0]
 8013c2c:	187b      	adds	r3, r7, r1
 8013c2e:	3201      	adds	r2, #1
 8013c30:	701a      	strb	r2, [r3, #0]
          break;
 8013c32:	e00c      	b.n	8013c4e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013c34:	683a      	ldr	r2, [r7, #0]
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	0011      	movs	r1, r2
 8013c3a:	0018      	movs	r0, r3
 8013c3c:	f000 fabc 	bl	80141b8 <USBD_CtlError>
          err++;
 8013c40:	210b      	movs	r1, #11
 8013c42:	187b      	adds	r3, r7, r1
 8013c44:	781a      	ldrb	r2, [r3, #0]
 8013c46:	187b      	adds	r3, r7, r1
 8013c48:	3201      	adds	r2, #1
 8013c4a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8013c4c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8013c4e:	e04a      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	7c1b      	ldrb	r3, [r3, #16]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d10b      	bne.n	8013c70 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8013c58:	687a      	ldr	r2, [r7, #4]
 8013c5a:	23ae      	movs	r3, #174	@ 0xae
 8013c5c:	009b      	lsls	r3, r3, #2
 8013c5e:	58d3      	ldr	r3, [r2, r3]
 8013c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c62:	2208      	movs	r2, #8
 8013c64:	18ba      	adds	r2, r7, r2
 8013c66:	0010      	movs	r0, r2
 8013c68:	4798      	blx	r3
 8013c6a:	0003      	movs	r3, r0
 8013c6c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013c6e:	e03a      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 8013c70:	683a      	ldr	r2, [r7, #0]
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	0011      	movs	r1, r2
 8013c76:	0018      	movs	r0, r3
 8013c78:	f000 fa9e 	bl	80141b8 <USBD_CtlError>
        err++;
 8013c7c:	210b      	movs	r1, #11
 8013c7e:	187b      	adds	r3, r7, r1
 8013c80:	781a      	ldrb	r2, [r3, #0]
 8013c82:	187b      	adds	r3, r7, r1
 8013c84:	3201      	adds	r2, #1
 8013c86:	701a      	strb	r2, [r3, #0]
      break;
 8013c88:	e02d      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	7c1b      	ldrb	r3, [r3, #16]
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d10f      	bne.n	8013cb2 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8013c92:	687a      	ldr	r2, [r7, #4]
 8013c94:	23ae      	movs	r3, #174	@ 0xae
 8013c96:	009b      	lsls	r3, r3, #2
 8013c98:	58d3      	ldr	r3, [r2, r3]
 8013c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013c9c:	2208      	movs	r2, #8
 8013c9e:	18ba      	adds	r2, r7, r2
 8013ca0:	0010      	movs	r0, r2
 8013ca2:	4798      	blx	r3
 8013ca4:	0003      	movs	r3, r0
 8013ca6:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	3301      	adds	r3, #1
 8013cac:	2207      	movs	r2, #7
 8013cae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013cb0:	e019      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 8013cb2:	683a      	ldr	r2, [r7, #0]
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	0011      	movs	r1, r2
 8013cb8:	0018      	movs	r0, r3
 8013cba:	f000 fa7d 	bl	80141b8 <USBD_CtlError>
        err++;
 8013cbe:	210b      	movs	r1, #11
 8013cc0:	187b      	adds	r3, r7, r1
 8013cc2:	781a      	ldrb	r2, [r3, #0]
 8013cc4:	187b      	adds	r3, r7, r1
 8013cc6:	3201      	adds	r2, #1
 8013cc8:	701a      	strb	r2, [r3, #0]
      break;
 8013cca:	e00c      	b.n	8013ce6 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 8013ccc:	683a      	ldr	r2, [r7, #0]
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	0011      	movs	r1, r2
 8013cd2:	0018      	movs	r0, r3
 8013cd4:	f000 fa70 	bl	80141b8 <USBD_CtlError>
      err++;
 8013cd8:	210b      	movs	r1, #11
 8013cda:	187b      	adds	r3, r7, r1
 8013cdc:	781a      	ldrb	r2, [r3, #0]
 8013cde:	187b      	adds	r3, r7, r1
 8013ce0:	3201      	adds	r2, #1
 8013ce2:	701a      	strb	r2, [r3, #0]
      break;
 8013ce4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 8013ce6:	230b      	movs	r3, #11
 8013ce8:	18fb      	adds	r3, r7, r3
 8013cea:	781b      	ldrb	r3, [r3, #0]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d131      	bne.n	8013d54 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 8013cf0:	683b      	ldr	r3, [r7, #0]
 8013cf2:	88db      	ldrh	r3, [r3, #6]
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d023      	beq.n	8013d40 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 8013cf8:	2108      	movs	r1, #8
 8013cfa:	187b      	adds	r3, r7, r1
 8013cfc:	881b      	ldrh	r3, [r3, #0]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d017      	beq.n	8013d32 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 8013d02:	683b      	ldr	r3, [r7, #0]
 8013d04:	88da      	ldrh	r2, [r3, #6]
 8013d06:	187b      	adds	r3, r7, r1
 8013d08:	881b      	ldrh	r3, [r3, #0]
 8013d0a:	1c18      	adds	r0, r3, #0
 8013d0c:	1c11      	adds	r1, r2, #0
 8013d0e:	b28a      	uxth	r2, r1
 8013d10:	b283      	uxth	r3, r0
 8013d12:	429a      	cmp	r2, r3
 8013d14:	d900      	bls.n	8013d18 <USBD_GetDescriptor+0x370>
 8013d16:	1c01      	adds	r1, r0, #0
 8013d18:	b28a      	uxth	r2, r1
 8013d1a:	2108      	movs	r1, #8
 8013d1c:	187b      	adds	r3, r7, r1
 8013d1e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013d20:	187b      	adds	r3, r7, r1
 8013d22:	881b      	ldrh	r3, [r3, #0]
 8013d24:	001a      	movs	r2, r3
 8013d26:	68f9      	ldr	r1, [r7, #12]
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	0018      	movs	r0, r3
 8013d2c:	f000 facc 	bl	80142c8 <USBD_CtlSendData>
 8013d30:	e011      	b.n	8013d56 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013d32:	683a      	ldr	r2, [r7, #0]
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	0011      	movs	r1, r2
 8013d38:	0018      	movs	r0, r3
 8013d3a:	f000 fa3d 	bl	80141b8 <USBD_CtlError>
 8013d3e:	e00a      	b.n	8013d56 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	0018      	movs	r0, r3
 8013d44:	f000 fb1e 	bl	8014384 <USBD_CtlSendStatus>
 8013d48:	e005      	b.n	8013d56 <USBD_GetDescriptor+0x3ae>
 8013d4a:	46c0      	nop			@ (mov r8, r8)
 8013d4c:	08016330 	.word	0x08016330
 8013d50:	08016370 	.word	0x08016370
    return;
 8013d54:	46c0      	nop			@ (mov r8, r8)
  }
}
 8013d56:	46bd      	mov	sp, r7
 8013d58:	b004      	add	sp, #16
 8013d5a:	bd80      	pop	{r7, pc}

08013d5c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d5c:	b590      	push	{r4, r7, lr}
 8013d5e:	b085      	sub	sp, #20
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
 8013d64:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013d66:	683b      	ldr	r3, [r7, #0]
 8013d68:	889b      	ldrh	r3, [r3, #4]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d13e      	bne.n	8013dec <USBD_SetAddress+0x90>
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	88db      	ldrh	r3, [r3, #6]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d13a      	bne.n	8013dec <USBD_SetAddress+0x90>
 8013d76:	683b      	ldr	r3, [r7, #0]
 8013d78:	885b      	ldrh	r3, [r3, #2]
 8013d7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8013d7c:	d836      	bhi.n	8013dec <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013d7e:	683b      	ldr	r3, [r7, #0]
 8013d80:	885b      	ldrh	r3, [r3, #2]
 8013d82:	b2da      	uxtb	r2, r3
 8013d84:	230f      	movs	r3, #15
 8013d86:	18fb      	adds	r3, r7, r3
 8013d88:	217f      	movs	r1, #127	@ 0x7f
 8013d8a:	400a      	ands	r2, r1
 8013d8c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013d8e:	687a      	ldr	r2, [r7, #4]
 8013d90:	23a7      	movs	r3, #167	@ 0xa7
 8013d92:	009b      	lsls	r3, r3, #2
 8013d94:	5cd3      	ldrb	r3, [r2, r3]
 8013d96:	b2db      	uxtb	r3, r3
 8013d98:	2b03      	cmp	r3, #3
 8013d9a:	d106      	bne.n	8013daa <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 8013d9c:	683a      	ldr	r2, [r7, #0]
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	0011      	movs	r1, r2
 8013da2:	0018      	movs	r0, r3
 8013da4:	f000 fa08 	bl	80141b8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013da8:	e027      	b.n	8013dfa <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	240f      	movs	r4, #15
 8013dae:	193a      	adds	r2, r7, r4
 8013db0:	4914      	ldr	r1, [pc, #80]	@ (8013e04 <USBD_SetAddress+0xa8>)
 8013db2:	7812      	ldrb	r2, [r2, #0]
 8013db4:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013db6:	193b      	adds	r3, r7, r4
 8013db8:	781a      	ldrb	r2, [r3, #0]
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	0011      	movs	r1, r2
 8013dbe:	0018      	movs	r0, r3
 8013dc0:	f001 fb57 	bl	8015472 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	0018      	movs	r0, r3
 8013dc8:	f000 fadc 	bl	8014384 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013dcc:	193b      	adds	r3, r7, r4
 8013dce:	781b      	ldrb	r3, [r3, #0]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d005      	beq.n	8013de0 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013dd4:	687a      	ldr	r2, [r7, #4]
 8013dd6:	23a7      	movs	r3, #167	@ 0xa7
 8013dd8:	009b      	lsls	r3, r3, #2
 8013dda:	2102      	movs	r1, #2
 8013ddc:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013dde:	e00c      	b.n	8013dfa <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013de0:	687a      	ldr	r2, [r7, #4]
 8013de2:	23a7      	movs	r3, #167	@ 0xa7
 8013de4:	009b      	lsls	r3, r3, #2
 8013de6:	2101      	movs	r1, #1
 8013de8:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013dea:	e006      	b.n	8013dfa <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013dec:	683a      	ldr	r2, [r7, #0]
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	0011      	movs	r1, r2
 8013df2:	0018      	movs	r0, r3
 8013df4:	f000 f9e0 	bl	80141b8 <USBD_CtlError>
  }
}
 8013df8:	46c0      	nop			@ (mov r8, r8)
 8013dfa:	46c0      	nop			@ (mov r8, r8)
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	b005      	add	sp, #20
 8013e00:	bd90      	pop	{r4, r7, pc}
 8013e02:	46c0      	nop			@ (mov r8, r8)
 8013e04:	0000029e 	.word	0x0000029e

08013e08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e08:	b5b0      	push	{r4, r5, r7, lr}
 8013e0a:	b084      	sub	sp, #16
 8013e0c:	af00      	add	r7, sp, #0
 8013e0e:	6078      	str	r0, [r7, #4]
 8013e10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013e12:	230f      	movs	r3, #15
 8013e14:	18fb      	adds	r3, r7, r3
 8013e16:	2200      	movs	r2, #0
 8013e18:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013e1a:	683b      	ldr	r3, [r7, #0]
 8013e1c:	885b      	ldrh	r3, [r3, #2]
 8013e1e:	b2da      	uxtb	r2, r3
 8013e20:	4b5f      	ldr	r3, [pc, #380]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013e22:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013e24:	4b5e      	ldr	r3, [pc, #376]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013e26:	781b      	ldrb	r3, [r3, #0]
 8013e28:	2b01      	cmp	r3, #1
 8013e2a:	d907      	bls.n	8013e3c <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 8013e2c:	683a      	ldr	r2, [r7, #0]
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	0011      	movs	r1, r2
 8013e32:	0018      	movs	r0, r3
 8013e34:	f000 f9c0 	bl	80141b8 <USBD_CtlError>
    return USBD_FAIL;
 8013e38:	2303      	movs	r3, #3
 8013e3a:	e0ac      	b.n	8013f96 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 8013e3c:	687a      	ldr	r2, [r7, #4]
 8013e3e:	23a7      	movs	r3, #167	@ 0xa7
 8013e40:	009b      	lsls	r3, r3, #2
 8013e42:	5cd3      	ldrb	r3, [r2, r3]
 8013e44:	b2db      	uxtb	r3, r3
 8013e46:	2b02      	cmp	r3, #2
 8013e48:	d002      	beq.n	8013e50 <USBD_SetConfig+0x48>
 8013e4a:	2b03      	cmp	r3, #3
 8013e4c:	d033      	beq.n	8013eb6 <USBD_SetConfig+0xae>
 8013e4e:	e08d      	b.n	8013f6c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013e50:	4b53      	ldr	r3, [pc, #332]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013e52:	781b      	ldrb	r3, [r3, #0]
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d029      	beq.n	8013eac <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 8013e58:	4b51      	ldr	r3, [pc, #324]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013e5a:	781b      	ldrb	r3, [r3, #0]
 8013e5c:	001a      	movs	r2, r3
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013e62:	4b4f      	ldr	r3, [pc, #316]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013e64:	781a      	ldrb	r2, [r3, #0]
 8013e66:	250f      	movs	r5, #15
 8013e68:	197c      	adds	r4, r7, r5
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	0011      	movs	r1, r2
 8013e6e:	0018      	movs	r0, r3
 8013e70:	f7fe feb4 	bl	8012bdc <USBD_SetClassConfig>
 8013e74:	0003      	movs	r3, r0
 8013e76:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 8013e78:	197b      	adds	r3, r7, r5
 8013e7a:	781b      	ldrb	r3, [r3, #0]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d00b      	beq.n	8013e98 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 8013e80:	683a      	ldr	r2, [r7, #0]
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	0011      	movs	r1, r2
 8013e86:	0018      	movs	r0, r3
 8013e88:	f000 f996 	bl	80141b8 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013e8c:	687a      	ldr	r2, [r7, #4]
 8013e8e:	23a7      	movs	r3, #167	@ 0xa7
 8013e90:	009b      	lsls	r3, r3, #2
 8013e92:	2102      	movs	r1, #2
 8013e94:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013e96:	e07b      	b.n	8013f90 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	0018      	movs	r0, r3
 8013e9c:	f000 fa72 	bl	8014384 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013ea0:	687a      	ldr	r2, [r7, #4]
 8013ea2:	23a7      	movs	r3, #167	@ 0xa7
 8013ea4:	009b      	lsls	r3, r3, #2
 8013ea6:	2103      	movs	r1, #3
 8013ea8:	54d1      	strb	r1, [r2, r3]
      break;
 8013eaa:	e071      	b.n	8013f90 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	0018      	movs	r0, r3
 8013eb0:	f000 fa68 	bl	8014384 <USBD_CtlSendStatus>
      break;
 8013eb4:	e06c      	b.n	8013f90 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013eb6:	4b3a      	ldr	r3, [pc, #232]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013eb8:	781b      	ldrb	r3, [r3, #0]
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d115      	bne.n	8013eea <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013ebe:	687a      	ldr	r2, [r7, #4]
 8013ec0:	23a7      	movs	r3, #167	@ 0xa7
 8013ec2:	009b      	lsls	r3, r3, #2
 8013ec4:	2102      	movs	r1, #2
 8013ec6:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 8013ec8:	4b35      	ldr	r3, [pc, #212]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013eca:	781b      	ldrb	r3, [r3, #0]
 8013ecc:	001a      	movs	r2, r3
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013ed2:	4b33      	ldr	r3, [pc, #204]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013ed4:	781a      	ldrb	r2, [r3, #0]
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	0011      	movs	r1, r2
 8013eda:	0018      	movs	r0, r3
 8013edc:	f7fe fea3 	bl	8012c26 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	0018      	movs	r0, r3
 8013ee4:	f000 fa4e 	bl	8014384 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013ee8:	e052      	b.n	8013f90 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 8013eea:	4b2d      	ldr	r3, [pc, #180]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013eec:	781b      	ldrb	r3, [r3, #0]
 8013eee:	001a      	movs	r2, r3
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	685b      	ldr	r3, [r3, #4]
 8013ef4:	429a      	cmp	r2, r3
 8013ef6:	d034      	beq.n	8013f62 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	685b      	ldr	r3, [r3, #4]
 8013efc:	b2da      	uxtb	r2, r3
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	0011      	movs	r1, r2
 8013f02:	0018      	movs	r0, r3
 8013f04:	f7fe fe8f 	bl	8012c26 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013f08:	4b25      	ldr	r3, [pc, #148]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013f0a:	781b      	ldrb	r3, [r3, #0]
 8013f0c:	001a      	movs	r2, r3
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013f12:	4b23      	ldr	r3, [pc, #140]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013f14:	781a      	ldrb	r2, [r3, #0]
 8013f16:	250f      	movs	r5, #15
 8013f18:	197c      	adds	r4, r7, r5
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	0011      	movs	r1, r2
 8013f1e:	0018      	movs	r0, r3
 8013f20:	f7fe fe5c 	bl	8012bdc <USBD_SetClassConfig>
 8013f24:	0003      	movs	r3, r0
 8013f26:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 8013f28:	197b      	adds	r3, r7, r5
 8013f2a:	781b      	ldrb	r3, [r3, #0]
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d013      	beq.n	8013f58 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 8013f30:	683a      	ldr	r2, [r7, #0]
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	0011      	movs	r1, r2
 8013f36:	0018      	movs	r0, r3
 8013f38:	f000 f93e 	bl	80141b8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	685b      	ldr	r3, [r3, #4]
 8013f40:	b2da      	uxtb	r2, r3
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	0011      	movs	r1, r2
 8013f46:	0018      	movs	r0, r3
 8013f48:	f7fe fe6d 	bl	8012c26 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013f4c:	687a      	ldr	r2, [r7, #4]
 8013f4e:	23a7      	movs	r3, #167	@ 0xa7
 8013f50:	009b      	lsls	r3, r3, #2
 8013f52:	2102      	movs	r1, #2
 8013f54:	54d1      	strb	r1, [r2, r3]
      break;
 8013f56:	e01b      	b.n	8013f90 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	0018      	movs	r0, r3
 8013f5c:	f000 fa12 	bl	8014384 <USBD_CtlSendStatus>
      break;
 8013f60:	e016      	b.n	8013f90 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	0018      	movs	r0, r3
 8013f66:	f000 fa0d 	bl	8014384 <USBD_CtlSendStatus>
      break;
 8013f6a:	e011      	b.n	8013f90 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 8013f6c:	683a      	ldr	r2, [r7, #0]
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	0011      	movs	r1, r2
 8013f72:	0018      	movs	r0, r3
 8013f74:	f000 f920 	bl	80141b8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013f78:	4b09      	ldr	r3, [pc, #36]	@ (8013fa0 <USBD_SetConfig+0x198>)
 8013f7a:	781a      	ldrb	r2, [r3, #0]
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	0011      	movs	r1, r2
 8013f80:	0018      	movs	r0, r3
 8013f82:	f7fe fe50 	bl	8012c26 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013f86:	230f      	movs	r3, #15
 8013f88:	18fb      	adds	r3, r7, r3
 8013f8a:	2203      	movs	r2, #3
 8013f8c:	701a      	strb	r2, [r3, #0]
      break;
 8013f8e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8013f90:	230f      	movs	r3, #15
 8013f92:	18fb      	adds	r3, r7, r3
 8013f94:	781b      	ldrb	r3, [r3, #0]
}
 8013f96:	0018      	movs	r0, r3
 8013f98:	46bd      	mov	sp, r7
 8013f9a:	b004      	add	sp, #16
 8013f9c:	bdb0      	pop	{r4, r5, r7, pc}
 8013f9e:	46c0      	nop			@ (mov r8, r8)
 8013fa0:	2000059d 	.word	0x2000059d

08013fa4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b082      	sub	sp, #8
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	6078      	str	r0, [r7, #4]
 8013fac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013fae:	683b      	ldr	r3, [r7, #0]
 8013fb0:	88db      	ldrh	r3, [r3, #6]
 8013fb2:	2b01      	cmp	r3, #1
 8013fb4:	d006      	beq.n	8013fc4 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 8013fb6:	683a      	ldr	r2, [r7, #0]
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	0011      	movs	r1, r2
 8013fbc:	0018      	movs	r0, r3
 8013fbe:	f000 f8fb 	bl	80141b8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013fc2:	e027      	b.n	8014014 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 8013fc4:	687a      	ldr	r2, [r7, #4]
 8013fc6:	23a7      	movs	r3, #167	@ 0xa7
 8013fc8:	009b      	lsls	r3, r3, #2
 8013fca:	5cd3      	ldrb	r3, [r2, r3]
 8013fcc:	b2db      	uxtb	r3, r3
 8013fce:	2b02      	cmp	r3, #2
 8013fd0:	dc02      	bgt.n	8013fd8 <USBD_GetConfig+0x34>
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	dc03      	bgt.n	8013fde <USBD_GetConfig+0x3a>
 8013fd6:	e016      	b.n	8014006 <USBD_GetConfig+0x62>
 8013fd8:	2b03      	cmp	r3, #3
 8013fda:	d00c      	beq.n	8013ff6 <USBD_GetConfig+0x52>
 8013fdc:	e013      	b.n	8014006 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	3308      	adds	r3, #8
 8013fe8:	0019      	movs	r1, r3
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	2201      	movs	r2, #1
 8013fee:	0018      	movs	r0, r3
 8013ff0:	f000 f96a 	bl	80142c8 <USBD_CtlSendData>
        break;
 8013ff4:	e00e      	b.n	8014014 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	1d19      	adds	r1, r3, #4
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2201      	movs	r2, #1
 8013ffe:	0018      	movs	r0, r3
 8014000:	f000 f962 	bl	80142c8 <USBD_CtlSendData>
        break;
 8014004:	e006      	b.n	8014014 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 8014006:	683a      	ldr	r2, [r7, #0]
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	0011      	movs	r1, r2
 801400c:	0018      	movs	r0, r3
 801400e:	f000 f8d3 	bl	80141b8 <USBD_CtlError>
        break;
 8014012:	46c0      	nop			@ (mov r8, r8)
}
 8014014:	46c0      	nop			@ (mov r8, r8)
 8014016:	46bd      	mov	sp, r7
 8014018:	b002      	add	sp, #8
 801401a:	bd80      	pop	{r7, pc}

0801401c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801401c:	b580      	push	{r7, lr}
 801401e:	b082      	sub	sp, #8
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
 8014024:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8014026:	687a      	ldr	r2, [r7, #4]
 8014028:	23a7      	movs	r3, #167	@ 0xa7
 801402a:	009b      	lsls	r3, r3, #2
 801402c:	5cd3      	ldrb	r3, [r2, r3]
 801402e:	b2db      	uxtb	r3, r3
 8014030:	3b01      	subs	r3, #1
 8014032:	2b02      	cmp	r3, #2
 8014034:	d822      	bhi.n	801407c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014036:	683b      	ldr	r3, [r7, #0]
 8014038:	88db      	ldrh	r3, [r3, #6]
 801403a:	2b02      	cmp	r3, #2
 801403c:	d006      	beq.n	801404c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 801403e:	683a      	ldr	r2, [r7, #0]
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	0011      	movs	r1, r2
 8014044:	0018      	movs	r0, r3
 8014046:	f000 f8b7 	bl	80141b8 <USBD_CtlError>
        break;
 801404a:	e01e      	b.n	801408a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	2201      	movs	r2, #1
 8014050:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8014052:	687a      	ldr	r2, [r7, #4]
 8014054:	23a9      	movs	r3, #169	@ 0xa9
 8014056:	009b      	lsls	r3, r3, #2
 8014058:	58d3      	ldr	r3, [r2, r3]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d005      	beq.n	801406a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	68db      	ldr	r3, [r3, #12]
 8014062:	2202      	movs	r2, #2
 8014064:	431a      	orrs	r2, r3
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	330c      	adds	r3, #12
 801406e:	0019      	movs	r1, r3
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	2202      	movs	r2, #2
 8014074:	0018      	movs	r0, r3
 8014076:	f000 f927 	bl	80142c8 <USBD_CtlSendData>
      break;
 801407a:	e006      	b.n	801408a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 801407c:	683a      	ldr	r2, [r7, #0]
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	0011      	movs	r1, r2
 8014082:	0018      	movs	r0, r3
 8014084:	f000 f898 	bl	80141b8 <USBD_CtlError>
      break;
 8014088:	46c0      	nop			@ (mov r8, r8)
  }
}
 801408a:	46c0      	nop			@ (mov r8, r8)
 801408c:	46bd      	mov	sp, r7
 801408e:	b002      	add	sp, #8
 8014090:	bd80      	pop	{r7, pc}

08014092 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014092:	b580      	push	{r7, lr}
 8014094:	b082      	sub	sp, #8
 8014096:	af00      	add	r7, sp, #0
 8014098:	6078      	str	r0, [r7, #4]
 801409a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	885b      	ldrh	r3, [r3, #2]
 80140a0:	2b01      	cmp	r3, #1
 80140a2:	d109      	bne.n	80140b8 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 80140a4:	687a      	ldr	r2, [r7, #4]
 80140a6:	23a9      	movs	r3, #169	@ 0xa9
 80140a8:	009b      	lsls	r3, r3, #2
 80140aa:	2101      	movs	r1, #1
 80140ac:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	0018      	movs	r0, r3
 80140b2:	f000 f967 	bl	8014384 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80140b6:	e017      	b.n	80140e8 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80140b8:	683b      	ldr	r3, [r7, #0]
 80140ba:	885b      	ldrh	r3, [r3, #2]
 80140bc:	2b02      	cmp	r3, #2
 80140be:	d10d      	bne.n	80140dc <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	889b      	ldrh	r3, [r3, #4]
 80140c4:	0a1b      	lsrs	r3, r3, #8
 80140c6:	b29b      	uxth	r3, r3
 80140c8:	b2d9      	uxtb	r1, r3
 80140ca:	687a      	ldr	r2, [r7, #4]
 80140cc:	23a8      	movs	r3, #168	@ 0xa8
 80140ce:	009b      	lsls	r3, r3, #2
 80140d0:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	0018      	movs	r0, r3
 80140d6:	f000 f955 	bl	8014384 <USBD_CtlSendStatus>
}
 80140da:	e005      	b.n	80140e8 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 80140dc:	683a      	ldr	r2, [r7, #0]
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	0011      	movs	r1, r2
 80140e2:	0018      	movs	r0, r3
 80140e4:	f000 f868 	bl	80141b8 <USBD_CtlError>
}
 80140e8:	46c0      	nop			@ (mov r8, r8)
 80140ea:	46bd      	mov	sp, r7
 80140ec:	b002      	add	sp, #8
 80140ee:	bd80      	pop	{r7, pc}

080140f0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80140f0:	b580      	push	{r7, lr}
 80140f2:	b082      	sub	sp, #8
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	6078      	str	r0, [r7, #4]
 80140f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80140fa:	687a      	ldr	r2, [r7, #4]
 80140fc:	23a7      	movs	r3, #167	@ 0xa7
 80140fe:	009b      	lsls	r3, r3, #2
 8014100:	5cd3      	ldrb	r3, [r2, r3]
 8014102:	b2db      	uxtb	r3, r3
 8014104:	3b01      	subs	r3, #1
 8014106:	2b02      	cmp	r3, #2
 8014108:	d80d      	bhi.n	8014126 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801410a:	683b      	ldr	r3, [r7, #0]
 801410c:	885b      	ldrh	r3, [r3, #2]
 801410e:	2b01      	cmp	r3, #1
 8014110:	d110      	bne.n	8014134 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 8014112:	687a      	ldr	r2, [r7, #4]
 8014114:	23a9      	movs	r3, #169	@ 0xa9
 8014116:	009b      	lsls	r3, r3, #2
 8014118:	2100      	movs	r1, #0
 801411a:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	0018      	movs	r0, r3
 8014120:	f000 f930 	bl	8014384 <USBD_CtlSendStatus>
      }
      break;
 8014124:	e006      	b.n	8014134 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 8014126:	683a      	ldr	r2, [r7, #0]
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	0011      	movs	r1, r2
 801412c:	0018      	movs	r0, r3
 801412e:	f000 f843 	bl	80141b8 <USBD_CtlError>
      break;
 8014132:	e000      	b.n	8014136 <USBD_ClrFeature+0x46>
      break;
 8014134:	46c0      	nop			@ (mov r8, r8)
  }
}
 8014136:	46c0      	nop			@ (mov r8, r8)
 8014138:	46bd      	mov	sp, r7
 801413a:	b002      	add	sp, #8
 801413c:	bd80      	pop	{r7, pc}

0801413e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801413e:	b580      	push	{r7, lr}
 8014140:	b084      	sub	sp, #16
 8014142:	af00      	add	r7, sp, #0
 8014144:	6078      	str	r0, [r7, #4]
 8014146:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801414c:	68fb      	ldr	r3, [r7, #12]
 801414e:	781a      	ldrb	r2, [r3, #0]
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	3301      	adds	r3, #1
 8014158:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801415a:	68fb      	ldr	r3, [r7, #12]
 801415c:	781a      	ldrb	r2, [r3, #0]
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014162:	68fb      	ldr	r3, [r7, #12]
 8014164:	3301      	adds	r3, #1
 8014166:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	0018      	movs	r0, r3
 801416c:	f7ff f8e6 	bl	801333c <SWAPBYTE>
 8014170:	0003      	movs	r3, r0
 8014172:	001a      	movs	r2, r3
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	3301      	adds	r3, #1
 801417c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	3301      	adds	r3, #1
 8014182:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	0018      	movs	r0, r3
 8014188:	f7ff f8d8 	bl	801333c <SWAPBYTE>
 801418c:	0003      	movs	r3, r0
 801418e:	001a      	movs	r2, r3
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	3301      	adds	r3, #1
 8014198:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	3301      	adds	r3, #1
 801419e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	0018      	movs	r0, r3
 80141a4:	f7ff f8ca 	bl	801333c <SWAPBYTE>
 80141a8:	0003      	movs	r3, r0
 80141aa:	001a      	movs	r2, r3
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	80da      	strh	r2, [r3, #6]
}
 80141b0:	46c0      	nop			@ (mov r8, r8)
 80141b2:	46bd      	mov	sp, r7
 80141b4:	b004      	add	sp, #16
 80141b6:	bd80      	pop	{r7, pc}

080141b8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80141b8:	b580      	push	{r7, lr}
 80141ba:	b082      	sub	sp, #8
 80141bc:	af00      	add	r7, sp, #0
 80141be:	6078      	str	r0, [r7, #4]
 80141c0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	2180      	movs	r1, #128	@ 0x80
 80141c6:	0018      	movs	r0, r3
 80141c8:	f001 f8cd 	bl	8015366 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	2100      	movs	r1, #0
 80141d0:	0018      	movs	r0, r3
 80141d2:	f001 f8c8 	bl	8015366 <USBD_LL_StallEP>
}
 80141d6:	46c0      	nop			@ (mov r8, r8)
 80141d8:	46bd      	mov	sp, r7
 80141da:	b002      	add	sp, #8
 80141dc:	bd80      	pop	{r7, pc}

080141de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80141de:	b590      	push	{r4, r7, lr}
 80141e0:	b087      	sub	sp, #28
 80141e2:	af00      	add	r7, sp, #0
 80141e4:	60f8      	str	r0, [r7, #12]
 80141e6:	60b9      	str	r1, [r7, #8]
 80141e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80141ea:	2417      	movs	r4, #23
 80141ec:	193b      	adds	r3, r7, r4
 80141ee:	2200      	movs	r2, #0
 80141f0:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 80141f2:	68fb      	ldr	r3, [r7, #12]
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d044      	beq.n	8014282 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80141fc:	693b      	ldr	r3, [r7, #16]
 80141fe:	0018      	movs	r0, r3
 8014200:	f000 f843 	bl	801428a <USBD_GetLen>
 8014204:	0003      	movs	r3, r0
 8014206:	3301      	adds	r3, #1
 8014208:	b29b      	uxth	r3, r3
 801420a:	18db      	adds	r3, r3, r3
 801420c:	b29a      	uxth	r2, r3
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8014212:	193b      	adds	r3, r7, r4
 8014214:	781b      	ldrb	r3, [r3, #0]
 8014216:	68ba      	ldr	r2, [r7, #8]
 8014218:	18d3      	adds	r3, r2, r3
 801421a:	687a      	ldr	r2, [r7, #4]
 801421c:	7812      	ldrb	r2, [r2, #0]
 801421e:	701a      	strb	r2, [r3, #0]
  idx++;
 8014220:	193b      	adds	r3, r7, r4
 8014222:	781a      	ldrb	r2, [r3, #0]
 8014224:	193b      	adds	r3, r7, r4
 8014226:	3201      	adds	r2, #1
 8014228:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801422a:	193b      	adds	r3, r7, r4
 801422c:	781b      	ldrb	r3, [r3, #0]
 801422e:	68ba      	ldr	r2, [r7, #8]
 8014230:	18d3      	adds	r3, r2, r3
 8014232:	2203      	movs	r2, #3
 8014234:	701a      	strb	r2, [r3, #0]
  idx++;
 8014236:	193b      	adds	r3, r7, r4
 8014238:	781a      	ldrb	r2, [r3, #0]
 801423a:	193b      	adds	r3, r7, r4
 801423c:	3201      	adds	r2, #1
 801423e:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 8014240:	e01a      	b.n	8014278 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 8014242:	2117      	movs	r1, #23
 8014244:	187b      	adds	r3, r7, r1
 8014246:	781b      	ldrb	r3, [r3, #0]
 8014248:	68ba      	ldr	r2, [r7, #8]
 801424a:	18d3      	adds	r3, r2, r3
 801424c:	693a      	ldr	r2, [r7, #16]
 801424e:	7812      	ldrb	r2, [r2, #0]
 8014250:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8014252:	693b      	ldr	r3, [r7, #16]
 8014254:	3301      	adds	r3, #1
 8014256:	613b      	str	r3, [r7, #16]
    idx++;
 8014258:	187b      	adds	r3, r7, r1
 801425a:	781a      	ldrb	r2, [r3, #0]
 801425c:	187b      	adds	r3, r7, r1
 801425e:	3201      	adds	r2, #1
 8014260:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 8014262:	187b      	adds	r3, r7, r1
 8014264:	781b      	ldrb	r3, [r3, #0]
 8014266:	68ba      	ldr	r2, [r7, #8]
 8014268:	18d3      	adds	r3, r2, r3
 801426a:	2200      	movs	r2, #0
 801426c:	701a      	strb	r2, [r3, #0]
    idx++;
 801426e:	187b      	adds	r3, r7, r1
 8014270:	781a      	ldrb	r2, [r3, #0]
 8014272:	187b      	adds	r3, r7, r1
 8014274:	3201      	adds	r2, #1
 8014276:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 8014278:	693b      	ldr	r3, [r7, #16]
 801427a:	781b      	ldrb	r3, [r3, #0]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d1e0      	bne.n	8014242 <USBD_GetString+0x64>
 8014280:	e000      	b.n	8014284 <USBD_GetString+0xa6>
    return;
 8014282:	46c0      	nop			@ (mov r8, r8)
  }
}
 8014284:	46bd      	mov	sp, r7
 8014286:	b007      	add	sp, #28
 8014288:	bd90      	pop	{r4, r7, pc}

0801428a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801428a:	b580      	push	{r7, lr}
 801428c:	b084      	sub	sp, #16
 801428e:	af00      	add	r7, sp, #0
 8014290:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014292:	230f      	movs	r3, #15
 8014294:	18fb      	adds	r3, r7, r3
 8014296:	2200      	movs	r2, #0
 8014298:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801429e:	e008      	b.n	80142b2 <USBD_GetLen+0x28>
  {
    len++;
 80142a0:	210f      	movs	r1, #15
 80142a2:	187b      	adds	r3, r7, r1
 80142a4:	781a      	ldrb	r2, [r3, #0]
 80142a6:	187b      	adds	r3, r7, r1
 80142a8:	3201      	adds	r2, #1
 80142aa:	701a      	strb	r2, [r3, #0]
    pbuff++;
 80142ac:	68bb      	ldr	r3, [r7, #8]
 80142ae:	3301      	adds	r3, #1
 80142b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80142b2:	68bb      	ldr	r3, [r7, #8]
 80142b4:	781b      	ldrb	r3, [r3, #0]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d1f2      	bne.n	80142a0 <USBD_GetLen+0x16>
  }

  return len;
 80142ba:	230f      	movs	r3, #15
 80142bc:	18fb      	adds	r3, r7, r3
 80142be:	781b      	ldrb	r3, [r3, #0]
}
 80142c0:	0018      	movs	r0, r3
 80142c2:	46bd      	mov	sp, r7
 80142c4:	b004      	add	sp, #16
 80142c6:	bd80      	pop	{r7, pc}

080142c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b084      	sub	sp, #16
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	60f8      	str	r0, [r7, #12]
 80142d0:	60b9      	str	r1, [r7, #8]
 80142d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80142d4:	68fa      	ldr	r2, [r7, #12]
 80142d6:	23a5      	movs	r3, #165	@ 0xa5
 80142d8:	009b      	lsls	r3, r3, #2
 80142da:	2102      	movs	r1, #2
 80142dc:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	687a      	ldr	r2, [r7, #4]
 80142e2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	687a      	ldr	r2, [r7, #4]
 80142e8:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	68ba      	ldr	r2, [r7, #8]
 80142ee:	68f8      	ldr	r0, [r7, #12]
 80142f0:	2100      	movs	r1, #0
 80142f2:	f001 f8e9 	bl	80154c8 <USBD_LL_Transmit>

  return USBD_OK;
 80142f6:	2300      	movs	r3, #0
}
 80142f8:	0018      	movs	r0, r3
 80142fa:	46bd      	mov	sp, r7
 80142fc:	b004      	add	sp, #16
 80142fe:	bd80      	pop	{r7, pc}

08014300 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014300:	b580      	push	{r7, lr}
 8014302:	b084      	sub	sp, #16
 8014304:	af00      	add	r7, sp, #0
 8014306:	60f8      	str	r0, [r7, #12]
 8014308:	60b9      	str	r1, [r7, #8]
 801430a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	68ba      	ldr	r2, [r7, #8]
 8014310:	68f8      	ldr	r0, [r7, #12]
 8014312:	2100      	movs	r1, #0
 8014314:	f001 f8d8 	bl	80154c8 <USBD_LL_Transmit>

  return USBD_OK;
 8014318:	2300      	movs	r3, #0
}
 801431a:	0018      	movs	r0, r3
 801431c:	46bd      	mov	sp, r7
 801431e:	b004      	add	sp, #16
 8014320:	bd80      	pop	{r7, pc}

08014322 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014322:	b580      	push	{r7, lr}
 8014324:	b084      	sub	sp, #16
 8014326:	af00      	add	r7, sp, #0
 8014328:	60f8      	str	r0, [r7, #12]
 801432a:	60b9      	str	r1, [r7, #8]
 801432c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801432e:	68fa      	ldr	r2, [r7, #12]
 8014330:	23a5      	movs	r3, #165	@ 0xa5
 8014332:	009b      	lsls	r3, r3, #2
 8014334:	2103      	movs	r1, #3
 8014336:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 8014338:	68fa      	ldr	r2, [r7, #12]
 801433a:	23ac      	movs	r3, #172	@ 0xac
 801433c:	005b      	lsls	r3, r3, #1
 801433e:	6879      	ldr	r1, [r7, #4]
 8014340:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8014342:	68fa      	ldr	r2, [r7, #12]
 8014344:	23ae      	movs	r3, #174	@ 0xae
 8014346:	005b      	lsls	r3, r3, #1
 8014348:	6879      	ldr	r1, [r7, #4]
 801434a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	68ba      	ldr	r2, [r7, #8]
 8014350:	68f8      	ldr	r0, [r7, #12]
 8014352:	2100      	movs	r1, #0
 8014354:	f001 f8e8 	bl	8015528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014358:	2300      	movs	r3, #0
}
 801435a:	0018      	movs	r0, r3
 801435c:	46bd      	mov	sp, r7
 801435e:	b004      	add	sp, #16
 8014360:	bd80      	pop	{r7, pc}

08014362 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8014362:	b580      	push	{r7, lr}
 8014364:	b084      	sub	sp, #16
 8014366:	af00      	add	r7, sp, #0
 8014368:	60f8      	str	r0, [r7, #12]
 801436a:	60b9      	str	r1, [r7, #8]
 801436c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	68ba      	ldr	r2, [r7, #8]
 8014372:	68f8      	ldr	r0, [r7, #12]
 8014374:	2100      	movs	r1, #0
 8014376:	f001 f8d7 	bl	8015528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801437a:	2300      	movs	r3, #0
}
 801437c:	0018      	movs	r0, r3
 801437e:	46bd      	mov	sp, r7
 8014380:	b004      	add	sp, #16
 8014382:	bd80      	pop	{r7, pc}

08014384 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b082      	sub	sp, #8
 8014388:	af00      	add	r7, sp, #0
 801438a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801438c:	687a      	ldr	r2, [r7, #4]
 801438e:	23a5      	movs	r3, #165	@ 0xa5
 8014390:	009b      	lsls	r3, r3, #2
 8014392:	2104      	movs	r1, #4
 8014394:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014396:	6878      	ldr	r0, [r7, #4]
 8014398:	2300      	movs	r3, #0
 801439a:	2200      	movs	r2, #0
 801439c:	2100      	movs	r1, #0
 801439e:	f001 f893 	bl	80154c8 <USBD_LL_Transmit>

  return USBD_OK;
 80143a2:	2300      	movs	r3, #0
}
 80143a4:	0018      	movs	r0, r3
 80143a6:	46bd      	mov	sp, r7
 80143a8:	b002      	add	sp, #8
 80143aa:	bd80      	pop	{r7, pc}

080143ac <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b082      	sub	sp, #8
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80143b4:	687a      	ldr	r2, [r7, #4]
 80143b6:	23a5      	movs	r3, #165	@ 0xa5
 80143b8:	009b      	lsls	r3, r3, #2
 80143ba:	2105      	movs	r1, #5
 80143bc:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80143be:	6878      	ldr	r0, [r7, #4]
 80143c0:	2300      	movs	r3, #0
 80143c2:	2200      	movs	r2, #0
 80143c4:	2100      	movs	r1, #0
 80143c6:	f001 f8af 	bl	8015528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80143ca:	2300      	movs	r3, #0
}
 80143cc:	0018      	movs	r0, r3
 80143ce:	46bd      	mov	sp, r7
 80143d0:	b002      	add	sp, #8
 80143d2:	bd80      	pop	{r7, pc}

080143d4 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 80143d8:	f7fc fcb0 	bl	8010d3c <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 80143dc:	f000 f816 	bl	801440c <USBPD_DPM_InitCore>
 80143e0:	1e03      	subs	r3, r0, #0
 80143e2:	d001      	beq.n	80143e8 <MX_USBPD_Init+0x14>
  {
    while(1);
 80143e4:	46c0      	nop			@ (mov r8, r8)
 80143e6:	e7fd      	b.n	80143e4 <MX_USBPD_Init+0x10>
  }

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 80143e8:	f000 fa78 	bl	80148dc <USBPD_DPM_UserInit>
 80143ec:	1e03      	subs	r3, r0, #0
 80143ee:	d001      	beq.n	80143f4 <MX_USBPD_Init+0x20>
  {
    while(1);
 80143f0:	46c0      	nop			@ (mov r8, r8)
 80143f2:	e7fd      	b.n	80143f0 <MX_USBPD_Init+0x1c>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 80143f4:	f000 f8e0 	bl	80145b8 <USBPD_DPM_InitOS>
 80143f8:	1e03      	subs	r3, r0, #0
 80143fa:	d001      	beq.n	8014400 <MX_USBPD_Init+0x2c>
  {
    while(1);
 80143fc:	46c0      	nop			@ (mov r8, r8)
 80143fe:	e7fd      	b.n	80143fc <MX_USBPD_Init+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8014400:	b662      	cpsie	i
}
 8014402:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 8014404:	46c0      	nop			@ (mov r8, r8)
 8014406:	46bd      	mov	sp, r7
 8014408:	bd80      	pop	{r7, pc}
	...

0801440c <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 801440c:	b5b0      	push	{r4, r5, r7, lr}
 801440e:	b082      	sub	sp, #8
 8014410:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 8014412:	1dfb      	adds	r3, r7, #7
 8014414:	2200      	movs	r2, #0
 8014416:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 8014418:	4b62      	ldr	r3, [pc, #392]	@ (80145a4 <USBPD_DPM_InitCore+0x198>)
 801441a:	0018      	movs	r0, r3
 801441c:	f7ed f85c 	bl	80014d8 <USBPD_PE_CheckLIB>
 8014420:	0003      	movs	r3, r0
 8014422:	2b01      	cmp	r3, #1
 8014424:	d003      	beq.n	801442e <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 8014426:	1dfb      	adds	r3, r7, #7
 8014428:	2202      	movs	r2, #2
 801442a:	701a      	strb	r2, [r3, #0]
    goto error;
 801442c:	e0b4      	b.n	8014598 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801442e:	f7ed f861 	bl	80014f4 <USBPD_PE_GetMemoryConsumption>
 8014432:	0003      	movs	r3, r0
 8014434:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8014436:	1dbb      	adds	r3, r7, #6
 8014438:	2200      	movs	r2, #0
 801443a:	701a      	strb	r2, [r3, #0]
 801443c:	e0a6      	b.n	801458c <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801443e:	1dbb      	adds	r3, r7, #6
 8014440:	781b      	ldrb	r3, [r3, #0]
 8014442:	4a59      	ldr	r2, [pc, #356]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 8014444:	009b      	lsls	r3, r3, #2
 8014446:	18d3      	adds	r3, r2, r3
 8014448:	785a      	ldrb	r2, [r3, #1]
 801444a:	2108      	movs	r1, #8
 801444c:	438a      	bics	r2, r1
 801444e:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 8014450:	1dbb      	adds	r3, r7, #6
 8014452:	781a      	ldrb	r2, [r3, #0]
 8014454:	1dbb      	adds	r3, r7, #6
 8014456:	7818      	ldrb	r0, [r3, #0]
 8014458:	4954      	ldr	r1, [pc, #336]	@ (80145ac <USBPD_DPM_InitCore+0x1a0>)
 801445a:	0013      	movs	r3, r2
 801445c:	005b      	lsls	r3, r3, #1
 801445e:	189b      	adds	r3, r3, r2
 8014460:	009b      	lsls	r3, r3, #2
 8014462:	18cb      	adds	r3, r1, r3
 8014464:	791b      	ldrb	r3, [r3, #4]
 8014466:	079b      	lsls	r3, r3, #30
 8014468:	0f9b      	lsrs	r3, r3, #30
 801446a:	b2d9      	uxtb	r1, r3
 801446c:	4b4e      	ldr	r3, [pc, #312]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 801446e:	0082      	lsls	r2, r0, #2
 8014470:	2003      	movs	r0, #3
 8014472:	4001      	ands	r1, r0
 8014474:	000c      	movs	r4, r1
 8014476:	5cd1      	ldrb	r1, [r2, r3]
 8014478:	2003      	movs	r0, #3
 801447a:	4381      	bics	r1, r0
 801447c:	1c08      	adds	r0, r1, #0
 801447e:	1c21      	adds	r1, r4, #0
 8014480:	4301      	orrs	r1, r0
 8014482:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 8014484:	1dbb      	adds	r3, r7, #6
 8014486:	781a      	ldrb	r2, [r3, #0]
 8014488:	1dbb      	adds	r3, r7, #6
 801448a:	7818      	ldrb	r0, [r3, #0]
 801448c:	4947      	ldr	r1, [pc, #284]	@ (80145ac <USBPD_DPM_InitCore+0x1a0>)
 801448e:	0013      	movs	r3, r2
 8014490:	005b      	lsls	r3, r3, #1
 8014492:	189b      	adds	r3, r3, r2
 8014494:	009b      	lsls	r3, r3, #2
 8014496:	18cb      	adds	r3, r1, r3
 8014498:	791b      	ldrb	r3, [r3, #4]
 801449a:	075b      	lsls	r3, r3, #29
 801449c:	0fdb      	lsrs	r3, r3, #31
 801449e:	b2d9      	uxtb	r1, r3
 80144a0:	4b41      	ldr	r3, [pc, #260]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 80144a2:	0082      	lsls	r2, r0, #2
 80144a4:	2001      	movs	r0, #1
 80144a6:	4001      	ands	r1, r0
 80144a8:	008c      	lsls	r4, r1, #2
 80144aa:	5cd1      	ldrb	r1, [r2, r3]
 80144ac:	2004      	movs	r0, #4
 80144ae:	4381      	bics	r1, r0
 80144b0:	1c08      	adds	r0, r1, #0
 80144b2:	1c21      	adds	r1, r4, #0
 80144b4:	4301      	orrs	r1, r0
 80144b6:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 80144b8:	1dbb      	adds	r3, r7, #6
 80144ba:	781a      	ldrb	r2, [r3, #0]
 80144bc:	4b3a      	ldr	r3, [pc, #232]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 80144be:	0092      	lsls	r2, r2, #2
 80144c0:	5cd1      	ldrb	r1, [r2, r3]
 80144c2:	2010      	movs	r0, #16
 80144c4:	4381      	bics	r1, r0
 80144c6:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 80144c8:	1dbb      	adds	r3, r7, #6
 80144ca:	781a      	ldrb	r2, [r3, #0]
 80144cc:	4b36      	ldr	r3, [pc, #216]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 80144ce:	0092      	lsls	r2, r2, #2
 80144d0:	5cd1      	ldrb	r1, [r2, r3]
 80144d2:	203f      	movs	r0, #63	@ 0x3f
 80144d4:	4001      	ands	r1, r0
 80144d6:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 80144d8:	1dbb      	adds	r3, r7, #6
 80144da:	781b      	ldrb	r3, [r3, #0]
 80144dc:	4a32      	ldr	r2, [pc, #200]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 80144de:	009b      	lsls	r3, r3, #2
 80144e0:	18d3      	adds	r3, r2, r3
 80144e2:	785a      	ldrb	r2, [r3, #1]
 80144e4:	2160      	movs	r1, #96	@ 0x60
 80144e6:	438a      	bics	r2, r1
 80144e8:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 80144ea:	1dbb      	adds	r3, r7, #6
 80144ec:	781b      	ldrb	r3, [r3, #0]
 80144ee:	4a2e      	ldr	r2, [pc, #184]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 80144f0:	009b      	lsls	r3, r3, #2
 80144f2:	18d3      	adds	r3, r2, r3
 80144f4:	785a      	ldrb	r2, [r3, #1]
 80144f6:	217f      	movs	r1, #127	@ 0x7f
 80144f8:	400a      	ands	r2, r1
 80144fa:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 80144fc:	1dbb      	adds	r3, r7, #6
 80144fe:	781a      	ldrb	r2, [r3, #0]
 8014500:	0013      	movs	r3, r2
 8014502:	005b      	lsls	r3, r3, #1
 8014504:	189b      	adds	r3, r3, r2
 8014506:	009b      	lsls	r3, r3, #2
 8014508:	4a28      	ldr	r2, [pc, #160]	@ (80145ac <USBPD_DPM_InitCore+0x1a0>)
 801450a:	189c      	adds	r4, r3, r2
 801450c:	1dbb      	adds	r3, r7, #6
 801450e:	781b      	ldrb	r3, [r3, #0]
 8014510:	009a      	lsls	r2, r3, #2
 8014512:	4b25      	ldr	r3, [pc, #148]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 8014514:	18d2      	adds	r2, r2, r3
 8014516:	4926      	ldr	r1, [pc, #152]	@ (80145b0 <USBPD_DPM_InitCore+0x1a4>)
 8014518:	1dbb      	adds	r3, r7, #6
 801451a:	7818      	ldrb	r0, [r3, #0]
 801451c:	0013      	movs	r3, r2
 801451e:	0022      	movs	r2, r4
 8014520:	f7eb fdf0 	bl	8000104 <USBPD_CAD_Init>
 8014524:	1e03      	subs	r3, r0, #0
 8014526:	d003      	beq.n	8014530 <USBPD_DPM_InitCore+0x124>
 8014528:	1dfb      	adds	r3, r7, #7
 801452a:	2202      	movs	r2, #2
 801452c:	701a      	strb	r2, [r3, #0]
 801452e:	e033      	b.n	8014598 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 8014530:	1dbb      	adds	r3, r7, #6
 8014532:	781a      	ldrb	r2, [r3, #0]
 8014534:	0013      	movs	r3, r2
 8014536:	005b      	lsls	r3, r3, #1
 8014538:	189b      	adds	r3, r3, r2
 801453a:	009b      	lsls	r3, r3, #2
 801453c:	4a1b      	ldr	r2, [pc, #108]	@ (80145ac <USBPD_DPM_InitCore+0x1a0>)
 801453e:	1899      	adds	r1, r3, r2
 8014540:	1dbb      	adds	r3, r7, #6
 8014542:	781b      	ldrb	r3, [r3, #0]
 8014544:	009a      	lsls	r2, r3, #2
 8014546:	4b18      	ldr	r3, [pc, #96]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 8014548:	18d2      	adds	r2, r2, r3
 801454a:	1dfc      	adds	r4, r7, #7
 801454c:	4d19      	ldr	r5, [pc, #100]	@ (80145b4 <USBPD_DPM_InitCore+0x1a8>)
 801454e:	1dbb      	adds	r3, r7, #6
 8014550:	7818      	ldrb	r0, [r3, #0]
 8014552:	002b      	movs	r3, r5
 8014554:	f7eb feb4 	bl	80002c0 <USBPD_PE_Init>
 8014558:	0003      	movs	r3, r0
 801455a:	7023      	strb	r3, [r4, #0]
 801455c:	1dfb      	adds	r3, r7, #7
 801455e:	781b      	ldrb	r3, [r3, #0]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d119      	bne.n	8014598 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 8014564:	1dbb      	adds	r3, r7, #6
 8014566:	781b      	ldrb	r3, [r3, #0]
 8014568:	4a0f      	ldr	r2, [pc, #60]	@ (80145a8 <USBPD_DPM_InitCore+0x19c>)
 801456a:	009b      	lsls	r3, r3, #2
 801456c:	18d3      	adds	r3, r2, r3
 801456e:	785a      	ldrb	r2, [r3, #1]
 8014570:	2108      	movs	r1, #8
 8014572:	430a      	orrs	r2, r1
 8014574:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 8014576:	1dbb      	adds	r3, r7, #6
 8014578:	781b      	ldrb	r3, [r3, #0]
 801457a:	2101      	movs	r1, #1
 801457c:	0018      	movs	r0, r3
 801457e:	f7eb fdee 	bl	800015e <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8014582:	1dbb      	adds	r3, r7, #6
 8014584:	1dba      	adds	r2, r7, #6
 8014586:	7812      	ldrb	r2, [r2, #0]
 8014588:	3201      	adds	r2, #1
 801458a:	701a      	strb	r2, [r3, #0]
 801458c:	1dbb      	adds	r3, r7, #6
 801458e:	781b      	ldrb	r3, [r3, #0]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d100      	bne.n	8014596 <USBPD_DPM_InitCore+0x18a>
 8014594:	e753      	b.n	801443e <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 8014596:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 8014598:	1dfb      	adds	r3, r7, #7
 801459a:	781b      	ldrb	r3, [r3, #0]
}
 801459c:	0018      	movs	r0, r3
 801459e:	46bd      	mov	sp, r7
 80145a0:	b002      	add	sp, #8
 80145a2:	bdb0      	pop	{r4, r5, r7, pc}
 80145a4:	30410000 	.word	0x30410000
 80145a8:	200005b0 	.word	0x200005b0
 80145ac:	2000009c 	.word	0x2000009c
 80145b0:	08016388 	.word	0x08016388
 80145b4:	08016390 	.word	0x08016390

080145b8 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	b082      	sub	sp, #8
 80145bc:	af00      	add	r7, sp, #0
  USBPD_StatusTypeDef _retr = USBPD_OK;
 80145be:	1dfb      	adds	r3, r7, #7
 80145c0:	2200      	movs	r2, #0
 80145c2:	701a      	strb	r2, [r3, #0]

  return _retr;
 80145c4:	1dfb      	adds	r3, r7, #7
 80145c6:	781b      	ldrb	r3, [r3, #0]
}
 80145c8:	0018      	movs	r0, r3
 80145ca:	46bd      	mov	sp, r7
 80145cc:	b002      	add	sp, #8
 80145ce:	bd80      	pop	{r7, pc}

080145d0 <USBPD_DPM_Run>:
  USBPD_DPM_UserExecute(NULL);
}
#endif /* USE_STM32_UTILITY_OS */

void USBPD_DPM_Run(void)
{
 80145d0:	b580      	push	{r7, lr}
 80145d2:	b082      	sub	sp, #8
 80145d4:	af00      	add	r7, sp, #0
    UTIL_SEQ_Run(~0);
  } while (1u == 1u);
#else /* !USE_STM32_UTILITY_OS */
  do
  {
    if ((HAL_GetTick() - DPM_Sleep_start[USBPD_PORT_COUNT]) >= DPM_Sleep_time[USBPD_PORT_COUNT])
 80145d6:	f7f3 fa71 	bl	8007abc <HAL_GetTick>
 80145da:	0002      	movs	r2, r0
 80145dc:	4b1f      	ldr	r3, [pc, #124]	@ (801465c <USBPD_DPM_Run+0x8c>)
 80145de:	685b      	ldr	r3, [r3, #4]
 80145e0:	1ad2      	subs	r2, r2, r3
 80145e2:	4b1f      	ldr	r3, [pc, #124]	@ (8014660 <USBPD_DPM_Run+0x90>)
 80145e4:	685b      	ldr	r3, [r3, #4]
 80145e6:	429a      	cmp	r2, r3
 80145e8:	d309      	bcc.n	80145fe <USBPD_DPM_Run+0x2e>
    {
      DPM_Sleep_time[USBPD_PORT_COUNT] = USBPD_CAD_Process();
 80145ea:	f7eb fdbf 	bl	800016c <USBPD_CAD_Process>
 80145ee:	0002      	movs	r2, r0
 80145f0:	4b1b      	ldr	r3, [pc, #108]	@ (8014660 <USBPD_DPM_Run+0x90>)
 80145f2:	605a      	str	r2, [r3, #4]
      DPM_Sleep_start[USBPD_PORT_COUNT] = HAL_GetTick();
 80145f4:	f7f3 fa62 	bl	8007abc <HAL_GetTick>
 80145f8:	0002      	movs	r2, r0
 80145fa:	4b18      	ldr	r3, [pc, #96]	@ (801465c <USBPD_DPM_Run+0x8c>)
 80145fc:	605a      	str	r2, [r3, #4]
    }

    uint32_t port = 0;
 80145fe:	2300      	movs	r3, #0
 8014600:	607b      	str	r3, [r7, #4]

    for (port = 0; port < USBPD_PORT_COUNT; port++)
 8014602:	2300      	movs	r3, #0
 8014604:	607b      	str	r3, [r7, #4]
 8014606:	e021      	b.n	801464c <USBPD_DPM_Run+0x7c>
    {
      if ((HAL_GetTick() - DPM_Sleep_start[port]) >= DPM_Sleep_time[port])
 8014608:	f7f3 fa58 	bl	8007abc <HAL_GetTick>
 801460c:	0001      	movs	r1, r0
 801460e:	4b13      	ldr	r3, [pc, #76]	@ (801465c <USBPD_DPM_Run+0x8c>)
 8014610:	687a      	ldr	r2, [r7, #4]
 8014612:	0092      	lsls	r2, r2, #2
 8014614:	58d3      	ldr	r3, [r2, r3]
 8014616:	1aca      	subs	r2, r1, r3
 8014618:	4b11      	ldr	r3, [pc, #68]	@ (8014660 <USBPD_DPM_Run+0x90>)
 801461a:	6879      	ldr	r1, [r7, #4]
 801461c:	0089      	lsls	r1, r1, #2
 801461e:	58cb      	ldr	r3, [r1, r3]
 8014620:	429a      	cmp	r2, r3
 8014622:	d310      	bcc.n	8014646 <USBPD_DPM_Run+0x76>
      {
        DPM_Sleep_time[port] =
          USBPD_PE_StateMachine_SNK(port);
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	b2db      	uxtb	r3, r3
 8014628:	0018      	movs	r0, r3
 801462a:	f7ed fbfb 	bl	8001e24 <USBPD_PE_StateMachine_SNK>
 801462e:	0001      	movs	r1, r0
        DPM_Sleep_time[port] =
 8014630:	4b0b      	ldr	r3, [pc, #44]	@ (8014660 <USBPD_DPM_Run+0x90>)
 8014632:	687a      	ldr	r2, [r7, #4]
 8014634:	0092      	lsls	r2, r2, #2
 8014636:	50d1      	str	r1, [r2, r3]
        DPM_Sleep_start[port] = HAL_GetTick();
 8014638:	f7f3 fa40 	bl	8007abc <HAL_GetTick>
 801463c:	0001      	movs	r1, r0
 801463e:	4b07      	ldr	r3, [pc, #28]	@ (801465c <USBPD_DPM_Run+0x8c>)
 8014640:	687a      	ldr	r2, [r7, #4]
 8014642:	0092      	lsls	r2, r2, #2
 8014644:	50d1      	str	r1, [r2, r3]
    for (port = 0; port < USBPD_PORT_COUNT; port++)
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	3301      	adds	r3, #1
 801464a:	607b      	str	r3, [r7, #4]
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d0da      	beq.n	8014608 <USBPD_DPM_Run+0x38>
      }
    }

    USBPD_DPM_UserExecute(NULL);
 8014652:	2000      	movs	r0, #0
 8014654:	f000 f948 	bl	80148e8 <USBPD_DPM_UserExecute>
  {
 8014658:	e7bd      	b.n	80145d6 <USBPD_DPM_Run+0x6>
 801465a:	46c0      	nop			@ (mov r8, r8)
 801465c:	200005a8 	.word	0x200005a8
 8014660:	200005a0 	.word	0x200005a0

08014664 <USBPD_DPM_TimerCounter>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
void USBPD_DPM_TimerCounter(void)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	af00      	add	r7, sp, #0
  /* Call PE/PRL timers functions only if DPM is initialized */
  if (USBPD_TRUE == DPM_Params[USBPD_PORT_0].DPM_Initialized)
 8014668:	4b09      	ldr	r3, [pc, #36]	@ (8014690 <USBPD_DPM_TimerCounter+0x2c>)
 801466a:	785b      	ldrb	r3, [r3, #1]
 801466c:	2208      	movs	r2, #8
 801466e:	4013      	ands	r3, r2
 8014670:	b2db      	uxtb	r3, r3
 8014672:	2b00      	cmp	r3, #0
 8014674:	d008      	beq.n	8014688 <USBPD_DPM_TimerCounter+0x24>
  {
    USBPD_DPM_UserTimerCounter(USBPD_PORT_0);
 8014676:	2000      	movs	r0, #0
 8014678:	f000 f94b 	bl	8014912 <USBPD_DPM_UserTimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_0);
 801467c:	2000      	movs	r0, #0
 801467e:	f7eb fe7c 	bl	800037a <USBPD_PE_TimerCounter>
    USBPD_PRL_TimerCounter(USBPD_PORT_0);
 8014682:	2000      	movs	r0, #0
 8014684:	f7f0 ffce 	bl	8005624 <USBPD_PRL_TimerCounter>
    USBPD_PE_TimerCounter(USBPD_PORT_1);
    USBPD_PRL_TimerCounter(USBPD_PORT_1);
  }
#endif /* USBPD_PORT_COUNT == 2 */

}
 8014688:	46c0      	nop			@ (mov r8, r8)
 801468a:	46bd      	mov	sp, r7
 801468c:	bd80      	pop	{r7, pc}
 801468e:	46c0      	nop			@ (mov r8, r8)
 8014690:	200005b0 	.word	0x200005b0

08014694 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8014694:	b580      	push	{r7, lr}
 8014696:	b082      	sub	sp, #8
 8014698:	af00      	add	r7, sp, #0
 801469a:	0002      	movs	r2, r0
 801469c:	1dfb      	adds	r3, r7, #7
 801469e:	701a      	strb	r2, [r3, #0]
#if defined(USE_STM32_UTILITY_OS)
  UTIL_SEQ_SetTask(PortNum == 0 ? TASK_PE_0 : TASK_PE_1, 0);
#else
  DPM_Sleep_time[PortNum] = 0;
 80146a0:	1dfb      	adds	r3, r7, #7
 80146a2:	781a      	ldrb	r2, [r3, #0]
 80146a4:	4b03      	ldr	r3, [pc, #12]	@ (80146b4 <USBPD_PE_TaskWakeUp+0x20>)
 80146a6:	0092      	lsls	r2, r2, #2
 80146a8:	2100      	movs	r1, #0
 80146aa:	50d1      	str	r1, [r2, r3]
#endif /* USE_STM32_UTILITY_OS */
}
 80146ac:	46c0      	nop			@ (mov r8, r8)
 80146ae:	46bd      	mov	sp, r7
 80146b0:	b002      	add	sp, #8
 80146b2:	bd80      	pop	{r7, pc}
 80146b4:	200005a0 	.word	0x200005a0

080146b8 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 80146b8:	b580      	push	{r7, lr}
 80146ba:	af00      	add	r7, sp, #0
#if defined(USE_STM32_UTILITY_OS)
  UTIL_SEQ_SetTask(TASK_CAD, 0);
#else
  DPM_Sleep_time[USBPD_PORT_COUNT] = 0;
 80146bc:	4b02      	ldr	r3, [pc, #8]	@ (80146c8 <USBPD_DPM_CADTaskWakeUp+0x10>)
 80146be:	2200      	movs	r2, #0
 80146c0:	605a      	str	r2, [r3, #4]
#endif /* USE_STM32_UTILITY_OS */
}
 80146c2:	46c0      	nop			@ (mov r8, r8)
 80146c4:	46bd      	mov	sp, r7
 80146c6:	bd80      	pop	{r7, pc}
 80146c8:	200005a0 	.word	0x200005a0

080146cc <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 80146cc:	b580      	push	{r7, lr}
 80146ce:	b082      	sub	sp, #8
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	603a      	str	r2, [r7, #0]
 80146d4:	1dfb      	adds	r3, r7, #7
 80146d6:	1c02      	adds	r2, r0, #0
 80146d8:	701a      	strb	r2, [r3, #0]
 80146da:	1dbb      	adds	r3, r7, #6
 80146dc:	1c0a      	adds	r2, r1, #0
 80146de:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 80146e0:	1dbb      	adds	r3, r7, #6
 80146e2:	781b      	ldrb	r3, [r3, #0]
 80146e4:	2b04      	cmp	r3, #4
 80146e6:	d008      	beq.n	80146fa <USBPD_DPM_CADCallback+0x2e>
 80146e8:	dc46      	bgt.n	8014778 <USBPD_DPM_CADCallback+0xac>
 80146ea:	2b03      	cmp	r3, #3
 80146ec:	d01d      	beq.n	801472a <USBPD_DPM_CADCallback+0x5e>
 80146ee:	dc43      	bgt.n	8014778 <USBPD_DPM_CADCallback+0xac>
 80146f0:	2b01      	cmp	r3, #1
 80146f2:	d01a      	beq.n	801472a <USBPD_DPM_CADCallback+0x5e>
 80146f4:	2b02      	cmp	r3, #2
 80146f6:	d00c      	beq.n	8014712 <USBPD_DPM_CADCallback+0x46>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 80146f8:	e03e      	b.n	8014778 <USBPD_DPM_CADCallback+0xac>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 80146fa:	1dfb      	adds	r3, r7, #7
 80146fc:	781b      	ldrb	r3, [r3, #0]
 80146fe:	2104      	movs	r1, #4
 8014700:	0018      	movs	r0, r3
 8014702:	f000 f8f9 	bl	80148f8 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 8014706:	1dfb      	adds	r3, r7, #7
 8014708:	781b      	ldrb	r3, [r3, #0]
 801470a:	0018      	movs	r0, r3
 801470c:	f000 f83e 	bl	801478c <DPM_StartPETask>
      break;
 8014710:	e033      	b.n	801477a <USBPD_DPM_CADCallback+0xae>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 8014712:	1dfb      	adds	r3, r7, #7
 8014714:	781b      	ldrb	r3, [r3, #0]
 8014716:	2102      	movs	r1, #2
 8014718:	0018      	movs	r0, r3
 801471a:	f000 f8ed 	bl	80148f8 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801471e:	1dfb      	adds	r3, r7, #7
 8014720:	781b      	ldrb	r3, [r3, #0]
 8014722:	0018      	movs	r0, r3
 8014724:	f000 f832 	bl	801478c <DPM_StartPETask>
      break;
 8014728:	e027      	b.n	801477a <USBPD_DPM_CADCallback+0xae>
      DPM_Sleep_time[PortNum] = 0xFFFFFFFFU;
 801472a:	1dfb      	adds	r3, r7, #7
 801472c:	781a      	ldrb	r2, [r3, #0]
 801472e:	4b15      	ldr	r3, [pc, #84]	@ (8014784 <USBPD_DPM_CADCallback+0xb8>)
 8014730:	0092      	lsls	r2, r2, #2
 8014732:	2101      	movs	r1, #1
 8014734:	4249      	negs	r1, r1
 8014736:	50d1      	str	r1, [r2, r3]
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 8014738:	1dfb      	adds	r3, r7, #7
 801473a:	781a      	ldrb	r2, [r3, #0]
 801473c:	4b12      	ldr	r3, [pc, #72]	@ (8014788 <USBPD_DPM_CADCallback+0xbc>)
 801473e:	0092      	lsls	r2, r2, #2
 8014740:	5cd1      	ldrb	r1, [r2, r3]
 8014742:	2010      	movs	r0, #16
 8014744:	4381      	bics	r1, r0
 8014746:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 8014748:	1dfb      	adds	r3, r7, #7
 801474a:	781b      	ldrb	r3, [r3, #0]
 801474c:	4a0e      	ldr	r2, [pc, #56]	@ (8014788 <USBPD_DPM_CADCallback+0xbc>)
 801474e:	009b      	lsls	r3, r3, #2
 8014750:	18d3      	adds	r3, r2, r3
 8014752:	785a      	ldrb	r2, [r3, #1]
 8014754:	2107      	movs	r1, #7
 8014756:	438a      	bics	r2, r1
 8014758:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 801475a:	1dbb      	adds	r3, r7, #6
 801475c:	781a      	ldrb	r2, [r3, #0]
 801475e:	1dfb      	adds	r3, r7, #7
 8014760:	781b      	ldrb	r3, [r3, #0]
 8014762:	0011      	movs	r1, r2
 8014764:	0018      	movs	r0, r3
 8014766:	f000 f8c7 	bl	80148f8 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 801476a:	1dfb      	adds	r3, r7, #7
 801476c:	781b      	ldrb	r3, [r3, #0]
 801476e:	2169      	movs	r1, #105	@ 0x69
 8014770:	0018      	movs	r0, r3
 8014772:	f000 f8d8 	bl	8014926 <USBPD_DPM_Notification>
      break;
 8014776:	e000      	b.n	801477a <USBPD_DPM_CADCallback+0xae>
      break;
 8014778:	46c0      	nop			@ (mov r8, r8)
  }
}
 801477a:	46c0      	nop			@ (mov r8, r8)
 801477c:	46bd      	mov	sp, r7
 801477e:	b002      	add	sp, #8
 8014780:	bd80      	pop	{r7, pc}
 8014782:	46c0      	nop			@ (mov r8, r8)
 8014784:	200005a0 	.word	0x200005a0
 8014788:	200005b0 	.word	0x200005b0

0801478c <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 801478c:	b580      	push	{r7, lr}
 801478e:	b082      	sub	sp, #8
 8014790:	af00      	add	r7, sp, #0
 8014792:	0002      	movs	r2, r0
 8014794:	1dfb      	adds	r3, r7, #7
 8014796:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 8014798:	1dfb      	adds	r3, r7, #7
 801479a:	781b      	ldrb	r3, [r3, #0]
 801479c:	0018      	movs	r0, r3
 801479e:	f7eb fe54 	bl	800044a <USBPD_PE_StateMachine_Reset>
  /* Resume the task */
  UTIL_SEQ_ResumeTask(PortNum == 0 ? TASK_PE_0 : TASK_PE_1);
  /* Enable task execution */
  UTIL_SEQ_SetTask(PortNum == 0 ? TASK_PE_0 : TASK_PE_1, 0);
#else
  DPM_Sleep_time[PortNum] = 0U;
 80147a2:	1dfb      	adds	r3, r7, #7
 80147a4:	781a      	ldrb	r2, [r3, #0]
 80147a6:	4b07      	ldr	r3, [pc, #28]	@ (80147c4 <DPM_StartPETask+0x38>)
 80147a8:	0092      	lsls	r2, r2, #2
 80147aa:	2100      	movs	r1, #0
 80147ac:	50d1      	str	r1, [r2, r3]
#endif /* USE_STM32_UTILITY_OS */
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 80147ae:	1dfb      	adds	r3, r7, #7
 80147b0:	781b      	ldrb	r3, [r3, #0]
 80147b2:	2168      	movs	r1, #104	@ 0x68
 80147b4:	0018      	movs	r0, r3
 80147b6:	f000 f8b6 	bl	8014926 <USBPD_DPM_Notification>
}
 80147ba:	46c0      	nop			@ (mov r8, r8)
 80147bc:	46bd      	mov	sp, r7
 80147be:	b002      	add	sp, #8
 80147c0:	bd80      	pop	{r7, pc}
 80147c2:	46c0      	nop			@ (mov r8, r8)
 80147c4:	200005a0 	.word	0x200005a0

080147c8 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 80147c8:	b580      	push	{r7, lr}
 80147ca:	b084      	sub	sp, #16
 80147cc:	af00      	add	r7, sp, #0
 80147ce:	0002      	movs	r2, r0
 80147d0:	1dfb      	adds	r3, r7, #7
 80147d2:	701a      	strb	r2, [r3, #0]
 80147d4:	1dbb      	adds	r3, r7, #6
 80147d6:	1c0a      	adds	r2, r1, #0
 80147d8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 80147da:	230f      	movs	r3, #15
 80147dc:	18fb      	adds	r3, r7, r3
 80147de:	2202      	movs	r2, #2
 80147e0:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 80147e2:	1dfb      	adds	r3, r7, #7
 80147e4:	781b      	ldrb	r3, [r3, #0]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d001      	beq.n	80147ee <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 80147ea:	2302      	movs	r3, #2
 80147ec:	e024      	b.n	8014838 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80147ee:	1dfb      	adds	r3, r7, #7
 80147f0:	781b      	ldrb	r3, [r3, #0]
 80147f2:	2208      	movs	r2, #8
 80147f4:	18ba      	adds	r2, r7, r2
 80147f6:	0011      	movs	r1, r2
 80147f8:	0018      	movs	r0, r3
 80147fa:	f000 f9bc 	bl	8014b76 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 80147fe:	1dbb      	adds	r3, r7, #6
 8014800:	781b      	ldrb	r3, [r3, #0]
 8014802:	2b00      	cmp	r3, #0
 8014804:	d10a      	bne.n	801481c <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 8014806:	68bb      	ldr	r3, [r7, #8]
 8014808:	4a0d      	ldr	r2, [pc, #52]	@ (8014840 <USBPD_PWR_IF_SupplyReady+0x78>)
 801480a:	4293      	cmp	r3, r2
 801480c:	d801      	bhi.n	8014812 <USBPD_PWR_IF_SupplyReady+0x4a>
 801480e:	2200      	movs	r2, #0
 8014810:	e000      	b.n	8014814 <USBPD_PWR_IF_SupplyReady+0x4c>
 8014812:	2202      	movs	r2, #2
 8014814:	230f      	movs	r3, #15
 8014816:	18fb      	adds	r3, r7, r3
 8014818:	701a      	strb	r2, [r3, #0]
 801481a:	e00a      	b.n	8014832 <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801481c:	68ba      	ldr	r2, [r7, #8]
 801481e:	23af      	movs	r3, #175	@ 0xaf
 8014820:	011b      	lsls	r3, r3, #4
 8014822:	429a      	cmp	r2, r3
 8014824:	d901      	bls.n	801482a <USBPD_PWR_IF_SupplyReady+0x62>
 8014826:	2200      	movs	r2, #0
 8014828:	e000      	b.n	801482c <USBPD_PWR_IF_SupplyReady+0x64>
 801482a:	2202      	movs	r2, #2
 801482c:	230f      	movs	r3, #15
 801482e:	18fb      	adds	r3, r7, r3
 8014830:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8014832:	230f      	movs	r3, #15
 8014834:	18fb      	adds	r3, r7, r3
 8014836:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 8014838:	0018      	movs	r0, r3
 801483a:	46bd      	mov	sp, r7
 801483c:	b004      	add	sp, #16
 801483e:	bd80      	pop	{r7, pc}
 8014840:	000002ed 	.word	0x000002ed

08014844 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 8014844:	b580      	push	{r7, lr}
 8014846:	b084      	sub	sp, #16
 8014848:	af00      	add	r7, sp, #0
 801484a:	0002      	movs	r2, r0
 801484c:	1dfb      	adds	r3, r7, #7
 801484e:	701a      	strb	r2, [r3, #0]
 8014850:	1dbb      	adds	r3, r7, #6
 8014852:	1c0a      	adds	r2, r1, #0
 8014854:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 8014856:	230f      	movs	r3, #15
 8014858:	18fb      	adds	r3, r7, r3
 801485a:	2200      	movs	r2, #0
 801485c:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801485e:	1dfb      	adds	r3, r7, #7
 8014860:	781b      	ldrb	r3, [r3, #0]
 8014862:	0018      	movs	r0, r3
 8014864:	f7fd f8c8 	bl	80119f8 <HW_IF_PWR_GetVoltage>
 8014868:	0003      	movs	r3, r0
 801486a:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 801486c:	1dbb      	adds	r3, r7, #6
 801486e:	781b      	ldrb	r3, [r3, #0]
 8014870:	2b02      	cmp	r3, #2
 8014872:	d018      	beq.n	80148a6 <USBPD_PWR_IF_GetVBUSStatus+0x62>
 8014874:	dc21      	bgt.n	80148ba <USBPD_PWR_IF_GetVBUSStatus+0x76>
 8014876:	2b00      	cmp	r3, #0
 8014878:	d002      	beq.n	8014880 <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 801487a:	2b01      	cmp	r3, #1
 801487c:	d009      	beq.n	8014892 <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801487e:	e01c      	b.n	80148ba <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014880:	68bb      	ldr	r3, [r7, #8]
 8014882:	4a15      	ldr	r2, [pc, #84]	@ (80148d8 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 8014884:	4293      	cmp	r3, r2
 8014886:	d81a      	bhi.n	80148be <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 8014888:	230f      	movs	r3, #15
 801488a:	18fb      	adds	r3, r7, r3
 801488c:	2201      	movs	r2, #1
 801488e:	701a      	strb	r2, [r3, #0]
    break;
 8014890:	e015      	b.n	80148be <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8014892:	68ba      	ldr	r2, [r7, #8]
 8014894:	23af      	movs	r3, #175	@ 0xaf
 8014896:	011b      	lsls	r3, r3, #4
 8014898:	429a      	cmp	r2, r3
 801489a:	d312      	bcc.n	80148c2 <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801489c:	230f      	movs	r3, #15
 801489e:	18fb      	adds	r3, r7, r3
 80148a0:	2201      	movs	r2, #1
 80148a2:	701a      	strb	r2, [r3, #0]
    break;
 80148a4:	e00d      	b.n	80148c2 <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 80148a6:	68ba      	ldr	r2, [r7, #8]
 80148a8:	23af      	movs	r3, #175	@ 0xaf
 80148aa:	011b      	lsls	r3, r3, #4
 80148ac:	429a      	cmp	r2, r3
 80148ae:	d20a      	bcs.n	80148c6 <USBPD_PWR_IF_GetVBUSStatus+0x82>
 80148b0:	230f      	movs	r3, #15
 80148b2:	18fb      	adds	r3, r7, r3
 80148b4:	2201      	movs	r2, #1
 80148b6:	701a      	strb	r2, [r3, #0]
    break;
 80148b8:	e005      	b.n	80148c6 <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 80148ba:	46c0      	nop			@ (mov r8, r8)
 80148bc:	e004      	b.n	80148c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80148be:	46c0      	nop			@ (mov r8, r8)
 80148c0:	e002      	b.n	80148c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80148c2:	46c0      	nop			@ (mov r8, r8)
 80148c4:	e000      	b.n	80148c8 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 80148c6:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 80148c8:	230f      	movs	r3, #15
 80148ca:	18fb      	adds	r3, r7, r3
 80148cc:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 80148ce:	0018      	movs	r0, r3
 80148d0:	46bd      	mov	sp, r7
 80148d2:	b004      	add	sp, #16
 80148d4:	bd80      	pop	{r7, pc}
 80148d6:	46c0      	nop			@ (mov r8, r8)
 80148d8:	000002ed 	.word	0x000002ed

080148dc <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 80148dc:	b580      	push	{r7, lr}
 80148de:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  return USBPD_OK;
 80148e0:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 80148e2:	0018      	movs	r0, r3
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}

080148e8 <USBPD_DPM_UserExecute>:
  * @brief  User processing time, it is recommended to avoid blocking task for long time
  * @param  argument  DPM User event
  * @retval None
  */
void USBPD_DPM_UserExecute(void const *argument)
{
 80148e8:	b580      	push	{r7, lr}
 80148ea:	b082      	sub	sp, #8
 80148ec:	af00      	add	r7, sp, #0
 80148ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN USBPD_DPM_UserExecute */

/* USER CODE END USBPD_DPM_UserExecute */
}
 80148f0:	46c0      	nop			@ (mov r8, r8)
 80148f2:	46bd      	mov	sp, r7
 80148f4:	b002      	add	sp, #8
 80148f6:	bd80      	pop	{r7, pc}

080148f8 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 80148f8:	b580      	push	{r7, lr}
 80148fa:	b082      	sub	sp, #8
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	0002      	movs	r2, r0
 8014900:	1dfb      	adds	r3, r7, #7
 8014902:	701a      	strb	r2, [r3, #0]
 8014904:	1dbb      	adds	r3, r7, #6
 8014906:	1c0a      	adds	r2, r1, #0
 8014908:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserCableDetection */
DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_UserCableDetection");
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 801490a:	46c0      	nop			@ (mov r8, r8)
 801490c:	46bd      	mov	sp, r7
 801490e:	b002      	add	sp, #8
 8014910:	bd80      	pop	{r7, pc}

08014912 <USBPD_DPM_UserTimerCounter>:
  * @brief  function used to manage user timer.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_UserTimerCounter(uint8_t PortNum)
{
 8014912:	b580      	push	{r7, lr}
 8014914:	b082      	sub	sp, #8
 8014916:	af00      	add	r7, sp, #0
 8014918:	0002      	movs	r2, r0
 801491a:	1dfb      	adds	r3, r7, #7
 801491c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_UserTimerCounter */

/* USER CODE END USBPD_DPM_UserTimerCounter */
}
 801491e:	46c0      	nop			@ (mov r8, r8)
 8014920:	46bd      	mov	sp, r7
 8014922:	b002      	add	sp, #8
 8014924:	bd80      	pop	{r7, pc}

08014926 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 8014926:	b580      	push	{r7, lr}
 8014928:	b082      	sub	sp, #8
 801492a:	af00      	add	r7, sp, #0
 801492c:	0002      	movs	r2, r0
 801492e:	1dfb      	adds	r3, r7, #7
 8014930:	701a      	strb	r2, [r3, #0]
 8014932:	1dbb      	adds	r3, r7, #6
 8014934:	1c0a      	adds	r2, r1, #0
 8014936:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 8014938:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 801493a:	46c0      	nop			@ (mov r8, r8)
 801493c:	46bd      	mov	sp, r7
 801493e:	b002      	add	sp, #8
 8014940:	bd80      	pop	{r7, pc}

08014942 <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 8014942:	b580      	push	{r7, lr}
 8014944:	b082      	sub	sp, #8
 8014946:	af00      	add	r7, sp, #0
 8014948:	6039      	str	r1, [r7, #0]
 801494a:	0011      	movs	r1, r2
 801494c:	1dfb      	adds	r3, r7, #7
 801494e:	1c02      	adds	r2, r0, #0
 8014950:	701a      	strb	r2, [r3, #0]
 8014952:	1dbb      	adds	r3, r7, #6
 8014954:	1c0a      	adds	r2, r1, #0
 8014956:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 8014958:	46c0      	nop			@ (mov r8, r8)
 801495a:	46bd      	mov	sp, r7
 801495c:	b002      	add	sp, #8
 801495e:	bd80      	pop	{r7, pc}

08014960 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8014960:	b580      	push	{r7, lr}
 8014962:	b084      	sub	sp, #16
 8014964:	af00      	add	r7, sp, #0
 8014966:	60ba      	str	r2, [r7, #8]
 8014968:	607b      	str	r3, [r7, #4]
 801496a:	230f      	movs	r3, #15
 801496c:	18fb      	adds	r3, r7, r3
 801496e:	1c02      	adds	r2, r0, #0
 8014970:	701a      	strb	r2, [r3, #0]
 8014972:	230e      	movs	r3, #14
 8014974:	18fb      	adds	r3, r7, r3
 8014976:	1c0a      	adds	r2, r1, #0
 8014978:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 801497a:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801497c:	46c0      	nop			@ (mov r8, r8)
 801497e:	46bd      	mov	sp, r7
 8014980:	b004      	add	sp, #16
 8014982:	bd80      	pop	{r7, pc}

08014984 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8014984:	b580      	push	{r7, lr}
 8014986:	b084      	sub	sp, #16
 8014988:	af00      	add	r7, sp, #0
 801498a:	60ba      	str	r2, [r7, #8]
 801498c:	607b      	str	r3, [r7, #4]
 801498e:	230f      	movs	r3, #15
 8014990:	18fb      	adds	r3, r7, r3
 8014992:	1c02      	adds	r2, r0, #0
 8014994:	701a      	strb	r2, [r3, #0]
 8014996:	230e      	movs	r3, #14
 8014998:	18fb      	adds	r3, r7, r3
 801499a:	1c0a      	adds	r2, r1, #0
 801499c:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 801499e:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 80149a0:	46c0      	nop			@ (mov r8, r8)
 80149a2:	46bd      	mov	sp, r7
 80149a4:	b004      	add	sp, #16
 80149a6:	bd80      	pop	{r7, pc}

080149a8 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 80149a8:	b580      	push	{r7, lr}
 80149aa:	b084      	sub	sp, #16
 80149ac:	af00      	add	r7, sp, #0
 80149ae:	60b9      	str	r1, [r7, #8]
 80149b0:	607a      	str	r2, [r7, #4]
 80149b2:	230f      	movs	r3, #15
 80149b4:	18fb      	adds	r3, r7, r3
 80149b6:	1c02      	adds	r2, r0, #0
 80149b8:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 80149ba:	46c0      	nop			@ (mov r8, r8)
 80149bc:	46bd      	mov	sp, r7
 80149be:	b004      	add	sp, #16
 80149c0:	bd80      	pop	{r7, pc}

080149c2 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 80149c2:	b590      	push	{r4, r7, lr}
 80149c4:	b083      	sub	sp, #12
 80149c6:	af00      	add	r7, sp, #0
 80149c8:	0004      	movs	r4, r0
 80149ca:	0008      	movs	r0, r1
 80149cc:	603a      	str	r2, [r7, #0]
 80149ce:	0019      	movs	r1, r3
 80149d0:	1dfb      	adds	r3, r7, #7
 80149d2:	1c22      	adds	r2, r4, #0
 80149d4:	701a      	strb	r2, [r3, #0]
 80149d6:	1dbb      	adds	r3, r7, #6
 80149d8:	1c02      	adds	r2, r0, #0
 80149da:	701a      	strb	r2, [r3, #0]
 80149dc:	1d3b      	adds	r3, r7, #4
 80149de:	1c0a      	adds	r2, r1, #0
 80149e0:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 80149e2:	46c0      	nop			@ (mov r8, r8)
 80149e4:	46bd      	mov	sp, r7
 80149e6:	b003      	add	sp, #12
 80149e8:	bd90      	pop	{r4, r7, pc}

080149ea <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 80149ea:	b580      	push	{r7, lr}
 80149ec:	b082      	sub	sp, #8
 80149ee:	af00      	add	r7, sp, #0
 80149f0:	0002      	movs	r2, r0
 80149f2:	1dfb      	adds	r3, r7, #7
 80149f4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 80149f6:	1dfb      	adds	r3, r7, #7
 80149f8:	781b      	ldrb	r3, [r3, #0]
 80149fa:	0018      	movs	r0, r3
 80149fc:	f7eb fc4c 	bl	8000298 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 8014a00:	46c0      	nop			@ (mov r8, r8)
 8014a02:	46bd      	mov	sp, r7
 8014a04:	b002      	add	sp, #8
 8014a06:	bd80      	pop	{r7, pc}

08014a08 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b084      	sub	sp, #16
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	0002      	movs	r2, r0
 8014a10:	1dfb      	adds	r3, r7, #7
 8014a12:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 8014a14:	230f      	movs	r3, #15
 8014a16:	18fb      	adds	r3, r7, r3
 8014a18:	220c      	movs	r2, #12
 8014a1a:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 8014a1c:	1dfb      	adds	r3, r7, #7
 8014a1e:	781a      	ldrb	r2, [r3, #0]
 8014a20:	4b2c      	ldr	r3, [pc, #176]	@ (8014ad4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014a22:	2154      	movs	r1, #84	@ 0x54
 8014a24:	434a      	muls	r2, r1
 8014a26:	5cd3      	ldrb	r3, [r2, r3]
 8014a28:	07db      	lsls	r3, r3, #31
 8014a2a:	0fdb      	lsrs	r3, r3, #31
 8014a2c:	b2db      	uxtb	r3, r3
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d015      	beq.n	8014a5e <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 8014a32:	1dfb      	adds	r3, r7, #7
 8014a34:	781a      	ldrb	r2, [r3, #0]
 8014a36:	4b27      	ldr	r3, [pc, #156]	@ (8014ad4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014a38:	2154      	movs	r1, #84	@ 0x54
 8014a3a:	434a      	muls	r2, r1
 8014a3c:	5cd3      	ldrb	r3, [r2, r3]
 8014a3e:	075b      	lsls	r3, r3, #29
 8014a40:	0fdb      	lsrs	r3, r3, #31
 8014a42:	b2db      	uxtb	r3, r3
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	d10f      	bne.n	8014a68 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 8014a48:	1dfb      	adds	r3, r7, #7
 8014a4a:	781a      	ldrb	r2, [r3, #0]
 8014a4c:	4b21      	ldr	r3, [pc, #132]	@ (8014ad4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014a4e:	2154      	movs	r1, #84	@ 0x54
 8014a50:	434a      	muls	r2, r1
 8014a52:	5cd3      	ldrb	r3, [r2, r3]
 8014a54:	071b      	lsls	r3, r3, #28
 8014a56:	0fdb      	lsrs	r3, r3, #31
 8014a58:	b2db      	uxtb	r3, r3
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d104      	bne.n	8014a68 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 8014a5e:	230f      	movs	r3, #15
 8014a60:	18fb      	adds	r3, r7, r3
 8014a62:	2201      	movs	r2, #1
 8014a64:	701a      	strb	r2, [r3, #0]
 8014a66:	e02d      	b.n	8014ac4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 8014a68:	1dfb      	adds	r3, r7, #7
 8014a6a:	781a      	ldrb	r2, [r3, #0]
 8014a6c:	4b19      	ldr	r3, [pc, #100]	@ (8014ad4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014a6e:	2154      	movs	r1, #84	@ 0x54
 8014a70:	434a      	muls	r2, r1
 8014a72:	5cd3      	ldrb	r3, [r2, r3]
 8014a74:	075b      	lsls	r3, r3, #29
 8014a76:	0fdb      	lsrs	r3, r3, #31
 8014a78:	b2db      	uxtb	r3, r3
 8014a7a:	2b01      	cmp	r3, #1
 8014a7c:	d109      	bne.n	8014a92 <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 8014a7e:	1dfb      	adds	r3, r7, #7
 8014a80:	781a      	ldrb	r2, [r3, #0]
 8014a82:	4b15      	ldr	r3, [pc, #84]	@ (8014ad8 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8014a84:	0092      	lsls	r2, r2, #2
 8014a86:	5cd3      	ldrb	r3, [r2, r3]
 8014a88:	071b      	lsls	r3, r3, #28
 8014a8a:	0fdb      	lsrs	r3, r3, #31
 8014a8c:	b2db      	uxtb	r3, r3
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d014      	beq.n	8014abc <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 8014a92:	1dfb      	adds	r3, r7, #7
 8014a94:	781a      	ldrb	r2, [r3, #0]
 8014a96:	4b0f      	ldr	r3, [pc, #60]	@ (8014ad4 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 8014a98:	2154      	movs	r1, #84	@ 0x54
 8014a9a:	434a      	muls	r2, r1
 8014a9c:	5cd3      	ldrb	r3, [r2, r3]
 8014a9e:	071b      	lsls	r3, r3, #28
 8014aa0:	0fdb      	lsrs	r3, r3, #31
 8014aa2:	b2db      	uxtb	r3, r3
 8014aa4:	2b01      	cmp	r3, #1
 8014aa6:	d10d      	bne.n	8014ac4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 8014aa8:	1dfb      	adds	r3, r7, #7
 8014aaa:	781a      	ldrb	r2, [r3, #0]
 8014aac:	4b0a      	ldr	r3, [pc, #40]	@ (8014ad8 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 8014aae:	0092      	lsls	r2, r2, #2
 8014ab0:	5cd3      	ldrb	r3, [r2, r3]
 8014ab2:	071b      	lsls	r3, r3, #28
 8014ab4:	0fdb      	lsrs	r3, r3, #31
 8014ab6:	b2db      	uxtb	r3, r3
 8014ab8:	2b01      	cmp	r3, #1
 8014aba:	d103      	bne.n	8014ac4 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 8014abc:	230f      	movs	r3, #15
 8014abe:	18fb      	adds	r3, r7, r3
 8014ac0:	220a      	movs	r2, #10
 8014ac2:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 8014ac4:	230f      	movs	r3, #15
 8014ac6:	18fb      	adds	r3, r7, r3
 8014ac8:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 8014aca:	0018      	movs	r0, r3
 8014acc:	46bd      	mov	sp, r7
 8014ace:	b004      	add	sp, #16
 8014ad0:	bd80      	pop	{r7, pc}
 8014ad2:	46c0      	nop			@ (mov r8, r8)
 8014ad4:	200000a8 	.word	0x200000a8
 8014ad8:	200005b0 	.word	0x200005b0

08014adc <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b082      	sub	sp, #8
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	0002      	movs	r2, r0
 8014ae4:	1dfb      	adds	r3, r7, #7
 8014ae6:	701a      	strb	r2, [r3, #0]
 8014ae8:	1dbb      	adds	r3, r7, #6
 8014aea:	1c0a      	adds	r2, r1, #0
 8014aec:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 8014aee:	1dbb      	adds	r3, r7, #6
 8014af0:	781a      	ldrb	r2, [r3, #0]
 8014af2:	1dfb      	adds	r3, r7, #7
 8014af4:	781b      	ldrb	r3, [r3, #0]
 8014af6:	0011      	movs	r1, r2
 8014af8:	0018      	movs	r0, r3
 8014afa:	f7ff fe65 	bl	80147c8 <USBPD_PWR_IF_SupplyReady>
 8014afe:	0003      	movs	r3, r0
 8014b00:	425a      	negs	r2, r3
 8014b02:	4153      	adcs	r3, r2
 8014b04:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 8014b06:	0018      	movs	r0, r3
 8014b08:	46bd      	mov	sp, r7
 8014b0a:	b002      	add	sp, #8
 8014b0c:	bd80      	pop	{r7, pc}

08014b0e <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 8014b0e:	b580      	push	{r7, lr}
 8014b10:	b084      	sub	sp, #16
 8014b12:	af00      	add	r7, sp, #0
 8014b14:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014b16:	2300      	movs	r3, #0
 8014b18:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	2b01      	cmp	r3, #1
 8014b1e:	d902      	bls.n	8014b26 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014b20:	2302      	movs	r3, #2
 8014b22:	425b      	negs	r3, r3
 8014b24:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8014b26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 8014b28:	0018      	movs	r0, r3
 8014b2a:	46bd      	mov	sp, r7
 8014b2c:	b004      	add	sp, #16
 8014b2e:	bd80      	pop	{r7, pc}

08014b30 <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b084      	sub	sp, #16
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014b38:	2300      	movs	r3, #0
 8014b3a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	2b01      	cmp	r3, #1
 8014b40:	d902      	bls.n	8014b48 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014b42:	2302      	movs	r3, #2
 8014b44:	425b      	negs	r3, r3
 8014b46:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 8014b48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8014b4a:	0018      	movs	r0, r3
 8014b4c:	46bd      	mov	sp, r7
 8014b4e:	b004      	add	sp, #16
 8014b50:	bd80      	pop	{r7, pc}

08014b52 <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 8014b52:	b580      	push	{r7, lr}
 8014b54:	b084      	sub	sp, #16
 8014b56:	af00      	add	r7, sp, #0
 8014b58:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8014b5a:	230b      	movs	r3, #11
 8014b5c:	425b      	negs	r3, r3
 8014b5e:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	2b01      	cmp	r3, #1
 8014b64:	d902      	bls.n	8014b6c <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014b66:	2302      	movs	r3, #2
 8014b68:	425b      	negs	r3, r3
 8014b6a:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 8014b6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8014b6e:	0018      	movs	r0, r3
 8014b70:	46bd      	mov	sp, r7
 8014b72:	b004      	add	sp, #16
 8014b74:	bd80      	pop	{r7, pc}

08014b76 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8014b76:	b580      	push	{r7, lr}
 8014b78:	b084      	sub	sp, #16
 8014b7a:	af00      	add	r7, sp, #0
 8014b7c:	6078      	str	r0, [r7, #4]
 8014b7e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 8014b80:	2300      	movs	r3, #0
 8014b82:	60fb      	str	r3, [r7, #12]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	2b01      	cmp	r3, #1
 8014b88:	d802      	bhi.n	8014b90 <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 8014b8a:	683b      	ldr	r3, [r7, #0]
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d102      	bne.n	8014b96 <BSP_USBPD_PWR_VBUSGetVoltage+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8014b90:	2302      	movs	r3, #2
 8014b92:	425b      	negs	r3, r3
 8014b94:	60fb      	str	r3, [r7, #12]
  }
  *pVoltage = 0u;
 8014b96:	683b      	ldr	r3, [r7, #0]
 8014b98:	2200      	movs	r2, #0
 8014b9a:	601a      	str	r2, [r3, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return ret;
 8014b9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 8014b9e:	0018      	movs	r0, r3
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	b004      	add	sp, #16
 8014ba4:	bd80      	pop	{r7, pc}
	...

08014ba8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8014ba8:	b580      	push	{r7, lr}
 8014baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8014bac:	4914      	ldr	r1, [pc, #80]	@ (8014c00 <MX_USB_Device_Init+0x58>)
 8014bae:	4b15      	ldr	r3, [pc, #84]	@ (8014c04 <MX_USB_Device_Init+0x5c>)
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	0018      	movs	r0, r3
 8014bb4:	f7fd ff84 	bl	8012ac0 <USBD_Init>
 8014bb8:	1e03      	subs	r3, r0, #0
 8014bba:	d001      	beq.n	8014bc0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8014bbc:	f7f2 fb8e 	bl	80072dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8014bc0:	4a11      	ldr	r2, [pc, #68]	@ (8014c08 <MX_USB_Device_Init+0x60>)
 8014bc2:	4b10      	ldr	r3, [pc, #64]	@ (8014c04 <MX_USB_Device_Init+0x5c>)
 8014bc4:	0011      	movs	r1, r2
 8014bc6:	0018      	movs	r0, r3
 8014bc8:	f7fd ffb4 	bl	8012b34 <USBD_RegisterClass>
 8014bcc:	1e03      	subs	r3, r0, #0
 8014bce:	d001      	beq.n	8014bd4 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 8014bd0:	f7f2 fb84 	bl	80072dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8014bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8014c0c <MX_USB_Device_Init+0x64>)
 8014bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8014c04 <MX_USB_Device_Init+0x5c>)
 8014bd8:	0011      	movs	r1, r2
 8014bda:	0018      	movs	r0, r3
 8014bdc:	f7fd fedc 	bl	8012998 <USBD_CDC_RegisterInterface>
 8014be0:	1e03      	subs	r3, r0, #0
 8014be2:	d001      	beq.n	8014be8 <MX_USB_Device_Init+0x40>
    Error_Handler();
 8014be4:	f7f2 fb7a 	bl	80072dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8014be8:	4b06      	ldr	r3, [pc, #24]	@ (8014c04 <MX_USB_Device_Init+0x5c>)
 8014bea:	0018      	movs	r0, r3
 8014bec:	f7fd ffe0 	bl	8012bb0 <USBD_Start>
 8014bf0:	1e03      	subs	r3, r0, #0
 8014bf2:	d001      	beq.n	8014bf8 <MX_USB_Device_Init+0x50>
    Error_Handler();
 8014bf4:	f7f2 fb72 	bl	80072dc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8014bf8:	46c0      	nop			@ (mov r8, r8)
 8014bfa:	46bd      	mov	sp, r7
 8014bfc:	bd80      	pop	{r7, pc}
 8014bfe:	46c0      	nop			@ (mov r8, r8)
 8014c00:	20000110 	.word	0x20000110
 8014c04:	200005b4 	.word	0x200005b4
 8014c08:	2000001c 	.word	0x2000001c
 8014c0c:	200000fc 	.word	0x200000fc

08014c10 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8014c10:	b580      	push	{r7, lr}
 8014c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8014c14:	4907      	ldr	r1, [pc, #28]	@ (8014c34 <CDC_Init_FS+0x24>)
 8014c16:	4b08      	ldr	r3, [pc, #32]	@ (8014c38 <CDC_Init_FS+0x28>)
 8014c18:	2200      	movs	r2, #0
 8014c1a:	0018      	movs	r0, r3
 8014c1c:	f7fd fed6 	bl	80129cc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8014c20:	4a06      	ldr	r2, [pc, #24]	@ (8014c3c <CDC_Init_FS+0x2c>)
 8014c22:	4b05      	ldr	r3, [pc, #20]	@ (8014c38 <CDC_Init_FS+0x28>)
 8014c24:	0011      	movs	r1, r2
 8014c26:	0018      	movs	r0, r3
 8014c28:	f7fd fef3 	bl	8012a12 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8014c2c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8014c2e:	0018      	movs	r0, r3
 8014c30:	46bd      	mov	sp, r7
 8014c32:	bd80      	pop	{r7, pc}
 8014c34:	20001090 	.word	0x20001090
 8014c38:	200005b4 	.word	0x200005b4
 8014c3c:	20000890 	.word	0x20000890

08014c40 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8014c40:	b580      	push	{r7, lr}
 8014c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8014c44:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8014c46:	0018      	movs	r0, r3
 8014c48:	46bd      	mov	sp, r7
 8014c4a:	bd80      	pop	{r7, pc}

08014c4c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8014c4c:	b580      	push	{r7, lr}
 8014c4e:	b082      	sub	sp, #8
 8014c50:	af00      	add	r7, sp, #0
 8014c52:	6039      	str	r1, [r7, #0]
 8014c54:	0011      	movs	r1, r2
 8014c56:	1dfb      	adds	r3, r7, #7
 8014c58:	1c02      	adds	r2, r0, #0
 8014c5a:	701a      	strb	r2, [r3, #0]
 8014c5c:	1d3b      	adds	r3, r7, #4
 8014c5e:	1c0a      	adds	r2, r1, #0
 8014c60:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8014c62:	1dfb      	adds	r3, r7, #7
 8014c64:	781b      	ldrb	r3, [r3, #0]
 8014c66:	2b23      	cmp	r3, #35	@ 0x23
 8014c68:	d804      	bhi.n	8014c74 <CDC_Control_FS+0x28>
 8014c6a:	009a      	lsls	r2, r3, #2
 8014c6c:	4b04      	ldr	r3, [pc, #16]	@ (8014c80 <CDC_Control_FS+0x34>)
 8014c6e:	18d3      	adds	r3, r2, r3
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8014c74:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 8014c76:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8014c78:	0018      	movs	r0, r3
 8014c7a:	46bd      	mov	sp, r7
 8014c7c:	b002      	add	sp, #8
 8014c7e:	bd80      	pop	{r7, pc}
 8014c80:	080163d0 	.word	0x080163d0

08014c84 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8014c84:	b580      	push	{r7, lr}
 8014c86:	b082      	sub	sp, #8
 8014c88:	af00      	add	r7, sp, #0
 8014c8a:	6078      	str	r0, [r7, #4]
 8014c8c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8014c8e:	687a      	ldr	r2, [r7, #4]
 8014c90:	4b06      	ldr	r3, [pc, #24]	@ (8014cac <CDC_Receive_FS+0x28>)
 8014c92:	0011      	movs	r1, r2
 8014c94:	0018      	movs	r0, r3
 8014c96:	f7fd febc 	bl	8012a12 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8014c9a:	4b04      	ldr	r3, [pc, #16]	@ (8014cac <CDC_Receive_FS+0x28>)
 8014c9c:	0018      	movs	r0, r3
 8014c9e:	f7fd fed5 	bl	8012a4c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8014ca2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8014ca4:	0018      	movs	r0, r3
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	b002      	add	sp, #8
 8014caa:	bd80      	pop	{r7, pc}
 8014cac:	200005b4 	.word	0x200005b4

08014cb0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b086      	sub	sp, #24
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	60f8      	str	r0, [r7, #12]
 8014cb8:	60b9      	str	r1, [r7, #8]
 8014cba:	1dfb      	adds	r3, r7, #7
 8014cbc:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8014cbe:	2117      	movs	r1, #23
 8014cc0:	187b      	adds	r3, r7, r1
 8014cc2:	2200      	movs	r2, #0
 8014cc4:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8014cc6:	187b      	adds	r3, r7, r1
 8014cc8:	781b      	ldrb	r3, [r3, #0]
 8014cca:	b25b      	sxtb	r3, r3
}
 8014ccc:	0018      	movs	r0, r3
 8014cce:	46bd      	mov	sp, r7
 8014cd0:	b006      	add	sp, #24
 8014cd2:	bd80      	pop	{r7, pc}

08014cd4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014cd4:	b580      	push	{r7, lr}
 8014cd6:	b082      	sub	sp, #8
 8014cd8:	af00      	add	r7, sp, #0
 8014cda:	0002      	movs	r2, r0
 8014cdc:	6039      	str	r1, [r7, #0]
 8014cde:	1dfb      	adds	r3, r7, #7
 8014ce0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8014ce2:	683b      	ldr	r3, [r7, #0]
 8014ce4:	2212      	movs	r2, #18
 8014ce6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8014ce8:	4b02      	ldr	r3, [pc, #8]	@ (8014cf4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8014cea:	0018      	movs	r0, r3
 8014cec:	46bd      	mov	sp, r7
 8014cee:	b002      	add	sp, #8
 8014cf0:	bd80      	pop	{r7, pc}
 8014cf2:	46c0      	nop			@ (mov r8, r8)
 8014cf4:	20000130 	.word	0x20000130

08014cf8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014cf8:	b580      	push	{r7, lr}
 8014cfa:	b082      	sub	sp, #8
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	0002      	movs	r2, r0
 8014d00:	6039      	str	r1, [r7, #0]
 8014d02:	1dfb      	adds	r3, r7, #7
 8014d04:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014d06:	683b      	ldr	r3, [r7, #0]
 8014d08:	2204      	movs	r2, #4
 8014d0a:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014d0c:	4b02      	ldr	r3, [pc, #8]	@ (8014d18 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8014d0e:	0018      	movs	r0, r3
 8014d10:	46bd      	mov	sp, r7
 8014d12:	b002      	add	sp, #8
 8014d14:	bd80      	pop	{r7, pc}
 8014d16:	46c0      	nop			@ (mov r8, r8)
 8014d18:	20000144 	.word	0x20000144

08014d1c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014d1c:	b580      	push	{r7, lr}
 8014d1e:	b082      	sub	sp, #8
 8014d20:	af00      	add	r7, sp, #0
 8014d22:	0002      	movs	r2, r0
 8014d24:	6039      	str	r1, [r7, #0]
 8014d26:	1dfb      	adds	r3, r7, #7
 8014d28:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8014d2a:	1dfb      	adds	r3, r7, #7
 8014d2c:	781b      	ldrb	r3, [r3, #0]
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d106      	bne.n	8014d40 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8014d32:	683a      	ldr	r2, [r7, #0]
 8014d34:	4908      	ldr	r1, [pc, #32]	@ (8014d58 <USBD_CDC_ProductStrDescriptor+0x3c>)
 8014d36:	4b09      	ldr	r3, [pc, #36]	@ (8014d5c <USBD_CDC_ProductStrDescriptor+0x40>)
 8014d38:	0018      	movs	r0, r3
 8014d3a:	f7ff fa50 	bl	80141de <USBD_GetString>
 8014d3e:	e005      	b.n	8014d4c <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8014d40:	683a      	ldr	r2, [r7, #0]
 8014d42:	4905      	ldr	r1, [pc, #20]	@ (8014d58 <USBD_CDC_ProductStrDescriptor+0x3c>)
 8014d44:	4b05      	ldr	r3, [pc, #20]	@ (8014d5c <USBD_CDC_ProductStrDescriptor+0x40>)
 8014d46:	0018      	movs	r0, r3
 8014d48:	f7ff fa49 	bl	80141de <USBD_GetString>
  }
  return USBD_StrDesc;
 8014d4c:	4b02      	ldr	r3, [pc, #8]	@ (8014d58 <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 8014d4e:	0018      	movs	r0, r3
 8014d50:	46bd      	mov	sp, r7
 8014d52:	b002      	add	sp, #8
 8014d54:	bd80      	pop	{r7, pc}
 8014d56:	46c0      	nop			@ (mov r8, r8)
 8014d58:	20001890 	.word	0x20001890
 8014d5c:	08016140 	.word	0x08016140

08014d60 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014d60:	b580      	push	{r7, lr}
 8014d62:	b082      	sub	sp, #8
 8014d64:	af00      	add	r7, sp, #0
 8014d66:	0002      	movs	r2, r0
 8014d68:	6039      	str	r1, [r7, #0]
 8014d6a:	1dfb      	adds	r3, r7, #7
 8014d6c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014d6e:	683a      	ldr	r2, [r7, #0]
 8014d70:	4904      	ldr	r1, [pc, #16]	@ (8014d84 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8014d72:	4b05      	ldr	r3, [pc, #20]	@ (8014d88 <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 8014d74:	0018      	movs	r0, r3
 8014d76:	f7ff fa32 	bl	80141de <USBD_GetString>
  return USBD_StrDesc;
 8014d7a:	4b02      	ldr	r3, [pc, #8]	@ (8014d84 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 8014d7c:	0018      	movs	r0, r3
 8014d7e:	46bd      	mov	sp, r7
 8014d80:	b002      	add	sp, #8
 8014d82:	bd80      	pop	{r7, pc}
 8014d84:	20001890 	.word	0x20001890
 8014d88:	08016158 	.word	0x08016158

08014d8c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014d8c:	b580      	push	{r7, lr}
 8014d8e:	b082      	sub	sp, #8
 8014d90:	af00      	add	r7, sp, #0
 8014d92:	0002      	movs	r2, r0
 8014d94:	6039      	str	r1, [r7, #0]
 8014d96:	1dfb      	adds	r3, r7, #7
 8014d98:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014d9a:	683b      	ldr	r3, [r7, #0]
 8014d9c:	221a      	movs	r2, #26
 8014d9e:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014da0:	f000 f84c 	bl	8014e3c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8014da4:	4b02      	ldr	r3, [pc, #8]	@ (8014db0 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 8014da6:	0018      	movs	r0, r3
 8014da8:	46bd      	mov	sp, r7
 8014daa:	b002      	add	sp, #8
 8014dac:	bd80      	pop	{r7, pc}
 8014dae:	46c0      	nop			@ (mov r8, r8)
 8014db0:	20000148 	.word	0x20000148

08014db4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014db4:	b580      	push	{r7, lr}
 8014db6:	b082      	sub	sp, #8
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	0002      	movs	r2, r0
 8014dbc:	6039      	str	r1, [r7, #0]
 8014dbe:	1dfb      	adds	r3, r7, #7
 8014dc0:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8014dc2:	1dfb      	adds	r3, r7, #7
 8014dc4:	781b      	ldrb	r3, [r3, #0]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d106      	bne.n	8014dd8 <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8014dca:	683a      	ldr	r2, [r7, #0]
 8014dcc:	4908      	ldr	r1, [pc, #32]	@ (8014df0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 8014dce:	4b09      	ldr	r3, [pc, #36]	@ (8014df4 <USBD_CDC_ConfigStrDescriptor+0x40>)
 8014dd0:	0018      	movs	r0, r3
 8014dd2:	f7ff fa04 	bl	80141de <USBD_GetString>
 8014dd6:	e005      	b.n	8014de4 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8014dd8:	683a      	ldr	r2, [r7, #0]
 8014dda:	4905      	ldr	r1, [pc, #20]	@ (8014df0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 8014ddc:	4b05      	ldr	r3, [pc, #20]	@ (8014df4 <USBD_CDC_ConfigStrDescriptor+0x40>)
 8014dde:	0018      	movs	r0, r3
 8014de0:	f7ff f9fd 	bl	80141de <USBD_GetString>
  }
  return USBD_StrDesc;
 8014de4:	4b02      	ldr	r3, [pc, #8]	@ (8014df0 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 8014de6:	0018      	movs	r0, r3
 8014de8:	46bd      	mov	sp, r7
 8014dea:	b002      	add	sp, #8
 8014dec:	bd80      	pop	{r7, pc}
 8014dee:	46c0      	nop			@ (mov r8, r8)
 8014df0:	20001890 	.word	0x20001890
 8014df4:	0801616c 	.word	0x0801616c

08014df8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014df8:	b580      	push	{r7, lr}
 8014dfa:	b082      	sub	sp, #8
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	0002      	movs	r2, r0
 8014e00:	6039      	str	r1, [r7, #0]
 8014e02:	1dfb      	adds	r3, r7, #7
 8014e04:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8014e06:	1dfb      	adds	r3, r7, #7
 8014e08:	781b      	ldrb	r3, [r3, #0]
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	d106      	bne.n	8014e1c <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8014e0e:	683a      	ldr	r2, [r7, #0]
 8014e10:	4908      	ldr	r1, [pc, #32]	@ (8014e34 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 8014e12:	4b09      	ldr	r3, [pc, #36]	@ (8014e38 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 8014e14:	0018      	movs	r0, r3
 8014e16:	f7ff f9e2 	bl	80141de <USBD_GetString>
 8014e1a:	e005      	b.n	8014e28 <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8014e1c:	683a      	ldr	r2, [r7, #0]
 8014e1e:	4905      	ldr	r1, [pc, #20]	@ (8014e34 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 8014e20:	4b05      	ldr	r3, [pc, #20]	@ (8014e38 <USBD_CDC_InterfaceStrDescriptor+0x40>)
 8014e22:	0018      	movs	r0, r3
 8014e24:	f7ff f9db 	bl	80141de <USBD_GetString>
  }
  return USBD_StrDesc;
 8014e28:	4b02      	ldr	r3, [pc, #8]	@ (8014e34 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 8014e2a:	0018      	movs	r0, r3
 8014e2c:	46bd      	mov	sp, r7
 8014e2e:	b002      	add	sp, #8
 8014e30:	bd80      	pop	{r7, pc}
 8014e32:	46c0      	nop			@ (mov r8, r8)
 8014e34:	20001890 	.word	0x20001890
 8014e38:	08016178 	.word	0x08016178

08014e3c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014e3c:	b580      	push	{r7, lr}
 8014e3e:	b084      	sub	sp, #16
 8014e40:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014e42:	4b10      	ldr	r3, [pc, #64]	@ (8014e84 <Get_SerialNum+0x48>)
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014e48:	4b0f      	ldr	r3, [pc, #60]	@ (8014e88 <Get_SerialNum+0x4c>)
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8014e8c <Get_SerialNum+0x50>)
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014e54:	68fa      	ldr	r2, [r7, #12]
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	18d3      	adds	r3, r2, r3
 8014e5a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d00b      	beq.n	8014e7a <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014e62:	490b      	ldr	r1, [pc, #44]	@ (8014e90 <Get_SerialNum+0x54>)
 8014e64:	68fb      	ldr	r3, [r7, #12]
 8014e66:	2208      	movs	r2, #8
 8014e68:	0018      	movs	r0, r3
 8014e6a:	f000 f815 	bl	8014e98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014e6e:	4909      	ldr	r1, [pc, #36]	@ (8014e94 <Get_SerialNum+0x58>)
 8014e70:	68bb      	ldr	r3, [r7, #8]
 8014e72:	2204      	movs	r2, #4
 8014e74:	0018      	movs	r0, r3
 8014e76:	f000 f80f 	bl	8014e98 <IntToUnicode>
  }
}
 8014e7a:	46c0      	nop			@ (mov r8, r8)
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	b004      	add	sp, #16
 8014e80:	bd80      	pop	{r7, pc}
 8014e82:	46c0      	nop			@ (mov r8, r8)
 8014e84:	1fff7590 	.word	0x1fff7590
 8014e88:	1fff7594 	.word	0x1fff7594
 8014e8c:	1fff7598 	.word	0x1fff7598
 8014e90:	2000014a 	.word	0x2000014a
 8014e94:	2000015a 	.word	0x2000015a

08014e98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014e98:	b580      	push	{r7, lr}
 8014e9a:	b086      	sub	sp, #24
 8014e9c:	af00      	add	r7, sp, #0
 8014e9e:	60f8      	str	r0, [r7, #12]
 8014ea0:	60b9      	str	r1, [r7, #8]
 8014ea2:	1dfb      	adds	r3, r7, #7
 8014ea4:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8014ea6:	2117      	movs	r1, #23
 8014ea8:	187b      	adds	r3, r7, r1
 8014eaa:	2200      	movs	r2, #0
 8014eac:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8014eae:	187b      	adds	r3, r7, r1
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	701a      	strb	r2, [r3, #0]
 8014eb4:	e02f      	b.n	8014f16 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	0f1b      	lsrs	r3, r3, #28
 8014eba:	2b09      	cmp	r3, #9
 8014ebc:	d80d      	bhi.n	8014eda <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	0f1b      	lsrs	r3, r3, #28
 8014ec2:	b2da      	uxtb	r2, r3
 8014ec4:	2317      	movs	r3, #23
 8014ec6:	18fb      	adds	r3, r7, r3
 8014ec8:	781b      	ldrb	r3, [r3, #0]
 8014eca:	005b      	lsls	r3, r3, #1
 8014ecc:	0019      	movs	r1, r3
 8014ece:	68bb      	ldr	r3, [r7, #8]
 8014ed0:	185b      	adds	r3, r3, r1
 8014ed2:	3230      	adds	r2, #48	@ 0x30
 8014ed4:	b2d2      	uxtb	r2, r2
 8014ed6:	701a      	strb	r2, [r3, #0]
 8014ed8:	e00c      	b.n	8014ef4 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	0f1b      	lsrs	r3, r3, #28
 8014ede:	b2da      	uxtb	r2, r3
 8014ee0:	2317      	movs	r3, #23
 8014ee2:	18fb      	adds	r3, r7, r3
 8014ee4:	781b      	ldrb	r3, [r3, #0]
 8014ee6:	005b      	lsls	r3, r3, #1
 8014ee8:	0019      	movs	r1, r3
 8014eea:	68bb      	ldr	r3, [r7, #8]
 8014eec:	185b      	adds	r3, r3, r1
 8014eee:	3237      	adds	r2, #55	@ 0x37
 8014ef0:	b2d2      	uxtb	r2, r2
 8014ef2:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	011b      	lsls	r3, r3, #4
 8014ef8:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014efa:	2117      	movs	r1, #23
 8014efc:	187b      	adds	r3, r7, r1
 8014efe:	781b      	ldrb	r3, [r3, #0]
 8014f00:	005b      	lsls	r3, r3, #1
 8014f02:	3301      	adds	r3, #1
 8014f04:	68ba      	ldr	r2, [r7, #8]
 8014f06:	18d3      	adds	r3, r2, r3
 8014f08:	2200      	movs	r2, #0
 8014f0a:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014f0c:	187b      	adds	r3, r7, r1
 8014f0e:	781a      	ldrb	r2, [r3, #0]
 8014f10:	187b      	adds	r3, r7, r1
 8014f12:	3201      	adds	r2, #1
 8014f14:	701a      	strb	r2, [r3, #0]
 8014f16:	2317      	movs	r3, #23
 8014f18:	18fa      	adds	r2, r7, r3
 8014f1a:	1dfb      	adds	r3, r7, #7
 8014f1c:	7812      	ldrb	r2, [r2, #0]
 8014f1e:	781b      	ldrb	r3, [r3, #0]
 8014f20:	429a      	cmp	r2, r3
 8014f22:	d3c8      	bcc.n	8014eb6 <IntToUnicode+0x1e>
  }
}
 8014f24:	46c0      	nop			@ (mov r8, r8)
 8014f26:	46c0      	nop			@ (mov r8, r8)
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	b006      	add	sp, #24
 8014f2c:	bd80      	pop	{r7, pc}
	...

08014f30 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014f30:	b590      	push	{r4, r7, lr}
 8014f32:	b099      	sub	sp, #100	@ 0x64
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8014f38:	2414      	movs	r4, #20
 8014f3a:	193b      	adds	r3, r7, r4
 8014f3c:	0018      	movs	r0, r3
 8014f3e:	234c      	movs	r3, #76	@ 0x4c
 8014f40:	001a      	movs	r2, r3
 8014f42:	2100      	movs	r1, #0
 8014f44:	f001 f88c 	bl	8016060 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	4a25      	ldr	r2, [pc, #148]	@ (8014fe4 <HAL_PCD_MspInit+0xb4>)
 8014f4e:	4293      	cmp	r3, r2
 8014f50:	d143      	bne.n	8014fda <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014f52:	193b      	adds	r3, r7, r4
 8014f54:	2280      	movs	r2, #128	@ 0x80
 8014f56:	0452      	lsls	r2, r2, #17
 8014f58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8014f5a:	193b      	adds	r3, r7, r4
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8014f60:	193b      	adds	r3, r7, r4
 8014f62:	0018      	movs	r0, r3
 8014f64:	f7f5 ffa2 	bl	800aeac <HAL_RCCEx_PeriphCLKConfig>
 8014f68:	1e03      	subs	r3, r0, #0
 8014f6a:	d001      	beq.n	8014f70 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8014f6c:	f7f2 f9b6 	bl	80072dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8014f70:	4b1d      	ldr	r3, [pc, #116]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014f74:	4b1c      	ldr	r3, [pc, #112]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f76:	2180      	movs	r1, #128	@ 0x80
 8014f78:	0189      	lsls	r1, r1, #6
 8014f7a:	430a      	orrs	r2, r1
 8014f7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8014f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014f82:	2380      	movs	r3, #128	@ 0x80
 8014f84:	019b      	lsls	r3, r3, #6
 8014f86:	4013      	ands	r3, r2
 8014f88:	613b      	str	r3, [r7, #16]
 8014f8a:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8014f8c:	4b16      	ldr	r3, [pc, #88]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014f90:	2380      	movs	r3, #128	@ 0x80
 8014f92:	055b      	lsls	r3, r3, #21
 8014f94:	4013      	ands	r3, r2
 8014f96:	d116      	bne.n	8014fc6 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8014f98:	4b13      	ldr	r3, [pc, #76]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014f9c:	4b12      	ldr	r3, [pc, #72]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014f9e:	2180      	movs	r1, #128	@ 0x80
 8014fa0:	0549      	lsls	r1, r1, #21
 8014fa2:	430a      	orrs	r2, r1
 8014fa4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8014fa6:	4b10      	ldr	r3, [pc, #64]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014fa8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014faa:	2380      	movs	r3, #128	@ 0x80
 8014fac:	055b      	lsls	r3, r3, #21
 8014fae:	4013      	ands	r3, r2
 8014fb0:	60fb      	str	r3, [r7, #12]
 8014fb2:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8014fb4:	f7f5 fa16 	bl	800a3e4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8014fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8014fe8 <HAL_PCD_MspInit+0xb8>)
 8014fbe:	490b      	ldr	r1, [pc, #44]	@ (8014fec <HAL_PCD_MspInit+0xbc>)
 8014fc0:	400a      	ands	r2, r1
 8014fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8014fc4:	e001      	b.n	8014fca <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8014fc6:	f7f5 fa0d 	bl	800a3e4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 8014fca:	2200      	movs	r2, #0
 8014fcc:	2100      	movs	r1, #0
 8014fce:	2008      	movs	r0, #8
 8014fd0:	f7f2 fe64 	bl	8007c9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 8014fd4:	2008      	movs	r0, #8
 8014fd6:	f7f2 fe76 	bl	8007cc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8014fda:	46c0      	nop			@ (mov r8, r8)
 8014fdc:	46bd      	mov	sp, r7
 8014fde:	b019      	add	sp, #100	@ 0x64
 8014fe0:	bd90      	pop	{r4, r7, pc}
 8014fe2:	46c0      	nop			@ (mov r8, r8)
 8014fe4:	40005c00 	.word	0x40005c00
 8014fe8:	40021000 	.word	0x40021000
 8014fec:	efffffff 	.word	0xefffffff

08014ff0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014ff0:	b580      	push	{r7, lr}
 8014ff2:	b082      	sub	sp, #8
 8014ff4:	af00      	add	r7, sp, #0
 8014ff6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014ff8:	687a      	ldr	r2, [r7, #4]
 8014ffa:	23b7      	movs	r3, #183	@ 0xb7
 8014ffc:	009b      	lsls	r3, r3, #2
 8014ffe:	58d2      	ldr	r2, [r2, r3]
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	21a7      	movs	r1, #167	@ 0xa7
 8015004:	0089      	lsls	r1, r1, #2
 8015006:	468c      	mov	ip, r1
 8015008:	4463      	add	r3, ip
 801500a:	0019      	movs	r1, r3
 801500c:	0010      	movs	r0, r2
 801500e:	f7fd fe2b 	bl	8012c68 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8015012:	46c0      	nop			@ (mov r8, r8)
 8015014:	46bd      	mov	sp, r7
 8015016:	b002      	add	sp, #8
 8015018:	bd80      	pop	{r7, pc}

0801501a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801501a:	b590      	push	{r4, r7, lr}
 801501c:	b083      	sub	sp, #12
 801501e:	af00      	add	r7, sp, #0
 8015020:	6078      	str	r0, [r7, #4]
 8015022:	000a      	movs	r2, r1
 8015024:	1cfb      	adds	r3, r7, #3
 8015026:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015028:	687a      	ldr	r2, [r7, #4]
 801502a:	23b7      	movs	r3, #183	@ 0xb7
 801502c:	009b      	lsls	r3, r3, #2
 801502e:	58d4      	ldr	r4, [r2, r3]
 8015030:	1cfb      	adds	r3, r7, #3
 8015032:	781a      	ldrb	r2, [r3, #0]
 8015034:	6878      	ldr	r0, [r7, #4]
 8015036:	23b4      	movs	r3, #180	@ 0xb4
 8015038:	0059      	lsls	r1, r3, #1
 801503a:	0013      	movs	r3, r2
 801503c:	009b      	lsls	r3, r3, #2
 801503e:	189b      	adds	r3, r3, r2
 8015040:	00db      	lsls	r3, r3, #3
 8015042:	18c3      	adds	r3, r0, r3
 8015044:	185b      	adds	r3, r3, r1
 8015046:	681a      	ldr	r2, [r3, #0]
 8015048:	1cfb      	adds	r3, r7, #3
 801504a:	781b      	ldrb	r3, [r3, #0]
 801504c:	0019      	movs	r1, r3
 801504e:	0020      	movs	r0, r4
 8015050:	f7fd fe74 	bl	8012d3c <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8015054:	46c0      	nop			@ (mov r8, r8)
 8015056:	46bd      	mov	sp, r7
 8015058:	b003      	add	sp, #12
 801505a:	bd90      	pop	{r4, r7, pc}

0801505c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b082      	sub	sp, #8
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
 8015064:	000a      	movs	r2, r1
 8015066:	1cfb      	adds	r3, r7, #3
 8015068:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801506a:	687a      	ldr	r2, [r7, #4]
 801506c:	23b7      	movs	r3, #183	@ 0xb7
 801506e:	009b      	lsls	r3, r3, #2
 8015070:	58d0      	ldr	r0, [r2, r3]
 8015072:	1cfb      	adds	r3, r7, #3
 8015074:	781a      	ldrb	r2, [r3, #0]
 8015076:	6879      	ldr	r1, [r7, #4]
 8015078:	0013      	movs	r3, r2
 801507a:	009b      	lsls	r3, r3, #2
 801507c:	189b      	adds	r3, r3, r2
 801507e:	00db      	lsls	r3, r3, #3
 8015080:	18cb      	adds	r3, r1, r3
 8015082:	3328      	adds	r3, #40	@ 0x28
 8015084:	681a      	ldr	r2, [r3, #0]
 8015086:	1cfb      	adds	r3, r7, #3
 8015088:	781b      	ldrb	r3, [r3, #0]
 801508a:	0019      	movs	r1, r3
 801508c:	f7fd ff3e 	bl	8012f0c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8015090:	46c0      	nop			@ (mov r8, r8)
 8015092:	46bd      	mov	sp, r7
 8015094:	b002      	add	sp, #8
 8015096:	bd80      	pop	{r7, pc}

08015098 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015098:	b580      	push	{r7, lr}
 801509a:	b082      	sub	sp, #8
 801509c:	af00      	add	r7, sp, #0
 801509e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80150a0:	687a      	ldr	r2, [r7, #4]
 80150a2:	23b7      	movs	r3, #183	@ 0xb7
 80150a4:	009b      	lsls	r3, r3, #2
 80150a6:	58d3      	ldr	r3, [r2, r3]
 80150a8:	0018      	movs	r0, r3
 80150aa:	f7fe f8a9 	bl	8013200 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80150ae:	46c0      	nop			@ (mov r8, r8)
 80150b0:	46bd      	mov	sp, r7
 80150b2:	b002      	add	sp, #8
 80150b4:	bd80      	pop	{r7, pc}

080150b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80150b6:	b580      	push	{r7, lr}
 80150b8:	b084      	sub	sp, #16
 80150ba:	af00      	add	r7, sp, #0
 80150bc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80150be:	230f      	movs	r3, #15
 80150c0:	18fb      	adds	r3, r7, r3
 80150c2:	2201      	movs	r2, #1
 80150c4:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	79db      	ldrb	r3, [r3, #7]
 80150ca:	2b02      	cmp	r3, #2
 80150cc:	d001      	beq.n	80150d2 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 80150ce:	f7f2 f905 	bl	80072dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80150d2:	687a      	ldr	r2, [r7, #4]
 80150d4:	23b7      	movs	r3, #183	@ 0xb7
 80150d6:	009b      	lsls	r3, r3, #2
 80150d8:	58d2      	ldr	r2, [r2, r3]
 80150da:	230f      	movs	r3, #15
 80150dc:	18fb      	adds	r3, r7, r3
 80150de:	781b      	ldrb	r3, [r3, #0]
 80150e0:	0019      	movs	r1, r3
 80150e2:	0010      	movs	r0, r2
 80150e4:	f7fe f849 	bl	801317a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80150e8:	687a      	ldr	r2, [r7, #4]
 80150ea:	23b7      	movs	r3, #183	@ 0xb7
 80150ec:	009b      	lsls	r3, r3, #2
 80150ee:	58d3      	ldr	r3, [r2, r3]
 80150f0:	0018      	movs	r0, r3
 80150f2:	f7fd ffe3 	bl	80130bc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80150f6:	46c0      	nop			@ (mov r8, r8)
 80150f8:	46bd      	mov	sp, r7
 80150fa:	b004      	add	sp, #16
 80150fc:	bd80      	pop	{r7, pc}
	...

08015100 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015100:	b580      	push	{r7, lr}
 8015102:	b082      	sub	sp, #8
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015108:	687a      	ldr	r2, [r7, #4]
 801510a:	23b7      	movs	r3, #183	@ 0xb7
 801510c:	009b      	lsls	r3, r3, #2
 801510e:	58d3      	ldr	r3, [r2, r3]
 8015110:	0018      	movs	r0, r3
 8015112:	f7fe f843 	bl	801319c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	7adb      	ldrb	r3, [r3, #11]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d005      	beq.n	801512a <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801511e:	4b05      	ldr	r3, [pc, #20]	@ (8015134 <HAL_PCD_SuspendCallback+0x34>)
 8015120:	691a      	ldr	r2, [r3, #16]
 8015122:	4b04      	ldr	r3, [pc, #16]	@ (8015134 <HAL_PCD_SuspendCallback+0x34>)
 8015124:	2106      	movs	r1, #6
 8015126:	430a      	orrs	r2, r1
 8015128:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801512a:	46c0      	nop			@ (mov r8, r8)
 801512c:	46bd      	mov	sp, r7
 801512e:	b002      	add	sp, #8
 8015130:	bd80      	pop	{r7, pc}
 8015132:	46c0      	nop			@ (mov r8, r8)
 8015134:	e000ed00 	.word	0xe000ed00

08015138 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015138:	b580      	push	{r7, lr}
 801513a:	b082      	sub	sp, #8
 801513c:	af00      	add	r7, sp, #0
 801513e:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	7adb      	ldrb	r3, [r3, #11]
 8015144:	2b00      	cmp	r3, #0
 8015146:	d007      	beq.n	8015158 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8015148:	4b09      	ldr	r3, [pc, #36]	@ (8015170 <HAL_PCD_ResumeCallback+0x38>)
 801514a:	691a      	ldr	r2, [r3, #16]
 801514c:	4b08      	ldr	r3, [pc, #32]	@ (8015170 <HAL_PCD_ResumeCallback+0x38>)
 801514e:	2106      	movs	r1, #6
 8015150:	438a      	bics	r2, r1
 8015152:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8015154:	f000 fa7c 	bl	8015650 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8015158:	687a      	ldr	r2, [r7, #4]
 801515a:	23b7      	movs	r3, #183	@ 0xb7
 801515c:	009b      	lsls	r3, r3, #2
 801515e:	58d3      	ldr	r3, [r2, r3]
 8015160:	0018      	movs	r0, r3
 8015162:	f7fe f833 	bl	80131cc <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8015166:	46c0      	nop			@ (mov r8, r8)
 8015168:	46bd      	mov	sp, r7
 801516a:	b002      	add	sp, #8
 801516c:	bd80      	pop	{r7, pc}
 801516e:	46c0      	nop			@ (mov r8, r8)
 8015170:	e000ed00 	.word	0xe000ed00

08015174 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015174:	b580      	push	{r7, lr}
 8015176:	b082      	sub	sp, #8
 8015178:	af00      	add	r7, sp, #0
 801517a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 801517c:	4a34      	ldr	r2, [pc, #208]	@ (8015250 <USBD_LL_Init+0xdc>)
 801517e:	23b7      	movs	r3, #183	@ 0xb7
 8015180:	009b      	lsls	r3, r3, #2
 8015182:	6879      	ldr	r1, [r7, #4]
 8015184:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 8015186:	687a      	ldr	r2, [r7, #4]
 8015188:	23b2      	movs	r3, #178	@ 0xb2
 801518a:	009b      	lsls	r3, r3, #2
 801518c:	4930      	ldr	r1, [pc, #192]	@ (8015250 <USBD_LL_Init+0xdc>)
 801518e:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8015190:	4b2f      	ldr	r3, [pc, #188]	@ (8015250 <USBD_LL_Init+0xdc>)
 8015192:	4a30      	ldr	r2, [pc, #192]	@ (8015254 <USBD_LL_Init+0xe0>)
 8015194:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8015196:	4b2e      	ldr	r3, [pc, #184]	@ (8015250 <USBD_LL_Init+0xdc>)
 8015198:	2208      	movs	r2, #8
 801519a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 801519c:	4b2c      	ldr	r3, [pc, #176]	@ (8015250 <USBD_LL_Init+0xdc>)
 801519e:	2208      	movs	r2, #8
 80151a0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 80151a2:	4b2b      	ldr	r3, [pc, #172]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151a4:	2202      	movs	r2, #2
 80151a6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80151a8:	4b29      	ldr	r3, [pc, #164]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151aa:	2202      	movs	r2, #2
 80151ac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 80151ae:	4b28      	ldr	r3, [pc, #160]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151b0:	2200      	movs	r2, #0
 80151b2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 80151b4:	4b26      	ldr	r3, [pc, #152]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151b6:	2200      	movs	r2, #0
 80151b8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 80151ba:	4b25      	ldr	r3, [pc, #148]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151bc:	2200      	movs	r2, #0
 80151be:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 80151c0:	4b23      	ldr	r3, [pc, #140]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151c2:	2200      	movs	r2, #0
 80151c4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 80151c6:	4b22      	ldr	r3, [pc, #136]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151c8:	2200      	movs	r2, #0
 80151ca:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 80151cc:	4b20      	ldr	r3, [pc, #128]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151ce:	2200      	movs	r2, #0
 80151d0:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 80151d2:	4b1f      	ldr	r3, [pc, #124]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151d4:	2200      	movs	r2, #0
 80151d6:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 80151d8:	4b1d      	ldr	r3, [pc, #116]	@ (8015250 <USBD_LL_Init+0xdc>)
 80151da:	0018      	movs	r0, r3
 80151dc:	f7f3 fbfc 	bl	80089d8 <HAL_PCD_Init>
 80151e0:	1e03      	subs	r3, r0, #0
 80151e2:	d001      	beq.n	80151e8 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80151e4:	f7f2 f87a 	bl	80072dc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80151e8:	687a      	ldr	r2, [r7, #4]
 80151ea:	23b2      	movs	r3, #178	@ 0xb2
 80151ec:	009b      	lsls	r3, r3, #2
 80151ee:	58d0      	ldr	r0, [r2, r3]
 80151f0:	2318      	movs	r3, #24
 80151f2:	2200      	movs	r2, #0
 80151f4:	2100      	movs	r1, #0
 80151f6:	f7f5 f883 	bl	800a300 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80151fa:	687a      	ldr	r2, [r7, #4]
 80151fc:	23b2      	movs	r3, #178	@ 0xb2
 80151fe:	009b      	lsls	r3, r3, #2
 8015200:	58d0      	ldr	r0, [r2, r3]
 8015202:	2358      	movs	r3, #88	@ 0x58
 8015204:	2200      	movs	r2, #0
 8015206:	2180      	movs	r1, #128	@ 0x80
 8015208:	f7f5 f87a 	bl	800a300 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 801520c:	687a      	ldr	r2, [r7, #4]
 801520e:	23b2      	movs	r3, #178	@ 0xb2
 8015210:	009b      	lsls	r3, r3, #2
 8015212:	58d0      	ldr	r0, [r2, r3]
 8015214:	23c0      	movs	r3, #192	@ 0xc0
 8015216:	2200      	movs	r2, #0
 8015218:	2181      	movs	r1, #129	@ 0x81
 801521a:	f7f5 f871 	bl	800a300 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 801521e:	687a      	ldr	r2, [r7, #4]
 8015220:	23b2      	movs	r3, #178	@ 0xb2
 8015222:	009b      	lsls	r3, r3, #2
 8015224:	58d0      	ldr	r0, [r2, r3]
 8015226:	2388      	movs	r3, #136	@ 0x88
 8015228:	005b      	lsls	r3, r3, #1
 801522a:	2200      	movs	r2, #0
 801522c:	2101      	movs	r1, #1
 801522e:	f7f5 f867 	bl	800a300 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8015232:	687a      	ldr	r2, [r7, #4]
 8015234:	23b2      	movs	r3, #178	@ 0xb2
 8015236:	009b      	lsls	r3, r3, #2
 8015238:	58d0      	ldr	r0, [r2, r3]
 801523a:	2380      	movs	r3, #128	@ 0x80
 801523c:	005b      	lsls	r3, r3, #1
 801523e:	2200      	movs	r2, #0
 8015240:	2182      	movs	r1, #130	@ 0x82
 8015242:	f7f5 f85d 	bl	800a300 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 8015246:	2300      	movs	r3, #0
}
 8015248:	0018      	movs	r0, r3
 801524a:	46bd      	mov	sp, r7
 801524c:	b002      	add	sp, #8
 801524e:	bd80      	pop	{r7, pc}
 8015250:	20001a90 	.word	0x20001a90
 8015254:	40005c00 	.word	0x40005c00

08015258 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015258:	b5f0      	push	{r4, r5, r6, r7, lr}
 801525a:	b085      	sub	sp, #20
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015260:	210f      	movs	r1, #15
 8015262:	187b      	adds	r3, r7, r1
 8015264:	2200      	movs	r2, #0
 8015266:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015268:	260e      	movs	r6, #14
 801526a:	19bb      	adds	r3, r7, r6
 801526c:	2200      	movs	r2, #0
 801526e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015270:	687a      	ldr	r2, [r7, #4]
 8015272:	23b2      	movs	r3, #178	@ 0xb2
 8015274:	009b      	lsls	r3, r3, #2
 8015276:	58d3      	ldr	r3, [r2, r3]
 8015278:	000d      	movs	r5, r1
 801527a:	187c      	adds	r4, r7, r1
 801527c:	0018      	movs	r0, r3
 801527e:	f7f3 fca5 	bl	8008bcc <HAL_PCD_Start>
 8015282:	0003      	movs	r3, r0
 8015284:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015286:	19bc      	adds	r4, r7, r6
 8015288:	197b      	adds	r3, r7, r5
 801528a:	781b      	ldrb	r3, [r3, #0]
 801528c:	0018      	movs	r0, r3
 801528e:	f000 f9e6 	bl	801565e <USBD_Get_USB_Status>
 8015292:	0003      	movs	r3, r0
 8015294:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8015296:	19bb      	adds	r3, r7, r6
 8015298:	781b      	ldrb	r3, [r3, #0]
}
 801529a:	0018      	movs	r0, r3
 801529c:	46bd      	mov	sp, r7
 801529e:	b005      	add	sp, #20
 80152a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080152a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80152a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80152a4:	b085      	sub	sp, #20
 80152a6:	af00      	add	r7, sp, #0
 80152a8:	6078      	str	r0, [r7, #4]
 80152aa:	000c      	movs	r4, r1
 80152ac:	0010      	movs	r0, r2
 80152ae:	0019      	movs	r1, r3
 80152b0:	1cfb      	adds	r3, r7, #3
 80152b2:	1c22      	adds	r2, r4, #0
 80152b4:	701a      	strb	r2, [r3, #0]
 80152b6:	1cbb      	adds	r3, r7, #2
 80152b8:	1c02      	adds	r2, r0, #0
 80152ba:	701a      	strb	r2, [r3, #0]
 80152bc:	003b      	movs	r3, r7
 80152be:	1c0a      	adds	r2, r1, #0
 80152c0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80152c2:	260f      	movs	r6, #15
 80152c4:	19bb      	adds	r3, r7, r6
 80152c6:	2200      	movs	r2, #0
 80152c8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80152ca:	250e      	movs	r5, #14
 80152cc:	197b      	adds	r3, r7, r5
 80152ce:	2200      	movs	r2, #0
 80152d0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80152d2:	687a      	ldr	r2, [r7, #4]
 80152d4:	23b2      	movs	r3, #178	@ 0xb2
 80152d6:	009b      	lsls	r3, r3, #2
 80152d8:	58d0      	ldr	r0, [r2, r3]
 80152da:	19bc      	adds	r4, r7, r6
 80152dc:	1cbb      	adds	r3, r7, #2
 80152de:	781d      	ldrb	r5, [r3, #0]
 80152e0:	003b      	movs	r3, r7
 80152e2:	881a      	ldrh	r2, [r3, #0]
 80152e4:	1cfb      	adds	r3, r7, #3
 80152e6:	7819      	ldrb	r1, [r3, #0]
 80152e8:	002b      	movs	r3, r5
 80152ea:	f7f3 fdd5 	bl	8008e98 <HAL_PCD_EP_Open>
 80152ee:	0003      	movs	r3, r0
 80152f0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80152f2:	250e      	movs	r5, #14
 80152f4:	197c      	adds	r4, r7, r5
 80152f6:	19bb      	adds	r3, r7, r6
 80152f8:	781b      	ldrb	r3, [r3, #0]
 80152fa:	0018      	movs	r0, r3
 80152fc:	f000 f9af 	bl	801565e <USBD_Get_USB_Status>
 8015300:	0003      	movs	r3, r0
 8015302:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8015304:	197b      	adds	r3, r7, r5
 8015306:	781b      	ldrb	r3, [r3, #0]
}
 8015308:	0018      	movs	r0, r3
 801530a:	46bd      	mov	sp, r7
 801530c:	b005      	add	sp, #20
 801530e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015310 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015312:	b085      	sub	sp, #20
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]
 8015318:	000a      	movs	r2, r1
 801531a:	1cfb      	adds	r3, r7, #3
 801531c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801531e:	210f      	movs	r1, #15
 8015320:	187b      	adds	r3, r7, r1
 8015322:	2200      	movs	r2, #0
 8015324:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015326:	260e      	movs	r6, #14
 8015328:	19bb      	adds	r3, r7, r6
 801532a:	2200      	movs	r2, #0
 801532c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801532e:	687a      	ldr	r2, [r7, #4]
 8015330:	23b2      	movs	r3, #178	@ 0xb2
 8015332:	009b      	lsls	r3, r3, #2
 8015334:	58d2      	ldr	r2, [r2, r3]
 8015336:	000d      	movs	r5, r1
 8015338:	187c      	adds	r4, r7, r1
 801533a:	1cfb      	adds	r3, r7, #3
 801533c:	781b      	ldrb	r3, [r3, #0]
 801533e:	0019      	movs	r1, r3
 8015340:	0010      	movs	r0, r2
 8015342:	f7f3 fe1a 	bl	8008f7a <HAL_PCD_EP_Close>
 8015346:	0003      	movs	r3, r0
 8015348:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801534a:	19bc      	adds	r4, r7, r6
 801534c:	197b      	adds	r3, r7, r5
 801534e:	781b      	ldrb	r3, [r3, #0]
 8015350:	0018      	movs	r0, r3
 8015352:	f000 f984 	bl	801565e <USBD_Get_USB_Status>
 8015356:	0003      	movs	r3, r0
 8015358:	7023      	strb	r3, [r4, #0]

  return usb_status;
 801535a:	19bb      	adds	r3, r7, r6
 801535c:	781b      	ldrb	r3, [r3, #0]
}
 801535e:	0018      	movs	r0, r3
 8015360:	46bd      	mov	sp, r7
 8015362:	b005      	add	sp, #20
 8015364:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015366 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015366:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015368:	b085      	sub	sp, #20
 801536a:	af00      	add	r7, sp, #0
 801536c:	6078      	str	r0, [r7, #4]
 801536e:	000a      	movs	r2, r1
 8015370:	1cfb      	adds	r3, r7, #3
 8015372:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015374:	210f      	movs	r1, #15
 8015376:	187b      	adds	r3, r7, r1
 8015378:	2200      	movs	r2, #0
 801537a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801537c:	260e      	movs	r6, #14
 801537e:	19bb      	adds	r3, r7, r6
 8015380:	2200      	movs	r2, #0
 8015382:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015384:	687a      	ldr	r2, [r7, #4]
 8015386:	23b2      	movs	r3, #178	@ 0xb2
 8015388:	009b      	lsls	r3, r3, #2
 801538a:	58d2      	ldr	r2, [r2, r3]
 801538c:	000d      	movs	r5, r1
 801538e:	187c      	adds	r4, r7, r1
 8015390:	1cfb      	adds	r3, r7, #3
 8015392:	781b      	ldrb	r3, [r3, #0]
 8015394:	0019      	movs	r1, r3
 8015396:	0010      	movs	r0, r2
 8015398:	f7f3 fed0 	bl	800913c <HAL_PCD_EP_SetStall>
 801539c:	0003      	movs	r3, r0
 801539e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80153a0:	19bc      	adds	r4, r7, r6
 80153a2:	197b      	adds	r3, r7, r5
 80153a4:	781b      	ldrb	r3, [r3, #0]
 80153a6:	0018      	movs	r0, r3
 80153a8:	f000 f959 	bl	801565e <USBD_Get_USB_Status>
 80153ac:	0003      	movs	r3, r0
 80153ae:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80153b0:	19bb      	adds	r3, r7, r6
 80153b2:	781b      	ldrb	r3, [r3, #0]
}
 80153b4:	0018      	movs	r0, r3
 80153b6:	46bd      	mov	sp, r7
 80153b8:	b005      	add	sp, #20
 80153ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080153bc <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80153bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80153be:	b085      	sub	sp, #20
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
 80153c4:	000a      	movs	r2, r1
 80153c6:	1cfb      	adds	r3, r7, #3
 80153c8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80153ca:	210f      	movs	r1, #15
 80153cc:	187b      	adds	r3, r7, r1
 80153ce:	2200      	movs	r2, #0
 80153d0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80153d2:	260e      	movs	r6, #14
 80153d4:	19bb      	adds	r3, r7, r6
 80153d6:	2200      	movs	r2, #0
 80153d8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80153da:	687a      	ldr	r2, [r7, #4]
 80153dc:	23b2      	movs	r3, #178	@ 0xb2
 80153de:	009b      	lsls	r3, r3, #2
 80153e0:	58d2      	ldr	r2, [r2, r3]
 80153e2:	000d      	movs	r5, r1
 80153e4:	187c      	adds	r4, r7, r1
 80153e6:	1cfb      	adds	r3, r7, #3
 80153e8:	781b      	ldrb	r3, [r3, #0]
 80153ea:	0019      	movs	r1, r3
 80153ec:	0010      	movs	r0, r2
 80153ee:	f7f3 ff03 	bl	80091f8 <HAL_PCD_EP_ClrStall>
 80153f2:	0003      	movs	r3, r0
 80153f4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80153f6:	19bc      	adds	r4, r7, r6
 80153f8:	197b      	adds	r3, r7, r5
 80153fa:	781b      	ldrb	r3, [r3, #0]
 80153fc:	0018      	movs	r0, r3
 80153fe:	f000 f92e 	bl	801565e <USBD_Get_USB_Status>
 8015402:	0003      	movs	r3, r0
 8015404:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8015406:	19bb      	adds	r3, r7, r6
 8015408:	781b      	ldrb	r3, [r3, #0]
}
 801540a:	0018      	movs	r0, r3
 801540c:	46bd      	mov	sp, r7
 801540e:	b005      	add	sp, #20
 8015410:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015412 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015412:	b580      	push	{r7, lr}
 8015414:	b084      	sub	sp, #16
 8015416:	af00      	add	r7, sp, #0
 8015418:	6078      	str	r0, [r7, #4]
 801541a:	000a      	movs	r2, r1
 801541c:	1cfb      	adds	r3, r7, #3
 801541e:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015420:	687a      	ldr	r2, [r7, #4]
 8015422:	23b2      	movs	r3, #178	@ 0xb2
 8015424:	009b      	lsls	r3, r3, #2
 8015426:	58d3      	ldr	r3, [r2, r3]
 8015428:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801542a:	1cfb      	adds	r3, r7, #3
 801542c:	781b      	ldrb	r3, [r3, #0]
 801542e:	b25b      	sxtb	r3, r3
 8015430:	2b00      	cmp	r3, #0
 8015432:	da0c      	bge.n	801544e <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015434:	1cfb      	adds	r3, r7, #3
 8015436:	781b      	ldrb	r3, [r3, #0]
 8015438:	227f      	movs	r2, #127	@ 0x7f
 801543a:	401a      	ands	r2, r3
 801543c:	68f9      	ldr	r1, [r7, #12]
 801543e:	0013      	movs	r3, r2
 8015440:	009b      	lsls	r3, r3, #2
 8015442:	189b      	adds	r3, r3, r2
 8015444:	00db      	lsls	r3, r3, #3
 8015446:	18cb      	adds	r3, r1, r3
 8015448:	3316      	adds	r3, #22
 801544a:	781b      	ldrb	r3, [r3, #0]
 801544c:	e00d      	b.n	801546a <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801544e:	1cfb      	adds	r3, r7, #3
 8015450:	781b      	ldrb	r3, [r3, #0]
 8015452:	227f      	movs	r2, #127	@ 0x7f
 8015454:	401a      	ands	r2, r3
 8015456:	68f8      	ldr	r0, [r7, #12]
 8015458:	23ab      	movs	r3, #171	@ 0xab
 801545a:	0059      	lsls	r1, r3, #1
 801545c:	0013      	movs	r3, r2
 801545e:	009b      	lsls	r3, r3, #2
 8015460:	189b      	adds	r3, r3, r2
 8015462:	00db      	lsls	r3, r3, #3
 8015464:	18c3      	adds	r3, r0, r3
 8015466:	185b      	adds	r3, r3, r1
 8015468:	781b      	ldrb	r3, [r3, #0]
  }
}
 801546a:	0018      	movs	r0, r3
 801546c:	46bd      	mov	sp, r7
 801546e:	b004      	add	sp, #16
 8015470:	bd80      	pop	{r7, pc}

08015472 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015472:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015474:	b085      	sub	sp, #20
 8015476:	af00      	add	r7, sp, #0
 8015478:	6078      	str	r0, [r7, #4]
 801547a:	000a      	movs	r2, r1
 801547c:	1cfb      	adds	r3, r7, #3
 801547e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015480:	210f      	movs	r1, #15
 8015482:	187b      	adds	r3, r7, r1
 8015484:	2200      	movs	r2, #0
 8015486:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015488:	260e      	movs	r6, #14
 801548a:	19bb      	adds	r3, r7, r6
 801548c:	2200      	movs	r2, #0
 801548e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015490:	687a      	ldr	r2, [r7, #4]
 8015492:	23b2      	movs	r3, #178	@ 0xb2
 8015494:	009b      	lsls	r3, r3, #2
 8015496:	58d2      	ldr	r2, [r2, r3]
 8015498:	000d      	movs	r5, r1
 801549a:	187c      	adds	r4, r7, r1
 801549c:	1cfb      	adds	r3, r7, #3
 801549e:	781b      	ldrb	r3, [r3, #0]
 80154a0:	0019      	movs	r1, r3
 80154a2:	0010      	movs	r0, r2
 80154a4:	f7f3 fcce 	bl	8008e44 <HAL_PCD_SetAddress>
 80154a8:	0003      	movs	r3, r0
 80154aa:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80154ac:	19bc      	adds	r4, r7, r6
 80154ae:	197b      	adds	r3, r7, r5
 80154b0:	781b      	ldrb	r3, [r3, #0]
 80154b2:	0018      	movs	r0, r3
 80154b4:	f000 f8d3 	bl	801565e <USBD_Get_USB_Status>
 80154b8:	0003      	movs	r3, r0
 80154ba:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80154bc:	19bb      	adds	r3, r7, r6
 80154be:	781b      	ldrb	r3, [r3, #0]
}
 80154c0:	0018      	movs	r0, r3
 80154c2:	46bd      	mov	sp, r7
 80154c4:	b005      	add	sp, #20
 80154c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080154c8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80154c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80154ca:	b087      	sub	sp, #28
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	60f8      	str	r0, [r7, #12]
 80154d0:	607a      	str	r2, [r7, #4]
 80154d2:	603b      	str	r3, [r7, #0]
 80154d4:	230b      	movs	r3, #11
 80154d6:	18fb      	adds	r3, r7, r3
 80154d8:	1c0a      	adds	r2, r1, #0
 80154da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80154dc:	2617      	movs	r6, #23
 80154de:	19bb      	adds	r3, r7, r6
 80154e0:	2200      	movs	r2, #0
 80154e2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80154e4:	2516      	movs	r5, #22
 80154e6:	197b      	adds	r3, r7, r5
 80154e8:	2200      	movs	r2, #0
 80154ea:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80154ec:	68fa      	ldr	r2, [r7, #12]
 80154ee:	23b2      	movs	r3, #178	@ 0xb2
 80154f0:	009b      	lsls	r3, r3, #2
 80154f2:	58d0      	ldr	r0, [r2, r3]
 80154f4:	19bc      	adds	r4, r7, r6
 80154f6:	683d      	ldr	r5, [r7, #0]
 80154f8:	687a      	ldr	r2, [r7, #4]
 80154fa:	230b      	movs	r3, #11
 80154fc:	18fb      	adds	r3, r7, r3
 80154fe:	7819      	ldrb	r1, [r3, #0]
 8015500:	002b      	movs	r3, r5
 8015502:	f7f3 fdde 	bl	80090c2 <HAL_PCD_EP_Transmit>
 8015506:	0003      	movs	r3, r0
 8015508:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801550a:	2516      	movs	r5, #22
 801550c:	197c      	adds	r4, r7, r5
 801550e:	19bb      	adds	r3, r7, r6
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	0018      	movs	r0, r3
 8015514:	f000 f8a3 	bl	801565e <USBD_Get_USB_Status>
 8015518:	0003      	movs	r3, r0
 801551a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 801551c:	197b      	adds	r3, r7, r5
 801551e:	781b      	ldrb	r3, [r3, #0]
}
 8015520:	0018      	movs	r0, r3
 8015522:	46bd      	mov	sp, r7
 8015524:	b007      	add	sp, #28
 8015526:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015528 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015528:	b5f0      	push	{r4, r5, r6, r7, lr}
 801552a:	b087      	sub	sp, #28
 801552c:	af00      	add	r7, sp, #0
 801552e:	60f8      	str	r0, [r7, #12]
 8015530:	607a      	str	r2, [r7, #4]
 8015532:	603b      	str	r3, [r7, #0]
 8015534:	230b      	movs	r3, #11
 8015536:	18fb      	adds	r3, r7, r3
 8015538:	1c0a      	adds	r2, r1, #0
 801553a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801553c:	2617      	movs	r6, #23
 801553e:	19bb      	adds	r3, r7, r6
 8015540:	2200      	movs	r2, #0
 8015542:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015544:	2516      	movs	r5, #22
 8015546:	197b      	adds	r3, r7, r5
 8015548:	2200      	movs	r2, #0
 801554a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801554c:	68fa      	ldr	r2, [r7, #12]
 801554e:	23b2      	movs	r3, #178	@ 0xb2
 8015550:	009b      	lsls	r3, r3, #2
 8015552:	58d0      	ldr	r0, [r2, r3]
 8015554:	19bc      	adds	r4, r7, r6
 8015556:	683d      	ldr	r5, [r7, #0]
 8015558:	687a      	ldr	r2, [r7, #4]
 801555a:	230b      	movs	r3, #11
 801555c:	18fb      	adds	r3, r7, r3
 801555e:	7819      	ldrb	r1, [r3, #0]
 8015560:	002b      	movs	r3, r5
 8015562:	f7f3 fd5d 	bl	8009020 <HAL_PCD_EP_Receive>
 8015566:	0003      	movs	r3, r0
 8015568:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801556a:	2516      	movs	r5, #22
 801556c:	197c      	adds	r4, r7, r5
 801556e:	19bb      	adds	r3, r7, r6
 8015570:	781b      	ldrb	r3, [r3, #0]
 8015572:	0018      	movs	r0, r3
 8015574:	f000 f873 	bl	801565e <USBD_Get_USB_Status>
 8015578:	0003      	movs	r3, r0
 801557a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 801557c:	197b      	adds	r3, r7, r5
 801557e:	781b      	ldrb	r3, [r3, #0]
}
 8015580:	0018      	movs	r0, r3
 8015582:	46bd      	mov	sp, r7
 8015584:	b007      	add	sp, #28
 8015586:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015588 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015588:	b580      	push	{r7, lr}
 801558a:	b082      	sub	sp, #8
 801558c:	af00      	add	r7, sp, #0
 801558e:	6078      	str	r0, [r7, #4]
 8015590:	000a      	movs	r2, r1
 8015592:	1cfb      	adds	r3, r7, #3
 8015594:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015596:	687a      	ldr	r2, [r7, #4]
 8015598:	23b2      	movs	r3, #178	@ 0xb2
 801559a:	009b      	lsls	r3, r3, #2
 801559c:	58d2      	ldr	r2, [r2, r3]
 801559e:	1cfb      	adds	r3, r7, #3
 80155a0:	781b      	ldrb	r3, [r3, #0]
 80155a2:	0019      	movs	r1, r3
 80155a4:	0010      	movs	r0, r2
 80155a6:	f7f3 fd73 	bl	8009090 <HAL_PCD_EP_GetRxCount>
 80155aa:	0003      	movs	r3, r0
}
 80155ac:	0018      	movs	r0, r3
 80155ae:	46bd      	mov	sp, r7
 80155b0:	b002      	add	sp, #8
 80155b2:	bd80      	pop	{r7, pc}

080155b4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80155b4:	b580      	push	{r7, lr}
 80155b6:	b082      	sub	sp, #8
 80155b8:	af00      	add	r7, sp, #0
 80155ba:	6078      	str	r0, [r7, #4]
 80155bc:	000a      	movs	r2, r1
 80155be:	1cfb      	adds	r3, r7, #3
 80155c0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80155c2:	1cfb      	adds	r3, r7, #3
 80155c4:	781b      	ldrb	r3, [r3, #0]
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	d002      	beq.n	80155d0 <HAL_PCDEx_LPM_Callback+0x1c>
 80155ca:	2b01      	cmp	r3, #1
 80155cc:	d014      	beq.n	80155f8 <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80155ce:	e025      	b.n	801561c <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	7adb      	ldrb	r3, [r3, #11]
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	d007      	beq.n	80155e8 <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 80155d8:	f000 f83a 	bl	8015650 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80155dc:	4b11      	ldr	r3, [pc, #68]	@ (8015624 <HAL_PCDEx_LPM_Callback+0x70>)
 80155de:	691a      	ldr	r2, [r3, #16]
 80155e0:	4b10      	ldr	r3, [pc, #64]	@ (8015624 <HAL_PCDEx_LPM_Callback+0x70>)
 80155e2:	2106      	movs	r1, #6
 80155e4:	438a      	bics	r2, r1
 80155e6:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 80155e8:	687a      	ldr	r2, [r7, #4]
 80155ea:	23b7      	movs	r3, #183	@ 0xb7
 80155ec:	009b      	lsls	r3, r3, #2
 80155ee:	58d3      	ldr	r3, [r2, r3]
 80155f0:	0018      	movs	r0, r3
 80155f2:	f7fd fdeb 	bl	80131cc <USBD_LL_Resume>
    break;
 80155f6:	e011      	b.n	801561c <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 80155f8:	687a      	ldr	r2, [r7, #4]
 80155fa:	23b7      	movs	r3, #183	@ 0xb7
 80155fc:	009b      	lsls	r3, r3, #2
 80155fe:	58d3      	ldr	r3, [r2, r3]
 8015600:	0018      	movs	r0, r3
 8015602:	f7fd fdcb 	bl	801319c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	7adb      	ldrb	r3, [r3, #11]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d005      	beq.n	801561a <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801560e:	4b05      	ldr	r3, [pc, #20]	@ (8015624 <HAL_PCDEx_LPM_Callback+0x70>)
 8015610:	691a      	ldr	r2, [r3, #16]
 8015612:	4b04      	ldr	r3, [pc, #16]	@ (8015624 <HAL_PCDEx_LPM_Callback+0x70>)
 8015614:	2106      	movs	r1, #6
 8015616:	430a      	orrs	r2, r1
 8015618:	611a      	str	r2, [r3, #16]
    break;
 801561a:	46c0      	nop			@ (mov r8, r8)
}
 801561c:	46c0      	nop			@ (mov r8, r8)
 801561e:	46bd      	mov	sp, r7
 8015620:	b002      	add	sp, #8
 8015622:	bd80      	pop	{r7, pc}
 8015624:	e000ed00 	.word	0xe000ed00

08015628 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b082      	sub	sp, #8
 801562c:	af00      	add	r7, sp, #0
 801562e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8015630:	4b02      	ldr	r3, [pc, #8]	@ (801563c <USBD_static_malloc+0x14>)
}
 8015632:	0018      	movs	r0, r3
 8015634:	46bd      	mov	sp, r7
 8015636:	b002      	add	sp, #8
 8015638:	bd80      	pop	{r7, pc}
 801563a:	46c0      	nop			@ (mov r8, r8)
 801563c:	20001d70 	.word	0x20001d70

08015640 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b082      	sub	sp, #8
 8015644:	af00      	add	r7, sp, #0
 8015646:	6078      	str	r0, [r7, #4]

}
 8015648:	46c0      	nop			@ (mov r8, r8)
 801564a:	46bd      	mov	sp, r7
 801564c:	b002      	add	sp, #8
 801564e:	bd80      	pop	{r7, pc}

08015650 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8015650:	b580      	push	{r7, lr}
 8015652:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8015654:	f7f1 fa4b 	bl	8006aee <SystemClock_Config>
}
 8015658:	46c0      	nop			@ (mov r8, r8)
 801565a:	46bd      	mov	sp, r7
 801565c:	bd80      	pop	{r7, pc}

0801565e <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801565e:	b580      	push	{r7, lr}
 8015660:	b084      	sub	sp, #16
 8015662:	af00      	add	r7, sp, #0
 8015664:	0002      	movs	r2, r0
 8015666:	1dfb      	adds	r3, r7, #7
 8015668:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801566a:	230f      	movs	r3, #15
 801566c:	18fb      	adds	r3, r7, r3
 801566e:	2200      	movs	r2, #0
 8015670:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8015672:	1dfb      	adds	r3, r7, #7
 8015674:	781b      	ldrb	r3, [r3, #0]
 8015676:	2b03      	cmp	r3, #3
 8015678:	d017      	beq.n	80156aa <USBD_Get_USB_Status+0x4c>
 801567a:	dc1b      	bgt.n	80156b4 <USBD_Get_USB_Status+0x56>
 801567c:	2b02      	cmp	r3, #2
 801567e:	d00f      	beq.n	80156a0 <USBD_Get_USB_Status+0x42>
 8015680:	dc18      	bgt.n	80156b4 <USBD_Get_USB_Status+0x56>
 8015682:	2b00      	cmp	r3, #0
 8015684:	d002      	beq.n	801568c <USBD_Get_USB_Status+0x2e>
 8015686:	2b01      	cmp	r3, #1
 8015688:	d005      	beq.n	8015696 <USBD_Get_USB_Status+0x38>
 801568a:	e013      	b.n	80156b4 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801568c:	230f      	movs	r3, #15
 801568e:	18fb      	adds	r3, r7, r3
 8015690:	2200      	movs	r2, #0
 8015692:	701a      	strb	r2, [r3, #0]
    break;
 8015694:	e013      	b.n	80156be <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015696:	230f      	movs	r3, #15
 8015698:	18fb      	adds	r3, r7, r3
 801569a:	2203      	movs	r2, #3
 801569c:	701a      	strb	r2, [r3, #0]
    break;
 801569e:	e00e      	b.n	80156be <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80156a0:	230f      	movs	r3, #15
 80156a2:	18fb      	adds	r3, r7, r3
 80156a4:	2201      	movs	r2, #1
 80156a6:	701a      	strb	r2, [r3, #0]
    break;
 80156a8:	e009      	b.n	80156be <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80156aa:	230f      	movs	r3, #15
 80156ac:	18fb      	adds	r3, r7, r3
 80156ae:	2203      	movs	r2, #3
 80156b0:	701a      	strb	r2, [r3, #0]
    break;
 80156b2:	e004      	b.n	80156be <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 80156b4:	230f      	movs	r3, #15
 80156b6:	18fb      	adds	r3, r7, r3
 80156b8:	2203      	movs	r2, #3
 80156ba:	701a      	strb	r2, [r3, #0]
    break;
 80156bc:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 80156be:	230f      	movs	r3, #15
 80156c0:	18fb      	adds	r3, r7, r3
 80156c2:	781b      	ldrb	r3, [r3, #0]
}
 80156c4:	0018      	movs	r0, r3
 80156c6:	46bd      	mov	sp, r7
 80156c8:	b004      	add	sp, #16
 80156ca:	bd80      	pop	{r7, pc}

080156cc <TRACER_EMB_IRQHandlerDMA>:
  TRACER_EMB_SendData();
}

#if TRACER_EMB_DMA_MODE == 1UL
void TRACER_EMB_IRQHandlerDMA(void)
{
 80156cc:	b580      	push	{r7, lr}
 80156ce:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerDMA();
 80156d0:	f000 faee 	bl	8015cb0 <HW_TRACER_EMB_IRQHandlerDMA>
}
 80156d4:	46c0      	nop			@ (mov r8, r8)
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}

080156da <TRACER_EMB_IRQHandlerUSART>:
#endif /* TRACER_EMB_DMA_MODE == 1 */

void TRACER_EMB_IRQHandlerUSART(void)
{
 80156da:	b580      	push	{r7, lr}
 80156dc:	af00      	add	r7, sp, #0
  HW_TRACER_EMB_IRQHandlerUSART();
 80156de:	f000 faff 	bl	8015ce0 <HW_TRACER_EMB_IRQHandlerUSART>
}
 80156e2:	46c0      	nop			@ (mov r8, r8)
 80156e4:	46bd      	mov	sp, r7
 80156e6:	bd80      	pop	{r7, pc}

080156e8 <TRACER_EMB_CALLBACK_TX>:
  * @brief  callback called to end a transfer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_CALLBACK_TX(void)
{
 80156e8:	b580      	push	{r7, lr}
 80156ea:	b084      	sub	sp, #16
 80156ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80156ee:	f3ef 8310 	mrs	r3, PRIMASK
 80156f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80156f4:	68bb      	ldr	r3, [r7, #8]
  TRACER_ENTER_CRITICAL_SECTION();
 80156f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80156f8:	b672      	cpsid	i
}
 80156fa:	46c0      	nop			@ (mov r8, r8)
  TracerContext.PtrTx_Read = (TracerContext.PtrTx_Read + TracerContext.SizeSent) % TRACER_EMB_BUFFER_SIZE;
 80156fc:	4b1d      	ldr	r3, [pc, #116]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 80156fe:	681a      	ldr	r2, [r3, #0]
 8015700:	4b1c      	ldr	r3, [pc, #112]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015702:	689b      	ldr	r3, [r3, #8]
 8015704:	18d3      	adds	r3, r2, r3
 8015706:	059b      	lsls	r3, r3, #22
 8015708:	0d9a      	lsrs	r2, r3, #22
 801570a:	4b1a      	ldr	r3, [pc, #104]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 801570c:	601a      	str	r2, [r3, #0]

  if ((TracerContext.OverFlow_Data != NULL) && (TracerContext.OverFlow_Status == TRACER_OVERFLOW_DETECTED)
 801570e:	4b19      	ldr	r3, [pc, #100]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015710:	695b      	ldr	r3, [r3, #20]
 8015712:	2b00      	cmp	r3, #0
 8015714:	d019      	beq.n	801574a <TRACER_EMB_CALLBACK_TX+0x62>
 8015716:	4b17      	ldr	r3, [pc, #92]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015718:	7e9b      	ldrb	r3, [r3, #26]
 801571a:	2b01      	cmp	r3, #1
 801571c:	d115      	bne.n	801574a <TRACER_EMB_CALLBACK_TX+0x62>
      && (TracerContext.discontinue == 0U))
 801571e:	4b15      	ldr	r3, [pc, #84]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015720:	7e5b      	ldrb	r3, [r3, #25]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d111      	bne.n	801574a <TRACER_EMB_CALLBACK_TX+0x62>
  {
    TracerContext.OverFlow_Status = TRACER_OVERFLOW_SENT;
 8015726:	4b13      	ldr	r3, [pc, #76]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015728:	2202      	movs	r2, #2
 801572a:	769a      	strb	r2, [r3, #26]
    HW_TRACER_EMB_SendData(TracerContext.OverFlow_Data, TracerContext.OverFlow_Size);
 801572c:	4b11      	ldr	r3, [pc, #68]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 801572e:	695a      	ldr	r2, [r3, #20]
 8015730:	4b10      	ldr	r3, [pc, #64]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015732:	7e1b      	ldrb	r3, [r3, #24]
 8015734:	0019      	movs	r1, r3
 8015736:	0010      	movs	r0, r2
 8015738:	f000 fba0 	bl	8015e7c <HW_TRACER_EMB_SendData>
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	f383 8810 	msr	PRIMASK, r3
}
 8015746:	46c0      	nop			@ (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
 8015748:	e00f      	b.n	801576a <TRACER_EMB_CALLBACK_TX+0x82>
  }
  else
  {
    TracerContext.LowPower_Counter--;
 801574a:	4b0a      	ldr	r3, [pc, #40]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 801574c:	68db      	ldr	r3, [r3, #12]
 801574e:	1e5a      	subs	r2, r3, #1
 8015750:	4b08      	ldr	r3, [pc, #32]	@ (8015774 <TRACER_EMB_CALLBACK_TX+0x8c>)
 8015752:	60da      	str	r2, [r3, #12]
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015758:	683b      	ldr	r3, [r7, #0]
 801575a:	f383 8810 	msr	PRIMASK, r3
}
 801575e:	46c0      	nop			@ (mov r8, r8)
    TRACER_LEAVE_CRITICAL_SECTION();
    TRACER_EMB_UnLock();
 8015760:	f000 f828 	bl	80157b4 <TRACER_EMB_UnLock>
    TRACER_EMB_SendData();
 8015764:	f000 f844 	bl	80157f0 <TRACER_EMB_SendData>
  }
}
 8015768:	46c0      	nop			@ (mov r8, r8)
 801576a:	46c0      	nop			@ (mov r8, r8)
 801576c:	46bd      	mov	sp, r7
 801576e:	b004      	add	sp, #16
 8015770:	bd80      	pop	{r7, pc}
 8015772:	46c0      	nop			@ (mov r8, r8)
 8015774:	20001f90 	.word	0x20001f90

08015778 <TRACER_EMB_Lock>:
  * @brief  Lock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_Lock(void)
{
 8015778:	b580      	push	{r7, lr}
 801577a:	b084      	sub	sp, #16
 801577c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801577e:	f3ef 8310 	mrs	r3, PRIMASK
 8015782:	607b      	str	r3, [r7, #4]
  return(result);
 8015784:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 8015786:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8015788:	b672      	cpsid	i
}
 801578a:	46c0      	nop			@ (mov r8, r8)
  TracerContext.Counter++;
 801578c:	4b08      	ldr	r3, [pc, #32]	@ (80157b0 <TRACER_EMB_Lock+0x38>)
 801578e:	7c1b      	ldrb	r3, [r3, #16]
 8015790:	b2db      	uxtb	r3, r3
 8015792:	3301      	adds	r3, #1
 8015794:	b2da      	uxtb	r2, r3
 8015796:	4b06      	ldr	r3, [pc, #24]	@ (80157b0 <TRACER_EMB_Lock+0x38>)
 8015798:	741a      	strb	r2, [r3, #16]
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801579e:	68bb      	ldr	r3, [r7, #8]
 80157a0:	f383 8810 	msr	PRIMASK, r3
}
 80157a4:	46c0      	nop			@ (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 80157a6:	46c0      	nop			@ (mov r8, r8)
 80157a8:	46bd      	mov	sp, r7
 80157aa:	b004      	add	sp, #16
 80157ac:	bd80      	pop	{r7, pc}
 80157ae:	46c0      	nop			@ (mov r8, r8)
 80157b0:	20001f90 	.word	0x20001f90

080157b4 <TRACER_EMB_UnLock>:
  * @brief  UnLock the trace buffer.
  * @param  None.
  * @retval None.
  */
void TRACER_EMB_UnLock(void)
{
 80157b4:	b580      	push	{r7, lr}
 80157b6:	b084      	sub	sp, #16
 80157b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80157ba:	f3ef 8310 	mrs	r3, PRIMASK
 80157be:	607b      	str	r3, [r7, #4]
  return(result);
 80157c0:	687b      	ldr	r3, [r7, #4]
  TRACER_ENTER_CRITICAL_SECTION();
 80157c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80157c4:	b672      	cpsid	i
}
 80157c6:	46c0      	nop			@ (mov r8, r8)
  TracerContext.Counter--;
 80157c8:	4b08      	ldr	r3, [pc, #32]	@ (80157ec <TRACER_EMB_UnLock+0x38>)
 80157ca:	7c1b      	ldrb	r3, [r3, #16]
 80157cc:	b2db      	uxtb	r3, r3
 80157ce:	3b01      	subs	r3, #1
 80157d0:	b2da      	uxtb	r2, r3
 80157d2:	4b06      	ldr	r3, [pc, #24]	@ (80157ec <TRACER_EMB_UnLock+0x38>)
 80157d4:	741a      	strb	r2, [r3, #16]
 80157d6:	68fb      	ldr	r3, [r7, #12]
 80157d8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80157da:	68bb      	ldr	r3, [r7, #8]
 80157dc:	f383 8810 	msr	PRIMASK, r3
}
 80157e0:	46c0      	nop			@ (mov r8, r8)
  TRACER_LEAVE_CRITICAL_SECTION();
}
 80157e2:	46c0      	nop			@ (mov r8, r8)
 80157e4:	46bd      	mov	sp, r7
 80157e6:	b004      	add	sp, #16
 80157e8:	bd80      	pop	{r7, pc}
 80157ea:	46c0      	nop			@ (mov r8, r8)
 80157ec:	20001f90 	.word	0x20001f90

080157f0 <TRACER_EMB_SendData>:
  * @param  address begin of the data
  * @param  address end of the data
  * @retval None.
  */
void TRACER_EMB_SendData(void)
{
 80157f0:	b580      	push	{r7, lr}
 80157f2:	b086      	sub	sp, #24
 80157f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80157f6:	f3ef 8310 	mrs	r3, PRIMASK
 80157fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80157fc:	68bb      	ldr	r3, [r7, #8]
  uint32_t _begin;
  uint32_t _end;

  TRACER_ENTER_CRITICAL_SECTION();
 80157fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8015800:	b672      	cpsid	i
}
 8015802:	46c0      	nop			@ (mov r8, r8)

  if (0u == TracerContext.Counter)
 8015804:	4b28      	ldr	r3, [pc, #160]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015806:	7c1b      	ldrb	r3, [r3, #16]
 8015808:	b2db      	uxtb	r3, r3
 801580a:	2b00      	cmp	r3, #0
 801580c:	d134      	bne.n	8015878 <TRACER_EMB_SendData+0x88>
  {
    _begin = TracerContext.PtrTx_Read;
 801580e:	4b26      	ldr	r3, [pc, #152]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015810:	681b      	ldr	r3, [r3, #0]
 8015812:	613b      	str	r3, [r7, #16]
    _end = TracerContext.PtrTx_Write;
 8015814:	4b24      	ldr	r3, [pc, #144]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015816:	685b      	ldr	r3, [r3, #4]
 8015818:	60fb      	str	r3, [r7, #12]

    if (_begin != _end)
 801581a:	693a      	ldr	r2, [r7, #16]
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	429a      	cmp	r2, r3
 8015820:	d02a      	beq.n	8015878 <TRACER_EMB_SendData+0x88>
    {
      TRACER_EMB_Lock();
 8015822:	f7ff ffa9 	bl	8015778 <TRACER_EMB_Lock>
      /*  */
      if (_end > _begin)
 8015826:	68fa      	ldr	r2, [r7, #12]
 8015828:	693b      	ldr	r3, [r7, #16]
 801582a:	429a      	cmp	r2, r3
 801582c:	d908      	bls.n	8015840 <TRACER_EMB_SendData+0x50>
      {
        TracerContext.SizeSent = _end - _begin;
 801582e:	68fa      	ldr	r2, [r7, #12]
 8015830:	693b      	ldr	r3, [r7, #16]
 8015832:	1ad2      	subs	r2, r2, r3
 8015834:	4b1c      	ldr	r3, [pc, #112]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015836:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 0;
 8015838:	4b1b      	ldr	r3, [pc, #108]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801583a:	2200      	movs	r2, #0
 801583c:	765a      	strb	r2, [r3, #25]
 801583e:	e008      	b.n	8015852 <TRACER_EMB_SendData+0x62>
      }
      else  /* _begin > _end */
      {
        TracerContext.SizeSent = TRACER_EMB_BUFFER_SIZE - _begin;
 8015840:	693b      	ldr	r3, [r7, #16]
 8015842:	2280      	movs	r2, #128	@ 0x80
 8015844:	00d2      	lsls	r2, r2, #3
 8015846:	1ad2      	subs	r2, r2, r3
 8015848:	4b17      	ldr	r3, [pc, #92]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801584a:	609a      	str	r2, [r3, #8]
        TracerContext.discontinue = 1;
 801584c:	4b16      	ldr	r3, [pc, #88]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801584e:	2201      	movs	r2, #1
 8015850:	765a      	strb	r2, [r3, #25]
      }
      TRACER_EMB_LowPowerSendData();
 8015852:	f000 f82b 	bl	80158ac <TRACER_EMB_LowPowerSendData>
      TracerContext.LowPower_Counter++;
 8015856:	4b14      	ldr	r3, [pc, #80]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015858:	68db      	ldr	r3, [r3, #12]
 801585a:	1c5a      	adds	r2, r3, #1
 801585c:	4b12      	ldr	r3, [pc, #72]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801585e:	60da      	str	r2, [r3, #12]
      HW_TRACER_EMB_SendData((const uint8_t *)(&(TracerContext.PtrDataTx[_begin])), TracerContext.SizeSent);
 8015860:	693b      	ldr	r3, [r7, #16]
 8015862:	3318      	adds	r3, #24
 8015864:	001a      	movs	r2, r3
 8015866:	4b10      	ldr	r3, [pc, #64]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 8015868:	18d3      	adds	r3, r2, r3
 801586a:	1cda      	adds	r2, r3, #3
 801586c:	4b0e      	ldr	r3, [pc, #56]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801586e:	689b      	ldr	r3, [r3, #8]
 8015870:	0019      	movs	r1, r3
 8015872:	0010      	movs	r0, r2
 8015874:	f000 fb02 	bl	8015e7c <HW_TRACER_EMB_SendData>
    }
  }

  /* Low power processing */
  switch (TracerContext.LowPower_Counter)
 8015878:	4b0b      	ldr	r3, [pc, #44]	@ (80158a8 <TRACER_EMB_SendData+0xb8>)
 801587a:	68db      	ldr	r3, [r3, #12]
 801587c:	2b00      	cmp	r3, #0
 801587e:	d004      	beq.n	801588a <TRACER_EMB_SendData+0x9a>
 8015880:	2b01      	cmp	r3, #1
 8015882:	d105      	bne.n	8015890 <TRACER_EMB_SendData+0xa0>
  {
    case 1:
      TRACER_EMB_LowPowerSendData();
 8015884:	f000 f812 	bl	80158ac <TRACER_EMB_LowPowerSendData>
      break;
 8015888:	e003      	b.n	8015892 <TRACER_EMB_SendData+0xa2>
    case 0:
      TRACER_EMB_LowPowerSendDataComplete();
 801588a:	f000 f814 	bl	80158b6 <TRACER_EMB_LowPowerSendDataComplete>
      break;
 801588e:	e000      	b.n	8015892 <TRACER_EMB_SendData+0xa2>
    default:
      break;
 8015890:	46c0      	nop			@ (mov r8, r8)
 8015892:	697b      	ldr	r3, [r7, #20]
 8015894:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	f383 8810 	msr	PRIMASK, r3
}
 801589c:	46c0      	nop			@ (mov r8, r8)
  }

  TRACER_LEAVE_CRITICAL_SECTION();
}
 801589e:	46c0      	nop			@ (mov r8, r8)
 80158a0:	46bd      	mov	sp, r7
 80158a2:	b006      	add	sp, #24
 80158a4:	bd80      	pop	{r7, pc}
 80158a6:	46c0      	nop			@ (mov r8, r8)
 80158a8:	20001f90 	.word	0x20001f90

080158ac <TRACER_EMB_LowPowerSendData>:
__weak void TRACER_EMB_LowPowerInit(void)
{
}

__weak void TRACER_EMB_LowPowerSendData(void)
{
 80158ac:	b580      	push	{r7, lr}
 80158ae:	af00      	add	r7, sp, #0
}
 80158b0:	46c0      	nop			@ (mov r8, r8)
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}

080158b6 <TRACER_EMB_LowPowerSendDataComplete>:

__weak void TRACER_EMB_LowPowerSendDataComplete(void)
{
 80158b6:	b580      	push	{r7, lr}
 80158b8:	af00      	add	r7, sp, #0
}
 80158ba:	46c0      	nop			@ (mov r8, r8)
 80158bc:	46bd      	mov	sp, r7
 80158be:	bd80      	pop	{r7, pc}

080158c0 <LL_DMA_EnableChannel>:
{
 80158c0:	b580      	push	{r7, lr}
 80158c2:	b084      	sub	sp, #16
 80158c4:	af00      	add	r7, sp, #0
 80158c6:	6078      	str	r0, [r7, #4]
 80158c8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80158ce:	4a0b      	ldr	r2, [pc, #44]	@ (80158fc <LL_DMA_EnableChannel+0x3c>)
 80158d0:	683b      	ldr	r3, [r7, #0]
 80158d2:	18d3      	adds	r3, r2, r3
 80158d4:	781b      	ldrb	r3, [r3, #0]
 80158d6:	001a      	movs	r2, r3
 80158d8:	68fb      	ldr	r3, [r7, #12]
 80158da:	18d3      	adds	r3, r2, r3
 80158dc:	681a      	ldr	r2, [r3, #0]
 80158de:	4907      	ldr	r1, [pc, #28]	@ (80158fc <LL_DMA_EnableChannel+0x3c>)
 80158e0:	683b      	ldr	r3, [r7, #0]
 80158e2:	18cb      	adds	r3, r1, r3
 80158e4:	781b      	ldrb	r3, [r3, #0]
 80158e6:	0019      	movs	r1, r3
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	18cb      	adds	r3, r1, r3
 80158ec:	2101      	movs	r1, #1
 80158ee:	430a      	orrs	r2, r1
 80158f0:	601a      	str	r2, [r3, #0]
}
 80158f2:	46c0      	nop			@ (mov r8, r8)
 80158f4:	46bd      	mov	sp, r7
 80158f6:	b004      	add	sp, #16
 80158f8:	bd80      	pop	{r7, pc}
 80158fa:	46c0      	nop			@ (mov r8, r8)
 80158fc:	08016460 	.word	0x08016460

08015900 <LL_DMA_DisableChannel>:
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b084      	sub	sp, #16
 8015904:	af00      	add	r7, sp, #0
 8015906:	6078      	str	r0, [r7, #4]
 8015908:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 801590e:	4a0b      	ldr	r2, [pc, #44]	@ (801593c <LL_DMA_DisableChannel+0x3c>)
 8015910:	683b      	ldr	r3, [r7, #0]
 8015912:	18d3      	adds	r3, r2, r3
 8015914:	781b      	ldrb	r3, [r3, #0]
 8015916:	001a      	movs	r2, r3
 8015918:	68fb      	ldr	r3, [r7, #12]
 801591a:	18d3      	adds	r3, r2, r3
 801591c:	681a      	ldr	r2, [r3, #0]
 801591e:	4907      	ldr	r1, [pc, #28]	@ (801593c <LL_DMA_DisableChannel+0x3c>)
 8015920:	683b      	ldr	r3, [r7, #0]
 8015922:	18cb      	adds	r3, r1, r3
 8015924:	781b      	ldrb	r3, [r3, #0]
 8015926:	0019      	movs	r1, r3
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	18cb      	adds	r3, r1, r3
 801592c:	2101      	movs	r1, #1
 801592e:	438a      	bics	r2, r1
 8015930:	601a      	str	r2, [r3, #0]
}
 8015932:	46c0      	nop			@ (mov r8, r8)
 8015934:	46bd      	mov	sp, r7
 8015936:	b004      	add	sp, #16
 8015938:	bd80      	pop	{r7, pc}
 801593a:	46c0      	nop			@ (mov r8, r8)
 801593c:	08016460 	.word	0x08016460

08015940 <LL_DMA_GetDataTransferDirection>:
{
 8015940:	b580      	push	{r7, lr}
 8015942:	b084      	sub	sp, #16
 8015944:	af00      	add	r7, sp, #0
 8015946:	6078      	str	r0, [r7, #4]
 8015948:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 801594e:	4a07      	ldr	r2, [pc, #28]	@ (801596c <LL_DMA_GetDataTransferDirection+0x2c>)
 8015950:	683b      	ldr	r3, [r7, #0]
 8015952:	18d3      	adds	r3, r2, r3
 8015954:	781b      	ldrb	r3, [r3, #0]
 8015956:	001a      	movs	r2, r3
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	18d3      	adds	r3, r2, r3
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	4a04      	ldr	r2, [pc, #16]	@ (8015970 <LL_DMA_GetDataTransferDirection+0x30>)
 8015960:	4013      	ands	r3, r2
}
 8015962:	0018      	movs	r0, r3
 8015964:	46bd      	mov	sp, r7
 8015966:	b004      	add	sp, #16
 8015968:	bd80      	pop	{r7, pc}
 801596a:	46c0      	nop			@ (mov r8, r8)
 801596c:	08016460 	.word	0x08016460
 8015970:	00004010 	.word	0x00004010

08015974 <LL_DMA_SetDataLength>:
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b086      	sub	sp, #24
 8015978:	af00      	add	r7, sp, #0
 801597a:	60f8      	str	r0, [r7, #12]
 801597c:	60b9      	str	r1, [r7, #8]
 801597e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8015980:	68fb      	ldr	r3, [r7, #12]
 8015982:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8015984:	4a0b      	ldr	r2, [pc, #44]	@ (80159b4 <LL_DMA_SetDataLength+0x40>)
 8015986:	68bb      	ldr	r3, [r7, #8]
 8015988:	18d3      	adds	r3, r2, r3
 801598a:	781b      	ldrb	r3, [r3, #0]
 801598c:	001a      	movs	r2, r3
 801598e:	697b      	ldr	r3, [r7, #20]
 8015990:	18d3      	adds	r3, r2, r3
 8015992:	685b      	ldr	r3, [r3, #4]
 8015994:	0c1b      	lsrs	r3, r3, #16
 8015996:	0419      	lsls	r1, r3, #16
 8015998:	4a06      	ldr	r2, [pc, #24]	@ (80159b4 <LL_DMA_SetDataLength+0x40>)
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	18d3      	adds	r3, r2, r3
 801599e:	781b      	ldrb	r3, [r3, #0]
 80159a0:	001a      	movs	r2, r3
 80159a2:	697b      	ldr	r3, [r7, #20]
 80159a4:	18d3      	adds	r3, r2, r3
 80159a6:	687a      	ldr	r2, [r7, #4]
 80159a8:	430a      	orrs	r2, r1
 80159aa:	605a      	str	r2, [r3, #4]
}
 80159ac:	46c0      	nop			@ (mov r8, r8)
 80159ae:	46bd      	mov	sp, r7
 80159b0:	b006      	add	sp, #24
 80159b2:	bd80      	pop	{r7, pc}
 80159b4:	08016460 	.word	0x08016460

080159b8 <LL_DMA_ConfigAddresses>:
{
 80159b8:	b580      	push	{r7, lr}
 80159ba:	b086      	sub	sp, #24
 80159bc:	af00      	add	r7, sp, #0
 80159be:	60f8      	str	r0, [r7, #12]
 80159c0:	60b9      	str	r1, [r7, #8]
 80159c2:	607a      	str	r2, [r7, #4]
 80159c4:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	617b      	str	r3, [r7, #20]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80159ca:	6a3b      	ldr	r3, [r7, #32]
 80159cc:	2b10      	cmp	r3, #16
 80159ce:	d112      	bne.n	80159f6 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
 80159d0:	4a14      	ldr	r2, [pc, #80]	@ (8015a24 <LL_DMA_ConfigAddresses+0x6c>)
 80159d2:	68bb      	ldr	r3, [r7, #8]
 80159d4:	18d3      	adds	r3, r2, r3
 80159d6:	781b      	ldrb	r3, [r3, #0]
 80159d8:	001a      	movs	r2, r3
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	18d3      	adds	r3, r2, r3
 80159de:	687a      	ldr	r2, [r7, #4]
 80159e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 80159e2:	4a10      	ldr	r2, [pc, #64]	@ (8015a24 <LL_DMA_ConfigAddresses+0x6c>)
 80159e4:	68bb      	ldr	r3, [r7, #8]
 80159e6:	18d3      	adds	r3, r2, r3
 80159e8:	781b      	ldrb	r3, [r3, #0]
 80159ea:	001a      	movs	r2, r3
 80159ec:	697b      	ldr	r3, [r7, #20]
 80159ee:	18d3      	adds	r3, r2, r3
 80159f0:	683a      	ldr	r2, [r7, #0]
 80159f2:	609a      	str	r2, [r3, #8]
}
 80159f4:	e011      	b.n	8015a1a <LL_DMA_ConfigAddresses+0x62>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 80159f6:	4a0b      	ldr	r2, [pc, #44]	@ (8015a24 <LL_DMA_ConfigAddresses+0x6c>)
 80159f8:	68bb      	ldr	r3, [r7, #8]
 80159fa:	18d3      	adds	r3, r2, r3
 80159fc:	781b      	ldrb	r3, [r3, #0]
 80159fe:	001a      	movs	r2, r3
 8015a00:	697b      	ldr	r3, [r7, #20]
 8015a02:	18d3      	adds	r3, r2, r3
 8015a04:	687a      	ldr	r2, [r7, #4]
 8015a06:	609a      	str	r2, [r3, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
 8015a08:	4a06      	ldr	r2, [pc, #24]	@ (8015a24 <LL_DMA_ConfigAddresses+0x6c>)
 8015a0a:	68bb      	ldr	r3, [r7, #8]
 8015a0c:	18d3      	adds	r3, r2, r3
 8015a0e:	781b      	ldrb	r3, [r3, #0]
 8015a10:	001a      	movs	r2, r3
 8015a12:	697b      	ldr	r3, [r7, #20]
 8015a14:	18d3      	adds	r3, r2, r3
 8015a16:	683a      	ldr	r2, [r7, #0]
 8015a18:	60da      	str	r2, [r3, #12]
}
 8015a1a:	46c0      	nop			@ (mov r8, r8)
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	b006      	add	sp, #24
 8015a20:	bd80      	pop	{r7, pc}
 8015a22:	46c0      	nop			@ (mov r8, r8)
 8015a24:	08016460 	.word	0x08016460

08015a28 <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(const DMA_TypeDef *DMAx)
{
 8015a28:	b580      	push	{r7, lr}
 8015a2a:	b082      	sub	sp, #8
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	681a      	ldr	r2, [r3, #0]
 8015a34:	2380      	movs	r3, #128	@ 0x80
 8015a36:	009b      	lsls	r3, r3, #2
 8015a38:	401a      	ands	r2, r3
 8015a3a:	2380      	movs	r3, #128	@ 0x80
 8015a3c:	009b      	lsls	r3, r3, #2
 8015a3e:	429a      	cmp	r2, r3
 8015a40:	d101      	bne.n	8015a46 <LL_DMA_IsActiveFlag_TC3+0x1e>
 8015a42:	2301      	movs	r3, #1
 8015a44:	e000      	b.n	8015a48 <LL_DMA_IsActiveFlag_TC3+0x20>
 8015a46:	2300      	movs	r3, #0
}
 8015a48:	0018      	movs	r0, r3
 8015a4a:	46bd      	mov	sp, r7
 8015a4c:	b002      	add	sp, #8
 8015a4e:	bd80      	pop	{r7, pc}

08015a50 <LL_DMA_ClearFlag_GI3>:
  * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
{
 8015a50:	b580      	push	{r7, lr}
 8015a52:	b082      	sub	sp, #8
 8015a54:	af00      	add	r7, sp, #0
 8015a56:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	2280      	movs	r2, #128	@ 0x80
 8015a5c:	0052      	lsls	r2, r2, #1
 8015a5e:	605a      	str	r2, [r3, #4]
}
 8015a60:	46c0      	nop			@ (mov r8, r8)
 8015a62:	46bd      	mov	sp, r7
 8015a64:	b002      	add	sp, #8
 8015a66:	bd80      	pop	{r7, pc}

08015a68 <LL_APB1_GRP1_EnableClock>:
{
 8015a68:	b580      	push	{r7, lr}
 8015a6a:	b084      	sub	sp, #16
 8015a6c:	af00      	add	r7, sp, #0
 8015a6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 8015a70:	4b07      	ldr	r3, [pc, #28]	@ (8015a90 <LL_APB1_GRP1_EnableClock+0x28>)
 8015a72:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8015a74:	4b06      	ldr	r3, [pc, #24]	@ (8015a90 <LL_APB1_GRP1_EnableClock+0x28>)
 8015a76:	687a      	ldr	r2, [r7, #4]
 8015a78:	430a      	orrs	r2, r1
 8015a7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8015a7c:	4b04      	ldr	r3, [pc, #16]	@ (8015a90 <LL_APB1_GRP1_EnableClock+0x28>)
 8015a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a80:	687a      	ldr	r2, [r7, #4]
 8015a82:	4013      	ands	r3, r2
 8015a84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8015a86:	68fb      	ldr	r3, [r7, #12]
}
 8015a88:	46c0      	nop			@ (mov r8, r8)
 8015a8a:	46bd      	mov	sp, r7
 8015a8c:	b004      	add	sp, #16
 8015a8e:	bd80      	pop	{r7, pc}
 8015a90:	40021000 	.word	0x40021000

08015a94 <LL_APB1_GRP1_DisableClock>:
{
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b082      	sub	sp, #8
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR1, Periphs);
 8015a9c:	4b05      	ldr	r3, [pc, #20]	@ (8015ab4 <LL_APB1_GRP1_DisableClock+0x20>)
 8015a9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	43d9      	mvns	r1, r3
 8015aa4:	4b03      	ldr	r3, [pc, #12]	@ (8015ab4 <LL_APB1_GRP1_DisableClock+0x20>)
 8015aa6:	400a      	ands	r2, r1
 8015aa8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8015aaa:	46c0      	nop			@ (mov r8, r8)
 8015aac:	46bd      	mov	sp, r7
 8015aae:	b002      	add	sp, #8
 8015ab0:	bd80      	pop	{r7, pc}
 8015ab2:	46c0      	nop			@ (mov r8, r8)
 8015ab4:	40021000 	.word	0x40021000

08015ab8 <LL_USART_ClearFlag_PE>:
  * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	b082      	sub	sp, #8
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	2201      	movs	r2, #1
 8015ac4:	621a      	str	r2, [r3, #32]
}
 8015ac6:	46c0      	nop			@ (mov r8, r8)
 8015ac8:	46bd      	mov	sp, r7
 8015aca:	b002      	add	sp, #8
 8015acc:	bd80      	pop	{r7, pc}

08015ace <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 8015ace:	b580      	push	{r7, lr}
 8015ad0:	b082      	sub	sp, #8
 8015ad2:	af00      	add	r7, sp, #0
 8015ad4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	2202      	movs	r2, #2
 8015ada:	621a      	str	r2, [r3, #32]
}
 8015adc:	46c0      	nop			@ (mov r8, r8)
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	b002      	add	sp, #8
 8015ae2:	bd80      	pop	{r7, pc}

08015ae4 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NECF          LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 8015ae4:	b580      	push	{r7, lr}
 8015ae6:	b082      	sub	sp, #8
 8015ae8:	af00      	add	r7, sp, #0
 8015aea:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 8015aec:	687b      	ldr	r3, [r7, #4]
 8015aee:	2204      	movs	r2, #4
 8015af0:	621a      	str	r2, [r3, #32]
}
 8015af2:	46c0      	nop			@ (mov r8, r8)
 8015af4:	46bd      	mov	sp, r7
 8015af6:	b002      	add	sp, #8
 8015af8:	bd80      	pop	{r7, pc}

08015afa <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 8015afa:	b580      	push	{r7, lr}
 8015afc:	b082      	sub	sp, #8
 8015afe:	af00      	add	r7, sp, #0
 8015b00:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	2208      	movs	r2, #8
 8015b06:	621a      	str	r2, [r3, #32]
}
 8015b08:	46c0      	nop			@ (mov r8, r8)
 8015b0a:	46bd      	mov	sp, r7
 8015b0c:	b002      	add	sp, #8
 8015b0e:	bd80      	pop	{r7, pc}

08015b10 <LL_USART_ClearFlag_TC>:
  * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 8015b10:	b580      	push	{r7, lr}
 8015b12:	b082      	sub	sp, #8
 8015b14:	af00      	add	r7, sp, #0
 8015b16:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	2240      	movs	r2, #64	@ 0x40
 8015b1c:	621a      	str	r2, [r3, #32]
}
 8015b1e:	46c0      	nop			@ (mov r8, r8)
 8015b20:	46bd      	mov	sp, r7
 8015b22:	b002      	add	sp, #8
 8015b24:	bd80      	pop	{r7, pc}

08015b26 <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 8015b26:	b580      	push	{r7, lr}
 8015b28:	b086      	sub	sp, #24
 8015b2a:	af00      	add	r7, sp, #0
 8015b2c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015b2e:	f3ef 8310 	mrs	r3, PRIMASK
 8015b32:	60bb      	str	r3, [r7, #8]
  return(result);
 8015b34:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8015b36:	617b      	str	r3, [r7, #20]
 8015b38:	2301      	movs	r3, #1
 8015b3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	f383 8810 	msr	PRIMASK, r3
}
 8015b42:	46c0      	nop			@ (mov r8, r8)
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	681b      	ldr	r3, [r3, #0]
 8015b48:	2240      	movs	r2, #64	@ 0x40
 8015b4a:	431a      	orrs	r2, r3
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	601a      	str	r2, [r3, #0]
 8015b50:	697b      	ldr	r3, [r7, #20]
 8015b52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015b54:	693b      	ldr	r3, [r7, #16]
 8015b56:	f383 8810 	msr	PRIMASK, r3
}
 8015b5a:	46c0      	nop			@ (mov r8, r8)
}
 8015b5c:	46c0      	nop			@ (mov r8, r8)
 8015b5e:	46bd      	mov	sp, r7
 8015b60:	b006      	add	sp, #24
 8015b62:	bd80      	pop	{r7, pc}

08015b64 <LL_USART_DisableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
{
 8015b64:	b580      	push	{r7, lr}
 8015b66:	b086      	sub	sp, #24
 8015b68:	af00      	add	r7, sp, #0
 8015b6a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015b6c:	f3ef 8310 	mrs	r3, PRIMASK
 8015b70:	60bb      	str	r3, [r7, #8]
  return(result);
 8015b72:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 8015b74:	617b      	str	r3, [r7, #20]
 8015b76:	2301      	movs	r3, #1
 8015b78:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	f383 8810 	msr	PRIMASK, r3
}
 8015b80:	46c0      	nop			@ (mov r8, r8)
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	2240      	movs	r2, #64	@ 0x40
 8015b88:	4393      	bics	r3, r2
 8015b8a:	001a      	movs	r2, r3
 8015b8c:	687b      	ldr	r3, [r7, #4]
 8015b8e:	601a      	str	r2, [r3, #0]
 8015b90:	697b      	ldr	r3, [r7, #20]
 8015b92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015b94:	693b      	ldr	r3, [r7, #16]
 8015b96:	f383 8810 	msr	PRIMASK, r3
}
 8015b9a:	46c0      	nop			@ (mov r8, r8)
}
 8015b9c:	46c0      	nop			@ (mov r8, r8)
 8015b9e:	46bd      	mov	sp, r7
 8015ba0:	b006      	add	sp, #24
 8015ba2:	bd80      	pop	{r7, pc}

08015ba4 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 8015ba4:	b580      	push	{r7, lr}
 8015ba6:	b082      	sub	sp, #8
 8015ba8:	af00      	add	r7, sp, #0
 8015baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	681b      	ldr	r3, [r3, #0]
 8015bb0:	2220      	movs	r2, #32
 8015bb2:	4013      	ands	r3, r2
 8015bb4:	2b20      	cmp	r3, #32
 8015bb6:	d101      	bne.n	8015bbc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8015bb8:	2301      	movs	r3, #1
 8015bba:	e000      	b.n	8015bbe <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8015bbc:	2300      	movs	r3, #0
}
 8015bbe:	0018      	movs	r0, r3
 8015bc0:	46bd      	mov	sp, r7
 8015bc2:	b002      	add	sp, #8
 8015bc4:	bd80      	pop	{r7, pc}

08015bc6 <LL_USART_IsEnabledIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(const USART_TypeDef *USARTx)
{
 8015bc6:	b580      	push	{r7, lr}
 8015bc8:	b082      	sub	sp, #8
 8015bca:	af00      	add	r7, sp, #0
 8015bcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	2240      	movs	r2, #64	@ 0x40
 8015bd4:	4013      	ands	r3, r2
 8015bd6:	2b40      	cmp	r3, #64	@ 0x40
 8015bd8:	d101      	bne.n	8015bde <LL_USART_IsEnabledIT_TC+0x18>
 8015bda:	2301      	movs	r3, #1
 8015bdc:	e000      	b.n	8015be0 <LL_USART_IsEnabledIT_TC+0x1a>
 8015bde:	2300      	movs	r3, #0
}
 8015be0:	0018      	movs	r0, r3
 8015be2:	46bd      	mov	sp, r7
 8015be4:	b002      	add	sp, #8
 8015be6:	bd80      	pop	{r7, pc}

08015be8 <LL_USART_IsEnabledIT_PE>:
  * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(const USART_TypeDef *USARTx)
{
 8015be8:	b580      	push	{r7, lr}
 8015bea:	b082      	sub	sp, #8
 8015bec:	af00      	add	r7, sp, #0
 8015bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL);
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	681a      	ldr	r2, [r3, #0]
 8015bf4:	2380      	movs	r3, #128	@ 0x80
 8015bf6:	005b      	lsls	r3, r3, #1
 8015bf8:	401a      	ands	r2, r3
 8015bfa:	2380      	movs	r3, #128	@ 0x80
 8015bfc:	005b      	lsls	r3, r3, #1
 8015bfe:	429a      	cmp	r2, r3
 8015c00:	d101      	bne.n	8015c06 <LL_USART_IsEnabledIT_PE+0x1e>
 8015c02:	2301      	movs	r3, #1
 8015c04:	e000      	b.n	8015c08 <LL_USART_IsEnabledIT_PE+0x20>
 8015c06:	2300      	movs	r3, #0
}
 8015c08:	0018      	movs	r0, r3
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	b002      	add	sp, #8
 8015c0e:	bd80      	pop	{r7, pc}

08015c10 <LL_USART_IsEnabledIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b082      	sub	sp, #8
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	689b      	ldr	r3, [r3, #8]
 8015c1c:	2201      	movs	r2, #1
 8015c1e:	4013      	ands	r3, r2
 8015c20:	2b01      	cmp	r3, #1
 8015c22:	d101      	bne.n	8015c28 <LL_USART_IsEnabledIT_ERROR+0x18>
 8015c24:	2301      	movs	r3, #1
 8015c26:	e000      	b.n	8015c2a <LL_USART_IsEnabledIT_ERROR+0x1a>
 8015c28:	2300      	movs	r3, #0
}
 8015c2a:	0018      	movs	r0, r3
 8015c2c:	46bd      	mov	sp, r7
 8015c2e:	b002      	add	sp, #8
 8015c30:	bd80      	pop	{r7, pc}

08015c32 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8015c32:	b580      	push	{r7, lr}
 8015c34:	b086      	sub	sp, #24
 8015c36:	af00      	add	r7, sp, #0
 8015c38:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8015c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8015c3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8015c40:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8015c42:	617b      	str	r3, [r7, #20]
 8015c44:	2301      	movs	r3, #1
 8015c46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	f383 8810 	msr	PRIMASK, r3
}
 8015c4e:	46c0      	nop			@ (mov r8, r8)
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	689b      	ldr	r3, [r3, #8]
 8015c54:	2280      	movs	r2, #128	@ 0x80
 8015c56:	431a      	orrs	r2, r3
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	609a      	str	r2, [r3, #8]
 8015c5c:	697b      	ldr	r3, [r7, #20]
 8015c5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015c60:	693b      	ldr	r3, [r7, #16]
 8015c62:	f383 8810 	msr	PRIMASK, r3
}
 8015c66:	46c0      	nop			@ (mov r8, r8)
}
 8015c68:	46c0      	nop			@ (mov r8, r8)
 8015c6a:	46bd      	mov	sp, r7
 8015c6c:	b006      	add	sp, #24
 8015c6e:	bd80      	pop	{r7, pc}

08015c70 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 8015c70:	b580      	push	{r7, lr}
 8015c72:	b084      	sub	sp, #16
 8015c74:	af00      	add	r7, sp, #0
 8015c76:	6078      	str	r0, [r7, #4]
 8015c78:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8015c7a:	683b      	ldr	r3, [r7, #0]
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d103      	bne.n	8015c88 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	3328      	adds	r3, #40	@ 0x28
 8015c84:	60fb      	str	r3, [r7, #12]
 8015c86:	e002      	b.n	8015c8e <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	3324      	adds	r3, #36	@ 0x24
 8015c8c:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 8015c8e:	68fb      	ldr	r3, [r7, #12]
}
 8015c90:	0018      	movs	r0, r3
 8015c92:	46bd      	mov	sp, r7
 8015c94:	b004      	add	sp, #16
 8015c96:	bd80      	pop	{r7, pc}

08015c98 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8015c98:	b580      	push	{r7, lr}
 8015c9a:	b082      	sub	sp, #8
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ca4:	b2db      	uxtb	r3, r3
}
 8015ca6:	0018      	movs	r0, r3
 8015ca8:	46bd      	mov	sp, r7
 8015caa:	b002      	add	sp, #8
 8015cac:	bd80      	pop	{r7, pc}
	...

08015cb0 <HW_TRACER_EMB_IRQHandlerDMA>:
/**
  * @brief  Function to handle reception in DMA mode
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerDMA(void)
{
 8015cb0:	b580      	push	{r7, lr}
 8015cb2:	af00      	add	r7, sp, #0
  if (TRACER_EMB_TX_DMA_ACTIVE_FLAG(TRACER_EMB_DMA_INSTANCE) == 1UL)
 8015cb4:	4b08      	ldr	r3, [pc, #32]	@ (8015cd8 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 8015cb6:	0018      	movs	r0, r3
 8015cb8:	f7ff feb6 	bl	8015a28 <LL_DMA_IsActiveFlag_TC3>
 8015cbc:	0003      	movs	r3, r0
 8015cbe:	2b01      	cmp	r3, #1
 8015cc0:	d107      	bne.n	8015cd2 <HW_TRACER_EMB_IRQHandlerDMA+0x22>
  {
    TRACER_EMB_ENABLE_IT_TC(TRACER_EMB_USART_INSTANCE);
 8015cc2:	4b06      	ldr	r3, [pc, #24]	@ (8015cdc <HW_TRACER_EMB_IRQHandlerDMA+0x2c>)
 8015cc4:	0018      	movs	r0, r3
 8015cc6:	f7ff ff2e 	bl	8015b26 <LL_USART_EnableIT_TC>
    TRACER_EMB_TX_DMA_CLEAR_FLAG(TRACER_EMB_DMA_INSTANCE);
 8015cca:	4b03      	ldr	r3, [pc, #12]	@ (8015cd8 <HW_TRACER_EMB_IRQHandlerDMA+0x28>)
 8015ccc:	0018      	movs	r0, r3
 8015cce:	f7ff febf 	bl	8015a50 <LL_DMA_ClearFlag_GI3>
  }
}
 8015cd2:	46c0      	nop			@ (mov r8, r8)
 8015cd4:	46bd      	mov	sp, r7
 8015cd6:	bd80      	pop	{r7, pc}
 8015cd8:	40020000 	.word	0x40020000
 8015cdc:	40004400 	.word	0x40004400

08015ce0 <HW_TRACER_EMB_IRQHandlerUSART>:
/**
  * @brief  USART/LPUART IRQ Handler
  * @retval none
  */
void HW_TRACER_EMB_IRQHandlerUSART(void)
{
 8015ce0:	b580      	push	{r7, lr}
 8015ce2:	b086      	sub	sp, #24
 8015ce4:	af00      	add	r7, sp, #0
  uint32_t _temp1;
  uint32_t  _temp2;
  uint32_t _isrflags;
  uint32_t _errorflags;
  uint8_t _error = 0U;
 8015ce6:	2317      	movs	r3, #23
 8015ce8:	18fb      	adds	r3, r7, r3
 8015cea:	2200      	movs	r2, #0
 8015cec:	701a      	strb	r2, [r3, #0]

  /* Load ISR in local variable */
#if defined(USART_ISR_TC)
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, ISR);
 8015cee:	4b60      	ldr	r3, [pc, #384]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015cf0:	69db      	ldr	r3, [r3, #28]
 8015cf2:	613b      	str	r3, [r7, #16]
#else
  _isrflags = TRACER_EMB_READREG(TRACER_EMB_USART_INSTANCE, SR);
#endif  /* USART_ISR_TC */

  /* Ready to read received char if any */
  _temp1 = TRACER_EMB_ISENABLEDIT_RXNE(TRACER_EMB_USART_INSTANCE);
 8015cf4:	4b5e      	ldr	r3, [pc, #376]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015cf6:	0018      	movs	r0, r3
 8015cf8:	f7ff ff54 	bl	8015ba4 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8015cfc:	0003      	movs	r3, r0
 8015cfe:	60fb      	str	r3, [r7, #12]

  /* If Reception is ongoing */
  if (_temp1 == 1UL)
 8015d00:	68fb      	ldr	r3, [r7, #12]
 8015d02:	2b01      	cmp	r3, #1
 8015d04:	d000      	beq.n	8015d08 <HW_TRACER_EMB_IRQHandlerUSART+0x28>
 8015d06:	e087      	b.n	8015e18 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
  {
    /* Reception is active : check if new byte is received */
    __IO uint32_t received_char;

    _errorflags = ((_isrflags) & (TRACER_EMB_FLAG_PE | TRACER_EMB_FLAG_FE | TRACER_EMB_FLAG_NE | TRACER_EMB_FLAG_ORE));
 8015d08:	693b      	ldr	r3, [r7, #16]
 8015d0a:	220f      	movs	r2, #15
 8015d0c:	4013      	ands	r3, r2
 8015d0e:	60bb      	str	r3, [r7, #8]

    /* Check if RXNE flag is set : new byte is stored in DR */
    if (((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 8015d10:	693b      	ldr	r3, [r7, #16]
 8015d12:	2220      	movs	r2, #32
 8015d14:	4013      	ands	r3, r2
 8015d16:	d015      	beq.n	8015d44 <HW_TRACER_EMB_IRQHandlerUSART+0x64>
        && (_errorflags == 0UL))
 8015d18:	68bb      	ldr	r3, [r7, #8]
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d112      	bne.n	8015d44 <HW_TRACER_EMB_IRQHandlerUSART+0x64>
    {
      /* Read Received character. RXNE flag is cleared by reading of RDR register */
      received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 8015d1e:	4b54      	ldr	r3, [pc, #336]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015d20:	0018      	movs	r0, r3
 8015d22:	f7ff ffb9 	bl	8015c98 <LL_USART_ReceiveData8>
 8015d26:	0003      	movs	r3, r0
 8015d28:	603b      	str	r3, [r7, #0]

      if (fptr_rx != NULL)
 8015d2a:	4b52      	ldr	r3, [pc, #328]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d100      	bne.n	8015d34 <HW_TRACER_EMB_IRQHandlerUSART+0x54>
 8015d32:	e097      	b.n	8015e64 <HW_TRACER_EMB_IRQHandlerUSART+0x184>
      {
        fptr_rx(received_char, 0U);
 8015d34:	4b4f      	ldr	r3, [pc, #316]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015d36:	681b      	ldr	r3, [r3, #0]
 8015d38:	683a      	ldr	r2, [r7, #0]
 8015d3a:	b2d2      	uxtb	r2, r2
 8015d3c:	2100      	movs	r1, #0
 8015d3e:	0010      	movs	r0, r2
 8015d40:	4798      	blx	r3
      }
      return;
 8015d42:	e08f      	b.n	8015e64 <HW_TRACER_EMB_IRQHandlerUSART+0x184>
    }
    else if (_errorflags != 0UL)
 8015d44:	68bb      	ldr	r3, [r7, #8]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d066      	beq.n	8015e18 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
    {
      /* Error has been detected */

      /* Check if RXNE flag is set : new byte is stored in DR */
      if ((TRACER_EMB_FLAG_RXNE) == ((_isrflags) & (TRACER_EMB_FLAG_RXNE)))
 8015d4a:	693b      	ldr	r3, [r7, #16]
 8015d4c:	2220      	movs	r2, #32
 8015d4e:	4013      	ands	r3, r2
 8015d50:	d012      	beq.n	8015d78 <HW_TRACER_EMB_IRQHandlerUSART+0x98>
      {
        /* Read Received character. RXNE flag is cleared by reading of RDR register */
        received_char = TRACER_EMB_RECEIVE_DATA8(TRACER_EMB_USART_INSTANCE);
 8015d52:	4b47      	ldr	r3, [pc, #284]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015d54:	0018      	movs	r0, r3
 8015d56:	f7ff ff9f 	bl	8015c98 <LL_USART_ReceiveData8>
 8015d5a:	0003      	movs	r3, r0
 8015d5c:	603b      	str	r3, [r7, #0]

        if (fptr_rx != NULL)
 8015d5e:	4b45      	ldr	r3, [pc, #276]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015d60:	681b      	ldr	r3, [r3, #0]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d100      	bne.n	8015d68 <HW_TRACER_EMB_IRQHandlerUSART+0x88>
 8015d66:	e07f      	b.n	8015e68 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
        {
          fptr_rx(received_char, 0U);
 8015d68:	4b42      	ldr	r3, [pc, #264]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015d6a:	681b      	ldr	r3, [r3, #0]
 8015d6c:	683a      	ldr	r2, [r7, #0]
 8015d6e:	b2d2      	uxtb	r2, r2
 8015d70:	2100      	movs	r1, #0
 8015d72:	0010      	movs	r0, r2
 8015d74:	4798      	blx	r3
        }
        return;
 8015d76:	e077      	b.n	8015e68 <HW_TRACER_EMB_IRQHandlerUSART+0x188>
      }

      /* Parity error    */
      _temp2 = TRACER_EMB_ISENABLEDIT_PE(TRACER_EMB_USART_INSTANCE);
 8015d78:	4b3d      	ldr	r3, [pc, #244]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015d7a:	0018      	movs	r0, r3
 8015d7c:	f7ff ff34 	bl	8015be8 <LL_USART_IsEnabledIT_PE>
 8015d80:	0003      	movs	r3, r0
 8015d82:	607b      	str	r3, [r7, #4]
      if ((_temp2 == 1U)
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2b01      	cmp	r3, #1
 8015d88:	d10b      	bne.n	8015da2 <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
          && (TRACER_EMB_FLAG_PE == ((_errorflags) & (TRACER_EMB_FLAG_PE))))
 8015d8a:	68bb      	ldr	r3, [r7, #8]
 8015d8c:	2201      	movs	r2, #1
 8015d8e:	4013      	ands	r3, r2
 8015d90:	d007      	beq.n	8015da2 <HW_TRACER_EMB_IRQHandlerUSART+0xc2>
      {
        /* Flags clearing */
        TRACER_EMB_CLEARFLAG_PE(TRACER_EMB_USART_INSTANCE);
 8015d92:	4b37      	ldr	r3, [pc, #220]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015d94:	0018      	movs	r0, r3
 8015d96:	f7ff fe8f 	bl	8015ab8 <LL_USART_ClearFlag_PE>
        _error = 1U;
 8015d9a:	2317      	movs	r3, #23
 8015d9c:	18fb      	adds	r3, r7, r3
 8015d9e:	2201      	movs	r2, #1
 8015da0:	701a      	strb	r2, [r3, #0]
      }

      /* Generic Errors*/
      _temp2 = TRACER_EMB_ISENABLEDIT_ERROR(TRACER_EMB_USART_INSTANCE);
 8015da2:	4b33      	ldr	r3, [pc, #204]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015da4:	0018      	movs	r0, r3
 8015da6:	f7ff ff33 	bl	8015c10 <LL_USART_IsEnabledIT_ERROR>
 8015daa:	0003      	movs	r3, r0
 8015dac:	607b      	str	r3, [r7, #4]
      if (_temp2 == 1U)
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	2b01      	cmp	r3, #1
 8015db2:	d123      	bne.n	8015dfc <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
      {
        /* Framing error   */
        if (TRACER_EMB_FLAG_FE == ((_errorflags) & (TRACER_EMB_FLAG_FE)))
 8015db4:	68bb      	ldr	r3, [r7, #8]
 8015db6:	2202      	movs	r2, #2
 8015db8:	4013      	ands	r3, r2
 8015dba:	d007      	beq.n	8015dcc <HW_TRACER_EMB_IRQHandlerUSART+0xec>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_FE(TRACER_EMB_USART_INSTANCE);
 8015dbc:	4b2c      	ldr	r3, [pc, #176]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015dbe:	0018      	movs	r0, r3
 8015dc0:	f7ff fe85 	bl	8015ace <LL_USART_ClearFlag_FE>
          _error = 1U;
 8015dc4:	2317      	movs	r3, #23
 8015dc6:	18fb      	adds	r3, r7, r3
 8015dc8:	2201      	movs	r2, #1
 8015dca:	701a      	strb	r2, [r3, #0]
        }

        /* Overrun error   */
        if (TRACER_EMB_FLAG_ORE == ((_errorflags) & (TRACER_EMB_FLAG_ORE)))
 8015dcc:	68bb      	ldr	r3, [r7, #8]
 8015dce:	2208      	movs	r2, #8
 8015dd0:	4013      	ands	r3, r2
 8015dd2:	d007      	beq.n	8015de4 <HW_TRACER_EMB_IRQHandlerUSART+0x104>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_ORE(TRACER_EMB_USART_INSTANCE);
 8015dd4:	4b26      	ldr	r3, [pc, #152]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015dd6:	0018      	movs	r0, r3
 8015dd8:	f7ff fe8f 	bl	8015afa <LL_USART_ClearFlag_ORE>
          _error = 1U;
 8015ddc:	2317      	movs	r3, #23
 8015dde:	18fb      	adds	r3, r7, r3
 8015de0:	2201      	movs	r2, #1
 8015de2:	701a      	strb	r2, [r3, #0]
        }

        /* Noise detection */
        if (TRACER_EMB_FLAG_NE == ((_errorflags) & (TRACER_EMB_FLAG_NE)))
 8015de4:	68bb      	ldr	r3, [r7, #8]
 8015de6:	2204      	movs	r2, #4
 8015de8:	4013      	ands	r3, r2
 8015dea:	d007      	beq.n	8015dfc <HW_TRACER_EMB_IRQHandlerUSART+0x11c>
        {
          /* Flags clearing */
          TRACER_EMB_CLEARFLAG_NE(TRACER_EMB_USART_INSTANCE);
 8015dec:	4b20      	ldr	r3, [pc, #128]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015dee:	0018      	movs	r0, r3
 8015df0:	f7ff fe78 	bl	8015ae4 <LL_USART_ClearFlag_NE>
          _error = 1U;
 8015df4:	2317      	movs	r3, #23
 8015df6:	18fb      	adds	r3, r7, r3
 8015df8:	2201      	movs	r2, #1
 8015dfa:	701a      	strb	r2, [r3, #0]
        }
      }

      if ((_error == 1U) && (fptr_rx != NULL))
 8015dfc:	2317      	movs	r3, #23
 8015dfe:	18fb      	adds	r3, r7, r3
 8015e00:	781b      	ldrb	r3, [r3, #0]
 8015e02:	2b01      	cmp	r3, #1
 8015e04:	d108      	bne.n	8015e18 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
 8015e06:	4b1b      	ldr	r3, [pc, #108]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d004      	beq.n	8015e18 <HW_TRACER_EMB_IRQHandlerUSART+0x138>
      {
        fptr_rx(1U, 1U);  /* 1 indicate a reception error */
 8015e0e:	4b19      	ldr	r3, [pc, #100]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015e10:	681b      	ldr	r3, [r3, #0]
 8015e12:	2101      	movs	r1, #1
 8015e14:	2001      	movs	r0, #1
 8015e16:	4798      	blx	r3
  }
#endif /* TRACER_EMB_IT_MODE == 1 */

#if  (TRACER_EMB_DMA_MODE == 1UL)
  /* Ready to handle TC interrupt */
  _temp2 = TRACER_EMB_ISENABLEDIT_TC(TRACER_EMB_USART_INSTANCE);
 8015e18:	4b15      	ldr	r3, [pc, #84]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015e1a:	0018      	movs	r0, r3
 8015e1c:	f7ff fed3 	bl	8015bc6 <LL_USART_IsEnabledIT_TC>
 8015e20:	0003      	movs	r3, r0
 8015e22:	607b      	str	r3, [r7, #4]
  if (((TRACER_EMB_FLAG_TC) == ((_isrflags) & (TRACER_EMB_FLAG_TC))) && (_temp2 == 1UL))
 8015e24:	693b      	ldr	r3, [r7, #16]
 8015e26:	2240      	movs	r2, #64	@ 0x40
 8015e28:	4013      	ands	r3, r2
 8015e2a:	d01e      	beq.n	8015e6a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2b01      	cmp	r3, #1
 8015e30:	d11b      	bne.n	8015e6a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
  {
    TRACER_EMB_DISABLEIT_TC(TRACER_EMB_USART_INSTANCE);
 8015e32:	4b0f      	ldr	r3, [pc, #60]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015e34:	0018      	movs	r0, r3
 8015e36:	f7ff fe95 	bl	8015b64 <LL_USART_DisableIT_TC>
    TRACER_EMB_CLEARFLAG_TC(TRACER_EMB_USART_INSTANCE);
 8015e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8015e70 <HW_TRACER_EMB_IRQHandlerUSART+0x190>)
 8015e3c:	0018      	movs	r0, r3
 8015e3e:	f7ff fe67 	bl	8015b10 <LL_USART_ClearFlag_TC>
#if defined(DMA_SxCR_CHSEL)
    TRACER_EMB_DISABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
    TRACER_EMB_DISABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 8015e42:	4b0d      	ldr	r3, [pc, #52]	@ (8015e78 <HW_TRACER_EMB_IRQHandlerUSART+0x198>)
 8015e44:	2102      	movs	r1, #2
 8015e46:	0018      	movs	r0, r3
 8015e48:	f7ff fd5a 	bl	8015900 <LL_DMA_DisableChannel>
#endif /* DMA_SxCR_CHSEL */
    if (fptr_rx == NULL)
 8015e4c:	4b09      	ldr	r3, [pc, #36]	@ (8015e74 <HW_TRACER_EMB_IRQHandlerUSART+0x194>)
 8015e4e:	681b      	ldr	r3, [r3, #0]
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d104      	bne.n	8015e5e <HW_TRACER_EMB_IRQHandlerUSART+0x17e>
    {
      TRACER_EMB_DISABLE_CLK_USART();
 8015e54:	2380      	movs	r3, #128	@ 0x80
 8015e56:	029b      	lsls	r3, r3, #10
 8015e58:	0018      	movs	r0, r3
 8015e5a:	f7ff fe1b 	bl	8015a94 <LL_APB1_GRP1_DisableClock>
    }
    /* call the callback */
    TRACER_EMB_CALLBACK_TX();
 8015e5e:	f7ff fc43 	bl	80156e8 <TRACER_EMB_CALLBACK_TX>
 8015e62:	e002      	b.n	8015e6a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
      return;
 8015e64:	46c0      	nop			@ (mov r8, r8)
 8015e66:	e000      	b.n	8015e6a <HW_TRACER_EMB_IRQHandlerUSART+0x18a>
        return;
 8015e68:	46c0      	nop			@ (mov r8, r8)
  }
#endif /* TRACER_EMB_DMA_MODE == 1 */

}
 8015e6a:	46bd      	mov	sp, r7
 8015e6c:	b006      	add	sp, #24
 8015e6e:	bd80      	pop	{r7, pc}
 8015e70:	40004400 	.word	0x40004400
 8015e74:	200023ac 	.word	0x200023ac
 8015e78:	40020000 	.word	0x40020000

08015e7c <HW_TRACER_EMB_SendData>:
  * @param data pointer
  * @param data size
  * @retval none
  */
void HW_TRACER_EMB_SendData(const uint8_t *pData, uint32_t Size)
{
 8015e7c:	b5b0      	push	{r4, r5, r7, lr}
 8015e7e:	b084      	sub	sp, #16
 8015e80:	af02      	add	r7, sp, #8
 8015e82:	6078      	str	r0, [r7, #4]
 8015e84:	6039      	str	r1, [r7, #0]
  /* enable the USART */
  TRACER_EMB_ENABLE_CLK_USART();
 8015e86:	2380      	movs	r3, #128	@ 0x80
 8015e88:	029b      	lsls	r3, r3, #10
 8015e8a:	0018      	movs	r0, r3
 8015e8c:	f7ff fdec 	bl	8015a68 <LL_APB1_GRP1_EnableClock>
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLESTREAM(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_STREAM);
#else
  LL_DMA_ConfigAddresses(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL,
 8015e90:	687c      	ldr	r4, [r7, #4]
 8015e92:	4b13      	ldr	r3, [pc, #76]	@ (8015ee0 <HW_TRACER_EMB_SendData+0x64>)
 8015e94:	2100      	movs	r1, #0
 8015e96:	0018      	movs	r0, r3
 8015e98:	f7ff feea 	bl	8015c70 <LL_USART_DMA_GetRegAddr>
 8015e9c:	0005      	movs	r5, r0
 8015e9e:	4b11      	ldr	r3, [pc, #68]	@ (8015ee4 <HW_TRACER_EMB_SendData+0x68>)
 8015ea0:	2102      	movs	r1, #2
 8015ea2:	0018      	movs	r0, r3
 8015ea4:	f7ff fd4c 	bl	8015940 <LL_DMA_GetDataTransferDirection>
 8015ea8:	0003      	movs	r3, r0
 8015eaa:	480e      	ldr	r0, [pc, #56]	@ (8015ee4 <HW_TRACER_EMB_SendData+0x68>)
 8015eac:	9300      	str	r3, [sp, #0]
 8015eae:	002b      	movs	r3, r5
 8015eb0:	0022      	movs	r2, r4
 8015eb2:	2102      	movs	r1, #2
 8015eb4:	f7ff fd80 	bl	80159b8 <LL_DMA_ConfigAddresses>
                         (uint32_t)pData,
                         TRACER_EMB_DMA_GETREGADDR(TRACER_EMB_USART_INSTANCE, TRACER_EMB_DMA_DIRECTION),
                         LL_DMA_GetDataTransferDirection(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL));
  LL_DMA_SetDataLength(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL, Size);
 8015eb8:	683b      	ldr	r3, [r7, #0]
 8015eba:	480a      	ldr	r0, [pc, #40]	@ (8015ee4 <HW_TRACER_EMB_SendData+0x68>)
 8015ebc:	001a      	movs	r2, r3
 8015ebe:	2102      	movs	r1, #2
 8015ec0:	f7ff fd58 	bl	8015974 <LL_DMA_SetDataLength>

  /* Enable DMA TX Interrupt */
  TRACER_EMB_ENABLEDMAREQ_TX(TRACER_EMB_USART_INSTANCE);
 8015ec4:	4b06      	ldr	r3, [pc, #24]	@ (8015ee0 <HW_TRACER_EMB_SendData+0x64>)
 8015ec6:	0018      	movs	r0, r3
 8015ec8:	f7ff feb3 	bl	8015c32 <LL_USART_EnableDMAReq_TX>

  /* Enable DMA Channel Tx */
  TRACER_EMB_ENABLECHANNEL(TRACER_EMB_DMA_INSTANCE, TRACER_EMB_TX_DMA_CHANNEL);
 8015ecc:	4b05      	ldr	r3, [pc, #20]	@ (8015ee4 <HW_TRACER_EMB_SendData+0x68>)
 8015ece:	2102      	movs	r1, #2
 8015ed0:	0018      	movs	r0, r3
 8015ed2:	f7ff fcf5 	bl	80158c0 <LL_DMA_EnableChannel>
  txSize = Size;

  /* Enable the TXEIE */
  TRACER_EMB_ENABLE_IT_TXE(TRACER_EMB_USART_INSTANCE);
#endif /* TRACER_EMB_IT_MODE == 1 */
}
 8015ed6:	46c0      	nop			@ (mov r8, r8)
 8015ed8:	46bd      	mov	sp, r7
 8015eda:	b002      	add	sp, #8
 8015edc:	bdb0      	pop	{r4, r5, r7, pc}
 8015ede:	46c0      	nop			@ (mov r8, r8)
 8015ee0:	40004400 	.word	0x40004400
 8015ee4:	40020000 	.word	0x40020000

08015ee8 <malloc>:
 8015ee8:	b510      	push	{r4, lr}
 8015eea:	4b03      	ldr	r3, [pc, #12]	@ (8015ef8 <malloc+0x10>)
 8015eec:	0001      	movs	r1, r0
 8015eee:	6818      	ldr	r0, [r3, #0]
 8015ef0:	f000 f826 	bl	8015f40 <_malloc_r>
 8015ef4:	bd10      	pop	{r4, pc}
 8015ef6:	46c0      	nop			@ (mov r8, r8)
 8015ef8:	20000164 	.word	0x20000164

08015efc <sbrk_aligned>:
 8015efc:	b570      	push	{r4, r5, r6, lr}
 8015efe:	4e0f      	ldr	r6, [pc, #60]	@ (8015f3c <sbrk_aligned+0x40>)
 8015f00:	000d      	movs	r5, r1
 8015f02:	6831      	ldr	r1, [r6, #0]
 8015f04:	0004      	movs	r4, r0
 8015f06:	2900      	cmp	r1, #0
 8015f08:	d102      	bne.n	8015f10 <sbrk_aligned+0x14>
 8015f0a:	f000 f8b1 	bl	8016070 <_sbrk_r>
 8015f0e:	6030      	str	r0, [r6, #0]
 8015f10:	0029      	movs	r1, r5
 8015f12:	0020      	movs	r0, r4
 8015f14:	f000 f8ac 	bl	8016070 <_sbrk_r>
 8015f18:	1c43      	adds	r3, r0, #1
 8015f1a:	d103      	bne.n	8015f24 <sbrk_aligned+0x28>
 8015f1c:	2501      	movs	r5, #1
 8015f1e:	426d      	negs	r5, r5
 8015f20:	0028      	movs	r0, r5
 8015f22:	bd70      	pop	{r4, r5, r6, pc}
 8015f24:	2303      	movs	r3, #3
 8015f26:	1cc5      	adds	r5, r0, #3
 8015f28:	439d      	bics	r5, r3
 8015f2a:	42a8      	cmp	r0, r5
 8015f2c:	d0f8      	beq.n	8015f20 <sbrk_aligned+0x24>
 8015f2e:	1a29      	subs	r1, r5, r0
 8015f30:	0020      	movs	r0, r4
 8015f32:	f000 f89d 	bl	8016070 <_sbrk_r>
 8015f36:	3001      	adds	r0, #1
 8015f38:	d1f2      	bne.n	8015f20 <sbrk_aligned+0x24>
 8015f3a:	e7ef      	b.n	8015f1c <sbrk_aligned+0x20>
 8015f3c:	200023b0 	.word	0x200023b0

08015f40 <_malloc_r>:
 8015f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015f42:	2203      	movs	r2, #3
 8015f44:	1ccb      	adds	r3, r1, #3
 8015f46:	4393      	bics	r3, r2
 8015f48:	3308      	adds	r3, #8
 8015f4a:	0005      	movs	r5, r0
 8015f4c:	001f      	movs	r7, r3
 8015f4e:	2b0c      	cmp	r3, #12
 8015f50:	d234      	bcs.n	8015fbc <_malloc_r+0x7c>
 8015f52:	270c      	movs	r7, #12
 8015f54:	42b9      	cmp	r1, r7
 8015f56:	d833      	bhi.n	8015fc0 <_malloc_r+0x80>
 8015f58:	0028      	movs	r0, r5
 8015f5a:	f000 f871 	bl	8016040 <__malloc_lock>
 8015f5e:	4e37      	ldr	r6, [pc, #220]	@ (801603c <_malloc_r+0xfc>)
 8015f60:	6833      	ldr	r3, [r6, #0]
 8015f62:	001c      	movs	r4, r3
 8015f64:	2c00      	cmp	r4, #0
 8015f66:	d12f      	bne.n	8015fc8 <_malloc_r+0x88>
 8015f68:	0039      	movs	r1, r7
 8015f6a:	0028      	movs	r0, r5
 8015f6c:	f7ff ffc6 	bl	8015efc <sbrk_aligned>
 8015f70:	0004      	movs	r4, r0
 8015f72:	1c43      	adds	r3, r0, #1
 8015f74:	d15f      	bne.n	8016036 <_malloc_r+0xf6>
 8015f76:	6834      	ldr	r4, [r6, #0]
 8015f78:	9400      	str	r4, [sp, #0]
 8015f7a:	9b00      	ldr	r3, [sp, #0]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d14a      	bne.n	8016016 <_malloc_r+0xd6>
 8015f80:	2c00      	cmp	r4, #0
 8015f82:	d052      	beq.n	801602a <_malloc_r+0xea>
 8015f84:	6823      	ldr	r3, [r4, #0]
 8015f86:	0028      	movs	r0, r5
 8015f88:	18e3      	adds	r3, r4, r3
 8015f8a:	9900      	ldr	r1, [sp, #0]
 8015f8c:	9301      	str	r3, [sp, #4]
 8015f8e:	f000 f86f 	bl	8016070 <_sbrk_r>
 8015f92:	9b01      	ldr	r3, [sp, #4]
 8015f94:	4283      	cmp	r3, r0
 8015f96:	d148      	bne.n	801602a <_malloc_r+0xea>
 8015f98:	6823      	ldr	r3, [r4, #0]
 8015f9a:	0028      	movs	r0, r5
 8015f9c:	1aff      	subs	r7, r7, r3
 8015f9e:	0039      	movs	r1, r7
 8015fa0:	f7ff ffac 	bl	8015efc <sbrk_aligned>
 8015fa4:	3001      	adds	r0, #1
 8015fa6:	d040      	beq.n	801602a <_malloc_r+0xea>
 8015fa8:	6823      	ldr	r3, [r4, #0]
 8015faa:	19db      	adds	r3, r3, r7
 8015fac:	6023      	str	r3, [r4, #0]
 8015fae:	6833      	ldr	r3, [r6, #0]
 8015fb0:	685a      	ldr	r2, [r3, #4]
 8015fb2:	2a00      	cmp	r2, #0
 8015fb4:	d133      	bne.n	801601e <_malloc_r+0xde>
 8015fb6:	9b00      	ldr	r3, [sp, #0]
 8015fb8:	6033      	str	r3, [r6, #0]
 8015fba:	e019      	b.n	8015ff0 <_malloc_r+0xb0>
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	dac9      	bge.n	8015f54 <_malloc_r+0x14>
 8015fc0:	230c      	movs	r3, #12
 8015fc2:	602b      	str	r3, [r5, #0]
 8015fc4:	2000      	movs	r0, #0
 8015fc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015fc8:	6821      	ldr	r1, [r4, #0]
 8015fca:	1bc9      	subs	r1, r1, r7
 8015fcc:	d420      	bmi.n	8016010 <_malloc_r+0xd0>
 8015fce:	290b      	cmp	r1, #11
 8015fd0:	d90a      	bls.n	8015fe8 <_malloc_r+0xa8>
 8015fd2:	19e2      	adds	r2, r4, r7
 8015fd4:	6027      	str	r7, [r4, #0]
 8015fd6:	42a3      	cmp	r3, r4
 8015fd8:	d104      	bne.n	8015fe4 <_malloc_r+0xa4>
 8015fda:	6032      	str	r2, [r6, #0]
 8015fdc:	6863      	ldr	r3, [r4, #4]
 8015fde:	6011      	str	r1, [r2, #0]
 8015fe0:	6053      	str	r3, [r2, #4]
 8015fe2:	e005      	b.n	8015ff0 <_malloc_r+0xb0>
 8015fe4:	605a      	str	r2, [r3, #4]
 8015fe6:	e7f9      	b.n	8015fdc <_malloc_r+0x9c>
 8015fe8:	6862      	ldr	r2, [r4, #4]
 8015fea:	42a3      	cmp	r3, r4
 8015fec:	d10e      	bne.n	801600c <_malloc_r+0xcc>
 8015fee:	6032      	str	r2, [r6, #0]
 8015ff0:	0028      	movs	r0, r5
 8015ff2:	f000 f82d 	bl	8016050 <__malloc_unlock>
 8015ff6:	0020      	movs	r0, r4
 8015ff8:	2207      	movs	r2, #7
 8015ffa:	300b      	adds	r0, #11
 8015ffc:	1d23      	adds	r3, r4, #4
 8015ffe:	4390      	bics	r0, r2
 8016000:	1ac2      	subs	r2, r0, r3
 8016002:	4298      	cmp	r0, r3
 8016004:	d0df      	beq.n	8015fc6 <_malloc_r+0x86>
 8016006:	1a1b      	subs	r3, r3, r0
 8016008:	50a3      	str	r3, [r4, r2]
 801600a:	e7dc      	b.n	8015fc6 <_malloc_r+0x86>
 801600c:	605a      	str	r2, [r3, #4]
 801600e:	e7ef      	b.n	8015ff0 <_malloc_r+0xb0>
 8016010:	0023      	movs	r3, r4
 8016012:	6864      	ldr	r4, [r4, #4]
 8016014:	e7a6      	b.n	8015f64 <_malloc_r+0x24>
 8016016:	9c00      	ldr	r4, [sp, #0]
 8016018:	6863      	ldr	r3, [r4, #4]
 801601a:	9300      	str	r3, [sp, #0]
 801601c:	e7ad      	b.n	8015f7a <_malloc_r+0x3a>
 801601e:	001a      	movs	r2, r3
 8016020:	685b      	ldr	r3, [r3, #4]
 8016022:	42a3      	cmp	r3, r4
 8016024:	d1fb      	bne.n	801601e <_malloc_r+0xde>
 8016026:	2300      	movs	r3, #0
 8016028:	e7da      	b.n	8015fe0 <_malloc_r+0xa0>
 801602a:	230c      	movs	r3, #12
 801602c:	0028      	movs	r0, r5
 801602e:	602b      	str	r3, [r5, #0]
 8016030:	f000 f80e 	bl	8016050 <__malloc_unlock>
 8016034:	e7c6      	b.n	8015fc4 <_malloc_r+0x84>
 8016036:	6007      	str	r7, [r0, #0]
 8016038:	e7da      	b.n	8015ff0 <_malloc_r+0xb0>
 801603a:	46c0      	nop			@ (mov r8, r8)
 801603c:	200023b4 	.word	0x200023b4

08016040 <__malloc_lock>:
 8016040:	b510      	push	{r4, lr}
 8016042:	4802      	ldr	r0, [pc, #8]	@ (801604c <__malloc_lock+0xc>)
 8016044:	f000 f850 	bl	80160e8 <__retarget_lock_acquire_recursive>
 8016048:	bd10      	pop	{r4, pc}
 801604a:	46c0      	nop			@ (mov r8, r8)
 801604c:	200024f4 	.word	0x200024f4

08016050 <__malloc_unlock>:
 8016050:	b510      	push	{r4, lr}
 8016052:	4802      	ldr	r0, [pc, #8]	@ (801605c <__malloc_unlock+0xc>)
 8016054:	f000 f849 	bl	80160ea <__retarget_lock_release_recursive>
 8016058:	bd10      	pop	{r4, pc}
 801605a:	46c0      	nop			@ (mov r8, r8)
 801605c:	200024f4 	.word	0x200024f4

08016060 <memset>:
 8016060:	0003      	movs	r3, r0
 8016062:	1882      	adds	r2, r0, r2
 8016064:	4293      	cmp	r3, r2
 8016066:	d100      	bne.n	801606a <memset+0xa>
 8016068:	4770      	bx	lr
 801606a:	7019      	strb	r1, [r3, #0]
 801606c:	3301      	adds	r3, #1
 801606e:	e7f9      	b.n	8016064 <memset+0x4>

08016070 <_sbrk_r>:
 8016070:	2300      	movs	r3, #0
 8016072:	b570      	push	{r4, r5, r6, lr}
 8016074:	4d06      	ldr	r5, [pc, #24]	@ (8016090 <_sbrk_r+0x20>)
 8016076:	0004      	movs	r4, r0
 8016078:	0008      	movs	r0, r1
 801607a:	602b      	str	r3, [r5, #0]
 801607c:	f7f1 fc3c 	bl	80078f8 <_sbrk>
 8016080:	1c43      	adds	r3, r0, #1
 8016082:	d103      	bne.n	801608c <_sbrk_r+0x1c>
 8016084:	682b      	ldr	r3, [r5, #0]
 8016086:	2b00      	cmp	r3, #0
 8016088:	d000      	beq.n	801608c <_sbrk_r+0x1c>
 801608a:	6023      	str	r3, [r4, #0]
 801608c:	bd70      	pop	{r4, r5, r6, pc}
 801608e:	46c0      	nop			@ (mov r8, r8)
 8016090:	200024f0 	.word	0x200024f0

08016094 <__errno>:
 8016094:	4b01      	ldr	r3, [pc, #4]	@ (801609c <__errno+0x8>)
 8016096:	6818      	ldr	r0, [r3, #0]
 8016098:	4770      	bx	lr
 801609a:	46c0      	nop			@ (mov r8, r8)
 801609c:	20000164 	.word	0x20000164

080160a0 <__libc_init_array>:
 80160a0:	b570      	push	{r4, r5, r6, lr}
 80160a2:	2600      	movs	r6, #0
 80160a4:	4c0c      	ldr	r4, [pc, #48]	@ (80160d8 <__libc_init_array+0x38>)
 80160a6:	4d0d      	ldr	r5, [pc, #52]	@ (80160dc <__libc_init_array+0x3c>)
 80160a8:	1b64      	subs	r4, r4, r5
 80160aa:	10a4      	asrs	r4, r4, #2
 80160ac:	42a6      	cmp	r6, r4
 80160ae:	d109      	bne.n	80160c4 <__libc_init_array+0x24>
 80160b0:	2600      	movs	r6, #0
 80160b2:	f000 f835 	bl	8016120 <_init>
 80160b6:	4c0a      	ldr	r4, [pc, #40]	@ (80160e0 <__libc_init_array+0x40>)
 80160b8:	4d0a      	ldr	r5, [pc, #40]	@ (80160e4 <__libc_init_array+0x44>)
 80160ba:	1b64      	subs	r4, r4, r5
 80160bc:	10a4      	asrs	r4, r4, #2
 80160be:	42a6      	cmp	r6, r4
 80160c0:	d105      	bne.n	80160ce <__libc_init_array+0x2e>
 80160c2:	bd70      	pop	{r4, r5, r6, pc}
 80160c4:	00b3      	lsls	r3, r6, #2
 80160c6:	58eb      	ldr	r3, [r5, r3]
 80160c8:	4798      	blx	r3
 80160ca:	3601      	adds	r6, #1
 80160cc:	e7ee      	b.n	80160ac <__libc_init_array+0xc>
 80160ce:	00b3      	lsls	r3, r6, #2
 80160d0:	58eb      	ldr	r3, [r5, r3]
 80160d2:	4798      	blx	r3
 80160d4:	3601      	adds	r6, #1
 80160d6:	e7f2      	b.n	80160be <__libc_init_array+0x1e>
 80160d8:	08016470 	.word	0x08016470
 80160dc:	08016470 	.word	0x08016470
 80160e0:	08016474 	.word	0x08016474
 80160e4:	08016470 	.word	0x08016470

080160e8 <__retarget_lock_acquire_recursive>:
 80160e8:	4770      	bx	lr

080160ea <__retarget_lock_release_recursive>:
 80160ea:	4770      	bx	lr

080160ec <__aeabi_memcpy>:
 80160ec:	b510      	push	{r4, lr}
 80160ee:	f000 f80d 	bl	801610c <memcpy>
 80160f2:	bd10      	pop	{r4, pc}

080160f4 <__aeabi_memset>:
 80160f4:	000b      	movs	r3, r1
 80160f6:	b510      	push	{r4, lr}
 80160f8:	0011      	movs	r1, r2
 80160fa:	001a      	movs	r2, r3
 80160fc:	f7ff ffb0 	bl	8016060 <memset>
 8016100:	bd10      	pop	{r4, pc}

08016102 <__aeabi_memclr>:
 8016102:	b510      	push	{r4, lr}
 8016104:	2200      	movs	r2, #0
 8016106:	f7ff fff5 	bl	80160f4 <__aeabi_memset>
 801610a:	bd10      	pop	{r4, pc}

0801610c <memcpy>:
 801610c:	2300      	movs	r3, #0
 801610e:	b510      	push	{r4, lr}
 8016110:	429a      	cmp	r2, r3
 8016112:	d100      	bne.n	8016116 <memcpy+0xa>
 8016114:	bd10      	pop	{r4, pc}
 8016116:	5ccc      	ldrb	r4, [r1, r3]
 8016118:	54c4      	strb	r4, [r0, r3]
 801611a:	3301      	adds	r3, #1
 801611c:	e7f8      	b.n	8016110 <memcpy+0x4>
	...

08016120 <_init>:
 8016120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016122:	46c0      	nop			@ (mov r8, r8)
 8016124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016126:	bc08      	pop	{r3}
 8016128:	469e      	mov	lr, r3
 801612a:	4770      	bx	lr

0801612c <_fini>:
 801612c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801612e:	46c0      	nop			@ (mov r8, r8)
 8016130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016132:	bc08      	pop	{r3}
 8016134:	469e      	mov	lr, r3
 8016136:	4770      	bx	lr
