Reading E:/fpga_user/fpga_soft/Modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do cmd.do
# 0
# 0
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap gw5a ./gw5a 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# Compiling Gowin primitives into local './gw5a' library...
# E:/GOWIN/Gowin_V1.9.12_x64/IDE
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -work gw5a E:/GOWIN/Gowin_V1.9.12_x64/IDE/simlib/gw5a/prim_sim.v 
# -- Compiling UDP mux2
# -- Compiling module MUX2
# -- Compiling module MUX2_LUT5
# -- Compiling module MUX2_LUT6
# -- Compiling module MUX2_LUT7
# -- Compiling module MUX2_LUT8
# -- Compiling module MUX2_MUX8
# -- Compiling module MUX2_MUX16
# -- Compiling module MUX2_MUX32
# -- Compiling module MUX4
# -- Compiling module MUX8
# -- Compiling module MUX16
# -- Compiling module MUX32
# -- Compiling module LUT1
# -- Compiling module LUT2
# -- Compiling module LUT3
# -- Compiling module LUT4
# -- Compiling module LUT5
# -- Compiling module LUT6
# -- Compiling module LUT7
# -- Compiling module LUT8
# -- Compiling module ALU
# -- Compiling module DFFSE
# -- Compiling module DFFRE
# -- Compiling module DFFPE
# -- Compiling module DFFCE
# -- Compiling module DLCE
# -- Compiling module DLPE
# -- Compiling module RAM16S1
# -- Compiling module RAM16S2
# -- Compiling module RAM16S4
# -- Compiling module RAM16SDP1
# -- Compiling module RAM16SDP2
# -- Compiling module RAM16SDP4
# -- Compiling module ROM16
# -- Compiling module INV
# -- Compiling module GND
# -- Compiling module VCC
# -- Compiling module GSR
# -- Compiling module IBUF
# -- Compiling module OBUF
# -- Compiling module TBUF
# -- Compiling module IOBUF
# -- Compiling module TLVDS_IBUF
# -- Compiling module TLVDS_OBUF
# -- Compiling module TLVDS_TBUF
# -- Compiling module TLVDS_IOBUF
# -- Compiling module ELVDS_OBUF
# -- Compiling module ELVDS_TBUF
# -- Compiling module ELVDS_IOBUF
# -- Compiling module MIPI_IBUF
# -- Compiling module MIPI_OBUF_A
# -- Compiling module ELVDS_IOBUF_R
# -- Compiling module I3C_IOBUF
# -- Compiling module TLVDS_IBUF_ADC
# -- Compiling module SP
# -- Compiling module SPX9
# -- Compiling module SDPB
# -- Compiling module SDPX9B
# -- Compiling module DPB
# -- Compiling module DPX9B
# -- Compiling module pROM
# -- Compiling module pROMX9
# -- Compiling module SDP36KE
# -- Compiling module SDP136K
# -- Compiling module MULTADDALU12X12
# -- Compiling module MULTALU27X18
# -- Compiling module MULT12X12
# -- Compiling module MULT27X36
# -- Compiling module MULTACC
# -- Compiling module IDDR
# -- Compiling module IDDRC
# -- Compiling module IDDR_MEM
# -- Compiling module ODDR
# -- Compiling module ODDRC
# -- Compiling module ODDR_MEM
# -- Compiling module IDES4
# -- Compiling module IDES8
# -- Compiling module IDES10
# -- Compiling module IDES16
# -- Compiling module IDES4_MEM
# -- Compiling module IVIDEO
# -- Compiling module IDES8_MEM
# -- Compiling module IDES14
# -- Compiling module IDES32
# -- Compiling module OSER4
# -- Compiling module OSER4_MEM
# -- Compiling module OVIDEO
# -- Compiling module OSER8
# -- Compiling module OSER8_MEM
# -- Compiling module OSER10
# -- Compiling module OSER14
# -- Compiling module OSER16
# -- Compiling module IODELAY
# -- Compiling module OSIDES32
# -- Compiling module OSIDES64
# -- Compiling module DCE
# -- Compiling module DCS
# -- Compiling module DDRDLL
# -- Compiling module DLLDLY
# -- Compiling module CLKDIV
# -- Compiling module CLKDIV2
# -- Compiling module DHCE
# -- Compiling module OSC
# -- Compiling module OSCA
# -- Compiling module OSCB
# -- Compiling module PLL
# -- Compiling module PLLA
# -- Compiling module AE350_SOC
# -- Compiling module AE350_RAM
# -- Compiling module SAMB
# -- Compiling module OTP
# -- Compiling module CMSER
# -- Compiling module CMSERA
# -- Compiling module CMSERB
# -- Compiling module SAMBA
# -- Compiling module ADCLRC
# -- Compiling module ADCULC
# -- Compiling module ADC
# -- Compiling module ADC_SAR
# -- Compiling module ADCA
# -- Compiling module LICD
# -- Compiling module MIPI_DPHY_RX
# -- Compiling module MIPI_DPHY
# -- Compiling module MIPI_DPHYA
# -- Compiling module MIPI_CPHY
# -- Compiling module GTR12_QUAD
# -- Compiling module GTR12_UPAR
# -- Compiling module GTR12_PMAC
# -- Compiling module GTR12_QUADA
# -- Compiling module GTR12_UPARA
# -- Compiling module GTR12_PMACA
# -- Compiling module GTR12_QUADB
# 
# Top level modules:
# 	MUX2_LUT5
# 	MUX2_LUT6
# 	MUX2_LUT7
# 	MUX2_LUT8
# 	MUX2_MUX8
# 	MUX2_MUX16
# 	MUX2_MUX32
# 	LUT1
# 	LUT2
# 	LUT3
# 	LUT4
# 	LUT8
# 	ALU
# 	DFFSE
# 	DFFRE
# 	DFFPE
# 	DFFCE
# 	DLCE
# 	DLPE
# 	RAM16S1
# 	RAM16S2
# 	RAM16S4
# 	RAM16SDP1
# 	RAM16SDP2
# 	RAM16SDP4
# 	ROM16
# 	INV
# 	GND
# 	VCC
# 	GSR
# 	IBUF
# 	OBUF
# 	TBUF
# 	IOBUF
# 	TLVDS_IBUF
# 	TLVDS_OBUF
# 	TLVDS_TBUF
# 	TLVDS_IOBUF
# 	ELVDS_OBUF
# 	ELVDS_TBUF
# 	ELVDS_IOBUF
# 	MIPI_IBUF
# 	MIPI_OBUF_A
# 	ELVDS_IOBUF_R
# 	I3C_IOBUF
# 	TLVDS_IBUF_ADC
# 	SP
# 	SPX9
# 	SDPB
# 	SDPX9B
# 	DPB
# 	DPX9B
# 	pROM
# 	pROMX9
# 	SDP36KE
# 	SDP136K
# 	MULTADDALU12X12
# 	MULTALU27X18
# 	MULT12X12
# 	MULT27X36
# 	MULTACC
# 	IDDR
# 	IDDRC
# 	IDDR_MEM
# 	ODDR
# 	ODDRC
# 	ODDR_MEM
# 	IDES4
# 	IDES8
# 	IDES10
# 	IDES16
# 	IDES4_MEM
# 	IVIDEO
# 	IDES8_MEM
# 	IDES14
# 	IDES32
# 	OSER4
# 	OSER4_MEM
# 	OVIDEO
# 	OSER8
# 	OSER8_MEM
# 	OSER10
# 	OSER14
# 	OSER16
# 	OSIDES64
# 	DCE
# 	DCS
# 	DDRDLL
# 	DLLDLY
# 	CLKDIV
# 	CLKDIV2
# 	DHCE
# 	OSC
# 	OSCA
# 	OSCB
# 	PLL
# 	PLLA
# 	AE350_SOC
# 	AE350_RAM
# 	SAMB
# 	OTP
# 	CMSER
# 	CMSERA
# 	CMSERB
# 	SAMBA
# 	ADCLRC
# 	ADCULC
# 	ADC
# 	ADC_SAR
# 	ADCA
# 	LICD
# 	MIPI_DPHY_RX
# 	MIPI_DPHY
# 	MIPI_DPHYA
# 	MIPI_CPHY
# 	GTR12_QUAD
# 	GTR12_UPAR
# 	GTR12_PMAC
# 	GTR12_QUADA
# 	GTR12_UPARA
# 	GTR12_PMACA
# 	GTR12_QUADB
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compiling all design and testbench files into './work' library...
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/clk/gowin_pll/gowin_pll.v 
# -- Compiling module Gowin_PLL
# 
# Top level modules:
# 	Gowin_PLL
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/clk/Gowin_PLL_24/Gowin_PLL_24.v 
# -- Compiling module Gowin_PLL_24
# 
# Top level modules:
# 	Gowin_PLL_24
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/accuml.v 
# -- Compiling module accuml
# 
# Top level modules:
# 	accuml
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/Sin.v 
# -- Compiling module Sin
# 
# Top level modules:
# 	Sin
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/DDS.v 
# -- Compiling module DDS
# 
# Top level modules:
# 	DDS
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/DAC.sv 
# -- Compiling module DAC
# 
# Top level modules:
# 	DAC
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/dac_handler.sv 
# -- Compiling module dac_handler
# 
# Top level modules:
# 	dac_handler
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/dds/custom_waveform_handler.sv 
# -- Compiling module custom_waveform_handler
# 
# Top level modules:
# 	custom_waveform_handler
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_multichannel.sv 
# -- Compiling module pwm_multi_channel
# 
# Top level modules:
# 	pwm_multi_channel
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/pwm_handler.v 
# -- Compiling module pwm_handler
# 
# Top level modules:
# 	pwm_handler
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:39 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/seq_generator.v 
# -- Compiling module seq_generator
# 
# Top level modules:
# 	seq_generator
# End time: 17:15:39 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/seq_multichannel.sv 
# -- Compiling module seq_multi_channel
# 
# Top level modules:
# 	seq_multi_channel
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/pwm/seq_handler.v 
# -- Compiling module seq_handler
# 
# Top level modules:
# 	seq_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vcom -work work ../../rtl/uart/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX
# -- Compiling architecture FULL of UART_TX
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vcom -work work ../../rtl/uart/uart_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture FULL of UART_RX
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo 
# -- Compiling module Fixed_Point_Divider_Top
# 
# Top level modules:
# 	Fixed_Point_Divider_Top
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/uart.v 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/usb_uart_config.v 
# -- Compiling module usb_uart_config
# 
# Top level modules:
# 	usb_uart_config
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/uart/uart_handler.v 
# -- Compiling module uart_handler
# 
# Top level modules:
# 	uart_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/simple_spi_master.v 
# -- Compiling module simple_spi_master
# 
# Top level modules:
# 	simple_spi_master
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/simple_spi_slave.v 
# -- Compiling module simple_spi_slave
# 
# Top level modules:
# 	simple_spi_slave
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/spi_handler.v 
# -- Compiling module spi_handler
# 
# Top level modules:
# 	spi_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/spi/spi_slave_handler.v 
# -- Compiling module spi_slave_handler
# 
# Top level modules:
# 	spi_slave_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/digital_signal_measure.sv 
# -- Compiling module digital_signal_measure
# 
# Top level modules:
# 	digital_signal_measure
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/dsm_multichannel.sv 
# -- Compiling module dsm_multichannel
# 
# Top level modules:
# 	dsm_multichannel
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/dsm_multichannel_handler.sv 
# -- Compiling module dsm_multichannel_handler
# 
# Top level modules:
# 	dsm_multichannel_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:40 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/logic/digital_capture_handler.v 
# -- Compiling module digital_capture_handler
# 
# Top level modules:
# 	digital_capture_handler
# End time: 17:15:40 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/i2c/i2c_bit_shift.v 
# -- Compiling module i2c_bit_shift
# 
# Top level modules:
# 	i2c_bit_shift
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/i2c/i2c_control.v 
# -- Compiling module i2c_control
# 
# Top level modules:
# 	i2c_control
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/i2c/i2c_handler.v 
# -- Compiling module i2c_handler
# 
# Top level modules:
# 	i2c_handler
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/one_wire/one_wire_master.v 
# -- Compiling module one_wire_master
# 
# Top level modules:
# 	one_wire_master
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/one_wire/one_wire_handler.v 
# -- Compiling module one_wire_handler
# 
# Top level modules:
# 	one_wire_handler
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/upload_adapter_0.v 
# -- Compiling module upload_adapter
# 
# Top level modules:
# 	upload_adapter
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/upload_packer_0.v 
# -- Compiling module upload_packer
# 
# Top level modules:
# 	upload_packer
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/upload_arbiter_0.v 
# -- Compiling module upload_arbiter
# 
# Top level modules:
# 	upload_arbiter
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/protocol_parser.v 
# -- Compiling module protocol_parser
# 
# Top level modules:
# 	protocol_parser
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/command_processor.v 
# -- Compiling module command_processor
# 
# Top level modules:
# 	command_processor
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../rtl/cdc.v 
# -- Compiling module cdc
# 
# Top level modules:
# 	cdc
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:15:41 on Oct 24,2025
# vlog -sv "+incdir+../../rtl" ../../tb/cdc_seq_tb.sv 
# -- Compiling module cdc_seq_tb
# 
# Top level modules:
# 	cdc_seq_tb
# End time: 17:15:41 on Oct 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Starting simulation...
# vsim -L gw5a work.cdc_seq_tb -voptargs=""+acc"" -t ps 
# Start time: 17:15:41 on Oct 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "UART_TX(FULL)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "UART_RX(FULL)".
# ** Note: (vopt-143) Recognized 5 FSMs in module "upload_packer(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "upload_arbiter(fast)".
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 26, found 20.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'i2c_sda'.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'i2c_scl'.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'spi_slave_miso'.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'spi_slave_mosi'.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'spi_slave_cs_n'.
# ** Warning: ../../tb/cdc_seq_tb.sv(65): (vopt-2718) [TFMPC] - Missing connection for port 'spi_slave_clk'.
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_slave_handler(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_handler(fast)".
# ** Note: (vopt-143) Recognized 3 FSMs in module "uart_handler(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "i2c_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "custom_waveform_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_bit_shift(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "dsm_multichannel_handler(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "i2c_control(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "digital_capture_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "simple_spi_slave(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "command_processor(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "protocol_parser(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "simple_spi_master(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "digital_signal_measure(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "seq_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "pwm_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "dac_handler(fast)".
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.cdc_seq_tb(fast)
# Loading work.cdc(fast)
# Loading work.upload_adapter(fast)
# Loading work.upload_packer(fast)
# Loading work.upload_arbiter(fast)
# Loading work.protocol_parser(fast)
# Loading work.command_processor(fast)
# Loading work.pwm_handler(fast)
# Loading work.pwm_multi_channel(fast)
# Loading work.pwm_generator(fast)
# Loading work.uart_handler(fast)
# Loading work.UART(fast)
# Loading work.Fixed_Point_Divider_Top(fast)
# Loading work.dac_handler(fast)
# Loading work.DAC(fast)
# Loading work.DDS(fast)
# Loading work.accuml(fast)
# Loading work.Sin(fast)
# Loading work.spi_handler(fast)
# Loading work.simple_spi_master(fast)
# Loading work.spi_slave_handler(fast)
# Loading work.simple_spi_slave(fast)
# Loading work.dsm_multichannel_handler(fast)
# Loading work.dsm_multichannel(fast)
# Loading work.digital_signal_measure(fast)
# Loading work.i2c_handler(fast)
# Loading work.i2c_control(fast)
# Loading work.i2c_bit_shift(fast)
# Loading work.digital_capture_handler(fast)
# Loading work.custom_waveform_handler(fast)
# Loading work.seq_handler(fast)
# Loading work.seq_multi_channel(fast)
# Loading work.seq_generator(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_tx(full)#1
# Loading work.uart_rx(full)#1
# ** Warning: (vsim-3015) ../../rtl/uart/uart.v(143): [PCDPC] - Port size (32) does not match connection size (34) for port 'dividend'. The port definition is at: ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo(9).
#    Time: 0 ps  Iteration: 0  Instance: /cdc_seq_tb/dut/u_uart_handler/u_UART/your_instance_name File: ../../rtl/uart/fixed_point_divider/fixed_point_divider.vo
# ** Warning: (vsim-3015) ../../rtl/cdc.v(396): [PCDPC] - Port size (14) does not match connection size (1) for port 'dac_data'. The port definition is at: ../../rtl/dds/dac_handler.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /cdc_seq_tb/dut/u_dac_handler File: ../../rtl/dds/dac_handler.sv
# ** Warning: (vsim-3015) ../../rtl/cdc.v(524): [PCDPC] - Port size (14) does not match connection size (1) for port 'dac_data'. The port definition is at: ../../rtl/dds/custom_waveform_handler.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /cdc_seq_tb/dut/u_custom_waveform_handler File: ../../rtl/dds/custom_waveform_handler.sv
# Adding waveforms...
# ** Error: invalid command name "0"
# Error in macro ./cmd.do line 157
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "add wave -group "SEQ Multi-Channel" /cdc_seq_tb/dut/u_seq_handler/u_seq_multi/seq_out_vector[0]"
#  quit -f
# End time: 17:15:43 on Oct 24,2025, Elapsed time: 0:00:02
# Errors: 3, Warnings: 10
