<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_PWM</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_PWM_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba6a2a2d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_PWM_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba6a2a2d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9e6a5a43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d3910b85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PWM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dir</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_PWM_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PWM_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_PWM_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d28bdf65</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_PWM_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PWM_Generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_PWM_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/data/AXI_PWM.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/data/AXI_PWM.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/src/AXI_PWM.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/src/AXI_PWM.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXI_PWM_v1_0/src/AXI_PWM_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_PWM_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d3910b85</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI_PWM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:minimum="4" spirit:maximum="32" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_PWM_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_PWM_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-07-07T08:09:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1515dfe_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560a1251_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565386fe_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71410de6_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c05b379_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433dff96_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149f3818_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b6a707_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56108a6d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@936c429_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41592d1c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433cda73_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3db025_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e84bff7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25644c6d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b13524a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1601dd63_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ba639_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35314ce_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f4a7b8_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb5e21a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22542bc8_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432e7646_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b30085_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f7c950_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27525a2e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c7ad20_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30abb330_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a2aa42_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afb4185_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bad4c8_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48181763_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772d96bd_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4d12c2_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bbd045_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bab196_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e26d875_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b86477_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f6650b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e60d520_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20306c45_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422099c5_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3772c418_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5fb623_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cee41c4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c7fb28_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e624b1c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9fa86a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286cad20_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf1509d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee0f8c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b65b9da_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a003f8a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3537c6b7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165a9ece_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e71e3b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3612a4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f45b6de_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1636284f_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c082eb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798691c0_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c61e03e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd9ef8a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d02060d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d736d7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122ee49f_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a169d76_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3320571e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653e53b1_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e84c2b9_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cae9bb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7c784d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a9714f_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378657f2_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acc3478_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779e3f43_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77edd59e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0e8fbd_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14974a01_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b832aca_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2443fe06_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d829b58_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c93405_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ab2a73_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6a9973_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e16949d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbcaec8_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376d4aab_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1fad47_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fb7eb3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116b8fff_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c7bf59_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48623ca7_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45679063_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a70d609_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770a2aa4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a086f35_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8db18b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503b768e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2b1dd5_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a11373e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612658d3_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49841a9d_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8f809a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f7b3f4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c81ec0_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491e2056_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a29da31_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8f0f7c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e3248a_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e987d33_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3714383_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc557ad_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a63eb_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a39adf_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b78b5b0_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28826e10_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b5731e_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2829b2c4_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298d2740_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fab2696_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4417ec14_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5b4f9f_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d8df7b_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e73b23c_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b690b66_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79569f2_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96ec442_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373f8b83_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26640618_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3d2f80_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4643b5c6_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d15253_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136604af_ARCHIVE_LOCATION">c:/Users/sen/Documents/VivadoProj/ip/ip_repo/AXI_PWM_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7c46a31e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cc4a2739"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c4d33530"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a38560"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="32a87284"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
