{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652426859514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652426859521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 12:57:39 2022 " "Processing started: Fri May 13 12:57:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652426859521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426859521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426859521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652426860093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652426860093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-extend " "Found design unit 1: sign_extend-extend" {  } { { "sign_extend.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868845 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868847 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868852 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868854 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868857 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left1shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left1shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left1_shifter-shift " "Found design unit 1: left1_shifter-shift" {  } { { "left1shifter.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/left1shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868858 ""} { "Info" "ISGN_ENTITY_NAME" "1 left1_shifter " "Found entity 1: left1_shifter" {  } { { "left1shifter.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/left1shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register_fetch-behavior " "Found design unit 1: instruction_register_fetch-behavior" {  } { { "instruction_register_fetch.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/instruction_register_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868861 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register_fetch " "Found entity 1: instruction_register_fetch" {  } { { "instruction_register_fetch.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/instruction_register_fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/instruction_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868863 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/IITB_RISC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868866 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_check-behave " "Found design unit 1: eq_check-behave" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/eq_check.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868867 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_check " "Found entity 1: eq_check" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/eq_check.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868870 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868872 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868875 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868878 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652426868884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652426868927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/IITB_RISC.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg_exe " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg_exe\"" {  } { { "datapath.vhd" "Inst_reg_exe" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg_exe\|dregister:next_instruction1 " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg_exe\|dregister:next_instruction1\"" {  } { { "instruction_register.vhd" "next_instruction1" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/instruction_register.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register_fetch datapath:datapath_risc\|instruction_register_fetch:Inst_reg_fetch " "Elaborating entity \"instruction_register_fetch\" for hierarchy \"datapath:datapath_risc\|instruction_register_fetch:Inst_reg_fetch\"" {  } { { "datapath.vhd" "Inst_reg_fetch" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se6 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se6\"" {  } { { "datapath.vhd" "se6" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se9 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se9\"" {  } { { "datapath.vhd" "se9" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_mem_a " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_mem_a\"" {  } { { "datapath.vhd" "mux_mem_a" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_op1 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_op1\"" {  } { { "datapath.vhd" "mux_op1" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a3\"" {  } { { "datapath.vhd" "mux_a3" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a2\"" {  } { { "datapath.vhd" "mux_a2" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_check datapath:datapath_risc\|eq_check:compare " "Elaborating entity \"eq_check\" for hierarchy \"datapath:datapath_risc\|eq_check:compare\"" {  } { { "datapath.vhd" "compare" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "final eq_check.vhd(26) " "VHDL Process Statement warning at eq_check.vhd(26): signal \"final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eq_check.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/eq_check.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868942 "|IITB_RISC|datapath:datapath_risc|eq_check:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(20) " "Inferred latch for \"carry\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 "|IITB_RISC|datapath:datapath_risc|alu:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left1_shifter datapath:datapath_risc\|left1_shifter:shifter1 " "Elaborating entity \"left1_shifter\" for hierarchy \"datapath:datapath_risc\|left1_shifter:shifter1\"" {  } { { "datapath.vhd" "shifter1" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/IITB_RISC.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652426868948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_op1 controlpath.vhd(22) " "VHDL Signal Declaration warning at controlpath.vhd(22): used implicit default value for signal \"m_op1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(102) " "VHDL Process Statement warning at controlpath.vhd(102): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(103) " "VHDL Process Statement warning at controlpath.vhd(103): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(104) " "VHDL Process Statement warning at controlpath.vhd(104): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(105) " "VHDL Process Statement warning at controlpath.vhd(105): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(106) " "VHDL Process Statement warning at controlpath.vhd(106): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(107) " "VHDL Process Statement warning at controlpath.vhd(107): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(108) " "VHDL Process Statement warning at controlpath.vhd(108): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(109) " "VHDL Process Statement warning at controlpath.vhd(109): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(134) " "VHDL Process Statement warning at controlpath.vhd(134): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(198) " "VHDL Process Statement warning at controlpath.vhd(198): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_A controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_A\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_irf controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"en_irf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868950 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_mem_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op1_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op1_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op2_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_op2_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a2 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_a3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_0 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_d3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_1 controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_d3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_z controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_comp_a controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_comp_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_comp_b controlpath.vhd(53) " "VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable \"m_comp_b\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_comp_b controlpath.vhd(53) " "Inferred latch for \"m_comp_b\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_comp_a controlpath.vhd(53) " "Inferred latch for \"m_comp_a\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_z controlpath.vhd(53) " "Inferred latch for \"m_z\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(53) " "Inferred latch for \"op_sel\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_1 controlpath.vhd(53) " "Inferred latch for \"m_d3_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_0 controlpath.vhd(53) " "Inferred latch for \"m_d3_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_1 controlpath.vhd(53) " "Inferred latch for \"m_a3_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_0 controlpath.vhd(53) " "Inferred latch for \"m_a3_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a2 controlpath.vhd(53) " "Inferred latch for \"m_a2\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2_1 controlpath.vhd(53) " "Inferred latch for \"m_op2_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2_0 controlpath.vhd(53) " "Inferred latch for \"m_op2_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1_1 controlpath.vhd(53) " "Inferred latch for \"m_op1_1\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1_0 controlpath.vhd(53) " "Inferred latch for \"m_op1_0\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a controlpath.vhd(53) " "Inferred latch for \"m_mem_a\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868951 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(53) " "Inferred latch for \"rd_mem\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(53) " "Inferred latch for \"wr_mem\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_irf controlpath.vhd(53) " "Inferred latch for \"en_irf\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(53) " "Inferred latch for \"en_ir\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(53) " "Inferred latch for \"wr_rf\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_A controlpath.vhd(53) " "Inferred latch for \"en_A\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(53) " "Inferred latch for \"en_c\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(53) " "Inferred latch for \"en_z\" at controlpath.vhd(53)" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426868952 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652426869365 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlpath:controlpath_risc\|m_comp_a controlpath:controlpath_risc\|m_comp_b " "Duplicate LATCH primitive \"controlpath:controlpath_risc\|m_comp_a\" merged with LATCH primitive \"controlpath:controlpath_risc\|m_comp_b\"" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652426869407 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1652426869407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a " "Latch controlpath:controlpath_risc\|m_mem_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW2 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW2" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652426869408 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652426869408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_comp_b " "Latch controlpath:controlpath_risc\|m_comp_b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652426869408 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652426869408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_z " "Latch controlpath:controlpath_risc\|m_z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW1" {  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652426869408 ""}  } { { "controlpath.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652426869408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "IITB_RISC.vhd" "" { Text "D:/Study_Materials/SEM4/Project/EE309_Project1_20D070008/Project1_309_IITBRISC2022/IITB_RISC.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652426870290 "|IITB_RISC|clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652426870290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1201 " "Implemented 1201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652426870290 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652426870290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1070 " "Implemented 1070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652426870290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652426870290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652426870353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 12:57:50 2022 " "Processing ended: Fri May 13 12:57:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652426870353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652426870353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652426870353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652426870353 ""}
