// Seed: 1968267623
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply1 id_6
);
  logic id_8;
  ;
  assign id_4 = -1;
  tri0 id_9;
  assign module_1.id_6 = 0;
  assign id_9 = 1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    input supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wor _id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6
);
  logic [id_3 : -1] id_8;
  or primCall (id_1, id_6, id_8, id_0, id_4);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_0,
      id_2,
      id_0,
      id_6
  );
endmodule
