<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE board SYSTEM "/opt/Xilinx/Vivado/2022.1/data/boards/board_schemas/current/board.dtd">
<board schema_version="2.0" vendor="ti.com" name="ads42xx" display_name="ADS42XX Evaluation Module" url="https://www.ti.com/tool/ADS4225EVM?keyMatch=&tisearch=search-everything&usecase=hardware">
  <compatible_board_revisions>
    <revision id="0">A.0</revision>
  </compatible_board_revisions>
  <file_version>1.4</file_version>
  <description>FMC ADS42XX Evaluation Module</description>
  <components>
    <component name="lpc_connector" major_group="Analog to Digital Converter" display_name="FMC ADS42XX Evaluation Module"   type="connector" sub_type="fmc_lpc">
      <pins>
	<pin index="98"  name="fmc_lpc_la14_p"></pin> 
        <pin index="99"  name="fmc_lpc_la14_n"></pin> 
	<pin index="106" name="fmc_lpc_la27_p"></pin>		      
	<pin index="107" name="fmc_lpc_la27_n"></pin>
	<pin index="134" name="fmc_lpc_la09_p"></pin> 
	<pin index="135" name="fmc_lpc_la09_n"></pin> 
	<pin index="137" name="fmc_lpc_la13_p"></pin> 
	<pin index="138" name="fmc_lpc_la13_n"></pin> 
	<pin index="140" name="fmc_lpc_la17_p"></pin> 		      
	<pin index="141" name="fmc_lpc_la17_n"></pin> 		      
	<pin index="252" name="fmc_lpc_la08_p"></pin> 
	<pin index="253" name="fmc_lpc_la08_n"></pin> 
	<pin index="255" name="fmc_lpc_la12_p"></pin> 
	<pin index="256" name="fmc_lpc_la12_n"></pin> 
	<pin index="258" name="fmc_lpc_la16_p"></pin> 
	<pin index="259" name="fmc_lpc_la16_n"></pin> 
	<pin index="261" name="fmc_lpc_la20_p"></pin> 
	<pin index="262" name="fmc_lpc_la20_n"></pin> 
	<pin index="264" name="fmc_lpc_la22_p"></pin> 
	<pin index="265" name="fmc_lpc_la22_n"></pin> 
	<pin index="267" name="fmc_lpc_la25_p"></pin> 
	<pin index="268" name="fmc_lpc_la25_n"></pin> 
	<pin index="287" name="fmc_lpc_la02_p"></pin> 
	<pin index="288" name="fmc_lpc_la02_n"></pin> 
	<pin index="293" name="fmc_lpc_la07_p"></pin> 
	<pin index="294" name="fmc_lpc_la07_n"></pin> 
	<pin index="296" name="fmc_lpc_la11_p"></pin> 
	<pin index="297" name="fmc_lpc_la11_n"></pin> 
	<pin index="299" name="fmc_lpc_la15_p"></pin> 
	<pin index="300" name="fmc_lpc_la15_n"></pin> 
	<pin index="302" name="fmc_lpc_la19_p"></pin> 
	<pin index="303" name="fmc_lpc_la19_n"></pin> 
	<pin index="305" name="fmc_lpc_la21_p"></pin> 
	<pin index="306" name="fmc_lpc_la21_n"></pin> 
	<pin index="308" name="fmc_lpc_la24_p"></pin> 
	<pin index="309" name="fmc_lpc_la24_n"></pin>
      </pins>

  </component>

  <component name="ads42xx" major_group="Analog to Digital Converter" display_name="ADC IC" type="chip" sub_type="chip">
 <pins>
	<pin index="62"  name="adc_b_0_n"></pin>
	<pin index="63"  name="adc_b_0_p"></pin>
	<pin index=" 2"  name="adc_b_2_n"></pin>
	<pin index=" 3"  name="adc_b_2_p"></pin>
	<pin index=" 4"  name="adc_b_4_n"></pin>
	<pin index=" 5"  name="adc_b_4_p"></pin>
	<pin index=" 6"  name="adc_b_6_n"></pin>
	<pin index=" 7"  name="adc_b_6_p"></pin>
	<pin index=" 8"  name="adc_b_8_n"></pin>
	<pin index=" 9"  name="adc_b_8_p"></pin>
	<pin index="10"  name="adc_b_10_n"></pin>
	<pin index="11"  name="adc_b_10_p"></pin>

	<pin index="13"  name="spi_sck"></pin>
	<pin index="14"  name="spi_db0"></pin>
	<pin index="15"  name="spi_csn"></pin>
	
	<pin index="42"  name="adc_a_0_n"></pin> 
	<pin index="43"  name="adc_a_0_p"></pin> 
	<pin index="44"  name="adc_a_2_n"></pin> 
	<pin index="45"  name="adc_a_2_p"></pin> 
	<pin index="46"  name="adc_a_4_n"></pin> 
	<pin index="47"  name="adc_a_4_p"></pin> 
	<pin index="50"  name="adc_a_6_n"></pin> 
	<pin index="51"  name="adc_a_6_p"></pin> 
	<pin index="52"  name="adc_a_8_n"></pin> 
	<pin index="53"  name="adc_a_8_p"></pin> 
	<pin index="54"  name="adc_a_10_n"></pin>
	<pin index="55"  name="adc_a_10_p"></pin>

	<pin index="56"  name="lvds_clk_n"></pin>
	<pin index="57"  name="lvds_clk_p"></pin>
 </pins>

      <interfaces>
	<interface mode="master" name="lvds_clock_intf" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ads42xx">
	  <description>LVDS Sampling Clock</description>
	  <port_maps>
	    <port_map logical_port="CLK_P" physical_port="lvds_clk_p" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="lvds_clk_p"/>
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_N" physical_port="lvds_clk_n" dir="out">
	      <pin_maps>
		<pin_map port_index="0" component_pin="lvds_clk_n"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>
      <interface mode="master" name="adc_data_a_intf" type="xilinx.com:signal:data:1.0" of_component="ads42xx">
	  <description>LVDS Data Interface</description>
	  <port_maps>
	    <port_map logical_port="DATA" physical_port="adc_a_p" dir="out" left="5" right="0">
	      <pin_maps>				
		<pin_map port_index="0"  component_pin="adc_a_0_p"/>
		<pin_map port_index="1"  component_pin="adc_a_2_p"/>
		<pin_map port_index="2"  component_pin="adc_a_4_p"/>
		<pin_map port_index="3"  component_pin="adc_a_6_p"/>
		<pin_map port_index="4"  component_pin="adc_a_8_p"/>
		<pin_map port_index="5"  component_pin="adc_a_10_p"/>
	      </pin_maps>
	    </port_map>
   	    <port_map logical_port="DATA" physical_port="adc_a_n" dir="out" left="5" right="0">
	      <pin_maps>				
		<pin_map port_index="0"  component_pin="adc_a_0_n"/>
		<pin_map port_index="1"  component_pin="adc_a_2_n"/>
		<pin_map port_index="2"  component_pin="adc_a_4_n"/>
		<pin_map port_index="3"  component_pin="adc_a_6_n"/>
		<pin_map port_index="4"  component_pin="adc_a_8_n"/>
		<pin_map port_index="5"  component_pin="adc_a_10_n"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
      </interface>
      <interface mode="master" name="adc_data_b_intf" type="xilinx.com:signal:data:1.0" of_component="ads42xx">
	  <description>LVDS Sampling Clock</description>
	  <port_maps>
	    <port_map logical_port="DATA" physical_port="adc_b_p" dir="out" left="5" right="0">
	      <pin_maps>				
		<pin_map port_index="0"  component_pin="adc_b_0_p"/>
		<pin_map port_index="1"  component_pin="adc_b_2_p"/>
		<pin_map port_index="2"  component_pin="adc_b_4_p"/>
		<pin_map port_index="3"  component_pin="adc_b_6_p"/>
		<pin_map port_index="4"  component_pin="adc_b_8_p"/>
		<pin_map port_index="5"  component_pin="adc_b_10_p"/>
	      </pin_maps>
	    </port_map>
   	    <port_map logical_port="DATA" physical_port="adc_b_n" dir="out" left="5" right="0">
	      <pin_maps>				
		<pin_map port_index="0"  component_pin="adc_b_0_n"/>
		<pin_map port_index="1"  component_pin="adc_b_2_n"/>
		<pin_map port_index="2"  component_pin="adc_b_4_n"/>
		<pin_map port_index="3"  component_pin="adc_b_6_n"/>
		<pin_map port_index="4"  component_pin="adc_b_8_n"/>
		<pin_map port_index="5" component_pin="adc_b_10_n"/>
	      </pin_maps>
	    </port_map>
	  </port_maps>
      </interface>     
      <interface mode="master" name="spi_ctl_intf" type="xilinx.com:interface:spi_rtl:1.0" of_component="ads42xx">
        <description>ADC SPI Control</description>
	<preferred_ips>
	  <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
	</preferred_ips>
	<port_maps>
          <port_map logical_port="IO0_I" physical_port="spi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="spi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="spi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_db0"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="spi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="spi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="spi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_csn"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="spi_sck_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="spi_sck_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="spi_sck_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sck"/> 
            </pin_maps>
          </port_map>
	</port_maps>
      </interface>
    </interfaces> 
    <component_modes>
     <component_mode name="chan_a" display_name="Channel A Only">
       <interfaces>
         <interface name="adc_data_a_intf"     order="0"/>
	 <interface name="spi_ctl_intf"        order="1"/>
	 <interface name="lvds_clock_intf"     order="2"/>
       </interfaces>
     </component_mode>
     <component_mode name="chan_b" display_name="Channel B Only">
       <interfaces>
         <interface name="adc_data_b_intf"     order="0"/>
	 <interface name="spi_ctl_intf"        order="1"/>
	 <interface name="lvds_clock_intf"     order="2"/>
       </interfaces>
     </component_mode>
     <component_mode name="chan_ab" display_name="Channel B Only">
       <interfaces>
         <interface name="adc_data_a_intf"     order="0"/>
	 <interface name="adc_data_b_intf"     order="1"/>
	 <interface name="spi_ctl_intf"        order="2"/>
         <interface name="lvds_clock_intf"     order="3"/>
       </interfaces>
     </component_mode>     
    </component_modes>
  </component>  
  </components>
  <connections>
    <connection name="lpc_connector_ads42xx" component1="lpc_connector" component2="ads42xx">
      <connection_map name="lpc_connector_spi_db0"    c1_st_index="134" c1_end_index="134" c2_st_index="14" c2_end_index="14"/>
      <connection_map name="lpc_connector_spi_csn"    c1_st_index="135" c1_end_index="135" c2_st_index="15" c2_end_index="15"/>
      <connection_map name="lpc_connector_spi_sck"    c1_st_index="138" c1_end_index="138" c2_st_index="13" c2_end_index="13"/>
      
      <connection_map name="lpc_connector_adc_a_0_p"  c1_st_index="106" c1_end_index="106" c2_st_index="43" c2_end_index="43"/>
      <connection_map name="lpc_connector_adc_a_2_p"  c1_st_index="287" c1_end_index="287" c2_st_index="45" c2_end_index="45"/>
      <connection_map name="lpc_connector_adc_a_4_p"  c1_st_index="267" c1_end_index="267" c2_st_index="47" c2_end_index="47"/>
      <connection_map name="lpc_connector_adc_a_6_p"  c1_st_index="308" c1_end_index="308" c2_st_index="51" c2_end_index="51"/>
      <connection_map name="lpc_connector_adc_a_8_p"  c1_st_index="305" c1_end_index="305" c2_st_index="53" c2_end_index="53"/>
      <connection_map name="lpc_connector_adc_a_10_p" c1_st_index="264" c1_end_index="264" c2_st_index="55" c2_end_index="55"/>

      
      <connection_map name="lpc_connector_adc_a_0_n"  c1_st_index="107" c1_end_index="107" c2_st_index="42" c2_end_index="42"/>
      <connection_map name="lpc_connector_adc_a_2_n"  c1_st_index="288" c1_end_index="288" c2_st_index="44" c2_end_index="44"/>
      <connection_map name="lpc_connector_adc_a_4_n"  c1_st_index="268" c1_end_index="268" c2_st_index="46" c2_end_index="46"/>
      <connection_map name="lpc_connector_adc_a_6_n"  c1_st_index="309" c1_end_index="309" c2_st_index="50" c2_end_index="50"/>
      <connection_map name="lpc_connector_adc_a_8_n"  c1_st_index="306" c1_end_index="306" c2_st_index="52" c2_end_index="52"/>
      <connection_map name="lpc_connector_adc_a_10_n" c1_st_index="265" c1_end_index="265" c2_st_index="54" c2_end_index="54"/>
      
      <connection_map name="lpc_connector_adc_b_0_p"  c1_st_index="302" c1_end_index="302" c2_st_index="63" c2_end_index="63"/>
      <connection_map name="lpc_connector_adc_b_2_p"  c1_st_index="299" c1_end_index="299" c2_st_index="3"  c2_end_index="3"/>
      <connection_map name="lpc_connector_adc_b_4_p"  c1_st_index="258" c1_end_index="258" c2_st_index="5"  c2_end_index="5"/>
      <connection_map name="lpc_connector_adc_b_6_p"  c1_st_index="296" c1_end_index="296" c2_st_index="7"  c2_end_index="7"/>
      <connection_map name="lpc_connector_adc_b_8_p"  c1_st_index="255" c1_end_index="255" c2_st_index="9"  c2_end_index="9"/>
      <connection_map name="lpc_connector_adc_b_10_p" c1_st_index="293" c1_end_index="293" c2_st_index="11" c2_end_index="11"/>
      
      <connection_map name="lpc_connector_adc_b_0_n"  c1_st_index="303" c1_end_index="303" c2_st_index="62" c2_end_index="62"/>
      <connection_map name="lpc_connector_adc_b_2_n"  c1_st_index="300" c1_end_index="300" c2_st_index="2"  c2_end_index="2" />
      <connection_map name="lpc_connector_adc_b_4_n"  c1_st_index="259" c1_end_index="259" c2_st_index="4"  c2_end_index="4" />
      <connection_map name="lpc_connector_adc_b_6_n"  c1_st_index="297" c1_end_index="297" c2_st_index="6"  c2_end_index="6" />
      <connection_map name="lpc_connector_adc_b_8_n"  c1_st_index="255" c1_end_index="255" c2_st_index="8"  c2_end_index="8" />
      <connection_map name="lpc_connector_adc_b_10_n" c1_st_index="293" c1_end_index="293" c2_st_index="10" c2_end_index="10"/>
      
      <connection_map name="lpc_connector_lvds_clk_p" c1_st_index="140" c1_end_index="140" c2_st_index="56" c2_end_index="56"/>
      <connection_map name="lpc_connector_lvds_clk_n" c1_st_index="141" c1_end_index="141" c2_st_index="57" c2_end_index="57"/>  
    </connection>   
  </connections>
 </board>
