##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
		4.2::Critical Path Report for CLK_PIN(0)_PAD
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.5::Critical Path Report for (CLK_PIN(0)_PAD:R vs. CLK_PIN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_SAR_1_theACLK               | N/A                   | Target: 1.60 MHz    | 
Clock: ADC_SAR_1_theACLK(routed)       | N/A                   | Target: 1.60 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock          | Frequency: 20.51 MHz  | Target: 1.20 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock(routed)  | N/A                   | Target: 1.20 MHz    | 
Clock: CLK_PIN(0)_PAD                  | Frequency: 26.89 MHz  | Target: 100.00 MHz  | 
Clock: CyBUS_CLK                       | Frequency: 37.88 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_1_IntClock  ADC_SAR_Seq_1_IntClock  833333           784582      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_1_IntClock  CyBUS_CLK               41666.7          31652       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_PIN(0)_PAD          CLK_PIN(0)_PAD          10000            -27185      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_1_IntClock  41666.7          34122       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               41666.7          15268       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Blue(0)_PAD    72640         CLK_PIN(0)_PAD:R  
Blue(0)_PAD    29957         CyBUS_CLK:R       
Green(0)_PAD   72420         CLK_PIN(0)_PAD:R  
Green(0)_PAD   30742         CyBUS_CLK:R       
Red(0)_PAD     71051         CLK_PIN(0)_PAD:R  
Red(0)_PAD     29071         CyBUS_CLK:R       
h_sync(0)_PAD  63372         CLK_PIN(0)_PAD:R  
v_sync(0)_PAD  60162         CLK_PIN(0)_PAD:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
****************************************************
Clock: ADC_SAR_Seq_1_IntClock
Frequency: 20.51 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell71  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_PIN(0)_PAD
********************************************
Clock: CLK_PIN(0)_PAD
Frequency: 26.89 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_11/main_0
Capture Clock  : Net_633_11/clock_0
Path slack     : -27185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           47272
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_11/main_0                    macrocell51   8822  47272  -27185  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  22169  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  22169  15268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  22169  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  22169  15268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_420/main_0
Capture Clock  : Net_420/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell134   1250   1250  34122  RISE       1
Net_420/main_0                              macrocell133   2784   4034  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_420/q                                        macrocell133   1250   1250  31652  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell134   5255   6505  31652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell71  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1


5.5::Critical Path Report for (CLK_PIN(0)_PAD:R vs. CLK_PIN(0)_PAD:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_11/main_0
Capture Clock  : Net_633_11/clock_0
Path slack     : -27185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           47272
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_11/main_0                    macrocell51   8822  47272  -27185  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_11/main_0
Capture Clock  : Net_633_11/clock_0
Path slack     : -27185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           47272
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_11/main_0                    macrocell51   8822  47272  -27185  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_6/clk_en
Capture Clock  : Net_756_6/clock_0
Path slack     : -25838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22389

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       30722
-------------------------------------   ----- 
End-of-path arrival time (ps)           48227
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_6/clk_en                     macrocell44   9777  48227  -25838  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_3/clk_en
Capture Clock  : Net_756_3/clock_0
Path slack     : -25838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22389

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       30722
-------------------------------------   ----- 
End-of-path arrival time (ps)           48227
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_3/clk_en                     macrocell47   9777  48227  -25838  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_2/clk_en
Capture Clock  : Net_756_2/clock_0
Path slack     : -25838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22389

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       30722
-------------------------------------   ----- 
End-of-path arrival time (ps)           48227
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_2/clk_en                     macrocell48   9777  48227  -25838  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_8/clk_en
Capture Clock  : Net_756_8/clock_0
Path slack     : -25837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21462

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29794
-------------------------------------   ----- 
End-of-path arrival time (ps)           47299
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_8/clk_en                     macrocell42   8849  47299  -25837  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_7/clk_en
Capture Clock  : Net_756_7/clock_0
Path slack     : -25837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21462

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29794
-------------------------------------   ----- 
End-of-path arrival time (ps)           47299
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_7/clk_en                     macrocell43   8849  47299  -25837  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_5/clk_en
Capture Clock  : Net_756_5/clock_0
Path slack     : -25837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21462

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29794
-------------------------------------   ----- 
End-of-path arrival time (ps)           47299
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_5/clk_en                     macrocell45   8849  47299  -25837  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_4/clk_en
Capture Clock  : Net_756_4/clock_0
Path slack     : -25837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21462

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29794
-------------------------------------   ----- 
End-of-path arrival time (ps)           47299
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_4/clk_en                     macrocell46   8849  47299  -25837  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:count_0\/clk_en
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : -24745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21497

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28738
-------------------------------------   ----- 
End-of-path arrival time (ps)           46243
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:count_0\/clk_en           macrocell142   6302  46243  -24745  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -24745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22405

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29645
-------------------------------------   ----- 
End-of-path arrival time (ps)           47150
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:not_last_reset\/clk_en    macrocell136   7210  47150  -24745  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_1071/clk_en
Capture Clock  : Net_1071/clock_0
Path slack     : -24742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22420

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29658
-------------------------------------   ----- 
End-of-path arrival time (ps)           47163
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
Net_1071/clk_en                      macrocell137   7222  47163  -24742  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:count_4\/clk_en
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : -24742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22420

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29658
-------------------------------------   ----- 
End-of-path arrival time (ps)           47163
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:count_4\/clk_en           macrocell138   7222  47163  -24742  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:count_3\/clk_en
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : -24742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22420

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29658
-------------------------------------   ----- 
End-of-path arrival time (ps)           47163
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:count_3\/clk_en           macrocell139   7222  47163  -24742  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:count_2\/clk_en
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : -24742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22420

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29658
-------------------------------------   ----- 
End-of-path arrival time (ps)           47163
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:count_2\/clk_en           macrocell140   7222  47163  -24742  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : \FreqDiv_2:count_1\/clk_en
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : -24742p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22420

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29658
-------------------------------------   ----- 
End-of-path arrival time (ps)           47163
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57    1250  18755  -27185  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/main_2  macrocell33   10082  28837  -24745  RISE       1
\MODULE_10:g1:a0:gx:u0:eq_7\/q       macrocell33    3350  32187  -24745  RISE       1
Net_869/main_4                       macrocell10    4403  36590  -24745  RISE       1
Net_869/q                            macrocell10    3350  39940  -24745  RISE       1
\FreqDiv_2:count_1\/clk_en           macrocell141   7222  47163  -24742  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_11/clk_en
Capture Clock  : Net_756_11/clock_0
Path slack     : -23834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22369

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28699
-------------------------------------   ----- 
End-of-path arrival time (ps)           46204
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_11/clk_en                    macrocell39   7754  46204  -23834  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_10/clk_en
Capture Clock  : Net_756_10/clock_0
Path slack     : -23834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22369

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28699
-------------------------------------   ----- 
End-of-path arrival time (ps)           46204
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_10/clk_en                    macrocell40   7754  46204  -23834  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_9/clk_en
Capture Clock  : Net_756_9/clock_0
Path slack     : -23834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22369

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28699
-------------------------------------   ----- 
End-of-path arrival time (ps)           46204
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_9/clk_en                     macrocell41   7754  46204  -23834  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_1/clk_en
Capture Clock  : Net_756_1/clock_0
Path slack     : -23834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22369

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28699
-------------------------------------   ----- 
End-of-path arrival time (ps)           46204
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_1/clk_en                     macrocell49   7754  46204  -23834  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_756_0/clk_en
Capture Clock  : Net_756_0/clock_0
Path slack     : -23834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               22369

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       28699
-------------------------------------   ----- 
End-of-path arrival time (ps)           46204
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_756_0/clk_en                     macrocell50   7754  46204  -23834  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_10/main_0
Capture Clock  : Net_633_10/clock_0
Path slack     : -23099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29589
-------------------------------------   ----- 
End-of-path arrival time (ps)           47094
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_10/main_0                    macrocell52   8644  47094  -23099  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_5/main_0
Capture Clock  : Net_633_5/clock_0
Path slack     : -23099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29589
-------------------------------------   ----- 
End-of-path arrival time (ps)           47094
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_5/main_0                     macrocell57   8644  47094  -23099  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_3/main_0
Capture Clock  : Net_633_3/clock_0
Path slack     : -23089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29579
-------------------------------------   ----- 
End-of-path arrival time (ps)           47084
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_3/main_0                     macrocell59   8634  47084  -23089  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_2/main_0
Capture Clock  : Net_633_2/clock_0
Path slack     : -23089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       29579
-------------------------------------   ----- 
End-of-path arrival time (ps)           47084
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_2/main_0                     macrocell60   8634  47084  -23089  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_11/main_5
Capture Clock  : Net_633_11/clock_0
Path slack     : -21305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       23887
-------------------------------------   ----- 
End-of-path arrival time (ps)           41392
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                                                      model name   delay     AT   slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                                                   macrocell57   1250  18755  -27185  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell3    9053  27808  -21305  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  31158  -21305  RISE       1
Net_633_11/main_5                                             macrocell51  10234  41392  -21305  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:count_0\/main_1
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : -20180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       25798
-------------------------------------   ----- 
End-of-path arrival time (ps)           40267
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
\FreqDiv_2:count_0\/main_1           macrocell142   3229  40267  -20180  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:count_4\/main_1
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : -20164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       26705
-------------------------------------   ----- 
End-of-path arrival time (ps)           41175
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
\FreqDiv_2:count_4\/main_1           macrocell138   4136  41175  -20164  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:count_3\/main_1
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : -20164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       26705
-------------------------------------   ----- 
End-of-path arrival time (ps)           41175
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
\FreqDiv_2:count_3\/main_1           macrocell139   4136  41175  -20164  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:count_2\/main_1
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : -20164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       26705
-------------------------------------   ----- 
End-of-path arrival time (ps)           41175
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
\FreqDiv_2:count_2\/main_1           macrocell140   4136  41175  -20164  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : Net_1071/main_1
Capture Clock  : Net_1071/clock_0
Path slack     : -20003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       26544
-------------------------------------   ----- 
End-of-path arrival time (ps)           41013
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
Net_1071/main_1                      macrocell137   3975  41013  -20003  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:count_1\/main_1
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : -20003p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       26544
-------------------------------------   ----- 
End-of-path arrival time (ps)           41013
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
Net_1077/main_0                      macrocell13    7567  33688  -20180  RISE       1
Net_1077/q                           macrocell13    3350  37038  -20180  RISE       1
\FreqDiv_2:count_1\/main_1           macrocell141   3975  41013  -20003  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_8/main_0
Capture Clock  : Net_633_8/clock_0
Path slack     : -16499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       25836
-------------------------------------   ----- 
End-of-path arrival time (ps)           43341
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_8/main_0                     macrocell54   4891  43341  -16499  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_7/main_0
Capture Clock  : Net_633_7/clock_0
Path slack     : -16499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       25836
-------------------------------------   ----- 
End-of-path arrival time (ps)           43341
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_7/main_0                     macrocell55   4891  43341  -16499  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_1/main_0
Capture Clock  : Net_633_1/clock_0
Path slack     : -16499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       25836
-------------------------------------   ----- 
End-of-path arrival time (ps)           43341
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_1/main_0                     macrocell61   4891  43341  -16499  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_0/main_0
Capture Clock  : Net_633_0/clock_0
Path slack     : -15662p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       25041
-------------------------------------   ----- 
End-of-path arrival time (ps)           42546
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_0/main_0                     macrocell62   4096  42546  -15662  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_9/main_0
Capture Clock  : Net_633_9/clock_0
Path slack     : -15248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           42091
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_9/main_0                     macrocell53   3641  42091  -15248  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_6/main_0
Capture Clock  : Net_633_6/clock_0
Path slack     : -15248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           42091
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_6/main_0                     macrocell56   3641  42091  -15248  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_4/main_0
Capture Clock  : Net_633_4/clock_0
Path slack     : -15248p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       24586
-------------------------------------   ----- 
End-of-path arrival time (ps)           42091
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                          macrocell57   1250  18755  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/main_2  macrocell35  10082  28837  -27185  RISE       1
\MODULE_11:g1:a0:gx:u0:eq_7\/q       macrocell35   3350  32187  -27185  RISE       1
Net_1085/main_4                      macrocell7    2913  35100  -27185  RISE       1
Net_1085/q                           macrocell7    3350  38450  -27185  RISE       1
Net_633_4/main_0                     macrocell58   3641  42091  -15248  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_8/q
Path End       : Net_633_11/main_4
Capture Clock  : Net_633_11/clock_0
Path slack     : -14711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                       14446
-------------------------------------   ----- 
End-of-path arrival time (ps)           34798
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_8/q        macrocell54   1250  21602  -19484  RISE       1
Net_633_11/main_4  macrocell51  13196  34798  -14711  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_10/main_4
Capture Clock  : Net_633_10/clock_0
Path slack     : -14413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       20903
-------------------------------------   ----- 
End-of-path arrival time (ps)           38408
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                                                      model name   delay     AT   slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                                                   macrocell57   1250  18755  -27185  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell3    9053  27808  -21305  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  31158  -21305  RISE       1
Net_633_10/main_4                                             macrocell52   7250  38408  -14413  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_8/main_0
Capture Clock  : Net_756_8/clock_0
Path slack     : -13041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       18605
-------------------------------------   ----- 
End-of-path arrival time (ps)           33093
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_8/main_0                     macrocell42   3861  33093  -13041  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_5/main_0
Capture Clock  : Net_756_5/clock_0
Path slack     : -13041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       18605
-------------------------------------   ----- 
End-of-path arrival time (ps)           33093
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_5/main_0                     macrocell45   3861  33093  -13041  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_4/main_0
Capture Clock  : Net_756_4/clock_0
Path slack     : -13041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       18605
-------------------------------------   ----- 
End-of-path arrival time (ps)           33093
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_4/main_0                     macrocell46   3861  33093  -13041  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_7/main_0
Capture Clock  : Net_756_7/clock_0
Path slack     : -13025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       18588
-------------------------------------   ----- 
End-of-path arrival time (ps)           33077
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_7/main_0                     macrocell43   3845  33077  -13025  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:not_last_reset\/main_0
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -12693p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20995

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       19219
-------------------------------------   ----- 
End-of-path arrival time (ps)           33688
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/main_1  macrocell19    7052  22772  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_11\/q       macrocell19    3350  26122  -20180  RISE       1
\FreqDiv_2:not_last_reset\/main_0    macrocell136   7567  33688  -12693  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_6/main_0
Capture Clock  : Net_756_6/clock_0
Path slack     : -12692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       19182
-------------------------------------   ----- 
End-of-path arrival time (ps)           33671
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_6/main_0                     macrocell44   4438  33671  -12692  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_3/main_0
Capture Clock  : Net_756_3/clock_0
Path slack     : -12692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       19182
-------------------------------------   ----- 
End-of-path arrival time (ps)           33671
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_3/main_0                     macrocell47   4438  33671  -12692  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_2/main_0
Capture Clock  : Net_756_2/clock_0
Path slack     : -12692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       19182
-------------------------------------   ----- 
End-of-path arrival time (ps)           33671
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_2/main_0                     macrocell48   4438  33671  -12692  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_9/q
Path End       : Net_633_11/main_3
Capture Clock  : Net_633_11/clock_0
Path slack     : -12253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           32340
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_9/q        macrocell53   1250  21602  -18900  RISE       1
Net_633_11/main_3  macrocell51  10738  32340  -12253  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : \FreqDiv_2:not_last_reset\/main_1
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -11826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20995

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                       18352
-------------------------------------   ----- 
End-of-path arrival time (ps)           32821
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_10/q                         macrocell40    1250  15719  -20180  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_11\/main_1  macrocell20    7024  22744  -19313  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_11\/q       macrocell20    3350  26094  -19313  RISE       1
\FreqDiv_2:not_last_reset\/main_1    macrocell136   6728  32821  -11826  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_11/main_1
Capture Clock  : Net_756_11/clock_0
Path slack     : -11064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       17535
-------------------------------------   ----- 
End-of-path arrival time (ps)           32023
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_11/main_1                    macrocell39   2791  32023  -11064  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_10/main_0
Capture Clock  : Net_756_10/clock_0
Path slack     : -11064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       17535
-------------------------------------   ----- 
End-of-path arrival time (ps)           32023
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_10/main_0                    macrocell40   2791  32023  -11064  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_9/main_0
Capture Clock  : Net_756_9/clock_0
Path slack     : -11064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       17535
-------------------------------------   ----- 
End-of-path arrival time (ps)           32023
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_9/main_0                     macrocell41   2791  32023  -11064  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_1/main_0
Capture Clock  : Net_756_1/clock_0
Path slack     : -11059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       17530
-------------------------------------   ----- 
End-of-path arrival time (ps)           32019
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_1/main_0                     macrocell49   2787  32019  -11059  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_0/main_0
Capture Clock  : Net_756_0/clock_0
Path slack     : -11059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       17530
-------------------------------------   ----- 
End-of-path arrival time (ps)           32019
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                          macrocell48   1250  15739  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/main_5  macrocell36   3870  19609  -13041  RISE       1
\MODULE_12:g1:a0:gx:u0:eq_7\/q       macrocell36   3350  22959  -13041  RISE       1
Net_674/main_4                       macrocell8    2923  25882  -13041  RISE       1
Net_674/q                            macrocell8    3350  29232  -13041  RISE       1
Net_756_0/main_0                     macrocell50   2787  32019  -11059  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_9/main_3
Capture Clock  : Net_633_9/clock_0
Path slack     : -7950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       17288
-------------------------------------   ----- 
End-of-path arrival time (ps)           34793
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                                                      model name   delay     AT   slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                                                   macrocell57   1250  18755  -27185  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell3    9053  27808  -21305  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  31158  -21305  RISE       1
Net_633_9/main_3                                              macrocell53   3634  34793   -7950  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_8/main_2
Capture Clock  : Net_633_8/clock_0
Path slack     : -7930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       17268
-------------------------------------   ----- 
End-of-path arrival time (ps)           34773
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name                                                      model name   delay     AT   slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q                                                   macrocell57   1250  18755  -27185  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_2  macrocell3    9053  27808  -21305  RISE       1
\HorizontalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  31158  -21305  RISE       1
Net_633_8/main_2                                              macrocell54   3615  34773   -7930  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_11/main_5
Capture Clock  : Net_756_11/clock_0
Path slack     : -6520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                                                 macrocell48   1250  15739  -13041  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell2    3870  19609   -6520  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  22959   -6520  RISE       1
Net_756_11/main_5                                           macrocell39   4520  27479   -6520  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_10/main_4
Capture Clock  : Net_756_10/clock_0
Path slack     : -6520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                                                 macrocell48   1250  15739  -13041  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell2    3870  19609   -6520  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  22959   -6520  RISE       1
Net_756_10/main_4                                           macrocell40   4520  27479   -6520  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_9/main_3
Capture Clock  : Net_756_9/clock_0
Path slack     : -6520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                                                 macrocell48   1250  15739  -13041  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell2    3870  19609   -6520  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  22959   -6520  RISE       1
Net_756_9/main_3                                            macrocell41   4520  27479   -6520  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_8/main_2
Capture Clock  : Net_756_8/clock_0
Path slack     : -6085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       11648
-------------------------------------   ----- 
End-of-path arrival time (ps)           26137
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q                                                 macrocell48   1250  15739  -13041  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell2    3870  19609   -6520  RISE       1
\VerticalCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  22959   -6520  RISE       1
Net_756_8/main_2                                            macrocell42   3178  26137   -6085  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_4/q
Path End       : Net_633_5/main_2
Capture Clock  : Net_633_5/clock_0
Path slack     : -5731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        9374
-------------------------------------   ----- 
End-of-path arrival time (ps)           29726
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_4/q       macrocell58   1250  21602  -24503  RISE       1
Net_633_5/main_2  macrocell57   8124  29726   -5731  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : \FreqDiv_2:not_last_reset\/main_4
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -5633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20995

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           26629
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_3/q                         macrocell47    1250  15739  -13120  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_5\/main_2  macrocell23    3407  19146  -13120  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_5\/q       macrocell23    3350  22496  -13120  RISE       1
\FreqDiv_2:not_last_reset\/main_4   macrocell136   4133  26629   -5633  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_5/main_6
Capture Clock  : Net_633_5/clock_0
Path slack     : -5558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        9158
-------------------------------------   ----- 
End-of-path arrival time (ps)           29553
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_5/main_6  macrocell57   7908  29553   -5558  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_3/main_4
Capture Clock  : Net_633_3/clock_0
Path slack     : -5548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        9149
-------------------------------------   ----- 
End-of-path arrival time (ps)           29543
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_3/main_4  macrocell59   7899  29543   -5548  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_2/main_3
Capture Clock  : Net_633_2/clock_0
Path slack     : -5548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        9149
-------------------------------------   ----- 
End-of-path arrival time (ps)           29543
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_2/main_3  macrocell60   7899  29543   -5548  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_10/q
Path End       : Net_633_11/main_2
Capture Clock  : Net_633_11/clock_0
Path slack     : -5507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        8090
-------------------------------------   ----- 
End-of-path arrival time (ps)           25595
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_10/q       macrocell52   1250  18755  -20565  RISE       1
Net_633_11/main_2  macrocell51   6840  25595   -5507  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_6/q
Path End       : \FreqDiv_2:not_last_reset\/main_2
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -5358p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20995

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           26353
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_6/q                         macrocell44    1250  15739  -12844  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_8\/main_2  macrocell21    3398  19137  -12844  RISE       1
\MODULE_6:g1:a0:gx:u0:lt_8\/q       macrocell21    3350  22487  -12844  RISE       1
\FreqDiv_2:not_last_reset\/main_2   macrocell136   3866  26353   -5358  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_5/main_5
Capture Clock  : Net_633_5/clock_0
Path slack     : -5034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        8677
-------------------------------------   ----- 
End-of-path arrival time (ps)           29029
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_5/main_5  macrocell57   7427  29029   -5034  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_3/main_3
Capture Clock  : Net_633_3/clock_0
Path slack     : -4988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        8630
-------------------------------------   ----- 
End-of-path arrival time (ps)           28983
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_3/main_3  macrocell59   7380  28983   -4988  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_2/main_2
Capture Clock  : Net_633_2/clock_0
Path slack     : -4988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        8630
-------------------------------------   ----- 
End-of-path arrival time (ps)           28983
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_2/main_2  macrocell60   7380  28983   -4988  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_8/q
Path End       : \FreqDiv_2:not_last_reset\/main_3
Capture Clock  : \FreqDiv_2:not_last_reset\/clock_0
Path slack     : -4669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20995

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                       12102
-------------------------------------   ----- 
End-of-path arrival time (ps)           25664
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_756_8/q                         macrocell42    1250  14812  -12170  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_8\/main_0  macrocell22    3650  18462  -12156  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_8\/q       macrocell22    3350  21812  -12156  RISE       1
\FreqDiv_2:not_last_reset\/main_3   macrocell136   3852  25664   -4669  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_9/q
Path End       : Net_633_10/main_2
Capture Clock  : Net_633_10/clock_0
Path slack     : -4405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        8047
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_9/q        macrocell53   1250  21602  -18900  RISE       1
Net_633_10/main_2  macrocell52   6797  28400   -4405  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_8/q
Path End       : Net_633_10/main_3
Capture Clock  : Net_633_10/clock_0
Path slack     : -4247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        7889
-------------------------------------   ----- 
End-of-path arrival time (ps)           28242
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_8/q        macrocell54   1250  21602  -19484  RISE       1
Net_633_10/main_3  macrocell52   6639  28242   -4247  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : -1749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        7331
-------------------------------------   ----- 
End-of-path arrival time (ps)           21836
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
\FreqDiv_2:count_0\/main_0    macrocell142   6081  21836  -1749  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_11/q
Path End       : Net_633_11/main_1
Capture Clock  : Net_633_11/clock_0
Path slack     : -1697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        8187
-------------------------------------   ----- 
End-of-path arrival time (ps)           21785
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_11/q       macrocell51   1250  14847  -17062  RISE       1
Net_633_11/main_1  macrocell51   6937  21785   -1697  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_11/clock_0                                  macrocell51   6143  13597  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_5/main_1
Capture Clock  : Net_633_5/clock_0
Path slack     : -1448p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        7938
-------------------------------------   ----- 
End-of-path arrival time (ps)           25443
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q       macrocell57   1250  18755  -27185  RISE       1
Net_633_5/main_1  macrocell57   6688  25443   -1448  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_6/main_2
Capture Clock  : Net_633_6/clock_0
Path slack     : -966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           27808
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q       macrocell57   1250  18755  -27185  RISE       1
Net_633_6/main_2  macrocell56   9053  27808    -966  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_5/q
Path End       : Net_633_7/main_3
Capture Clock  : Net_633_7/clock_0
Path slack     : -964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           27806
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_5/q       macrocell57   1250  18755  -27185  RISE       1
Net_633_7/main_3  macrocell55   9051  27806    -964  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_10/q
Path End       : Net_633_10/main_1
Capture Clock  : Net_633_10/clock_0
Path slack     : -961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        7451
-------------------------------------   ----- 
End-of-path arrival time (ps)           24956
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_633_10/q       macrocell52   1250  18755  -20565  RISE       1
Net_633_10/main_1  macrocell52   6201  24956    -961  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_10/clock_0                                  macrocell52  10051  17505  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_5/main_4
Capture Clock  : Net_633_5/clock_0
Path slack     : -472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        6962
-------------------------------------   ----- 
End-of-path arrival time (ps)           24467
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_5/main_4  macrocell57   5712  24467    -472  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_8/q
Path End       : Net_756_11/main_4
Capture Clock  : Net_756_11/clock_0
Path slack     : -277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        7674
-------------------------------------   ----- 
End-of-path arrival time (ps)           21237
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_8/q        macrocell42   1250  14812  -12170  RISE       1
Net_756_11/main_4  macrocell39   6424  21237    -277  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_8/q
Path End       : Net_756_10/main_3
Capture Clock  : Net_756_10/clock_0
Path slack     : -277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        7674
-------------------------------------   ----- 
End-of-path arrival time (ps)           21237
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_8/q        macrocell42   1250  14812  -12170  RISE       1
Net_756_10/main_3  macrocell40   6424  21237    -277  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_8/q
Path End       : Net_756_9/main_2
Capture Clock  : Net_756_9/clock_0
Path slack     : -277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        7674
-------------------------------------   ----- 
End-of-path arrival time (ps)           21237
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_8/q       macrocell42   1250  14812  -12170  RISE       1
Net_756_9/main_2  macrocell41   6424  21237    -277  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_6/main_6
Capture Clock  : Net_756_6/clock_0
Path slack     : -236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6745
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_6/main_6  macrocell44   5495  21215    -236  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_3/main_3
Capture Clock  : Net_756_3/clock_0
Path slack     : -236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6745
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_3/main_3  macrocell47   5495  21215    -236  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_2/main_2
Capture Clock  : Net_756_2/clock_0
Path slack     : -236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6745
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_2/main_2  macrocell48   5495  21215    -236  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_4\/main_0
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 99p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        6406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
\FreqDiv_2:count_4\/main_0    macrocell138   5156  20911     99  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_3\/main_0
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 99p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        6406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
\FreqDiv_2:count_3\/main_0    macrocell139   5156  20911     99  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_2\/main_0
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 99p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        6406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20911
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
\FreqDiv_2:count_2\/main_0    macrocell140   5156  20911     99  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_6/main_5
Capture Clock  : Net_633_6/clock_0
Path slack     : 200p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        9138
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_6/main_5  macrocell56   7888  26643     200  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_4/main_3
Capture Clock  : Net_633_4/clock_0
Path slack     : 200p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        9138
-------------------------------------   ----- 
End-of-path arrival time (ps)           26643
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_4/main_3  macrocell58   7888  26643     200  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_6/main_7
Capture Clock  : Net_633_6/clock_0
Path slack     : 201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        6247
-------------------------------------   ----- 
End-of-path arrival time (ps)           26641
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_6/main_7  macrocell56   4997  26641     201  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_4/main_5
Capture Clock  : Net_633_4/clock_0
Path slack     : 201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        6247
-------------------------------------   ----- 
End-of-path arrival time (ps)           26641
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_4/main_5  macrocell58   4997  26641     201  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_7/main_6
Capture Clock  : Net_633_7/clock_0
Path slack     : 208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        9130
-------------------------------------   ----- 
End-of-path arrival time (ps)           26635
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_7/main_6  macrocell55   7880  26635     208  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_7/main_6
Capture Clock  : Net_756_7/clock_0
Path slack     : 443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        5120
-------------------------------------   ----- 
End-of-path arrival time (ps)           19609
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_7/main_6  macrocell43   3870  19609     443  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_5/main_4
Capture Clock  : Net_756_5/clock_0
Path slack     : 457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        5107
-------------------------------------   ----- 
End-of-path arrival time (ps)           19596
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_5/main_4  macrocell45   3857  19596     457  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_4/main_3
Capture Clock  : Net_756_4/clock_0
Path slack     : 457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        5107
-------------------------------------   ----- 
End-of-path arrival time (ps)           19596
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_4/main_3  macrocell46   3857  19596     457  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_6/main_7
Capture Clock  : Net_756_6/clock_0
Path slack     : 495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6014
-------------------------------------   ----- 
End-of-path arrival time (ps)           20484
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_6/main_7  macrocell44   4764  20484     495  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_3/main_4
Capture Clock  : Net_756_3/clock_0
Path slack     : 495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6014
-------------------------------------   ----- 
End-of-path arrival time (ps)           20484
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_3/main_4  macrocell47   4764  20484     495  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_2/main_3
Capture Clock  : Net_756_2/clock_0
Path slack     : 495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        6014
-------------------------------------   ----- 
End-of-path arrival time (ps)           20484
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_2/main_3  macrocell48   4764  20484     495  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_5/main_6
Capture Clock  : Net_756_5/clock_0
Path slack     : 632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4950
-------------------------------------   ----- 
End-of-path arrival time (ps)           19420
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_5/main_6  macrocell45   3700  19420     632  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_4/main_5
Capture Clock  : Net_756_4/clock_0
Path slack     : 632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4950
-------------------------------------   ----- 
End-of-path arrival time (ps)           19420
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_4/main_5  macrocell46   3700  19420     632  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_5/main_5
Capture Clock  : Net_756_5/clock_0
Path slack     : 642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4941
-------------------------------------   ----- 
End-of-path arrival time (ps)           19410
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_5/main_5  macrocell45   3691  19410     642  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_4/main_4
Capture Clock  : Net_756_4/clock_0
Path slack     : 642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4941
-------------------------------------   ----- 
End-of-path arrival time (ps)           19410
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_4/main_4  macrocell46   3691  19410     642  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_7/main_8
Capture Clock  : Net_756_7/clock_0
Path slack     : 652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4931
-------------------------------------   ----- 
End-of-path arrival time (ps)           19400
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_7/main_8  macrocell43   3681  19400     652  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_1071/main_0
Capture Clock  : Net_1071/clock_0
Path slack     : 654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        5851
-------------------------------------   ----- 
End-of-path arrival time (ps)           20356
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
Net_1071/main_0               macrocell137   4601  20356    654  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_1\/main_0
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14505
+ Data path delay                        5851
-------------------------------------   ----- 
End-of-path arrival time (ps)           20356
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                  macrocell136   7051  14505  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell136   1250  15755  -1749  RISE       1
\FreqDiv_2:count_1\/main_0    macrocell141   4601  20356    654  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_7/main_7
Capture Clock  : Net_756_7/clock_0
Path slack     : 655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        4928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19397
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_7/main_7  macrocell43   3678  19397     655  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_6/q
Path End       : Net_756_7/main_2
Capture Clock  : Net_756_7/clock_0
Path slack     : 767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4797
-------------------------------------   ----- 
End-of-path arrival time (ps)           19286
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_6/q       macrocell44   1250  15739  -12844  RISE       1
Net_756_7/main_2  macrocell43   3547  19286     767  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : Net_756_7/main_5
Capture Clock  : Net_756_7/clock_0
Path slack     : 779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4785
-------------------------------------   ----- 
End-of-path arrival time (ps)           19273
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_3/q       macrocell47   1250  15739  -13120  RISE       1
Net_756_7/main_5  macrocell43   3535  19273     779  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_4/q
Path End       : Net_633_6/main_3
Capture Clock  : Net_633_6/clock_0
Path slack     : 814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5676
-------------------------------------   ----- 
End-of-path arrival time (ps)           26028
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_4/q       macrocell58   1250  21602  -24503  RISE       1
Net_633_6/main_3  macrocell56   4426  26028     814  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_4/q
Path End       : Net_633_4/main_1
Capture Clock  : Net_633_4/clock_0
Path slack     : 814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5676
-------------------------------------   ----- 
End-of-path arrival time (ps)           26028
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_4/q       macrocell58   1250  21602  -24503  RISE       1
Net_633_4/main_1  macrocell58   4426  26028     814  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           19477
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               25967

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           25064
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_0\/clock_0                         macrocell147  12940  20394  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell147   1250  21644    903  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell145   3420  25064    903  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_2\/clock_0                         macrocell145  12023  19477  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           19477
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               25967

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           25064
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_0\/clock_0                         macrocell147  12940  20394  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell147   1250  21644    903  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell146   3420  25064    903  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_1\/clock_0                         macrocell146  12023  19477  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : Net_756_5/main_3
Capture Clock  : Net_756_5/clock_0
Path slack     : 906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4657
-------------------------------------   ----- 
End-of-path arrival time (ps)           19146
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_3/q       macrocell47   1250  15739  -13120  RISE       1
Net_756_5/main_3  macrocell45   3407  19146     906  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : Net_756_4/main_2
Capture Clock  : Net_756_4/clock_0
Path slack     : 906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4657
-------------------------------------   ----- 
End-of-path arrival time (ps)           19146
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_3/q       macrocell47   1250  15739  -13120  RISE       1
Net_756_4/main_2  macrocell46   3407  19146     906  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_7/main_8
Capture Clock  : Net_633_7/clock_0
Path slack     : 933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        5515
-------------------------------------   ----- 
End-of-path arrival time (ps)           25909
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_7/main_8  macrocell55   4265  25909     933  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_1/main_2
Capture Clock  : Net_633_1/clock_0
Path slack     : 933p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        5515
-------------------------------------   ----- 
End-of-path arrival time (ps)           25909
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_1/main_2  macrocell61   4265  25909     933  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_3/q
Path End       : Net_633_6/main_4
Capture Clock  : Net_633_6/clock_0
Path slack     : 943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        8395
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_3/q       macrocell59   1250  18755  -26029  RISE       1
Net_633_6/main_4  macrocell56   7145  25900     943  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_3/q
Path End       : Net_633_4/main_2
Capture Clock  : Net_633_4/clock_0
Path slack     : 943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        8395
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_3/q       macrocell59   1250  18755  -26029  RISE       1
Net_633_4/main_2  macrocell58   7145  25900     943  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_3/q
Path End       : Net_633_7/main_5
Capture Clock  : Net_633_7/clock_0
Path slack     : 944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        8393
-------------------------------------   ----- 
End-of-path arrival time (ps)           25898
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_3/q       macrocell59   1250  18755  -26029  RISE       1
Net_633_7/main_5  macrocell55   7143  25898     944  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_3/main_2
Capture Clock  : Net_633_3/clock_0
Path slack     : 996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        5494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22999
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_3/main_2  macrocell59   4244  22999     996  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_2/q
Path End       : Net_633_2/main_1
Capture Clock  : Net_633_2/clock_0
Path slack     : 996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        5494
-------------------------------------   ----- 
End-of-path arrival time (ps)           22999
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_2/q       macrocell60   1250  18755  -25836  RISE       1
Net_633_2/main_1  macrocell60   4244  22999     996  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_2/clock_0                                   macrocell60  10051  17505  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_8/q
Path End       : Net_756_8/main_1
Capture Clock  : Net_756_8/clock_0
Path slack     : 1027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        5463
-------------------------------------   ----- 
End-of-path arrival time (ps)           19025
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_8/q       macrocell42   1250  14812  -12170  RISE       1
Net_756_8/main_1  macrocell42   4213  19025    1027  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_8/clock_0                                   macrocell42   6108  13562  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : Net_1071/main_3
Capture Clock  : Net_1071/clock_0
Path slack     : 1056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        5434
-------------------------------------   ----- 
End-of-path arrival time (ps)           19954
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q  macrocell138   1250  15770   1056  RISE       1
Net_1071/main_3        macrocell137   4184  19954   1056  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_1\/main_2
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 1056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        5434
-------------------------------------   ----- 
End-of-path arrival time (ps)           19954
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell138   1250  15770   1056  RISE       1
\FreqDiv_2:count_1\/main_2  macrocell141   4184  19954   1056  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_6/main_6
Capture Clock  : Net_633_6/clock_0
Path slack     : 1059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25783
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_6/main_6  macrocell56   4181  25783    1059  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_4/main_4
Capture Clock  : Net_633_4/clock_0
Path slack     : 1059p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5431
-------------------------------------   ----- 
End-of-path arrival time (ps)           25783
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_4/main_4  macrocell58   4181  25783    1059  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_4\/main_6
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 1240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        6173
-------------------------------------   ----- 
End-of-path arrival time (ps)           19770
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell142   1250  14847   1240  RISE       1
\FreqDiv_2:count_4\/main_6  macrocell138   4923  19770   1240  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_3\/main_6
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 1240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        6173
-------------------------------------   ----- 
End-of-path arrival time (ps)           19770
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell142   1250  14847   1240  RISE       1
\FreqDiv_2:count_3\/main_6  macrocell139   4923  19770   1240  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_2\/main_6
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 1240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        6173
-------------------------------------   ----- 
End-of-path arrival time (ps)           19770
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell142   1250  14847   1240  RISE       1
\FreqDiv_2:count_2\/main_6  macrocell140   4923  19770   1240  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_9/q
Path End       : Net_633_9/main_1
Capture Clock  : Net_633_9/clock_0
Path slack     : 1250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5240
-------------------------------------   ----- 
End-of-path arrival time (ps)           25592
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_9/q       macrocell53   1250  21602  -18900  RISE       1
Net_633_9/main_1  macrocell53   3990  25592    1250  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_9/q
Path End       : Net_756_11/main_3
Capture Clock  : Net_756_11/clock_0
Path slack     : 1427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19533
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_9/q        macrocell41   1250  15719  -19975  RISE       1
Net_756_11/main_3  macrocell39   3813  19533    1427  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_9/q
Path End       : Net_756_10/main_2
Capture Clock  : Net_756_10/clock_0
Path slack     : 1427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19533
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_9/q        macrocell41   1250  15719  -19975  RISE       1
Net_756_10/main_2  macrocell40   3813  19533    1427  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_9/q
Path End       : Net_756_9/main_1
Capture Clock  : Net_756_9/clock_0
Path slack     : 1427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5063
-------------------------------------   ----- 
End-of-path arrival time (ps)           19533
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_9/q       macrocell41   1250  15719  -19975  RISE       1
Net_756_9/main_1  macrocell41   3813  19533    1427  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_9/clock_0                                   macrocell41   7015  14469  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_11/q
Path End       : Net_756_11/main_0
Capture Clock  : Net_756_11/clock_0
Path slack     : 1432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           19528
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_11/q       macrocell39   1250  15719  -20144  RISE       1
Net_756_11/main_0  macrocell39   3808  19528    1432  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : Net_756_11/main_2
Capture Clock  : Net_756_11/clock_0
Path slack     : 1439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5051
-------------------------------------   ----- 
End-of-path arrival time (ps)           19520
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_10/q       macrocell40   1250  15719  -20180  RISE       1
Net_756_11/main_2  macrocell39   3801  19520    1439  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_11/clock_0                                  macrocell39   7015  14469  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_10/q
Path End       : Net_756_10/main_1
Capture Clock  : Net_756_10/clock_0
Path slack     : 1439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        5051
-------------------------------------   ----- 
End-of-path arrival time (ps)           19520
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_756_10/q       macrocell40   1250  15719  -20180  RISE       1
Net_756_10/main_1  macrocell40   3801  19520    1439  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_10/clock_0                                  macrocell40   7015  14469  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_4/q
Path End       : Net_633_7/main_4
Capture Clock  : Net_633_7/clock_0
Path slack     : 1472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5018
-------------------------------------   ----- 
End-of-path arrival time (ps)           25370
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_4/clock_0                                   macrocell58  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_4/q       macrocell58   1250  21602  -24503  RISE       1
Net_633_7/main_4  macrocell55   3768  25370    1472  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_8/q
Path End       : Net_633_8/main_1
Capture Clock  : Net_633_8/clock_0
Path slack     : 1485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        5005
-------------------------------------   ----- 
End-of-path arrival time (ps)           25358
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_8/q       macrocell54   1250  21602  -19484  RISE       1
Net_633_8/main_1  macrocell54   3755  25358    1485  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_8/q
Path End       : Net_633_9/main_2
Capture Clock  : Net_633_9/clock_0
Path slack     : 1497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        4993
-------------------------------------   ----- 
End-of-path arrival time (ps)           25346
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_8/clock_0                                   macrocell54  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_8/q       macrocell54   1250  21602  -19484  RISE       1
Net_633_9/main_2  macrocell53   3743  25346    1497  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_9/clock_0                                   macrocell53  12898  20352  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_3/q
Path End       : Net_633_3/main_1
Capture Clock  : Net_633_3/clock_0
Path slack     : 1528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        4962
-------------------------------------   ----- 
End-of-path arrival time (ps)           22467
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_3/q       macrocell59   1250  18755  -26029  RISE       1
Net_633_3/main_1  macrocell59   3712  22467    1528  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_3/q
Path End       : Net_633_5/main_3
Capture Clock  : Net_633_5/clock_0
Path slack     : 1541p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17505
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               23995

Launch Clock Arrival Time                       0
+ Clock path delay                      17505
+ Data path delay                        4949
-------------------------------------   ----- 
End-of-path arrival time (ps)           22454
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_3/clock_0                                   macrocell59  10051  17505  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_3/q       macrocell59   1250  18755  -26029  RISE       1
Net_633_5/main_3  macrocell57   3699  22454    1541  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_5/clock_0                                   macrocell57  10051  17505  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_4\/main_2
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 1614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4876
-------------------------------------   ----- 
End-of-path arrival time (ps)           19396
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell138   1250  15770   1056  RISE       1
\FreqDiv_2:count_4\/main_2  macrocell138   3626  19396   1614  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_3\/main_2
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 1614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4876
-------------------------------------   ----- 
End-of-path arrival time (ps)           19396
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell138   1250  15770   1056  RISE       1
\FreqDiv_2:count_3\/main_2  macrocell139   3626  19396   1614  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_2\/main_2
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 1614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4876
-------------------------------------   ----- 
End-of-path arrival time (ps)           19396
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell138   1250  15770   1056  RISE       1
\FreqDiv_2:count_2\/main_2  macrocell140   3626  19396   1614  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_7/main_7
Capture Clock  : Net_633_7/clock_0
Path slack     : 1751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        4739
-------------------------------------   ----- 
End-of-path arrival time (ps)           25092
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_7/main_7  macrocell55   3489  25092    1751  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_1/q
Path End       : Net_633_1/main_1
Capture Clock  : Net_633_1/clock_0
Path slack     : 1751p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        4739
-------------------------------------   ----- 
End-of-path arrival time (ps)           25092
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_1/q       macrocell61   1250  21602  -24356  RISE       1
Net_633_1/main_1  macrocell61   3489  25092    1751  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_1/clock_0                                   macrocell61  12898  20352  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_1071/main_7
Capture Clock  : Net_1071/clock_0
Path slack     : 1796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        5618
-------------------------------------   ----- 
End-of-path arrival time (ps)           19215
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q  macrocell142   1250  14847   1240  RISE       1
Net_1071/main_7        macrocell137   4368  19215   1796  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_1\/main_6
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 1796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        5618
-------------------------------------   ----- 
End-of-path arrival time (ps)           19215
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell142   1250  14847   1240  RISE       1
\FreqDiv_2:count_1\/main_6  macrocell141   4368  19215   1796  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1071/q
Path End       : Net_1071/main_2
Capture Clock  : Net_1071/clock_0
Path slack     : 1834p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4656
-------------------------------------   ----- 
End-of-path arrival time (ps)           19176
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1071/q       macrocell137   1250  15770   1834  RISE       1
Net_1071/main_2  macrocell137   3406  19176   1834  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : Net_1071/main_5
Capture Clock  : Net_1071/clock_0
Path slack     : 2429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4061
-------------------------------------   ----- 
End-of-path arrival time (ps)           18582
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q  macrocell140   1250  15770   2429  RISE       1
Net_1071/main_5        macrocell137   2811  18582   2429  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_1\/main_4
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 2429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4061
-------------------------------------   ----- 
End-of-path arrival time (ps)           18582
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell140   1250  15770   2429  RISE       1
\FreqDiv_2:count_1\/main_4  macrocell141   2811  18582   2429  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_4\/main_3
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 2451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell139   1250  15770   2451  RISE       1
\FreqDiv_2:count_4\/main_3  macrocell138   2789  18559   2451  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_3\/main_3
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 2451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell139   1250  15770   2451  RISE       1
\FreqDiv_2:count_3\/main_3  macrocell139   2789  18559   2451  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_2\/main_3
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 2451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell139   1250  15770   2451  RISE       1
\FreqDiv_2:count_2\/main_3  macrocell140   2789  18559   2451  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_4\/main_4
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           18555
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell140   1250  15770   2429  RISE       1
\FreqDiv_2:count_4\/main_4  macrocell138   2785  18555   2455  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_3\/main_4
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           18555
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell140   1250  15770   2429  RISE       1
\FreqDiv_2:count_3\/main_4  macrocell139   2785  18555   2455  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_2\/main_4
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 2455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           18555
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell140   1250  15770   2429  RISE       1
\FreqDiv_2:count_2\/main_4  macrocell140   2785  18555   2455  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : Net_1071/main_4
Capture Clock  : Net_1071/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           18541
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q  macrocell139   1250  15770   2451  RISE       1
Net_1071/main_4        macrocell137   2771  18541   2469  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_1\/main_3
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           18541
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell139   1250  15770   2451  RISE       1
\FreqDiv_2:count_1\/main_3  macrocell141   2771  18541   2469  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_6/main_5
Capture Clock  : Net_756_6/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           18509
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_6/main_5  macrocell44   2771  18509    2469  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_3/main_2
Capture Clock  : Net_756_3/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           18509
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_3/main_2  macrocell47   2771  18509    2469  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_2/q
Path End       : Net_756_2/main_1
Capture Clock  : Net_756_2/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           18509
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_2/q       macrocell48   1250  15739  -13041  RISE       1
Net_756_2/main_1  macrocell48   2771  18509    2469  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_2/clock_0                                   macrocell48   7035  14489  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_6/q
Path End       : Net_633_6/main_1
Capture Clock  : Net_633_6/clock_0
Path slack     : 2534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        3956
-------------------------------------   ----- 
End-of-path arrival time (ps)           24308
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_6/q       macrocell56   1250  21602  -24476  RISE       1
Net_633_6/main_1  macrocell56   2706  24308    2534  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_6/q
Path End       : Net_633_7/main_2
Capture Clock  : Net_633_7/clock_0
Path slack     : 2547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        3943
-------------------------------------   ----- 
End-of-path arrival time (ps)           24295
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_6/clock_0                                   macrocell56  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_6/q       macrocell56   1250  21602  -24476  RISE       1
Net_633_7/main_2  macrocell55   2693  24295    2547  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_0\/main_2
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 2607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13597
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20087

Launch Clock Arrival Time                       0
+ Clock path delay                      13597
+ Data path delay                        3883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell142   1250  14847   1240  RISE       1
\FreqDiv_2:count_0\/main_2  macrocell142   2633  17480   2607  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_0\/clock_0                         macrocell142   6143  13597  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1097/main_4
Capture Clock  : Net_1097/clock_0
Path slack     : 2611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           24273
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_0\/clock_0                         macrocell147  12940  20394  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell147   1250  21644    903  RISE       1
Net_1097/main_4        macrocell144   2629  24273   2611  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_0/q
Path End       : Net_633_0/main_1
Capture Clock  : Net_633_0/clock_0
Path slack     : 2617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           24267
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_0/q       macrocell62   1250  21644  -23373  RISE       1
Net_633_0/main_1  macrocell62   2623  24267    2617  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_0/clock_0                                   macrocell62  12940  20394  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_1/main_2
Capture Clock  : Net_756_1/clock_0
Path slack     : 2618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        3872
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_1/main_2  macrocell49   2622  18341    2618  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_0/q
Path End       : Net_756_0/main_1
Capture Clock  : Net_756_0/clock_0
Path slack     : 2618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        3872
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_0/q       macrocell50   1250  15719  -12833  RISE       1
Net_756_0/main_1  macrocell50   2622  18341    2618  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_0/clock_0                                   macrocell50   7015  14469  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_6/q
Path End       : Net_756_6/main_1
Capture Clock  : Net_756_6/clock_0
Path slack     : 2619p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           18360
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_6/q       macrocell44   1250  15739  -12844  RISE       1
Net_756_6/main_1  macrocell44   2621  18360    2619  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 2620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           19477
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               25967

Launch Clock Arrival Time                       0
+ Clock path delay                      19477
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           23348
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_1\/clock_0                         macrocell146  12023  19477  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell146   1250  20727   2620  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell145   2620  23348   2620  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_2\/clock_0                         macrocell145  12023  19477  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_1/q
Path End       : Net_756_1/main_1
Capture Clock  : Net_756_1/clock_0
Path slack     : 2627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14469
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20959

Launch Clock Arrival Time                       0
+ Clock path delay                      14469
+ Data path delay                        3863
-------------------------------------   ----- 
End-of-path arrival time (ps)           18332
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_1/q       macrocell49   1250  15719  -12829  RISE       1
Net_756_1/main_1  macrocell49   2613  18332    2627  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_1/clock_0                                   macrocell49   7015  14469  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_5/q
Path End       : Net_756_5/main_1
Capture Clock  : Net_756_5/clock_0
Path slack     : 2633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           17419
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_5/q       macrocell45   1250  14812  -11393  RISE       1
Net_756_5/main_1  macrocell45   2607  17419    2633  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : Net_756_6/main_4
Capture Clock  : Net_756_6/clock_0
Path slack     : 2633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18345
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_3/q       macrocell47   1250  15739  -13120  RISE       1
Net_756_6/main_4  macrocell44   2607  18345    2633  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_3/q
Path End       : Net_756_3/main_1
Capture Clock  : Net_756_3/clock_0
Path slack     : 2633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      14489
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18345
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_3/q       macrocell47   1250  15739  -13120  RISE       1
Net_756_3/main_1  macrocell47   2607  18345    2633  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_3/clock_0                                   macrocell47   7035  14489  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_5/q
Path End       : Net_756_7/main_3
Capture Clock  : Net_756_7/clock_0
Path slack     : 2635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3855
-------------------------------------   ----- 
End-of-path arrival time (ps)           17417
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_5/q       macrocell45   1250  14812  -11393  RISE       1
Net_756_7/main_3  macrocell43   2605  17417    2635  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_4/q
Path End       : Net_756_5/main_2
Capture Clock  : Net_756_5/clock_0
Path slack     : 2636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17417
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_4/q       macrocell46   1250  14812  -11391  RISE       1
Net_756_5/main_2  macrocell45   2604  17417    2636  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_4/q
Path End       : Net_756_4/main_1
Capture Clock  : Net_756_4/clock_0
Path slack     : 2636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3854
-------------------------------------   ----- 
End-of-path arrival time (ps)           17417
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_4/q       macrocell46   1250  14812  -11391  RISE       1
Net_756_4/main_1  macrocell46   2604  17417    2636  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_4/q
Path End       : Net_756_7/main_4
Capture Clock  : Net_756_7/clock_0
Path slack     : 2638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           17415
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_4/q       macrocell46   1250  14812  -11391  RISE       1
Net_756_7/main_4  macrocell43   2602  17415    2638  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_7/q
Path End       : Net_756_7/main_1
Capture Clock  : Net_756_7/clock_0
Path slack     : 2638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13562
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20052

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           17414
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_7/q       macrocell43   1250  14812  -11121  RISE       1
Net_756_7/main_1  macrocell43   2602  17414    2638  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_7/clock_0                                   macrocell43   6108  13562  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : Net_1071/main_6
Capture Clock  : Net_1071/clock_0
Path slack     : 2650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           18360
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q  macrocell141   1250  15770   2650  RISE       1
Net_1071/main_6        macrocell137   2590  18360   2650  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1071/clock_0                                    macrocell137   7066  14520  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_1\/main_5
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 2650p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           18360
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell141   1250  15770   2650  RISE       1
\FreqDiv_2:count_1\/main_5  macrocell141   2590  18360   2650  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_4\/main_5
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell141   1250  15770   2650  RISE       1
\FreqDiv_2:count_4\/main_5  macrocell138   2585  18356   2655  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_4\/clock_0                         macrocell138   7066  14520  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_3\/main_5
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell141   1250  15770   2650  RISE       1
\FreqDiv_2:count_3\/main_5  macrocell139   2585  18356   2655  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_3\/clock_0                         macrocell139   7066  14520  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_2\/main_5
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14520
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               21010

Launch Clock Arrival Time                       0
+ Clock path delay                      14520
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_1\/clock_0                         macrocell141   7066  14520  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell141   1250  15770   2650  RISE       1
\FreqDiv_2:count_2\/main_5  macrocell140   2585  18356   2655  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_2:count_2\/clock_0                         macrocell140   7066  14520  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_5/q
Path End       : Net_756_6/main_2
Capture Clock  : Net_756_6/clock_0
Path slack     : 2657p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        4759
-------------------------------------   ----- 
End-of-path arrival time (ps)           18322
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_5/clock_0                                   macrocell45   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_5/q       macrocell45   1250  14812  -11393  RISE       1
Net_756_6/main_2  macrocell44   3509  18322    2657  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_756_4/q
Path End       : Net_756_6/main_3
Capture Clock  : Net_756_6/clock_0
Path slack     : 2667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14489
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20979

Launch Clock Arrival Time                       0
+ Clock path delay                      13562
+ Data path delay                        4750
-------------------------------------   ----- 
End-of-path arrival time (ps)           18312
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_4/clock_0                                   macrocell46   6108  13562  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_756_4/q       macrocell46   1250  14812  -11391  RISE       1
Net_756_6/main_3  macrocell44   3500  18312    2667  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_756_6/clock_0                                   macrocell44   7035  14489  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633_7/q
Path End       : Net_633_7/main_1
Capture Clock  : Net_633_7/clock_0
Path slack     : 2683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20352
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26842

Launch Clock Arrival Time                       0
+ Clock path delay                      20352
+ Data path delay                        3807
-------------------------------------   ----- 
End-of-path arrival time (ps)           24160
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_633_7/q       macrocell55   1250  21602  -23586  RISE       1
Net_633_7/main_1  macrocell55   2557  24160    2683  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP               0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8          0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8       7454   7454  RISE       1
Net_633_7/clock_0                                   macrocell55  12898  20352  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_1097/main_3
Capture Clock  : Net_1097/clock_0
Path slack     : 2792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      19477
+ Data path delay                        4615
-------------------------------------   ----- 
End-of-path arrival time (ps)           24092
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_1\/clock_0                         macrocell146  12023  19477  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q  macrocell146   1250  20727   2620  RISE       1
Net_1097/main_3        macrocell144   3365  24092   2792  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1097/q
Path End       : Net_1097/main_1
Capture Clock  : Net_1097/clock_0
Path slack     : 2952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      20394
+ Data path delay                        3538
-------------------------------------   ----- 
End-of-path arrival time (ps)           23932
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1097/q       macrocell144   1250  21644   2952  RISE       1
Net_1097/main_1  macrocell144   2288  23932   2952  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_1097/main_2
Capture Clock  : Net_1097/clock_0
Path slack     : 3260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      19477
+ Data path delay                        4147
-------------------------------------   ----- 
End-of-path arrival time (ps)           23624
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_2\/clock_0                         macrocell145  12023  19477  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q  macrocell145   1250  20727   3260  RISE       1
Net_1097/main_2        macrocell144   2897  23624   3260  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 3533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           19477
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               25967

Launch Clock Arrival Time                       0
+ Clock path delay                      15848
+ Data path delay                        6586
-------------------------------------   ----- 
End-of-path arrival time (ps)           22434
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                  macrocell143   8394  15848  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell143   1250  17098   3533  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell145   5336  22434   3533  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_2\/clock_0                         macrocell145  12023  19477  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 3533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           19477
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               25967

Launch Clock Arrival Time                       0
+ Clock path delay                      15848
+ Data path delay                        6586
-------------------------------------   ----- 
End-of-path arrival time (ps)           22434
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                  macrocell143   8394  15848  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell143   1250  17098   3533  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell146   5336  22434   3533  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_1\/clock_0                         macrocell146  12023  19477  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1097/main_0
Capture Clock  : Net_1097/clock_0
Path slack     : 5365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      15848
+ Data path delay                        5671
-------------------------------------   ----- 
End-of-path arrival time (ps)           21519
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                  macrocell143   8394  15848  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell143   1250  17098   3533  RISE       1
Net_1097/main_0               macrocell144   4421  21519   5365  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
Net_1097/clock_0                                    macrocell144  12940  20394  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 5365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           20394
+ Cycle adjust (CLK_PIN(0)_PAD:R#1 vs. CLK_PIN(0)_PAD:R#2)   10000
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               26884

Launch Clock Arrival Time                       0
+ Clock path delay                      15848
+ Data path delay                        5671
-------------------------------------   ----- 
End-of-path arrival time (ps)           21519
 
Launch Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                  macrocell143   8394  15848  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell143   1250  17098   3533  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell147   4421  21519   5365  RISE       1

Capture Clock Path
pin name                                            model name    delay     AT  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ----  ------
CLK_PIN(0)_PAD                                      FP                0      0  RISE       1
CLK_PIN(0)/pad_in                                   iocell8           0      0  RISE       1
CLK_PIN(0)/fb                                       iocell8        7454   7454  RISE       1
\FreqDiv_1:count_0\/clock_0                         macrocell147  12940  20394  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15268p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22169
-------------------------------------   ----- 
End-of-path arrival time (ps)           22169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  22169  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  22169  15268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18568p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18869
-------------------------------------   ----- 
End-of-path arrival time (ps)           18869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18869  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18869  18568  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 21868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15569  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15569  21868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \GameTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16586
-------------------------------------   ----- 
End-of-path arrival time (ps)           16586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:status_tc\/main_1         macrocell18     5005  10925  24581  RISE       1
\GameTimer:TimerUDB:status_tc\/q              macrocell18     3350  14275  24581  RISE       1
\GameTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2311  16586  24581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   5074  10994  24613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4519  10439  25168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 27010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2677   8597  27010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15268  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2671   8591  27015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 28034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19729  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   6362   7572  28034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 28038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19729  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   6359   7569  28038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 29089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19729  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   5307   6517  29089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 29629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19729  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   4767   5977  29629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_420/q                                        macrocell133   1250   1250  31652  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell134   5255   6505  31652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell134   1250   1250  34106  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell134   2801   4051  34106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_420/main_0
Capture Clock  : Net_420/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell134   1250   1250  34122  RISE       1
Net_420/main_0                              macrocell133   2784   4034  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_1_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell134   1250   1250  34122  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0     macrocell135   2784   4034  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell135        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u3\/clk_en
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 34151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                      synccell        1020   1020  34151  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clk_en  datapathcell4   4395   5415  34151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34194  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell134   2942   3962  34194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell134        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u2\/clk_en
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 34309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                      synccell        1020   1020  34151  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/clk_en  datapathcell3   4238   5258  34309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u0\/clk_en
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 35026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                      synccell        1020   1020  34151  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clk_en  datapathcell1   3521   4541  35026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GameTimer:TimerUDB:sT32:timerdp:u1\/clk_en
Capture Clock  : \GameTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 35183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                      synccell        1020   1020  34151  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/clk_en  datapathcell2   3363   4383  35183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC_1/out
Path End       : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 35610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC_1/clock                                 synccell            0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC_1/out                             synccell       1020   1020  35610  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell4   2937   3957  35610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_1k__SYNC/out
Path End       : \GameTimer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \GameTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_1k__SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_1k__SYNC/out                    synccell       1020   1020  34151  RISE       1
\GameTimer:TimerUDB:rstSts:stsreg\/clk_en  statusicell1   2630   3650  35917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GameTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell71  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell78  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell85  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 784582p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45241
-------------------------------------   ----- 
End-of-path arrival time (ps)           45241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell112  22982  45241  784582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 784597p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45227
-------------------------------------   ----- 
End-of-path arrival time (ps)           45227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell106  22967  45227  784597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 785458p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44366
-------------------------------------   ----- 
End-of-path arrival time (ps)           44366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell87  22106  44366  785458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 785458p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44366
-------------------------------------   ----- 
End-of-path arrival time (ps)           44366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell122  22106  44366  785458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 786071p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43753
-------------------------------------   ----- 
End-of-path arrival time (ps)           43753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell72  21493  43753  786071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 786071p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43753
-------------------------------------   ----- 
End-of-path arrival time (ps)           43753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell104  21493  43753  786071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 786071p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43753
-------------------------------------   ----- 
End-of-path arrival time (ps)           43753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell111  21493  43753  786071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 786361p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43462
-------------------------------------   ----- 
End-of-path arrival time (ps)           43462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell81  21203  43462  786361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 786361p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43462
-------------------------------------   ----- 
End-of-path arrival time (ps)           43462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell107  21203  43462  786361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 786361p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43462
-------------------------------------   ----- 
End-of-path arrival time (ps)           43462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell117  21203  43462  786361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 786405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43418
-------------------------------------   ----- 
End-of-path arrival time (ps)           43418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell74  21159  43418  786405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 786405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43418
-------------------------------------   ----- 
End-of-path arrival time (ps)           43418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell86  21159  43418  786405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 786405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43418
-------------------------------------   ----- 
End-of-path arrival time (ps)           43418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell89  21159  43418  786405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 787812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42011
-------------------------------------   ----- 
End-of-path arrival time (ps)           42011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell70  19752  42011  787812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 787812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42011
-------------------------------------   ----- 
End-of-path arrival time (ps)           42011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell95  19752  42011  787812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 788367p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41456
-------------------------------------   ----- 
End-of-path arrival time (ps)           41456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell77  19197  41456  788367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 788367p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41456
-------------------------------------   ----- 
End-of-path arrival time (ps)           41456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell97  19197  41456  788367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 788367p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41456
-------------------------------------   ----- 
End-of-path arrival time (ps)           41456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell125  19197  41456  788367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 788812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41012
-------------------------------------   ----- 
End-of-path arrival time (ps)           41012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell73  18752  41012  788812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 788812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41012
-------------------------------------   ----- 
End-of-path arrival time (ps)           41012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell105  18752  41012  788812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 788812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41012
-------------------------------------   ----- 
End-of-path arrival time (ps)           41012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell114  18752  41012  788812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 788812p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41012
-------------------------------------   ----- 
End-of-path arrival time (ps)           41012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell123  18752  41012  788812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 788821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41003
-------------------------------------   ----- 
End-of-path arrival time (ps)           41003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell69  18743  41003  788821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 788821p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41003
-------------------------------------   ----- 
End-of-path arrival time (ps)           41003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell92  18743  41003  788821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 789882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39941
-------------------------------------   ----- 
End-of-path arrival time (ps)           39941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell94  17682  39941  789882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 789882p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39941
-------------------------------------   ----- 
End-of-path arrival time (ps)           39941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell124  17682  39941  789882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 790133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39690
-------------------------------------   ----- 
End-of-path arrival time (ps)           39690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell98  17431  39690  790133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 790133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39690
-------------------------------------   ----- 
End-of-path arrival time (ps)           39690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell100  17431  39690  790133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 790133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39690
-------------------------------------   ----- 
End-of-path arrival time (ps)           39690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell129  17431  39690  790133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 790830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38994
-------------------------------------   ----- 
End-of-path arrival time (ps)           38994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell90  16734  38994  790830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 790830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38994
-------------------------------------   ----- 
End-of-path arrival time (ps)           38994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell96  16734  38994  790830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 790830p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38994
-------------------------------------   ----- 
End-of-path arrival time (ps)           38994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell128  16734  38994  790830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 790865p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38959
-------------------------------------   ----- 
End-of-path arrival time (ps)           38959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell75  16699  38959  790865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 790865p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38959
-------------------------------------   ----- 
End-of-path arrival time (ps)           38959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell80  16699  38959  790865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 790865p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38959
-------------------------------------   ----- 
End-of-path arrival time (ps)           38959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell102  16699  38959  790865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 790865p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38959
-------------------------------------   ----- 
End-of-path arrival time (ps)           38959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell120  16699  38959  790865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 791276p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38547
-------------------------------------   ----- 
End-of-path arrival time (ps)           38547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell103  16288  38547  791276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 791276p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38547
-------------------------------------   ----- 
End-of-path arrival time (ps)           38547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell113  16288  38547  791276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 791457p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38367
-------------------------------------   ----- 
End-of-path arrival time (ps)           38367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell101  16107  38367  791457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 791457p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38367
-------------------------------------   ----- 
End-of-path arrival time (ps)           38367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell109  16107  38367  791457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 791457p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38367
-------------------------------------   ----- 
End-of-path arrival time (ps)           38367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell131  16107  38367  791457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 791862p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37961
-------------------------------------   ----- 
End-of-path arrival time (ps)           37961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell110  15702  37961  791862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 791862p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37961
-------------------------------------   ----- 
End-of-path arrival time (ps)           37961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell127  15702  37961  791862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 791875p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37949
-------------------------------------   ----- 
End-of-path arrival time (ps)           37949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell118  15689  37949  791875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 791875p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37949
-------------------------------------   ----- 
End-of-path arrival time (ps)           37949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell132  15689  37949  791875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 792575p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37249
-------------------------------------   ----- 
End-of-path arrival time (ps)           37249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell76  14989  37249  792575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 798239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31585
-------------------------------------   ----- 
End-of-path arrival time (ps)           31585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell88   9325  31585  798239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 798239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31585
-------------------------------------   ----- 
End-of-path arrival time (ps)           31585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell119   9325  31585  798239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 801048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28775
-------------------------------------   ----- 
End-of-path arrival time (ps)           28775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell84   6516  28775  801048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 801048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28775
-------------------------------------   ----- 
End-of-path arrival time (ps)           28775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell121   6516  28775  801048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 801048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28775
-------------------------------------   ----- 
End-of-path arrival time (ps)           28775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell130   6516  28775  801048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 802413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27410
-------------------------------------   ----- 
End-of-path arrival time (ps)           27410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell82   5151  27410  802413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 802413p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27410
-------------------------------------   ----- 
End-of-path arrival time (ps)           27410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell126   5151  27410  802413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 803573p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26250
-------------------------------------   ----- 
End-of-path arrival time (ps)           26250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell106  25000  26250  803573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 804148p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25676
-------------------------------------   ----- 
End-of-path arrival time (ps)           25676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell93   3416  25676  804148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 804148p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25676
-------------------------------------   ----- 
End-of-path arrival time (ps)           25676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell108   3416  25676  804148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 804148p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25676
-------------------------------------   ----- 
End-of-path arrival time (ps)           25676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell116   3416  25676  804148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 804153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25670
-------------------------------------   ----- 
End-of-path arrival time (ps)           25670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell79   3411  25670  804153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 804153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25670
-------------------------------------   ----- 
End-of-path arrival time (ps)           25670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell99   3411  25670  804153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 804326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25498
-------------------------------------   ----- 
End-of-path arrival time (ps)           25498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell83   3238  25498  804326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 804326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25498
-------------------------------------   ----- 
End-of-path arrival time (ps)           25498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4    2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4    3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell91   3238  25498  804326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 804326p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25498
-------------------------------------   ----- 
End-of-path arrival time (ps)           25498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q              macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    12019  13269  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16619  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell4     2290  18909  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell4     3350  22259  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell115   3238  25498  804326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 804887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24937
-------------------------------------   ----- 
End-of-path arrival time (ps)           24937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell72  23687  24937  804887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 804887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24937
-------------------------------------   ----- 
End-of-path arrival time (ps)           24937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell104  23687  24937  804887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 804887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24937
-------------------------------------   ----- 
End-of-path arrival time (ps)           24937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell111  23687  24937  804887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 806031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23793
-------------------------------------   ----- 
End-of-path arrival time (ps)           23793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell74  22543  23793  806031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 806031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23793
-------------------------------------   ----- 
End-of-path arrival time (ps)           23793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell86  22543  23793  806031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 806031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23793
-------------------------------------   ----- 
End-of-path arrival time (ps)           23793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell89  22543  23793  806031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 806693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23130
-------------------------------------   ----- 
End-of-path arrival time (ps)           23130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell81  21880  23130  806693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 806693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23130
-------------------------------------   ----- 
End-of-path arrival time (ps)           23130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell107  21880  23130  806693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 806693p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23130
-------------------------------------   ----- 
End-of-path arrival time (ps)           23130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell117  21880  23130  806693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 808470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21353
-------------------------------------   ----- 
End-of-path arrival time (ps)           21353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell94  20103  21353  808470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 808470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21353
-------------------------------------   ----- 
End-of-path arrival time (ps)           21353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell124  20103  21353  808470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 808596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21227
-------------------------------------   ----- 
End-of-path arrival time (ps)           21227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell70  19977  21227  808596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 808596p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21227
-------------------------------------   ----- 
End-of-path arrival time (ps)           21227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell95  19977  21227  808596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 808598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21225
-------------------------------------   ----- 
End-of-path arrival time (ps)           21225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell77  19975  21225  808598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 808598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21225
-------------------------------------   ----- 
End-of-path arrival time (ps)           21225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell97  19975  21225  808598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 808598p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21225
-------------------------------------   ----- 
End-of-path arrival time (ps)           21225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell125  19975  21225  808598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 809330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20493
-------------------------------------   ----- 
End-of-path arrival time (ps)           20493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell73  19243  20493  809330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 809330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20493
-------------------------------------   ----- 
End-of-path arrival time (ps)           20493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell105  19243  20493  809330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 809330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20493
-------------------------------------   ----- 
End-of-path arrival time (ps)           20493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell114  19243  20493  809330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 809330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20493
-------------------------------------   ----- 
End-of-path arrival time (ps)           20493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell123  19243  20493  809330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 809340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20483
-------------------------------------   ----- 
End-of-path arrival time (ps)           20483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell69  19233  20483  809340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 809340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20483
-------------------------------------   ----- 
End-of-path arrival time (ps)           20483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell92  19233  20483  809340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 810253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19571
-------------------------------------   ----- 
End-of-path arrival time (ps)           19571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell73  18321  19571  810253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 810253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19571
-------------------------------------   ----- 
End-of-path arrival time (ps)           19571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell105  18321  19571  810253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 810253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19571
-------------------------------------   ----- 
End-of-path arrival time (ps)           19571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell114  18321  19571  810253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 810253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19571
-------------------------------------   ----- 
End-of-path arrival time (ps)           19571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell123  18321  19571  810253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 810263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19560
-------------------------------------   ----- 
End-of-path arrival time (ps)           19560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell69  18310  19560  810263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 810263p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19560
-------------------------------------   ----- 
End-of-path arrival time (ps)           19560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell92  18310  19560  810263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 811318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18506
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell77  17256  18506  811318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 811318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18506
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell97  17256  18506  811318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 811318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18506
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell125  17256  18506  811318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 811346p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18477
-------------------------------------   ----- 
End-of-path arrival time (ps)           18477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell70  17227  18477  811346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 811346p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18477
-------------------------------------   ----- 
End-of-path arrival time (ps)           18477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell95  17227  18477  811346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 811355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18468
-------------------------------------   ----- 
End-of-path arrival time (ps)           18468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell94  17218  18468  811355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 811355p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18468
-------------------------------------   ----- 
End-of-path arrival time (ps)           18468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell124  17218  18468  811355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 812635p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17188
-------------------------------------   ----- 
End-of-path arrival time (ps)           17188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell103  15938  17188  812635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 812635p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17188
-------------------------------------   ----- 
End-of-path arrival time (ps)           17188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell113  15938  17188  812635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 812731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell75  15843  17093  812731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 812731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell80  15843  17093  812731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 812731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell102  15843  17093  812731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 812731p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell120  15843  17093  812731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 813279p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell103  15294  16544  813279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 813279p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell113  15294  16544  813279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 813628p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16196
-------------------------------------   ----- 
End-of-path arrival time (ps)           16196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell76  14946  16196  813628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 813637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell101  14936  16186  813637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 813637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell109  14936  16186  813637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 813637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell131  14936  16186  813637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 813638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell110  14936  16186  813638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 813638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell127  14936  16186  813638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 814052p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15771
-------------------------------------   ----- 
End-of-path arrival time (ps)           15771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell110  14521  15771  814052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 814052p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15771
-------------------------------------   ----- 
End-of-path arrival time (ps)           15771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell127  14521  15771  814052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 814070p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15753
-------------------------------------   ----- 
End-of-path arrival time (ps)           15753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell75  14503  15753  814070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 814070p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15753
-------------------------------------   ----- 
End-of-path arrival time (ps)           15753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell80  14503  15753  814070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 814070p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15753
-------------------------------------   ----- 
End-of-path arrival time (ps)           15753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell102  14503  15753  814070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 814070p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15753
-------------------------------------   ----- 
End-of-path arrival time (ps)           15753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell120  14503  15753  814070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 814079p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15744
-------------------------------------   ----- 
End-of-path arrival time (ps)           15744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell103  14494  15744  814079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 814079p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15744
-------------------------------------   ----- 
End-of-path arrival time (ps)           15744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell113  14494  15744  814079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 814176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell75  14397  15647  814176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 814176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell80  14397  15647  814176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 814176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell102  14397  15647  814176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 814176p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell120  14397  15647  814176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 814269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15555
-------------------------------------   ----- 
End-of-path arrival time (ps)           15555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell88  14305  15555  814269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 814269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15555
-------------------------------------   ----- 
End-of-path arrival time (ps)           15555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell119  14305  15555  814269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 814311p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15513
-------------------------------------   ----- 
End-of-path arrival time (ps)           15513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell76  14263  15513  814311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 814318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell118  14255  15505  814318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 814318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell132  14255  15505  814318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 814336p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell101  14237  15487  814336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 814336p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell109  14237  15487  814336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 814336p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell131  14237  15487  814336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 814675p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell81  13899  15149  814675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 814675p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell107  13899  15149  814675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 814675p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15149
-------------------------------------   ----- 
End-of-path arrival time (ps)           15149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell117  13899  15149  814675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 814695p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell74  13879  15129  814695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 814695p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell86  13879  15129  814695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 814695p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15129
-------------------------------------   ----- 
End-of-path arrival time (ps)           15129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell89  13879  15129  814695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 814813p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell72  13761  15011  814813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 814813p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell104  13761  15011  814813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 814813p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell111  13761  15011  814813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 814983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell118  13590  14840  814983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 814983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14840
-------------------------------------   ----- 
End-of-path arrival time (ps)           14840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell132  13590  14840  814983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 814994p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell101  13580  14830  814994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 814994p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell109  13580  14830  814994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 814994p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell131  13580  14830  814994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 815131p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14693
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell76  13443  14693  815131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 815299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14525
-------------------------------------   ----- 
End-of-path arrival time (ps)           14525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell75  13275  14525  815299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 815299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14525
-------------------------------------   ----- 
End-of-path arrival time (ps)           14525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell80  13275  14525  815299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 815299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14525
-------------------------------------   ----- 
End-of-path arrival time (ps)           14525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell102  13275  14525  815299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 815299p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14525
-------------------------------------   ----- 
End-of-path arrival time (ps)           14525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell120  13275  14525  815299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 815308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14516
-------------------------------------   ----- 
End-of-path arrival time (ps)           14516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell103  13266  14516  815308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 815308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14516
-------------------------------------   ----- 
End-of-path arrival time (ps)           14516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell113  13266  14516  815308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 815511p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14313
-------------------------------------   ----- 
End-of-path arrival time (ps)           14313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell76  13063  14313  815511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 815520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell110  13053  14303  815520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 815520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell127  13053  14303  815520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 815675p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14148
-------------------------------------   ----- 
End-of-path arrival time (ps)           14148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell110  12898  14148  815675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 815675p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14148
-------------------------------------   ----- 
End-of-path arrival time (ps)           14148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell127  12898  14148  815675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 815705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell118  12868  14118  815705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 815705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell132  12868  14118  815705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 815826p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell83  12747  13997  815826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 815826p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell91  12747  13997  815826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 815826p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell115  12747  13997  815826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 815839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell93  12734  13984  815839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 815839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell108  12734  13984  815839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 815839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell116  12734  13984  815839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 816089p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13735
-------------------------------------   ----- 
End-of-path arrival time (ps)           13735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell75  12485  13735  816089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 816089p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13735
-------------------------------------   ----- 
End-of-path arrival time (ps)           13735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell80  12485  13735  816089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 816089p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13735
-------------------------------------   ----- 
End-of-path arrival time (ps)           13735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell102  12485  13735  816089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 816089p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13735
-------------------------------------   ----- 
End-of-path arrival time (ps)           13735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell120  12485  13735  816089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 816096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell103  12477  13727  816096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 816096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell113  12477  13727  816096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 816473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           13351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell69  12101  13351  816473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 816473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           13351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell92  12101  13351  816473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 816536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell98  12038  13288  816536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 816536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell100  12038  13288  816536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 816536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell129  12038  13288  816536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 816776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell101  11797  13047  816776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 816776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell109  11797  13047  816776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 816776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell131  11797  13047  816776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 817008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12815
-------------------------------------   ----- 
End-of-path arrival time (ps)           12815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell73  11565  12815  817008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 817008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12815
-------------------------------------   ----- 
End-of-path arrival time (ps)           12815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell105  11565  12815  817008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 817008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12815
-------------------------------------   ----- 
End-of-path arrival time (ps)           12815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell114  11565  12815  817008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 817008p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12815
-------------------------------------   ----- 
End-of-path arrival time (ps)           12815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell123  11565  12815  817008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 817036p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell76  11537  12787  817036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 817040p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell118  11533  12783  817040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 817040p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell132  11533  12783  817040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell110  11515  12765  817058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 817058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell127  11515  12765  817058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 817142p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell90  11431  12681  817142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 817142p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell96  11431  12681  817142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 817142p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell128  11431  12681  817142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 817151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell118  11422  12672  817151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 817151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12672
-------------------------------------   ----- 
End-of-path arrival time (ps)           12672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell132  11422  12672  817151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 817162p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12661
-------------------------------------   ----- 
End-of-path arrival time (ps)           12661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell101  11411  12661  817162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 817162p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12661
-------------------------------------   ----- 
End-of-path arrival time (ps)           12661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell109  11411  12661  817162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 817162p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12661
-------------------------------------   ----- 
End-of-path arrival time (ps)           12661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell131  11411  12661  817162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 817197p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell79  11376  12626  817197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 817197p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12626
-------------------------------------   ----- 
End-of-path arrival time (ps)           12626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell99  11376  12626  817197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 817318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell90  11255  12505  817318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 817318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell96  11255  12505  817318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 817318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell128  11255  12505  817318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 817404p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell88  11170  12420  817404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 817404p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell119  11170  12420  817404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 817409p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell94  11164  12414  817409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 817409p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell124  11164  12414  817409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 817416p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell70  11158  12408  817416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 817416p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell95  11158  12408  817416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 817646p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell106  10927  12177  817646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 817656p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell71  10917  12167  817656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 817656p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell78  10917  12167  817656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 817656p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell85  10917  12167  817656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 817656p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell112  10917  12167  817656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 817871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell98  10702  11952  817871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 817871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell100  10702  11952  817871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 817871p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell129  10702  11952  817871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 817965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell77  10608  11858  817965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 817965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell97  10608  11858  817965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 817965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell125  10608  11858  817965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 818068p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell75  10505  11755  818068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell75         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 818068p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell80  10505  11755  818068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell80         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 818068p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell102  10505  11755  818068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell102        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 818068p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell120  10505  11755  818068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell120        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11747
-------------------------------------   ----- 
End-of-path arrival time (ps)           11747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell103  10497  11747  818076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell103        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 818076p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11747
-------------------------------------   ----- 
End-of-path arrival time (ps)           11747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell113  10497  11747  818076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell113        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell98  10283  11533  818291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell100  10283  11533  818291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 818291p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell129  10283  11533  818291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell90  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell96  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell128  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 818614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell73   9959  11209  818614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 818614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell105   9959  11209  818614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell114   9959  11209  818614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 818614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell123   9959  11209  818614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 818624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11199
-------------------------------------   ----- 
End-of-path arrival time (ps)           11199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell69   9949  11199  818624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11199
-------------------------------------   ----- 
End-of-path arrival time (ps)           11199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell92   9949  11199  818624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 818702p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell70   9871  11121  818702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 818702p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell95   9871  11121  818702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 818710p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -4060
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10563
-------------------------------------   ----- 
End-of-path arrival time (ps)           10563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  818710  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/main_1      macrocell5     3699   4909  818710  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/q           macrocell5     3350   8259  818710  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2304  10563  818710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 818744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell84   9829  11079  818744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 818744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell121   9829  11079  818744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 818744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell130   9829  11079  818744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell98   9793  11043  818780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell100   9793  11043  818780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 818780p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell129   9793  11043  818780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 818805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell69   9769  11019  818805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818805p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell92   9769  11019  818805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell98   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell100   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell129   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 818827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell90   9746  10996  818827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell96   9746  10996  818827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 818827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell128   9746  10996  818827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818958p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell88   9616  10866  818958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 818958p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell119   9616  10866  818958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819084p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell83   9489  10739  819084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 819084p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell91   9489  10739  819084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 819084p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10739
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell115   9489  10739  819084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 819129p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell76   9445  10695  819129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell76         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell118   9442  10692  819132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell118        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 819132p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell132   9442  10692  819132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell132        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 819138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell101   9436  10686  819138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell101        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 819138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell109   9436  10686  819138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell109        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819138p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell131   9436  10686  819138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell131        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 819145p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell110   9429  10679  819145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell110        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 819145p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell127   9429  10679  819145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell127        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 819277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10546
-------------------------------------   ----- 
End-of-path arrival time (ps)           10546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell94   9296  10546  819277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 819277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10546
-------------------------------------   ----- 
End-of-path arrival time (ps)           10546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell124   9296  10546  819277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 819358p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell73   9215  10465  819358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 819358p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell105   9215  10465  819358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 819358p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell114   9215  10465  819358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 819358p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell123   9215  10465  819358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819369p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell90   9205  10455  819369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819369p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell96   9205  10455  819369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819369p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell128   9205  10455  819369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 819472p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell94   9101  10351  819472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 819472p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell124   9101  10351  819472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 819473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell82   9100  10350  819473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 819473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell126   9100  10350  819473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 819488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell70   9086  10336  819488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819488p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell95   9086  10336  819488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell98   9079  10329  819494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell98         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 819494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell100   9079  10329  819494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell100        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 819494p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell129   9079  10329  819494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell129        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819514p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell90   9059  10309  819514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell90         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819514p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell96   9059  10309  819514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell96         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819514p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10309
-------------------------------------   ----- 
End-of-path arrival time (ps)           10309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell128   9059  10309  819514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell128        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 819674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10149
-------------------------------------   ----- 
End-of-path arrival time (ps)           10149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell77   8899  10149  819674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 819674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10149
-------------------------------------   ----- 
End-of-path arrival time (ps)           10149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell97   8899  10149  819674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10149
-------------------------------------   ----- 
End-of-path arrival time (ps)           10149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell125   8899  10149  819674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 819697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell71   8876  10126  819697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell78   8876  10126  819697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 819697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell85   8876  10126  819697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 819697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell112   8876  10126  819697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 819755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10068
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell82   8818  10068  819755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 819755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10068
-------------------------------------   ----- 
End-of-path arrival time (ps)           10068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell126   8818  10068  819755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 819867p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell87   8706   9956  819867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 819867p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell122   8706   9956  819867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9792
-------------------------------------   ---- 
End-of-path arrival time (ps)           9792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell88   8542   9792  820032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820032p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9792
-------------------------------------   ---- 
End-of-path arrival time (ps)           9792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell119   8542   9792  820032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 820064p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell93   8509   9759  820064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 820064p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell108   8509   9759  820064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820064p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell116   8509   9759  820064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820113p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell79   8461   9711  820113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820113p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell99   8461   9711  820113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell79   8174   9424  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820399p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell99   8174   9424  820399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 820404p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell83   8170   9420  820404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 820404p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell91   8170   9420  820404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 820404p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell115   8170   9420  820404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell88   8131   9381  820442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell119   8131   9381  820442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 820665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell73   7908   9158  820665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell73         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell105   7908   9158  820665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell105        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 820665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell114   7908   9158  820665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell114        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 820665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell123   7908   9158  820665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell123        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 820673p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell69   7901   9151  820673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell69         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 820673p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9151
-------------------------------------   ---- 
End-of-path arrival time (ps)           9151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell92   7901   9151  820673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell92         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 820777p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell74   7796   9046  820777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820777p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell86   7796   9046  820777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820777p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell89   7796   9046  820777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820868p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell88   7705   8955  820868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell88         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820868p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell119   7705   8955  820868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell119        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 820874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell81   7699   8949  820874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell107   7699   8949  820874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8949
-------------------------------------   ---- 
End-of-path arrival time (ps)           8949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell117   7699   8949  820874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821168p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell77   7406   8656  821168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821168p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell97   7406   8656  821168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 821168p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell125   7406   8656  821168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 821197p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell87   7377   8627  821197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 821197p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell122   7377   8627  821197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell72   7318   8568  821255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 821255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell104   7318   8568  821255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821255p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell111   7318   8568  821255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 821271p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell74   7302   8552  821271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821271p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell86   7302   8552  821271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821271p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell89   7302   8552  821271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 821312p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell87   7262   8512  821312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 821312p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell122   7262   8512  821312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell83   7175   8425  821398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell91   7175   8425  821398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 821398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8425
-------------------------------------   ---- 
End-of-path arrival time (ps)           8425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell115   7175   8425  821398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell83   6940   8190  821633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell91   6940   8190  821633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 821633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell115   6940   8190  821633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 821633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell79   6940   8190  821633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell99   6940   8190  821633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821736p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell70   6838   8088  821736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell70         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 821736p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell95   6838   8088  821736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell95         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 821768p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell93   6805   8055  821768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 821768p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell108   6805   8055  821768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 821768p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell116   6805   8055  821768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell72   6364   7614  822209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 822209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell104   6364   7614  822209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822209p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell111   6364   7614  822209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell74   6345   7595  822228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 822228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell86   6345   7595  822228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 822228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell89   6345   7595  822228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 822371p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell93   6203   7453  822371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 822371p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell108   6203   7453  822371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 822371p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell116   6203   7453  822371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 822398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell79   6175   7425  822398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 822398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell99   6175   7425  822398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 822398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell81   6175   7425  822398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 822398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell107   6175   7425  822398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 822398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell117   6175   7425  822398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 822495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -5360
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  818710  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load  count7cell     4269   5479  822495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 822612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell84   5961   7211  822612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 822612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell121   5961   7211  822612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 822612p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell130   5961   7211  822612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 822633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell82   5940   7190  822633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 822633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell126   5940   7190  822633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 822703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell84   5870   7120  822703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 822703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell121   5870   7120  822703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 822703p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell130   5870   7120  822703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822752p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell72   5822   7072  822752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 822752p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell104   5822   7072  822752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822752p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell111   5822   7072  822752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 822893p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell93   5680   6930  822893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 822893p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell108   5680   6930  822893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 822893p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell116   5680   6930  822893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 823108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell87   5465   6715  823108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 823108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell122   5465   6715  823108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 823121p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell71   5453   6703  823121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 823121p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell78   5453   6703  823121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823121p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell85   5453   6703  823121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 823121p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell112   5453   6703  823121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823135p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell81   5438   6688  823135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 823135p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell107   5438   6688  823135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 823135p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell117   5438   6688  823135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 823389p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell82   5184   6434  823389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 823389p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell126   5184   6434  823389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 823442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell77   5132   6382  823442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell77         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 823442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell97   5132   6382  823442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell97         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 823442p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell125   5132   6382  823442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell125        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 823457p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  792845  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell65   4427   6367  823457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 823535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell74   5038   6288  823535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell74         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 823535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell86   5038   6288  823535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell86         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 823535p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell89   5038   6288  823535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell89         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell81   5024   6274  823549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell81         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 823549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell107   5024   6274  823549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell107        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 823549p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell117   5024   6274  823549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell117        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 823638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell83   4935   6185  823638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell83         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 823638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell91   4935   6185  823638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell91         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 823638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell115   4935   6185  823638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell115        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 823647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell72   4926   6176  823647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell72         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 823647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell104   4926   6176  823647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell104        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 823647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell111   4926   6176  823647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell111        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 823674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell87   4899   6149  823674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 823674p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell122   4899   6149  823674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 823689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell71   4885   6135  823689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 823689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell78   4885   6135  823689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68   1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell85   4885   6135  823689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 823689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell112   4885   6135  823689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 824189p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell79   4385   5635  824189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell79         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 824189p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell99   4385   5635  824189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell99         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824189p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64   1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell93   4384   5634  824189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell93         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824189p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell108   4384   5634  824189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell108        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 824189p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell64    1250   1250  792343  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell116   4384   5634  824189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell116        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 824203p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell84   4370   5620  824203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 824203p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell121   4370   5620  824203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 824203p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell130   4370   5620  824203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 824211p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63   1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell82   4362   5612  824211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 824211p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell126   4362   5612  824211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 824217p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell63    1250   1250  789980  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell106   4357   5607  824217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 824310p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_420/q                                 macrocell133   1250   1250  824310  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0  statuscell1    7273   8523  824310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 824483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  792684  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell64   3400   5340  824483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell64         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 824504p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell68    1250   1250  787688  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell106   4070   5320  824504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 824505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65   1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell94   4068   5318  824505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell94         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 824505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell65         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell65    1250   1250  784582  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell124   4068   5318  824505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell124        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 824564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell106   4009   5259  824564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 824707p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell84   3866   5116  824707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 824707p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell121   3866   5116  824707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 824707p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell130   3866   5116  824707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 824714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell71   3859   5109  824714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 824714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell78   3859   5109  824714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 824714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell85   3859   5109  824714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 824714p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell112   3859   5109  824714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 824932p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  792996  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell67   2951   4891  824932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 824958p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  793016  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell68   2925   4865  824958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell68         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 825477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell82   3096   4346  825477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell82         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 825477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell126   3096   4346  825477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell126        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 825483p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell106   3090   4340  825483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell106        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 825484p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell87   3089   4339  825484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell87         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 825484p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell122   3089   4339  825484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell122        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 825492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66   1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell84   3081   4331  825492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell84         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 825492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell121   3081   4331  825492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell121        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell66    1250   1250  790357  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell130   3081   4331  825492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell130        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 825547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  791755  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell66   2336   4276  825547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell66         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 825564p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  791777  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell63   2319   4259  825564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell63         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 825624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell71   2949   4199  825624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell71         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 825624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell78   2949   4199  825624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell78         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 825624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67   1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell85   2949   4199  825624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell85         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 825624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell67    1250   1250  788981  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell112   2949   4199  825624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell112        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_420/main_1
Capture Clock  : Net_420/clock_0
Path slack     : 826276p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell135        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q  macrocell135   1250   1250  826276  RISE       1
Net_420/main_1                      macrocell133   2297   3547  826276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 826832p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  826832  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3191   4401  826832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 827728p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  826832  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2295   3505  827728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_420/clk_en
Capture Clock  : Net_420/clock_0
Path slack     : 827728p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  826832  RISE       1
Net_420/clk_en                              macrocell133   2295   3505  827728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_420/clock_0                                            macrocell133        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 827728p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   833333
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  826832  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en     macrocell135   2295   3505  827728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell135        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

