vendor_name = ModelSim
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/circuito_principal.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Almacenamiento/almacenamiento.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Contador/contador.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Contador/contador_UC.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/unidad_control.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_estados.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_pausa.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_fin.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_detector_error.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_de_UC.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/UC_de_UA.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/decodificador_salida.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_funcion_de_salida.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_funcion_de_estado.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF_estado.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/UnidadDeControl/MEF/MEF.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_semi.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_completo.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/sumador_12bits_serie.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_12bits_tristate.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_12bits.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_1bit_tristate.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/reg_1bit.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/conversorCA2.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/comparador_12bits.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/Generales/comparador_1bit.bdf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/UnidadDeControl/MEF/MEF_funcion_de_estado.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/circuito_principal.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/Contador/contador.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/UnidadDeControl/vwfUnidadDeControl.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/vwfCircuitoPrincipal.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/vwfContadorTomi.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/circuitoPrincipalPrueba.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/Generales/vwfComparador12b.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/Generales/vwfSumador12bitsSerie.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/TestDeCircuitos-Waveforms/vwfTestCarryOut.vwf
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/db/TEI_GRUPO17.cbx.xml
source_file = 1, C:/Users/tomas/Desktop/IngenieriaEnComputacion/IDL/TEI_GRUPO17/mux2.bdf
design_name = circuito_principal
instance = comp, \DATA[11]~output , DATA[11]~output, circuito_principal, 1
instance = comp, \DATA[10]~output , DATA[10]~output, circuito_principal, 1
instance = comp, \DATA[9]~output , DATA[9]~output, circuito_principal, 1
instance = comp, \DATA[8]~output , DATA[8]~output, circuito_principal, 1
instance = comp, \DATA[7]~output , DATA[7]~output, circuito_principal, 1
instance = comp, \DATA[6]~output , DATA[6]~output, circuito_principal, 1
instance = comp, \DATA[5]~output , DATA[5]~output, circuito_principal, 1
instance = comp, \DATA[4]~output , DATA[4]~output, circuito_principal, 1
instance = comp, \DATA[3]~output , DATA[3]~output, circuito_principal, 1
instance = comp, \DATA[2]~output , DATA[2]~output, circuito_principal, 1
instance = comp, \DATA[1]~output , DATA[1]~output, circuito_principal, 1
instance = comp, \DATA[0]~output , DATA[0]~output, circuito_principal, 1
instance = comp, \ERROR~output , ERROR~output, circuito_principal, 1
instance = comp, \OenVC_UC~output , OenVC_UC~output, circuito_principal, 1
instance = comp, \IenVI_UC~output , IenVI_UC~output, circuito_principal, 1
instance = comp, \Ienb_UC~output , Ienb_UC~output, circuito_principal, 1
instance = comp, \IenVI_UA~output , IenVI_UA~output, circuito_principal, 1
instance = comp, \FIN~output , FIN~output, circuito_principal, 1
instance = comp, \PAUSA~output , PAUSA~output, circuito_principal, 1
instance = comp, \FINDET~output , FINDET~output, circuito_principal, 1
instance = comp, \CarryOUT~output , CarryOUT~output, circuito_principal, 1
instance = comp, \OregA[11]~output , OregA[11]~output, circuito_principal, 1
instance = comp, \OregA[10]~output , OregA[10]~output, circuito_principal, 1
instance = comp, \OregA[9]~output , OregA[9]~output, circuito_principal, 1
instance = comp, \OregA[8]~output , OregA[8]~output, circuito_principal, 1
instance = comp, \OregA[7]~output , OregA[7]~output, circuito_principal, 1
instance = comp, \OregA[6]~output , OregA[6]~output, circuito_principal, 1
instance = comp, \OregA[5]~output , OregA[5]~output, circuito_principal, 1
instance = comp, \OregA[4]~output , OregA[4]~output, circuito_principal, 1
instance = comp, \OregA[3]~output , OregA[3]~output, circuito_principal, 1
instance = comp, \OregA[2]~output , OregA[2]~output, circuito_principal, 1
instance = comp, \OregA[1]~output , OregA[1]~output, circuito_principal, 1
instance = comp, \OregA[0]~output , OregA[0]~output, circuito_principal, 1
instance = comp, \OregB[11]~output , OregB[11]~output, circuito_principal, 1
instance = comp, \OregB[10]~output , OregB[10]~output, circuito_principal, 1
instance = comp, \OregB[9]~output , OregB[9]~output, circuito_principal, 1
instance = comp, \OregB[8]~output , OregB[8]~output, circuito_principal, 1
instance = comp, \OregB[7]~output , OregB[7]~output, circuito_principal, 1
instance = comp, \OregB[6]~output , OregB[6]~output, circuito_principal, 1
instance = comp, \OregB[5]~output , OregB[5]~output, circuito_principal, 1
instance = comp, \OregB[4]~output , OregB[4]~output, circuito_principal, 1
instance = comp, \OregB[3]~output , OregB[3]~output, circuito_principal, 1
instance = comp, \OregB[2]~output , OregB[2]~output, circuito_principal, 1
instance = comp, \OregB[1]~output , OregB[1]~output, circuito_principal, 1
instance = comp, \OregB[0]~output , OregB[0]~output, circuito_principal, 1
instance = comp, \CLK~input , CLK~input, circuito_principal, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, circuito_principal, 1
instance = comp, \RECARGAR~input , RECARGAR~input, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst51~0 , inst1|inst6|inst|inst51~0, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~0 , inst1|inst6|inst|inst40~0, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst~0 , inst1|inst6|inst|inst~0, circuito_principal, 1
instance = comp, \UP_DOWN~input , UP_DOWN~input, circuito_principal, 1
instance = comp, \inst1|inst5|inst4~0 , inst1|inst5|inst4~0, circuito_principal, 1
instance = comp, \inst1|inst5|inst4 , inst1|inst5|inst4, circuito_principal, 1
instance = comp, \DATA[1]~input , DATA[1]~input, circuito_principal, 1
instance = comp, \LOAD_F~input , LOAD_F~input, circuito_principal, 1
instance = comp, \inst1|inst3|inst3~0 , inst1|inst3|inst3~0, circuito_principal, 1
instance = comp, \inst4|inst3|inst1|inst4 , inst4|inst3|inst1|inst4, circuito_principal, 1
instance = comp, \DATA[0]~input , DATA[0]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst|inst4 , inst4|inst3|inst|inst4, circuito_principal, 1
instance = comp, \LOAD_I~input , LOAD_I~input, circuito_principal, 1
instance = comp, \inst1|inst3|inst2~0 , inst1|inst3|inst2~0, circuito_principal, 1
instance = comp, \inst4|inst|inst|inst4 , inst4|inst|inst|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst1|inst4~feeder , inst4|inst|inst1|inst4~feeder, circuito_principal, 1
instance = comp, \inst4|inst|inst1|inst4 , inst4|inst|inst1|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~6 , inst1|inst8|inst6~6, circuito_principal, 1
instance = comp, \DATA[3]~input , DATA[3]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst3|inst4 , inst4|inst3|inst3|inst4, circuito_principal, 1
instance = comp, \DATA[2]~input , DATA[2]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst2|inst4 , inst4|inst3|inst2|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst2|inst4 , inst4|inst|inst2|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst3|inst4 , inst4|inst|inst3|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~5 , inst1|inst8|inst6~5, circuito_principal, 1
instance = comp, \DATA[8]~input , DATA[8]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst8|inst4 , inst4|inst3|inst8|inst4, circuito_principal, 1
instance = comp, \DATA[9]~input , DATA[9]~input, circuito_principal, 1
instance = comp, \inst4|inst|inst9|inst4 , inst4|inst|inst9|inst4, circuito_principal, 1
instance = comp, \inst4|inst3|inst9|inst4 , inst4|inst3|inst9|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst8|inst4 , inst4|inst|inst8|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~2 , inst1|inst8|inst6~2, circuito_principal, 1
instance = comp, \DATA[10]~input , DATA[10]~input, circuito_principal, 1
instance = comp, \inst4|inst|inst10|inst4 , inst4|inst|inst10|inst4, circuito_principal, 1
instance = comp, \DATA[11]~input , DATA[11]~input, circuito_principal, 1
instance = comp, \inst4|inst|inst11|inst4 , inst4|inst|inst11|inst4, circuito_principal, 1
instance = comp, \inst4|inst3|inst10|inst4 , inst4|inst3|inst10|inst4, circuito_principal, 1
instance = comp, \inst4|inst3|inst11|inst4 , inst4|inst3|inst11|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~1 , inst1|inst8|inst6~1, circuito_principal, 1
instance = comp, \DATA[6]~input , DATA[6]~input, circuito_principal, 1
instance = comp, \inst4|inst|inst6|inst4 , inst4|inst|inst6|inst4, circuito_principal, 1
instance = comp, \DATA[7]~input , DATA[7]~input, circuito_principal, 1
instance = comp, \inst4|inst|inst7|inst4 , inst4|inst|inst7|inst4, circuito_principal, 1
instance = comp, \inst4|inst3|inst7|inst4 , inst4|inst3|inst7|inst4, circuito_principal, 1
instance = comp, \inst4|inst3|inst6|inst4 , inst4|inst3|inst6|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~0 , inst1|inst8|inst6~0, circuito_principal, 1
instance = comp, \DATA[5]~input , DATA[5]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst5|inst4 , inst4|inst3|inst5|inst4, circuito_principal, 1
instance = comp, \DATA[4]~input , DATA[4]~input, circuito_principal, 1
instance = comp, \inst4|inst3|inst4|inst4 , inst4|inst3|inst4|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst4|inst4 , inst4|inst|inst4|inst4, circuito_principal, 1
instance = comp, \inst4|inst|inst5|inst4 , inst4|inst|inst5|inst4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~3 , inst1|inst8|inst6~3, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~4 , inst1|inst8|inst6~4, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~7 , inst1|inst8|inst6~7, circuito_principal, 1
instance = comp, \inst1|inst7|inst9~0 , inst1|inst7|inst9~0, circuito_principal, 1
instance = comp, \inst|inst1|inst10|inst4 , inst|inst1|inst10|inst4, circuito_principal, 1
instance = comp, \b[0]~input , b[0]~input, circuito_principal, 1
instance = comp, \b[2]~input , b[2]~input, circuito_principal, 1
instance = comp, \b[1]~input , b[1]~input, circuito_principal, 1
instance = comp, \inst1|inst7|inst|inst41|inst11|inst5~0 , inst1|inst7|inst|inst41|inst11|inst5~0, circuito_principal, 1
instance = comp, \inst1|inst2 , inst1|inst2, circuito_principal, 1
instance = comp, \inst|inst2|inst10|inst4 , inst|inst2|inst10|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst11|inst4 , inst|inst1|inst11|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst9|inst4 , inst|inst1|inst9|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst8|inst4 , inst|inst1|inst8|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst6|inst4 , inst|inst1|inst6|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst7|inst4 , inst|inst1|inst7|inst4, circuito_principal, 1
instance = comp, \inst1|inst7|inst|inst41|inst2|inst5 , inst1|inst7|inst|inst41|inst2|inst5, circuito_principal, 1
instance = comp, \inst|inst2|inst2|inst4 , inst|inst2|inst2|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst2|inst4 , inst|inst1|inst2|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst|inst4 , inst|inst1|inst|inst4, circuito_principal, 1
instance = comp, \inst1|inst7|inst|inst41|inst1|inst5~0 , inst1|inst7|inst|inst41|inst1|inst5~0, circuito_principal, 1
instance = comp, \inst|inst2|inst1|inst4 , inst|inst2|inst1|inst4, circuito_principal, 1
instance = comp, \inst|inst2|inst|inst4 , inst|inst2|inst|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst1|inst4 , inst|inst1|inst1|inst4, circuito_principal, 1
instance = comp, \inst|inst|inst1|inst~0 , inst|inst|inst1|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst2|inst~1 , inst|inst|inst2|inst~1, circuito_principal, 1
instance = comp, \inst|inst1|inst3|inst4 , inst|inst1|inst3|inst4, circuito_principal, 1
instance = comp, \inst|inst2|inst3|inst4 , inst|inst2|inst3|inst4, circuito_principal, 1
instance = comp, \inst|inst|inst2|inst~0 , inst|inst|inst2|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst4|inst~3 , inst|inst|inst4|inst~3, circuito_principal, 1
instance = comp, \inst|inst1|inst5|inst4 , inst|inst1|inst5|inst4, circuito_principal, 1
instance = comp, \inst|inst1|inst4|inst4 , inst|inst1|inst4|inst4, circuito_principal, 1
instance = comp, \inst|inst|inst3|inst~0 , inst|inst|inst3|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst4|inst~2 , inst|inst|inst4|inst~2, circuito_principal, 1
instance = comp, \inst|inst|inst5|inst~0 , inst|inst|inst5|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst7|inst~0 , inst|inst|inst7|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst9|inst~0 , inst|inst|inst9|inst~0, circuito_principal, 1
instance = comp, \inst|inst|inst11|inst~0 , inst|inst|inst11|inst~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~8 , inst1|inst8|inst6~8, circuito_principal, 1
instance = comp, \inst|inst|inst7|inst6 , inst|inst|inst7|inst6, circuito_principal, 1
instance = comp, \inst|inst|inst6|inst6~0 , inst|inst|inst6|inst6~0, circuito_principal, 1
instance = comp, \inst|inst|inst4|inst6~0 , inst|inst|inst4|inst6~0, circuito_principal, 1
instance = comp, \inst|inst|inst3|inst6 , inst|inst|inst3|inst6, circuito_principal, 1
instance = comp, \inst|inst|inst2|inst6~0 , inst|inst|inst2|inst6~0, circuito_principal, 1
instance = comp, \inst|inst|inst12|inst6 , inst|inst|inst12|inst6, circuito_principal, 1
instance = comp, \inst|inst|inst1|inst6~0 , inst|inst|inst1|inst6~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~0 , inst1|inst8|inst|inst7|inst10~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~1 , inst1|inst8|inst|inst7|inst10~1, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~2 , inst1|inst8|inst|inst7|inst10~2, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~3 , inst1|inst8|inst|inst7|inst10~3, circuito_principal, 1
instance = comp, \inst|inst|inst5|inst6 , inst|inst|inst5|inst6, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~4 , inst1|inst8|inst|inst7|inst10~4, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst10~5 , inst1|inst8|inst|inst7|inst10~5, circuito_principal, 1
instance = comp, \inst|inst|inst9|inst6 , inst|inst|inst9|inst6, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst8|inst2 , inst1|inst8|inst|inst8|inst2, circuito_principal, 1
instance = comp, \inst|inst|inst10|inst6~0 , inst|inst|inst10|inst6~0, circuito_principal, 1
instance = comp, \inst|inst|inst10|inst6~1 , inst|inst|inst10|inst6~1, circuito_principal, 1
instance = comp, \inst|inst|inst11|inst6 , inst|inst|inst11|inst6, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst11|inst5~1 , inst1|inst8|inst|inst11|inst5~1, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst11|inst5~2 , inst1|inst8|inst|inst11|inst5~2, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst11|inst9~1 , inst1|inst8|inst|inst11|inst9~1, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~14 , inst1|inst8|inst6~14, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst11|inst9~0 , inst1|inst8|inst|inst11|inst9~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~13 , inst1|inst8|inst6~13, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~15 , inst1|inst8|inst6~15, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~10 , inst1|inst8|inst6~10, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~11 , inst1|inst8|inst6~11, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~0 , inst1|inst8|inst|inst7|inst4~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~1 , inst1|inst8|inst|inst7|inst4~1, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~2 , inst1|inst8|inst|inst7|inst4~2, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~3 , inst1|inst8|inst|inst7|inst4~3, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~4 , inst1|inst8|inst|inst7|inst4~4, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~5 , inst1|inst8|inst|inst7|inst4~5, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst7|inst4~6 , inst1|inst8|inst|inst7|inst4~6, circuito_principal, 1
instance = comp, \inst1|inst8|inst|inst11|inst5~0 , inst1|inst8|inst|inst11|inst5~0, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~9 , inst1|inst8|inst6~9, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~12 , inst1|inst8|inst6~12, circuito_principal, 1
instance = comp, \inst1|inst8|inst6~16 , inst1|inst8|inst6~16, circuito_principal, 1
instance = comp, \START~input , START~input, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst4~0 , inst1|inst1|inst|inst7|inst4~0, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst4~1 , inst1|inst1|inst|inst7|inst4~1, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst4~2 , inst1|inst1|inst|inst7|inst4~2, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst4~3 , inst1|inst1|inst|inst7|inst4~3, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst4~4 , inst1|inst1|inst|inst7|inst4~4, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~0 , inst1|inst1|inst4~0, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~1 , inst1|inst1|inst4~1, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~2 , inst1|inst1|inst4~2, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~0 , inst1|inst1|inst|inst7|inst10~0, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~1 , inst1|inst1|inst|inst7|inst10~1, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~2 , inst1|inst1|inst|inst7|inst10~2, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~3 , inst1|inst1|inst|inst7|inst10~3, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~4 , inst1|inst1|inst|inst7|inst10~4, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~5 , inst1|inst1|inst|inst7|inst10~5, circuito_principal, 1
instance = comp, \inst1|inst1|inst|inst7|inst10~6 , inst1|inst1|inst|inst7|inst10~6, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~3 , inst1|inst1|inst4~3, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~4 , inst1|inst1|inst4~4, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~5 , inst1|inst1|inst4~5, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~6 , inst1|inst1|inst4~6, circuito_principal, 1
instance = comp, \inst1|inst1|inst4~7 , inst1|inst1|inst4~7, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~1 , inst1|inst6|inst|inst40~1, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst51~1 , inst1|inst6|inst|inst51~1, circuito_principal, 1
instance = comp, \inst1|inst6|inst1|inst1 , inst1|inst6|inst1|inst1, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~5 , inst1|inst6|inst|inst40~5, circuito_principal, 1
instance = comp, \CONTINUAR~input , CONTINUAR~input, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~3 , inst1|inst6|inst|inst40~3, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~2 , inst1|inst6|inst|inst40~2, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~4 , inst1|inst6|inst|inst40~4, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst40~6 , inst1|inst6|inst|inst40~6, circuito_principal, 1
instance = comp, \inst1|inst6|inst1|inst , inst1|inst6|inst1|inst, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst60~1 , inst1|inst6|inst|inst60~1, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst52~0 , inst1|inst6|inst|inst52~0, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst60~0 , inst1|inst6|inst|inst60~0, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst60~2 , inst1|inst6|inst|inst60~2, circuito_principal, 1
instance = comp, \inst1|inst6|inst1|inst2 , inst1|inst6|inst1|inst2, circuito_principal, 1
instance = comp, \inst1|inst6|inst|inst~1 , inst1|inst6|inst|inst~1, circuito_principal, 1
instance = comp, \inst1|inst7|inst3~0 , inst1|inst7|inst3~0, circuito_principal, 1
instance = comp, \inst4|inst2[11]~12 , inst4|inst2[11]~12, circuito_principal, 1
instance = comp, \inst4|inst2[11]~13 , inst4|inst2[11]~13, circuito_principal, 1
instance = comp, \inst4|inst2[10]~14 , inst4|inst2[10]~14, circuito_principal, 1
instance = comp, \inst4|inst2[9]~15 , inst4|inst2[9]~15, circuito_principal, 1
instance = comp, \inst|inst|inst8|inst6~0 , inst|inst|inst8|inst6~0, circuito_principal, 1
instance = comp, \inst4|inst2[8]~16 , inst4|inst2[8]~16, circuito_principal, 1
instance = comp, \inst4|inst2[7]~17 , inst4|inst2[7]~17, circuito_principal, 1
instance = comp, \inst4|inst2[6]~18 , inst4|inst2[6]~18, circuito_principal, 1
instance = comp, \inst4|inst2[5]~19 , inst4|inst2[5]~19, circuito_principal, 1
instance = comp, \inst4|inst2[4]~20 , inst4|inst2[4]~20, circuito_principal, 1
instance = comp, \inst4|inst2[3]~21 , inst4|inst2[3]~21, circuito_principal, 1
instance = comp, \inst4|inst2[2]~22 , inst4|inst2[2]~22, circuito_principal, 1
instance = comp, \inst4|inst2[1]~23 , inst4|inst2[1]~23, circuito_principal, 1
instance = comp, \inst4|inst2[0]~24 , inst4|inst2[0]~24, circuito_principal, 1
instance = comp, \inst1|inst4|inst3~0 , inst1|inst4|inst3~0, circuito_principal, 1
instance = comp, \inst1|inst4|inst4~0 , inst1|inst4|inst4~0, circuito_principal, 1
instance = comp, \inst1|inst4|inst2~0 , inst1|inst4|inst2~0, circuito_principal, 1
