////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : TEST.vf
// /___/   /\     Timestamp : 01/17/2026 01:21:15
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog D:/Study/PLIS/CommandCalculator/PLIS_Project/TEST.vf -w D:/Study/PLIS/CommandCalculator/PLIS_Project/TEST.sch
//Design Name: TEST
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module TEST(CLK, 
            Q0, 
            Q1, 
            RST, 
            SIG);

    input CLK;
   output [2:0] Q0;
   output [2:0] Q1;
   output RST;
   output SIG;
   
   wire XLXN_7;
   wire RST_DUMMY;
   
   assign RST = RST_DUMMY;
   Special_Counter  XLXI_3 (.CLK(CLK), 
                           .RST(RST_DUMMY), 
                           .Q(Q0[2:0]), 
                           .STATE(SIG), 
                           .TRNSPRNT(XLXN_7));
   Special_Counter  XLXI_4 (.CLK(XLXN_7), 
                           .RST(RST_DUMMY), 
                           .Q(Q1[2:0]), 
                           .STATE(), 
                           .TRNSPRNT(RST_DUMMY));
endmodule
