# compile vhdl design source files
vhdl xbip_utils_v3_0_7  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_utils_v3_0_7/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/axi_utils_v2_0_3/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_pipe_v3_0_3/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_3/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_multadd_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/xbip_bram18k_v3_0_3/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_12  "../../../reference_switch_lite.ip_user_files/ipstatic/mult_gen_v12_0_12/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl floating_point_v7_1_3  "../../../reference_switch_lite.ip_user_files/ipstatic/floating_point_v7_1_3/hdl/floating_point_v7_1_vh_rfs.vhd"
vhdl fifo_generator_v13_1_3  "../../../reference_switch_lite.ip_user_files/ipstatic/fifo_generator_v13_1_3/hdl/fifo_generator_v13_1_rfs.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip0/sim/axis_sim_stim_ip0.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip1/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip1/hdl/axis_sim_stim.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip1/sim/axis_sim_stim_ip1.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip2/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip2/hdl/axis_sim_stim.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip2/sim/axis_sim_stim_ip2.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip3/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip3/hdl/axis_sim_stim.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip3/sim/axis_sim_stim_ip3.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axis_sim_stim_ip4/sim/axis_sim_stim_ip4.vhd"
vhdl lib_pkg_v1_0_2  "../../../reference_switch_lite.ip_user_files/ipstatic/lib_pkg_v1_0_2/hdl/lib_pkg_v1_0_rfs.vhd"
vhdl lib_srl_fifo_v1_0_2  "../../../reference_switch_lite.ip_user_files/ipstatic/lib_srl_fifo_v1_0_2/hdl/lib_srl_fifo_v1_0_rfs.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axis_sim_pkg/axis_sim_pkg.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/transactor_fifos.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axi_sim_transactor_ip/sim/axi_sim_transactor_ip.vhd"
vhdl fifo_generator_v13_1_3  "../../../reference_switch_lite.srcs/sources_1/bd/control_sub/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd"
vhdl xbip_utils_v3_0_7  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_multadd_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_12  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl floating_point_v7_1_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/floating_point_v7_1_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../reference_switch_lite.srcs/sources_1/ip/axi_fp_unit/sim/axi_fp_unit.vhd"
vhdl fifo_generator_v13_1_3  "../../../reference_switch_lite.ip_user_files/ipstatic/hdl/fifo_generator_v13_1_rfs.vhd"

# Do not sort compile order
nosort
