// Seed: 3390538112
`define pp_3 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = "";
  always if (id_1) @(1) id_3 = 1;
  logic id_3;
  type_6(
      1, 1, 1'h0
  );
  logic id_4;
endmodule
`timescale 1 ps / 1ps
