# SystemVerilogStudy

The purpose of this repo is to demonstrate my progress of learning SystemVerilog.

## RoadMap
1. Start <- I'm here
2. UART implemented
3. SRAM implemented
4. APB implemented
