QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 16:35:11 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M1
-- Loading module M2
-- Loading module M3
** Error (suppressible): testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv(111): (vopt-8885) Illegal inout port connection for 'z' (1st connection) to reg type. 
** Error (suppressible): testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv(111): (vopt-8885) Illegal inout port connection for 'y' (2nd connection) to reg type. 
** Error (suppressible): testcases/alwaysff_misc_portconnection_noDirection__multipleModuleInstantiations.sv(111): (vopt-8885) Illegal inout port connection for 'x' (3rd connection) to reg type. 
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 6, found 0.
Optimization failed
End time: 16:35:12 on Jun 23,2023, Elapsed time: 0:00:01
Errors: 3, Warnings: 1
FAILURE
