m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/rsic/add_sub_mul/sim
vctrl
Z0 !s110 1649158464
!i10b 1
!s100 i?FXf>3nJPg1J2996]FK01
IH0KTP:AEnbz7P7LST::1T1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/jal_jalr/sim
w1649126022
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ctrl.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ctrl.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1649158464.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ctrl.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vdiv
R0
!i10b 1
!s100 7lEk5a@S_=Y72ji9PhF2^3
IR=YLiA9@P^=CUHz9Q0ECm0
R1
R2
w1649127578
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/div.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/div.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/div.v|
!i113 1
R5
R6
vex
R0
!i10b 1
!s100 799FHNG4Bhg5ZYmHL91:12
IT<kz=R2Xo=fW0gLA_:l]T0
R1
R2
w1649142755
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex.v|
!i113 1
R5
R6
vex_mem
Z7 !s110 1649158465
!i10b 1
!s100 <X8DfzKj5c?_401V[QSc11
IPGc`1I>T8]GU272VKC:Gj3
R1
R2
w1649126977
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex_mem.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/ex_mem.v|
!i113 1
R5
R6
vid
!s110 1649158466
!i10b 1
!s100 NzLib6@Ka;ZN^`bU4aNEl2
IS>d5nR17e1^Zkg^nCn50<2
R1
R2
w1649158439
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1649158465.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id.v|
!i113 1
R5
R6
vid_ex
R7
!i10b 1
!s100 1hW`A;GPleoV8aF8fN_Dl3
I:ingJ_k70IfYF>6<Q>iF]2
R1
R2
w1649142638
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id_ex.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id_ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/id_ex.v|
!i113 1
R5
R6
vif_id
R7
!i10b 1
!s100 hFgac17:M0zmWJ4QAMHe42
IISPooTbk2nUbJc3?SKHPQ3
R1
R2
w1649129643
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/if_id.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/if_id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/if_id.v|
!i113 1
R5
R6
vinst_rom
R7
!i10b 1
!s100 :6LHc2LnREAPP7kJgo@:X3
IVRZ?[m@=@<f7l<BHG?i4@0
R1
R2
w1648970460
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/inst_rom.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/inst_rom.v|
!i113 1
R5
R6
vmem
R7
!i10b 1
!s100 ;=MZ[IG^9h<XOQKgP;Rci1
I4IkL;A7zS8ZU0gAWWWKCF2
R1
R2
w1649127153
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem.v|
!i113 1
R5
R6
vmem_wb
R7
!i10b 1
!s100 TNcldlnQi7Q?]dG6z]=V12
I:PgL9KXk1>=_ZYj<92Bz10
R1
R2
w1649127235
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem_wb.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/mem_wb.v|
!i113 1
R5
R6
vopenmips
R7
!i10b 1
!s100 d945gnniIUo_:NzE:c>GA0
IGjgHf:;]Qk;a@CH9>fd;k1
R1
R2
w1649152176
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R7
!i10b 1
!s100 H=eBgzO[L?k>fEE:inNLm1
IgX>]fFZMz_H6ZC7^5GA_F0
R1
R2
w1648970734
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R7
!i10b 1
!s100 bm7FYEFJ:G<RCoBMCMnJK2
I4VLF_f4Y^TZDlbU:[P1MA3
R1
R2
w1648970743
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R7
!i10b 1
!s100 dVeJ3:LLz0FKUg4>6^bO72
IEOk_=?ajPX@@e^QEiT99U3
R1
R2
w1649143835
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/pc_reg.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/pc_reg.v|
!i113 1
R5
R6
vregfile
R7
!i10b 1
!s100 Fm963[JO:4>7703MiZ^I_2
Ik;Z0VOlTUk;?PJmIoa=2b1
R1
R2
w1648988500
8D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/regfile.v
FD:/Github/OpenRSIC-V/rsic/jal_jalr/sim/regfile.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/jal_jalr/sim/regfile.v|
!i113 1
R5
R6
