INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/HCRea/Vivado_Proj/final_proj1/final_proj1.srcs/sim_1/new/tb_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnn_top'
