<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNSchedStrategy.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNSchedStrategy.cpp.html'>GCNSchedStrategy.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- GCNSchedStrategy.cpp - GCN Scheduler Strategy ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This contains a MachineSchedStrategy implementation for maximizing wave</i></td></tr>
<tr><th id="11">11</th><td><i>/// occupancy on GCN hardware.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="GCNSchedStrategy.h.html">"GCNSchedStrategy.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE" title='llvm::GCNMaxOccupancySchedStrategy::GCNMaxOccupancySchedStrategy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategyC1EPKNS_19MachineSchedContextE">GCNMaxOccupancySchedStrategy</dfn>(</td></tr>
<tr><th id="27">27</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col1 decl" id="1C" title='C' data-type='const llvm::MachineSchedContext *' data-ref="1C">C</dfn>) :</td></tr>
<tr><th id="28">28</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE" title='llvm::GenericScheduler::GenericScheduler' data-ref="_ZN4llvm16GenericSchedulerC1EPKNS_19MachineSchedContextE">(</a><a class="local col1 ref" href="#1C" title='C' data-ref="1C">C</a>), <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</a>(<var>0</var>), <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::MF" title='llvm::GCNMaxOccupancySchedStrategy::MF' data-ref="llvm::GCNMaxOccupancySchedStrategy::MF">MF</a>(<b>nullptr</b>) { }</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::GCNMaxOccupancySchedStrategy::initialize' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col2 decl" id="2DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="2DAG">DAG</dfn>) {</td></tr>
<tr><th id="31">31</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::GenericScheduler::initialize' data-ref="_ZN4llvm16GenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="local col2 ref" href="#2DAG" title='DAG' data-ref="2DAG">DAG</a>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="3SRI" title='SRI' data-type='const llvm::SIRegisterInfo *' data-ref="3SRI">SRI</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(TRI);</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::MF" title='llvm::GCNMaxOccupancySchedStrategy::MF' data-ref="llvm::GCNMaxOccupancySchedStrategy::MF">MF</a> = &amp;<a class="local col2 ref" href="#2DAG" title='DAG' data-ref="2DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="4ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="4ST">ST</dfn> = <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::MF" title='llvm::GCNMaxOccupancySchedStrategy::MF' data-ref="llvm::GCNMaxOccupancySchedStrategy::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <i>// FIXME: This is also necessary, because some passes that run after</i></td></tr>
<tr><th id="40">40</th><td><i>  // scheduling and before regalloc increase register pressure.</i></td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <em>int</em> <dfn class="local col5 decl" id="5ErrorMargin" title='ErrorMargin' data-type='const int' data-ref="5ErrorMargin">ErrorMargin</dfn> = <var>3</var>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  SGPRExcessLimit = Context-&gt;RegClassInfo</td></tr>
<tr><th id="44">44</th><td>    -&gt;getNumAllocatableRegs(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>) - ErrorMargin;</td></tr>
<tr><th id="45">45</th><td>  VGPRExcessLimit = Context-&gt;RegClassInfo</td></tr>
<tr><th id="46">46</th><td>    -&gt;getNumAllocatableRegs(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>) - ErrorMargin;</td></tr>
<tr><th id="47">47</th><td>  <b>if</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</a>) {</td></tr>
<tr><th id="48">48</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</a> = <a class="local col4 ref" href="#4ST" title='ST' data-ref="4ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsEjb">getMaxNumSGPRs</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</a>, <b>true</b>);</td></tr>
<tr><th id="49">49</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</a> = <a class="local col4 ref" href="#4ST" title='ST' data-ref="4ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsEj">getMaxNumVGPRs</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy" title='llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy' data-ref="llvm::GCNMaxOccupancySchedStrategy::TargetOccupancy">TargetOccupancy</a>);</td></tr>
<tr><th id="50">50</th><td>  } <b>else</b> {</td></tr>
<tr><th id="51">51</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</a> = <a class="local col3 ref" href="#3SRI" title='SRI' data-ref="3SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(<a class="local col2 ref" href="#2DAG" title='DAG' data-ref="2DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>,</td></tr>
<tr><th id="52">52</th><td>                                                    <a class="local col3 ref" href="#3SRI" title='SRI' data-ref="3SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>());</td></tr>
<tr><th id="53">53</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</a> = <a class="local col3 ref" href="#3SRI" title='SRI' data-ref="3SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(<a class="local col2 ref" href="#2DAG" title='DAG' data-ref="2DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>,</td></tr>
<tr><th id="54">54</th><td>                                                    <a class="local col3 ref" href="#3SRI" title='SRI' data-ref="3SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>());</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</a> -= <a class="local col5 ref" href="#5ErrorMargin" title='ErrorMargin' data-ref="5ErrorMargin">ErrorMargin</a>;</td></tr>
<tr><th id="58">58</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</a> -= <a class="local col5 ref" href="#5ErrorMargin" title='ErrorMargin' data-ref="5ErrorMargin">ErrorMargin</a>;</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj" title='llvm::GCNMaxOccupancySchedStrategy::initCandidate' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj">initCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="6Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="6Cand">Cand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="7SU" title='SU' data-type='llvm::SUnit *' data-ref="7SU">SU</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                     <em>bool</em> <dfn class="local col8 decl" id="8AtTop" title='AtTop' data-type='bool' data-ref="8AtTop">AtTop</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col9 decl" id="9RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="9RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                     <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col0 decl" id="10SRI" title='SRI' data-type='const llvm::SIRegisterInfo *' data-ref="10SRI">SRI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="11SGPRPressure" title='SGPRPressure' data-type='unsigned int' data-ref="11SGPRPressure">SGPRPressure</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="12VGPRPressure" title='VGPRPressure' data-type='unsigned int' data-ref="12VGPRPressure">VGPRPressure</dfn>) {</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a> = <a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>;</td></tr>
<tr><th id="68">68</th><td>  <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> = <a class="local col8 ref" href="#8AtTop" title='AtTop' data-ref="8AtTop">AtTop</a>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i>// getDownwardPressure() and getUpwardPressure() make temporary changes to</i></td></tr>
<tr><th id="71">71</th><td><i>  // the tracker, so we need to pass those function a non-const copy.</i></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col3 decl" id="13TempTracker" title='TempTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="13TempTracker">TempTracker</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a>&amp;&gt;(<a class="local col9 ref" href="#9RPTracker" title='RPTracker' data-ref="9RPTracker">RPTracker</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col4 decl" id="14Pressure" title='Pressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="14Pressure">Pressure</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col5 decl" id="15MaxPressure" title='MaxPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="15MaxPressure">MaxPressure</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>if</b> (<a class="local col8 ref" href="#8AtTop" title='AtTop' data-ref="8AtTop">AtTop</a>)</td></tr>
<tr><th id="78">78</th><td>    <a class="local col3 ref" href="#13TempTracker" title='TempTracker' data-ref="13TempTracker">TempTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getDownwardPressure</a>(<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col4 ref" href="#14Pressure" title='Pressure' data-ref="14Pressure">Pressure</a></span>, <span class='refarg'><a class="local col5 ref" href="#15MaxPressure" title='MaxPressure' data-ref="15MaxPressure">MaxPressure</a></span>);</td></tr>
<tr><th id="79">79</th><td>  <b>else</b> {</td></tr>
<tr><th id="80">80</th><td>    <i>// FIXME: I think for bottom up scheduling, the register pressure is cached</i></td></tr>
<tr><th id="81">81</th><td><i>    // and can be retrieved by DAG-&gt;getPressureDif(SU).</i></td></tr>
<tr><th id="82">82</th><td>    <a class="local col3 ref" href="#13TempTracker" title='TempTracker' data-ref="13TempTracker">TempTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getUpwardPressure</a>(<a class="local col7 ref" href="#7SU" title='SU' data-ref="7SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>(), <span class='refarg'><a class="local col4 ref" href="#14Pressure" title='Pressure' data-ref="14Pressure">Pressure</a></span>, <span class='refarg'><a class="local col5 ref" href="#15MaxPressure" title='MaxPressure' data-ref="15MaxPressure">MaxPressure</a></span>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="16NewSGPRPressure" title='NewSGPRPressure' data-type='unsigned int' data-ref="16NewSGPRPressure">NewSGPRPressure</dfn> = <a class="local col4 ref" href="#14Pressure" title='Pressure' data-ref="14Pressure">Pressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>()]</a>;</td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17NewVGPRPressure" title='NewVGPRPressure' data-type='unsigned int' data-ref="17NewVGPRPressure">NewVGPRPressure</dfn> = <a class="local col4 ref" href="#14Pressure" title='Pressure' data-ref="14Pressure">Pressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>()]</a>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i>// If two instructions increase the pressure of different register sets</i></td></tr>
<tr><th id="89">89</th><td><i>  // by the same amount, the generic scheduler will prefer to schedule the</i></td></tr>
<tr><th id="90">90</th><td><i>  // instruction that increases the set with the least amount of registers,</i></td></tr>
<tr><th id="91">91</th><td><i>  // which in our case would be SGPRs.  This is rarely what we want, so</i></td></tr>
<tr><th id="92">92</th><td><i>  // when we report excess/critical register pressure, we do it either</i></td></tr>
<tr><th id="93">93</th><td><i>  // only for VGPRs or only for SGPRs.</i></td></tr>
<tr><th id="94">94</th><td><i></i></td></tr>
<tr><th id="95">95</th><td><i>  // FIXME: Better heuristics to determine whether to prefer SGPRs or VGPRs.</i></td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="18MaxVGPRPressureInc" title='MaxVGPRPressureInc' data-type='const unsigned int' data-ref="18MaxVGPRPressureInc">MaxVGPRPressureInc</dfn> = <var>16</var>;</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <dfn class="local col9 decl" id="19ShouldTrackVGPRs" title='ShouldTrackVGPRs' data-type='bool' data-ref="19ShouldTrackVGPRs">ShouldTrackVGPRs</dfn> = <a class="local col2 ref" href="#12VGPRPressure" title='VGPRPressure' data-ref="12VGPRPressure">VGPRPressure</a> + <a class="local col8 ref" href="#18MaxVGPRPressureInc" title='MaxVGPRPressureInc' data-ref="18MaxVGPRPressureInc">MaxVGPRPressureInc</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit">VGPRExcessLimit</a>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="local col0 decl" id="20ShouldTrackSGPRs" title='ShouldTrackSGPRs' data-type='bool' data-ref="20ShouldTrackSGPRs">ShouldTrackSGPRs</dfn> = !<a class="local col9 ref" href="#19ShouldTrackVGPRs" title='ShouldTrackVGPRs' data-ref="19ShouldTrackVGPRs">ShouldTrackVGPRs</a> &amp;&amp; <a class="local col1 ref" href="#11SGPRPressure" title='SGPRPressure' data-ref="11SGPRPressure">SGPRPressure</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit">SGPRExcessLimit</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// FIXME: We have to enter REG-EXCESS before we reach the actual threshold</i></td></tr>
<tr><th id="102">102</th><td><i>  // to increase the likelihood we don't go over the limits.  We should improve</i></td></tr>
<tr><th id="103">103</th><td><i>  // the analysis to look through dependencies to find the path with the least</i></td></tr>
<tr><th id="104">104</th><td><i>  // register pressure.</i></td></tr>
<tr><th id="105">105</th><td><i></i></td></tr>
<tr><th id="106">106</th><td><i>  // We only need to update the RPDelata for instructions that increase</i></td></tr>
<tr><th id="107">107</th><td><i>  // register pressure.  Instructions that decrease or keep reg pressure</i></td></tr>
<tr><th id="108">108</th><td><i>  // the same will be marked as RegExcess in tryCandidate() when they</i></td></tr>
<tr><th id="109">109</th><td><i>  // are compared with instructions that increase the register pressure.</i></td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col9 ref" href="#19ShouldTrackVGPRs" title='ShouldTrackVGPRs' data-ref="19ShouldTrackVGPRs">ShouldTrackVGPRs</a> &amp;&amp; <a class="local col7 ref" href="#17NewVGPRPressure" title='NewVGPRPressure' data-ref="17NewVGPRPressure">NewVGPRPressure</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit">VGPRExcessLimit</a>) {</td></tr>
<tr><th id="111">111</th><td>    <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>());</td></tr>
<tr><th id="112">112</th><td>    <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col7 ref" href="#17NewVGPRPressure" title='NewVGPRPressure' data-ref="17NewVGPRPressure">NewVGPRPressure</a> - <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRExcessLimit">VGPRExcessLimit</a>);</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="local col0 ref" href="#20ShouldTrackSGPRs" title='ShouldTrackSGPRs' data-ref="20ShouldTrackSGPRs">ShouldTrackSGPRs</a> &amp;&amp; <a class="local col6 ref" href="#16NewSGPRPressure" title='NewSGPRPressure' data-ref="16NewSGPRPressure">NewSGPRPressure</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit">SGPRExcessLimit</a>) {</td></tr>
<tr><th id="116">116</th><td>    <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>());</td></tr>
<tr><th id="117">117</th><td>    <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col6 ref" href="#16NewSGPRPressure" title='NewSGPRPressure' data-ref="16NewSGPRPressure">NewSGPRPressure</a> - <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRExcessLimit">SGPRExcessLimit</a>);</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// Register pressure is considered 'CRITICAL' if it is approaching a value</i></td></tr>
<tr><th id="121">121</th><td><i>  // that would reduce the wave occupancy for the execution unit.  When</i></td></tr>
<tr><th id="122">122</th><td><i>  // register pressure is 'CRITICAL', increading SGPR and VGPR pressure both</i></td></tr>
<tr><th id="123">123</th><td><i>  // has the same cost, so we don't need to prefer one over the other.</i></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>int</em> <dfn class="local col1 decl" id="21SGPRDelta" title='SGPRDelta' data-type='int' data-ref="21SGPRDelta">SGPRDelta</dfn> = <a class="local col6 ref" href="#16NewSGPRPressure" title='NewSGPRPressure' data-ref="16NewSGPRPressure">NewSGPRPressure</a> - <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</a>;</td></tr>
<tr><th id="126">126</th><td>  <em>int</em> <dfn class="local col2 decl" id="22VGPRDelta" title='VGPRDelta' data-type='int' data-ref="22VGPRDelta">VGPRDelta</dfn> = <a class="local col7 ref" href="#17NewVGPRPressure" title='NewVGPRPressure' data-ref="17NewVGPRPressure">NewVGPRPressure</a> - <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</a>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (<a class="local col1 ref" href="#21SGPRDelta" title='SGPRDelta' data-ref="21SGPRDelta">SGPRDelta</a> &gt;= <var>0</var> || <a class="local col2 ref" href="#22VGPRDelta" title='VGPRDelta' data-ref="22VGPRDelta">VGPRDelta</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="129">129</th><td>    <b>if</b> (<a class="local col1 ref" href="#21SGPRDelta" title='SGPRDelta' data-ref="21SGPRDelta">SGPRDelta</a> &gt; <a class="local col2 ref" href="#22VGPRDelta" title='VGPRDelta' data-ref="22VGPRDelta">VGPRDelta</a>) {</td></tr>
<tr><th id="130">130</th><td>      <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>());</td></tr>
<tr><th id="131">131</th><td>      <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col1 ref" href="#21SGPRDelta" title='SGPRDelta' data-ref="21SGPRDelta">SGPRDelta</a>);</td></tr>
<tr><th id="132">132</th><td>    } <b>else</b> {</td></tr>
<tr><th id="133">133</th><td>      <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#103" title='llvm::PressureChange::operator=' data-ref="_ZN4llvm14PressureChangeaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">(</a><a class="local col0 ref" href="#10SRI" title='SRI' data-ref="10SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>());</td></tr>
<tr><th id="134">134</th><td>      <a class="local col6 ref" href="#6Cand" title='Cand' data-ref="6Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</a>(<a class="local col2 ref" href="#22VGPRDelta" title='VGPRDelta' data-ref="22VGPRDelta">VGPRDelta</a>);</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>// This function is mostly cut and pasted from</i></td></tr>
<tr><th id="140">140</th><td><i>// GenericScheduler::pickNodeFromQueue()</i></td></tr>
<tr><th id="141">141</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col3 decl" id="23Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="23Zone">Zone</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> &amp;<dfn class="local col4 decl" id="24ZonePolicy" title='ZonePolicy' data-type='const llvm::GenericSchedulerBase::CandPolicy &amp;' data-ref="24ZonePolicy">ZonePolicy</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col5 decl" id="25RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="25RPTracker">RPTracker</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="26Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="26Cand">Cand</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="27SRI" title='SRI' data-type='const llvm::SIRegisterInfo *' data-ref="27SRI">SRI</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(TRI);</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="28Pressure" title='Pressure' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="28Pressure">Pressure</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col5 ref" href="#25RPTracker" title='RPTracker' data-ref="25RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</a>();</td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29SGPRPressure" title='SGPRPressure' data-type='unsigned int' data-ref="29SGPRPressure">SGPRPressure</dfn> = <a class="local col8 ref" href="#28Pressure" title='Pressure' data-ref="28Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#27SRI" title='SRI' data-ref="27SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv" title='llvm::SIRegisterInfo::getSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getSGPRPressureSetEv">getSGPRPressureSet</a>()]</a>;</td></tr>
<tr><th id="148">148</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30VGPRPressure" title='VGPRPressure' data-type='unsigned int' data-ref="30VGPRPressure">VGPRPressure</dfn> = <a class="local col8 ref" href="#28Pressure" title='Pressure' data-ref="28Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#27SRI" title='SRI' data-ref="27SRI">SRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv" title='llvm::SIRegisterInfo::getVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo18getVGPRPressureSetEv">getVGPRPressureSet</a>()]</a>;</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ReadyQueue" title='llvm::ReadyQueue' data-ref="llvm::ReadyQueue">ReadyQueue</a> &amp;<dfn class="local col1 decl" id="31Q" title='Q' data-type='llvm::ReadyQueue &amp;' data-ref="31Q">Q</dfn> = <a class="local col3 ref" href="#23Zone" title='Zone' data-ref="23Zone">Zone</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>;</td></tr>
<tr><th id="150">150</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="32SU" title='SU' data-type='llvm::SUnit *' data-ref="32SU">SU</dfn> : <a class="local col1 ref" href="#31Q" title='Q' data-ref="31Q">Q</a>) {</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <dfn class="local col3 decl" id="33TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="33TryCand">TryCand</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1ERKNS0_10CandPolicyE">(</a><a class="local col4 ref" href="#24ZonePolicy" title='ZonePolicy' data-ref="24ZonePolicy">ZonePolicy</a>);</td></tr>
<tr><th id="153">153</th><td>    <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj" title='llvm::GCNMaxOccupancySchedStrategy::initCandidate' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerEPKNS_14SIRegisterInfoEjj">initCandidate</a>(<span class='refarg'><a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a></span>, <a class="local col2 ref" href="#32SU" title='SU' data-ref="32SU">SU</a>, <a class="local col3 ref" href="#23Zone" title='Zone' data-ref="23Zone">Zone</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>(), <a class="local col5 ref" href="#25RPTracker" title='RPTracker' data-ref="25RPTracker">RPTracker</a>, <a class="local col7 ref" href="#27SRI" title='SRI' data-ref="27SRI">SRI</a>,</td></tr>
<tr><th id="154">154</th><td>                  <a class="local col9 ref" href="#29SGPRPressure" title='SGPRPressure' data-ref="29SGPRPressure">SGPRPressure</a>, <a class="local col0 ref" href="#30VGPRPressure" title='VGPRPressure' data-ref="30VGPRPressure">VGPRPressure</a>);</td></tr>
<tr><th id="155">155</th><td>    <i>// Pass SchedBoundary only when comparing nodes from the same boundary.</i></td></tr>
<tr><th id="156">156</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary">SchedBoundary</a> *<dfn class="local col4 decl" id="34ZoneArg" title='ZoneArg' data-type='llvm::SchedBoundary *' data-ref="34ZoneArg">ZoneArg</dfn> = <a class="local col6 ref" href="#26Cand" title='Cand' data-ref="26Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> == <a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a> ? &amp;<a class="local col3 ref" href="#23Zone" title='Zone' data-ref="23Zone">Zone</a> : <b>nullptr</b>;</td></tr>
<tr><th id="157">157</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<span class='refarg'><a class="local col6 ref" href="#26Cand" title='Cand' data-ref="26Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a></span>, <a class="local col4 ref" href="#34ZoneArg" title='ZoneArg' data-ref="34ZoneArg">ZoneArg</a>);</td></tr>
<tr><th id="158">158</th><td>    <b>if</b> (<a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="159">159</th><td>      <i>// Initialize resource delta if needed in case future heuristics query it.</i></td></tr>
<tr><th id="160">160</th><td>      <b>if</b> (<a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta">ResDelta</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_" title='llvm::GenericSchedulerBase::SchedResourceDelta::operator==' data-ref="_ZNK4llvm20GenericSchedulerBase18SchedResourceDeltaeqERKS1_">==</a> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta" title='llvm::GenericSchedulerBase::SchedResourceDelta' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta">SchedResourceDelta</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev" title='llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase18SchedResourceDeltaC1Ev">(</a>))</td></tr>
<tr><th id="161">161</th><td>        <a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<a class="local col3 ref" href="#23Zone" title='Zone' data-ref="23Zone">Zone</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::DAG" title='llvm::SchedBoundary::DAG' data-ref="llvm::SchedBoundary::DAG">DAG</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel">SchedModel</a>);</td></tr>
<tr><th id="162">162</th><td>      <a class="local col6 ref" href="#26Cand" title='Cand' data-ref="26Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="local col3 ref" href="#33TryCand" title='TryCand' data-ref="33TryCand">TryCand</a></span>);</td></tr>
<tr><th id="163">163</th><td>    }</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>// This function is mostly cut and pasted from</i></td></tr>
<tr><th id="168">168</th><td><i>// GenericScheduler::pickNodeBidirectional()</i></td></tr>
<tr><th id="169">169</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeBidirectional' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb">pickNodeBidirectional</dfn>(<em>bool</em> &amp;<dfn class="local col5 decl" id="35IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="35IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="170">170</th><td>  <i>// Schedule as far as possible in the direction of no choice. This is most</i></td></tr>
<tr><th id="171">171</th><td><i>  // efficient, but also provides the best heuristics for CriticalPSets.</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="36SU" title='SU' data-type='llvm::SUnit *' data-ref="36SU"><a class="local col6 ref" href="#36SU" title='SU' data-ref="36SU">SU</a></dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="173">173</th><td>    <a class="local col5 ref" href="#35IsTopNode" title='IsTopNode' data-ref="35IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <a class="local col6 ref" href="#36SU" title='SU' data-ref="36SU">SU</a>;</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="37SU" title='SU' data-type='llvm::SUnit *' data-ref="37SU"><a class="local col7 ref" href="#37SU" title='SU' data-ref="37SU">SU</a></dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>()) {</td></tr>
<tr><th id="177">177</th><td>    <a class="local col5 ref" href="#35IsTopNode" title='IsTopNode' data-ref="35IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <a class="local col7 ref" href="#37SU" title='SU' data-ref="37SU">SU</a>;</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  <i>// Set the bottom-up policy based on the state of the current bottom zone and</i></td></tr>
<tr><th id="181">181</th><td><i>  // the instructions outside the zone, including the top zone.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col8 decl" id="38BotPolicy" title='BotPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="38BotPolicy">BotPolicy</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<span class='refarg'><a class="local col8 ref" href="#38BotPolicy" title='BotPolicy' data-ref="38BotPolicy">BotPolicy</a></span>, <i>/*IsPostRA=*/</i><b>false</b>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, &amp;<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>);</td></tr>
<tr><th id="184">184</th><td>  <i>// Set the top-down policy based on the state of the current top zone and</i></td></tr>
<tr><th id="185">185</th><td><i>  // the instructions outside the zone, including the bottom zone.</i></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col9 decl" id="39TopPolicy" title='TopPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="39TopPolicy">TopPolicy</dfn>;</td></tr>
<tr><th id="187">187</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_" title='llvm::GenericSchedulerBase::setPolicy' data-ref="_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_">setPolicy</a>(<span class='refarg'><a class="local col9 ref" href="#39TopPolicy" title='TopPolicy' data-ref="39TopPolicy">TopPolicy</a></span>, <i>/*IsPostRA=*/</i><b>false</b>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, &amp;<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// See if BotCand is still valid (because we previously scheduled from Top).</i></td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking from Bot:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking from Bot:\n"</q>);</td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>() || <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> ||</td></tr>
<tr><th id="192">192</th><td>      <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_">!=</a> <a class="local col8 ref" href="#38BotPolicy" title='BotPolicy' data-ref="38BotPolicy">BotPolicy</a>) {</td></tr>
<tr><th id="193">193</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="194">194</th><td>    <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, <a class="local col8 ref" href="#38BotPolicy" title='BotPolicy' data-ref="38BotPolicy">BotPolicy</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a></span>);</td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotCand.Reason != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;BotCand.Reason != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp&quot;, 195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="196">196</th><td>  } <b>else</b> {</td></tr>
<tr><th id="197">197</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(BotCand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>));</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// Check if the top Q has a better candidate.</i></td></tr>
<tr><th id="201">201</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking from Top:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking from Top:\n"</q>);</td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>() || <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> ||</td></tr>
<tr><th id="203">203</th><td>      <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy">Policy</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_" title='llvm::GenericSchedulerBase::CandPolicy::operator!=' data-ref="_ZNK4llvm20GenericSchedulerBase10CandPolicyneERKS1_">!=</a> <a class="local col9 ref" href="#39TopPolicy" title='TopPolicy' data-ref="39TopPolicy">TopPolicy</a>) {</td></tr>
<tr><th id="204">204</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev">(</a>));</td></tr>
<tr><th id="205">205</th><td>    <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, <a class="local col9 ref" href="#39TopPolicy" title='TopPolicy' data-ref="39TopPolicy">TopPolicy</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="206">206</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.Reason != NoCand &amp;&amp; &quot;failed to find the first candidate&quot;) ? void (0) : __assert_fail (&quot;TopCand.Reason != NoCand &amp;&amp; \&quot;failed to find the first candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp&quot;, 206, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find the first candidate"</q>);</td></tr>
<tr><th id="207">207</th><td>  } <b>else</b> {</td></tr>
<tr><th id="208">208</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { traceCandidate(TopCand); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>));</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i>// Pick best from BotCand and TopCand.</i></td></tr>
<tr><th id="212">212</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Top Cand: &quot;; traceCandidate(TopCand); dbgs() &lt;&lt; &quot;Bot Cand: &quot;; traceCandidate(BotCand);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Top Cand: "</q>; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>);</td></tr>
<tr><th id="213">213</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Bot Cand: "</q>; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>););</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate">SchedCandidate</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev" title='llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateC1Ev"></a><dfn class="local col0 decl" id="40Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate' data-ref="40Cand">Cand</dfn>;</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> == <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>) {</td></tr>
<tr><th id="216">216</th><td>    <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>;</td></tr>
<tr><th id="217">217</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase" title='llvm::GenericSchedulerBase' data-ref="llvm::GenericSchedulerBase">GenericSchedulerBase</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason" title='llvm::GenericSchedulerBase::CandReason' data-ref="llvm::GenericSchedulerBase::CandReason">CandReason</a> <dfn class="local col1 decl" id="41TopReason" title='TopReason' data-type='GenericSchedulerBase::CandReason' data-ref="41TopReason">TopReason</dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>;</td></tr>
<tr><th id="218">218</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>;</td></tr>
<tr><th id="219">219</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler">GenericScheduler</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::GenericScheduler::tryCandidate' data-ref="_ZNK4llvm16GenericScheduler12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</a>(<span class='refarg'><a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="220">220</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a>) {</td></tr>
<tr><th id="221">221</th><td>      <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_" title='llvm::GenericSchedulerBase::SchedCandidate::setBest' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate7setBestERS1_">setBest</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="222">222</th><td>    } <b>else</b> {</td></tr>
<tr><th id="223">223</th><td>      <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> = <a class="local col1 ref" href="#41TopReason" title='TopReason' data-ref="41TopReason">TopReason</a>;</td></tr>
<tr><th id="224">224</th><td>    }</td></tr>
<tr><th id="225">225</th><td>  } <b>else</b> {</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> == <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt;= <var>0</var>) {</td></tr>
<tr><th id="227">227</th><td>      <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>;</td></tr>
<tr><th id="228">228</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> == <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegExcess" title='llvm::GenericSchedulerBase::CandReason::RegExcess' data-ref="llvm::GenericSchedulerBase::CandReason::RegExcess">RegExcess</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt;= <var>0</var>) {</td></tr>
<tr><th id="229">229</th><td>      <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>;</td></tr>
<tr><th id="230">230</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> == <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt;= <var>0</var>) {</td></tr>
<tr><th id="231">231</th><td>      <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>;</td></tr>
<tr><th id="232">232</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> == <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::RegCritical" title='llvm::GenericSchedulerBase::CandReason::RegCritical' data-ref="llvm::GenericSchedulerBase::CandReason::RegCritical">RegCritical</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta">RPDelta</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</a>() &lt;= <var>0</var>) {</td></tr>
<tr><th id="233">233</th><td>      <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>;</td></tr>
<tr><th id="234">234</th><td>    } <b>else</b> {</td></tr>
<tr><th id="235">235</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> &gt; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a>) {</td></tr>
<tr><th id="236">236</th><td>        <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>;</td></tr>
<tr><th id="237">237</th><td>      } <b>else</b> {</td></tr>
<tr><th id="238">238</th><td>        <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#836" title='llvm::GenericSchedulerBase::SchedCandidate::operator=' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidateaSERKS1_">=</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>;</td></tr>
<tr><th id="239">239</th><td>      }</td></tr>
<tr><th id="240">240</th><td>    }</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Picking: &quot;; traceCandidate(Cand);; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Picking: "</q>; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE" title='llvm::GenericSchedulerBase::traceCandidate' data-ref="_ZN4llvm20GenericSchedulerBase14traceCandidateERKNS0_14SchedCandidateE">traceCandidate</a>(<a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a>););</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <a class="local col5 ref" href="#35IsTopNode" title='IsTopNode' data-ref="35IsTopNode">IsTopNode</a> = <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop">AtTop</a>;</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <a class="local col0 ref" href="#40Cand" title='Cand' data-ref="40Cand">Cand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>// This function is mostly cut and pasted from</i></td></tr>
<tr><th id="249">249</th><td><i>// GenericScheduler::pickNode()</i></td></tr>
<tr><th id="250">250</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>::<dfn class="virtual decl def" id="_ZN4llvm28GCNMaxOccupancySchedStrategy8pickNodeERb" title='llvm::GCNMaxOccupancySchedStrategy::pickNode' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col2 decl" id="42IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="42IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI3topEv" title='llvm::ScheduleDAGMI::top' data-ref="_ZNK4llvm13ScheduleDAGMI3topEv">top</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI6bottomEv" title='llvm::ScheduleDAGMI::bottom' data-ref="_ZNK4llvm13ScheduleDAGMI6bottomEv">bottom</a>()) {</td></tr>
<tr><th id="252">252</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; &quot;ReadyQ garbage&quot;) ? void (0) : __assert_fail (&quot;Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; \&quot;ReadyQ garbage\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp&quot;, 253, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="253">253</th><td>           <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Available" title='llvm::SchedBoundary::Available' data-ref="llvm::SchedBoundary::Available">Available</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary::Pending" title='llvm::SchedBoundary::Pending' data-ref="llvm::SchedBoundary::Pending">Pending</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm10ReadyQueue5emptyEv" title='llvm::ReadyQueue::empty' data-ref="_ZNK4llvm10ReadyQueue5emptyEv">empty</a>() &amp;&amp; <q>"ReadyQ garbage"</q>);</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="43SU" title='SU' data-type='llvm::SUnit *' data-ref="43SU">SU</dfn>;</td></tr>
<tr><th id="257">257</th><td>  <b>do</b> {</td></tr>
<tr><th id="258">258</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown">OnlyTopDown</a>) {</td></tr>
<tr><th id="259">259</th><td>      <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="260">260</th><td>      <b>if</b> (!<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>) {</td></tr>
<tr><th id="261">261</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col4 decl" id="44NoPolicy" title='NoPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="44NoPolicy">NoPolicy</dfn>;</td></tr>
<tr><th id="262">262</th><td>        <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="local col4 ref" href="#44NoPolicy" title='NoPolicy' data-ref="44NoPolicy">NoPolicy</a>);</td></tr>
<tr><th id="263">263</th><td>        <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a></span>, <a class="local col4 ref" href="#44NoPolicy" title='NoPolicy' data-ref="44NoPolicy">NoPolicy</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv" title='llvm::ScheduleDAGMILive::getTopRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getTopRPTrackerEv">getTopRPTracker</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a></span>);</td></tr>
<tr><th id="264">264</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TopCand.Reason != NoCand &amp;&amp; &quot;failed to find a candidate&quot;) ? void (0) : __assert_fail (&quot;TopCand.Reason != NoCand &amp;&amp; \&quot;failed to find a candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp&quot;, 264, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find a candidate"</q>);</td></tr>
<tr><th id="265">265</th><td>        <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::TopCand" title='llvm::GenericScheduler::TopCand' data-ref="llvm::GenericScheduler::TopCand">TopCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="266">266</th><td>      }</td></tr>
<tr><th id="267">267</th><td>      <a class="local col2 ref" href="#42IsTopNode" title='IsTopNode' data-ref="42IsTopNode">IsTopNode</a> = <b>true</b>;</td></tr>
<tr><th id="268">268</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy">RegionPolicy</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp">OnlyBottomUp</a>) {</td></tr>
<tr><th id="269">269</th><td>      <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary14pickOnlyChoiceEv" title='llvm::SchedBoundary::pickOnlyChoice' data-ref="_ZN4llvm13SchedBoundary14pickOnlyChoiceEv">pickOnlyChoice</a>();</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (!<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>) {</td></tr>
<tr><th id="271">271</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy" title='llvm::GenericSchedulerBase::CandPolicy' data-ref="llvm::GenericSchedulerBase::CandPolicy">CandPolicy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev" title='llvm::GenericSchedulerBase::CandPolicy::CandPolicy' data-ref="_ZN4llvm20GenericSchedulerBase10CandPolicyC1Ev"></a><dfn class="local col5 decl" id="45NoPolicy" title='NoPolicy' data-type='llvm::GenericSchedulerBase::CandPolicy' data-ref="45NoPolicy">NoPolicy</dfn>;</td></tr>
<tr><th id="272">272</th><td>        <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE" title='llvm::GenericSchedulerBase::SchedCandidate::reset' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate5resetERKNS0_10CandPolicyE">reset</a>(<a class="local col5 ref" href="#45NoPolicy" title='NoPolicy' data-ref="45NoPolicy">NoPolicy</a>);</td></tr>
<tr><th id="273">273</th><td>        <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeFromQueue' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE">pickNodeFromQueue</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a></span>, <a class="local col5 ref" href="#45NoPolicy" title='NoPolicy' data-ref="45NoPolicy">NoPolicy</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv" title='llvm::ScheduleDAGMILive::getBotRPTracker' data-ref="_ZNK4llvm17ScheduleDAGMILive15getBotRPTrackerEv">getBotRPTracker</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a></span>);</td></tr>
<tr><th id="274">274</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BotCand.Reason != NoCand &amp;&amp; &quot;failed to find a candidate&quot;) ? void (0) : __assert_fail (&quot;BotCand.Reason != NoCand &amp;&amp; \&quot;failed to find a candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp&quot;, 274, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandReason::NoCand" title='llvm::GenericSchedulerBase::CandReason::NoCand' data-ref="llvm::GenericSchedulerBase::CandReason::NoCand">NoCand</a> &amp;&amp; <q>"failed to find a candidate"</q>);</td></tr>
<tr><th id="275">275</th><td>        <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::BotCand" title='llvm::GenericScheduler::BotCand' data-ref="llvm::GenericScheduler::BotCand">BotCand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="276">276</th><td>      }</td></tr>
<tr><th id="277">277</th><td>      <a class="local col2 ref" href="#42IsTopNode" title='IsTopNode' data-ref="42IsTopNode">IsTopNode</a> = <b>false</b>;</td></tr>
<tr><th id="278">278</th><td>    } <b>else</b> {</td></tr>
<tr><th id="279">279</th><td>      <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a> = <a class="member" href="#_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb" title='llvm::GCNMaxOccupancySchedStrategy::pickNodeBidirectional' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy21pickNodeBidirectionalERb">pickNodeBidirectional</a>(<span class='refarg'><a class="local col2 ref" href="#42IsTopNode" title='IsTopNode' data-ref="42IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="280">280</th><td>    }</td></tr>
<tr><th id="281">281</th><td>  } <b>while</b> (<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit10isTopReadyEv" title='llvm::SUnit::isTopReady' data-ref="_ZNK4llvm5SUnit10isTopReadyEv">isTopReady</a>())</td></tr>
<tr><th id="284">284</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Top" title='llvm::GenericScheduler::Top' data-ref="llvm::GenericScheduler::Top">Top</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>);</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit13isBottomReadyEv" title='llvm::SUnit::isBottomReady' data-ref="_ZNK4llvm5SUnit13isBottomReadyEv">isBottomReady</a>())</td></tr>
<tr><th id="286">286</th><td>    <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::Bot" title='llvm::GenericScheduler::Bot' data-ref="llvm::GenericScheduler::Bot">Bot</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE" title='llvm::SchedBoundary::removeReady' data-ref="_ZN4llvm13SchedBoundary11removeReadyEPNS_5SUnitE">removeReady</a>(<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; *SU-&gt;getInstr(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="289">289</th><td>                    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="local col3 ref" href="#43SU" title='SU' data-ref="43SU">SU</a>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::GCNScheduleDAGMILive::GCNScheduleDAGMILive' data-ref="_ZN4llvm20GCNScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">GCNScheduleDAGMILive</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col6 decl" id="46C" title='C' data-type='llvm::MachineSchedContext *' data-ref="46C">C</dfn>,</td></tr>
<tr><th id="294">294</th><td>                        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a>&gt; <dfn class="local col7 decl" id="47S" title='S' data-type='std::unique_ptr&lt;MachineSchedStrategy&gt;' data-ref="47S">S</dfn>) :</td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a><a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE" title='llvm::ScheduleDAGMILive::ScheduleDAGMILive' data-ref="_ZN4llvm17ScheduleDAGMILiveC1EPNS_19MachineSchedContextESt10unique_ptrINS_20MachineSchedStrategyESt14default_deleteIS4_EE">(</a><a class="local col6 ref" href="#46C" title='C' data-ref="46C">C</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col7 ref" href="#47S" title='S' data-ref="47S">S</a></span>)),</td></tr>
<tr><th id="296">296</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::ST" title='llvm::GCNScheduleDAGMILive::ST' data-ref="llvm::GCNScheduleDAGMILive::ST">ST</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;()),</td></tr>
<tr><th id="297">297</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>(*<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()),</td></tr>
<tr><th id="298">298</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::StartingOccupancy" title='llvm::GCNScheduleDAGMILive::StartingOccupancy' data-ref="llvm::GCNScheduleDAGMILive::StartingOccupancy">StartingOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>()),</td></tr>
<tr><th id="299">299</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::StartingOccupancy" title='llvm::GCNScheduleDAGMILive::StartingOccupancy' data-ref="llvm::GCNScheduleDAGMILive::StartingOccupancy">StartingOccupancy</a>), <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a>(<var>0</var>), <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>(<var>0</var>) {</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Starting occupancy is &quot; &lt;&lt; StartingOccupancy &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Starting occupancy is "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::StartingOccupancy" title='llvm::GCNScheduleDAGMILive::StartingOccupancy' data-ref="llvm::GCNScheduleDAGMILive::StartingOccupancy">StartingOccupancy</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZN4llvm20GCNScheduleDAGMILive8scheduleEv" title='llvm::GCNScheduleDAGMILive::schedule' data-ref="_ZN4llvm20GCNScheduleDAGMILive8scheduleEv">schedule</dfn>() {</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a> == <var>0</var>) {</td></tr>
<tr><th id="306">306</th><td>    <i>// Just record regions at the first pass.</i></td></tr>
<tr><th id="307">307</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a></span>));</td></tr>
<tr><th id="308">308</th><td>    <b>return</b>;</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="48Unsched" title='Unsched' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="48Unsched">Unsched</dfn>;</td></tr>
<tr><th id="312">312</th><td>  <a class="local col8 ref" href="#48Unsched" title='Unsched' data-ref="48Unsched">Unsched</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::NumRegionInstrs" title='llvm::ScheduleDAGInstrs::NumRegionInstrs' data-ref="llvm::ScheduleDAGInstrs::NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="313">313</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="49I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="49I">I</dfn> : *<b>this</b>) {</td></tr>
<tr><th id="314">314</th><td>    <a class="local col8 ref" href="#48Unsched" title='Unsched' data-ref="48Unsched">Unsched</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col9 ref" href="#49I" title='I' data-ref="49I">I</a>);</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <a class="ref fake" href="GCNRegPressure.h.html#_ZN4llvm14GCNRegPressureC1Ev" title='llvm::GCNRegPressure::GCNRegPressure' data-ref="_ZN4llvm14GCNRegPressureC1Ev"></a><dfn class="local col0 decl" id="50PressureBefore" title='PressureBefore' data-type='llvm::GCNRegPressure' data-ref="50PressureBefore">PressureBefore</dfn>;</td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>) {</td></tr>
<tr><th id="319">319</th><td>    <a class="local col0 ref" href="#50PressureBefore" title='PressureBefore' data-ref="50PressureBefore">PressureBefore</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Pressure before scheduling:\nRegion live-ins:&quot;; GCNRPTracker::printLiveRegs(dbgs(), LiveIns[RegionIdx], MRI); dbgs() &lt;&lt; &quot;Region live-in pressure:  &quot;; llvm::getRegPressure(MRI, LiveIns[RegionIdx]).print(dbgs()); dbgs() &lt;&lt; &quot;Region register pressure: &quot;; PressureBefore.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pressure before scheduling:\nRegion live-ins:"</q>;</td></tr>
<tr><th id="322">322</th><td>               <a class="type" href="GCNRegPressure.h.html#llvm::GCNRPTracker" title='llvm::GCNRPTracker' data-ref="llvm::GCNRPTracker">GCNRPTracker</a>::<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE" title='llvm::GCNRPTracker::printLiveRegs' data-ref="_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE">printLiveRegs</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</a>[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>], <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>);</td></tr>
<tr><th id="323">323</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Region live-in pressure:  "</q>;</td></tr>
<tr><th id="324">324</th><td>               llvm::<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_" title='llvm::getRegPressure' data-ref="_ZN4llvm14getRegPressureERKNS_19MachineRegisterInfoEOT_">getRegPressure</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <span class='refarg'><a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</a></span>[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]).<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>());</td></tr>
<tr><th id="325">325</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Region register pressure: "</q>;</td></tr>
<tr><th id="326">326</th><td>               <a class="local col0 ref" href="#50PressureBefore" title='PressureBefore' data-ref="50PressureBefore">PressureBefore</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive8scheduleEv" title='llvm::ScheduleDAGMILive::schedule' data-ref="_ZN4llvm17ScheduleDAGMILive8scheduleEv">schedule</a>();</td></tr>
<tr><th id="330">330</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a></span>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>)</td></tr>
<tr><th id="333">333</th><td>    <b>return</b>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <i>// Check the results of scheduling.</i></td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a> &amp;<dfn class="local col1 decl" id="51S" title='S' data-type='llvm::GCNMaxOccupancySchedStrategy &amp;' data-ref="51S">S</dfn> = (<a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>&amp;)<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a>;</td></tr>
<tr><th id="337">337</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52PressureAfter" title='PressureAfter' data-type='llvm::GCNRegPressure' data-ref="52PressureAfter">PressureAfter</dfn> = <a class="member" href="#_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv" title='llvm::GCNScheduleDAGMILive::getRealRegPressure' data-ref="_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv">getRealRegPressure</a>();</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Pressure after scheduling: &quot;; PressureAfter.print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pressure after scheduling: "</q>;</td></tr>
<tr><th id="340">340</th><td>             <a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::print' data-ref="_ZNK4llvm14GCNRegPressure5printERNS_11raw_ostreamEPKNS_12GCNSubtargetE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getSGPRNumEv" title='llvm::GCNRegPressure::getSGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getSGPRNumEv">getSGPRNum</a>() &lt;= <a class="local col1 ref" href="#51S" title='S' data-ref="51S">S</a>.<a class="ref" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::SGPRCriticalLimit">SGPRCriticalLimit</a> &amp;&amp;</td></tr>
<tr><th id="343">343</th><td>      <a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure10getVGPRNumEv" title='llvm::GCNRegPressure::getVGPRNum' data-ref="_ZNK4llvm14GCNRegPressure10getVGPRNumEv">getVGPRNum</a>() &lt;= <a class="local col1 ref" href="#51S" title='S' data-ref="51S">S</a>.<a class="ref" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit" title='llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit' data-ref="llvm::GCNMaxOccupancySchedStrategy::VGPRCriticalLimit">VGPRCriticalLimit</a>) {</td></tr>
<tr><th id="344">344</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>;</td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Pressure in desired limits, done.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Pressure in desired limits, done.\n"</q>);</td></tr>
<tr><th id="346">346</th><td>    <b>return</b>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Occ" title='Occ' data-type='unsigned int' data-ref="53Occ">Occ</dfn> = <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</a>();</td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54WavesAfter" title='WavesAfter' data-type='unsigned int' data-ref="54WavesAfter">WavesAfter</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#53Occ" title='Occ' data-ref="53Occ">Occ</a>, <a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::ST" title='llvm::GCNScheduleDAGMILive::ST' data-ref="llvm::GCNScheduleDAGMILive::ST">ST</a>));</td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55WavesBefore" title='WavesBefore' data-type='unsigned int' data-ref="55WavesBefore">WavesBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col3 ref" href="#53Occ" title='Occ' data-ref="53Occ">Occ</a>, <a class="local col0 ref" href="#50PressureBefore" title='PressureBefore' data-ref="50PressureBefore">PressureBefore</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE" title='llvm::GCNRegPressure::getOccupancy' data-ref="_ZNK4llvm14GCNRegPressure12getOccupancyERKNS_12GCNSubtargetE">getOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::ST" title='llvm::GCNScheduleDAGMILive::ST' data-ref="llvm::GCNScheduleDAGMILive::ST">ST</a>));</td></tr>
<tr><th id="351">351</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Occupancy before scheduling: &quot; &lt;&lt; WavesBefore &lt;&lt; &quot;, after &quot; &lt;&lt; WavesAfter &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Occupancy before scheduling: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#55WavesBefore" title='WavesBefore' data-ref="55WavesBefore">WavesBefore</a></td></tr>
<tr><th id="352">352</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", after "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i>// We could not keep current target occupancy because of the just scheduled</i></td></tr>
<tr><th id="355">355</th><td><i>  // region. Record new occupancy for next scheduling cycle.</i></td></tr>
<tr><th id="356">356</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56NewOccupancy" title='NewOccupancy' data-type='unsigned int' data-ref="56NewOccupancy">NewOccupancy</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a>, <a class="local col5 ref" href="#55WavesBefore" title='WavesBefore' data-ref="55WavesBefore">WavesBefore</a>);</td></tr>
<tr><th id="357">357</th><td>  <i>// Allow memory bound functions to drop to 4 waves if not limited by an</i></td></tr>
<tr><th id="358">358</th><td><i>  // attribute.</i></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a> &lt; <a class="local col5 ref" href="#55WavesBefore" title='WavesBefore' data-ref="55WavesBefore">WavesBefore</a> &amp;&amp; <a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a> &lt; <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a> &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>      <a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</a>()) {</td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Function is memory bound, allow occupancy drop up to &quot; &lt;&lt; MFI.getMinAllowedOccupancy() &lt;&lt; &quot; waves\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Function is memory bound, allow occupancy drop up to "</q></td></tr>
<tr><th id="362">362</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" waves\n"</q>);</td></tr>
<tr><th id="363">363</th><td>    <a class="local col6 ref" href="#56NewOccupancy" title='NewOccupancy' data-ref="56NewOccupancy">NewOccupancy</a> = <a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a>;</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td>  <b>if</b> (<a class="local col6 ref" href="#56NewOccupancy" title='NewOccupancy' data-ref="56NewOccupancy">NewOccupancy</a> &lt; <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>) {</td></tr>
<tr><th id="366">366</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a> = <a class="local col6 ref" href="#56NewOccupancy" title='NewOccupancy' data-ref="56NewOccupancy">NewOccupancy</a>;</td></tr>
<tr><th id="367">367</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MFI" title='llvm::GCNScheduleDAGMILive::MFI' data-ref="llvm::GCNScheduleDAGMILive::MFI">MFI</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>);</td></tr>
<tr><th id="368">368</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Occupancy lowered for the function to &quot; &lt;&lt; MinOccupancy &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Occupancy lowered for the function to "</q></td></tr>
<tr><th id="369">369</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <b>if</b> (<a class="local col4 ref" href="#54WavesAfter" title='WavesAfter' data-ref="54WavesAfter">WavesAfter</a> &gt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>) {</td></tr>
<tr><th id="373">373</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSERKS0_">=</a> <a class="local col2 ref" href="#52PressureAfter" title='PressureAfter' data-ref="52PressureAfter">PressureAfter</a>;</td></tr>
<tr><th id="374">374</th><td>    <b>return</b>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Attempting to revert scheduling.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Attempting to revert scheduling.\n"</q>);</td></tr>
<tr><th id="378">378</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>;</td></tr>
<tr><th id="379">379</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr *' data-ref="57MI">MI</dfn> : <a class="local col8 ref" href="#48Unsched" title='Unsched' data-ref="48Unsched">Unsched</a>) {</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="381">381</th><td>      <b>continue</b>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>) {</td></tr>
<tr><th id="384">384</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::remove' data-ref="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE">remove</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>);</td></tr>
<tr><th id="385">385</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>, <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>);</td></tr>
<tr><th id="386">386</th><td>      <b>if</b> (!<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="387">387</th><td>        <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a></span>, <b>true</b>);</td></tr>
<tr><th id="388">388</th><td>    }</td></tr>
<tr><th id="389">389</th><td>    <i>// Reset read-undef flags and update them later.</i></td></tr>
<tr><th id="390">390</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="58Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="58Op">Op</dfn> : <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="391">391</th><td>      <b>if</b> (<a class="local col8 ref" href="#58Op" title='Op' data-ref="58Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#58Op" title='Op' data-ref="58Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="392">392</th><td>        <a class="local col8 ref" href="#58Op" title='Op' data-ref="58Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>false</b>);</td></tr>
<tr><th id="393">393</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> <a class="ref fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#165" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col9 decl" id="59RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="59RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="394">394</th><td>    <a class="local col9 ref" href="#59RegOpers" title='RegOpers' data-ref="59RegOpers">RegOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>, *<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>, <b>false</b>);</td></tr>
<tr><th id="395">395</th><td>    <b>if</b> (!<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="396">396</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::ShouldTrackLaneMasks" title='llvm::ScheduleDAGMILive::ShouldTrackLaneMasks' data-ref="llvm::ScheduleDAGMILive::ShouldTrackLaneMasks">ShouldTrackLaneMasks</a>) {</td></tr>
<tr><th id="397">397</th><td>        <i>// Adjust liveness and add missing dead+read-undef flags.</i></td></tr>
<tr><th id="398">398</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="60SlotIdx" title='SlotIdx' data-type='llvm::SlotIndex' data-ref="60SlotIdx">SlotIdx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="399">399</th><td>        <a class="local col9 ref" href="#59RegOpers" title='RegOpers' data-ref="59RegOpers">RegOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</a>(*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#60SlotIdx" title='SlotIdx' data-ref="60SlotIdx">SlotIdx</a>, <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>);</td></tr>
<tr><th id="400">400</th><td>      } <b>else</b> {</td></tr>
<tr><th id="401">401</th><td>        <i>// Adjust for missing dead-def flags.</i></td></tr>
<tr><th id="402">402</th><td>        <a class="local col9 ref" href="#59RegOpers" title='RegOpers' data-ref="59RegOpers">RegOpers</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>, *<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="403">403</th><td>      }</td></tr>
<tr><th id="404">404</th><td>    }</td></tr>
<tr><th id="405">405</th><td>    <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="406">406</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="407">407</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Scheduling &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scheduling "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>);</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td>  <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#48Unsched" title='Unsched' data-ref="48Unsched">Unsched</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="410">410</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a></span>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a></span>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv" title='llvm::ScheduleDAGMI::placeDebugValues' data-ref="_ZN4llvm13ScheduleDAGMI16placeDebugValuesEv">placeDebugValues</a>();</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><a class="type" href="GCNRegPressure.h.html#llvm::GCNRegPressure" title='llvm::GCNRegPressure' data-ref="llvm::GCNRegPressure">GCNRegPressure</a> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>::<dfn class="decl def" id="_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv" title='llvm::GCNScheduleDAGMILive::getRealRegPressure' data-ref="_ZNK4llvm20GCNScheduleDAGMILive18getRealRegPressureEv">getRealRegPressure</dfn>() <em>const</em> {</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> <dfn class="local col1 decl" id="61RPTracker" title='RPTracker' data-type='llvm::GCNDownwardRPTracker' data-ref="61RPTracker">RPTracker</dfn><a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNDownwardRPTracker::GCNDownwardRPTracker' data-ref="_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="417">417</th><td>  <a class="local col1 ref" href="#61RPTracker" title='RPTracker' data-ref="61RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEES4_PKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoI1923082">advance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>(), &amp;<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>]</a>);</td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="local col1 ref" href="#61RPTracker" title='RPTracker' data-ref="61RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</a>();</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>::<dfn class="decl def" id="_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE" title='llvm::GCNScheduleDAGMILive::computeBlockPressure' data-ref="_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE">computeBlockPressure</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="62MBB">MBB</dfn>) {</td></tr>
<tr><th id="422">422</th><td>  <a class="type" href="GCNRegPressure.h.html#llvm::GCNDownwardRPTracker" title='llvm::GCNDownwardRPTracker' data-ref="llvm::GCNDownwardRPTracker">GCNDownwardRPTracker</a> <dfn class="local col3 decl" id="63RPTracker" title='RPTracker' data-type='llvm::GCNDownwardRPTracker' data-ref="63RPTracker">RPTracker</dfn><a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE" title='llvm::GCNDownwardRPTracker::GCNDownwardRPTracker' data-ref="_ZN4llvm20GCNDownwardRPTrackerC1ERKNS_13LiveIntervalsE">(</a>*<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i>// If the block has the only successor then live-ins of that successor are</i></td></tr>
<tr><th id="425">425</th><td><i>  // live-outs of the current block. We can reuse calculated live set if the</i></td></tr>
<tr><th id="426">426</th><td><i>  // successor will be sent to scheduling past current block.</i></td></tr>
<tr><th id="427">427</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64OnlySucc" title='OnlySucc' data-type='const llvm::MachineBasicBlock *' data-ref="64OnlySucc">OnlySucc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var> &amp;&amp; !(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="local col5 decl" id="65Ind" title='Ind' data-type='llvm::SlotIndexes *' data-ref="65Ind">Ind</dfn> = <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Ind" title='Ind' data-ref="65Ind">Ind</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>) <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="local col5 ref" href="#65Ind" title='Ind' data-ref="65Ind">Ind</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()))</td></tr>
<tr><th id="431">431</th><td>      <a class="local col4 ref" href="#64OnlySucc" title='OnlySucc' data-ref="64OnlySucc">OnlySucc</a> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <i>// Scheduler sends regions from the end of the block upwards.</i></td></tr>
<tr><th id="435">435</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="66CurRegion" title='CurRegion' data-type='size_t' data-ref="66CurRegion">CurRegion</dfn> = <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>;</td></tr>
<tr><th id="436">436</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col7 decl" id="67E" title='E' data-type='size_t' data-ref="67E">E</dfn> = <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a> != <a class="local col7 ref" href="#67E" title='E' data-ref="67E">E</a>; ++<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>)</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>)</td></tr>
<tr><th id="438">438</th><td>      <b>break</b>;</td></tr>
<tr><th id="439">439</th><td>  --<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <em>auto</em> <dfn class="local col8 decl" id="68I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="68I">I</dfn> = <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="442">442</th><td>  <em>auto</em> <dfn class="local col9 decl" id="69LiveInIt" title='LiveInIt' data-type='llvm::DenseMapIterator&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt;, false&gt;' data-ref="69LiveInIt">LiveInIt</dfn> = <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MBBLiveIns" title='llvm::GCNScheduleDAGMILive::MBBLiveIns' data-ref="llvm::GCNScheduleDAGMILive::MBBLiveIns">MBBLiveIns</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>);</td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (<a class="local col9 ref" href="#69LiveInIt" title='LiveInIt' data-ref="69LiveInIt">LiveInIt</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MBBLiveIns" title='llvm::GCNScheduleDAGMILive::MBBLiveIns' data-ref="llvm::GCNScheduleDAGMILive::MBBLiveIns">MBBLiveIns</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="444">444</th><td>    <em>auto</em> <dfn class="local col0 decl" id="70LiveIn" title='LiveIn' data-type='llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;' data-ref="70LiveIn">LiveIn</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1EONS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1EONS_8DenseMapIT_T0_T1_T2_EE"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#69LiveInIt" title='LiveInIt' data-ref="69LiveInIt">LiveInIt</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="445">445</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col0 ref" href="#70LiveIn" title='LiveIn' data-ref="70LiveIn">LiveIn</a>);</td></tr>
<tr><th id="446">446</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MBBLiveIns" title='llvm::GCNScheduleDAGMILive::MBBLiveIns' data-ref="llvm::GCNScheduleDAGMILive::MBBLiveIns">MBBLiveIns</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;unsigned int, llvm::LaneBitmask, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPKNS_17MachineBasicBlockENS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEENS6_IS3_EENS910646182"></a><a class="local col9 ref" href="#69LiveInIt" title='LiveInIt' data-ref="69LiveInIt">LiveInIt</a>);</td></tr>
<tr><th id="447">447</th><td>  } <b>else</b> {</td></tr>
<tr><th id="448">448</th><td>    <a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="449">449</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>);</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <b>for</b> ( ; ; ) {</td></tr>
<tr><th id="453">453</th><td>    <a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm20GCNDownwardRPTracker7getNextEv" title='llvm::GCNDownwardRPTracker::getNext' data-ref="_ZNK4llvm20GCNDownwardRPTracker7getNextEv">getNext</a>();</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>) {</td></tr>
<tr><th id="456">456</th><td>      <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE">=</a> <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm12GCNRPTracker11getLiveRegsEv" title='llvm::GCNRPTracker::getLiveRegs' data-ref="_ZNK4llvm12GCNRPTracker11getLiveRegsEv">getLiveRegs</a>();</td></tr>
<tr><th id="457">457</th><td>      <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker16clearMaxPressureEv" title='llvm::GCNRPTracker::clearMaxPressure' data-ref="_ZN4llvm12GCNRPTracker16clearMaxPressureEv">clearMaxPressure</a>();</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a>) {</td></tr>
<tr><th id="461">461</th><td>      <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>]</a> <a class="ref" href="GCNRegPressure.h.html#28" title='llvm::GCNRegPressure::operator=' data-ref="_ZN4llvm14GCNRegPressureaSEOS0_">=</a> <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker15moveMaxPressureEv" title='llvm::GCNRPTracker::moveMaxPressure' data-ref="_ZN4llvm12GCNRPTracker15moveMaxPressureEv">moveMaxPressure</a>();</td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="local col6 ref" href="#66CurRegion" title='CurRegion' data-ref="66CurRegion">CurRegion</a>-- == <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>)</td></tr>
<tr><th id="463">463</th><td>        <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>    }</td></tr>
<tr><th id="465">465</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</a>();</td></tr>
<tr><th id="466">466</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</a>();</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="local col4 ref" href="#64OnlySucc" title='OnlySucc' data-ref="64OnlySucc">OnlySucc</a>) {</td></tr>
<tr><th id="470">470</th><td>    <b>if</b> (<a class="local col8 ref" href="#68I" title='I' data-ref="68I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="471">471</th><td>      <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv" title='llvm::GCNDownwardRPTracker::advanceToNext' data-ref="_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv">advanceToNext</a>();</td></tr>
<tr><th id="472">472</th><td>      <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::GCNDownwardRPTracker::advance' data-ref="_ZN4llvm20GCNDownwardRPTracker7advanceENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">advance</a>(<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="473">473</th><td>    }</td></tr>
<tr><th id="474">474</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE" title='llvm::GCNDownwardRPTracker::reset' data-ref="_ZN4llvm20GCNDownwardRPTracker5resetERKNS_12MachineInstrEPKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS5_EEEE">reset</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#64OnlySucc" title='OnlySucc' data-ref="64OnlySucc">OnlySucc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZNK4llvm12GCNRPTracker11getLiveRegsEv" title='llvm::GCNRPTracker::getLiveRegs' data-ref="_ZNK4llvm12GCNRPTracker11getLiveRegsEv">getLiveRegs</a>());</td></tr>
<tr><th id="475">475</th><td>    <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv" title='llvm::GCNDownwardRPTracker::advanceBeforeNext' data-ref="_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv">advanceBeforeNext</a>();</td></tr>
<tr><th id="476">476</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MBBLiveIns" title='llvm::GCNScheduleDAGMILive::MBBLiveIns' data-ref="llvm::GCNScheduleDAGMILive::MBBLiveIns">MBBLiveIns</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#64OnlySucc" title='OnlySucc' data-ref="64OnlySucc">OnlySucc</a>]</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSEONS_8DenseMapIT_T0_T1_T2_EE">=</a> <a class="local col3 ref" href="#63RPTracker" title='RPTracker' data-ref="63RPTracker">RPTracker</a>.<a class="ref" href="GCNRegPressure.h.html#_ZN4llvm12GCNRPTracker12moveLiveRegsEv" title='llvm::GCNRPTracker::moveLiveRegs' data-ref="_ZN4llvm12GCNRPTracker12moveLiveRegsEv">moveLiveRegs</a>();</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>void</em> <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive" title='llvm::GCNScheduleDAGMILive' data-ref="llvm::GCNScheduleDAGMILive">GCNScheduleDAGMILive</a>::<dfn class="virtual decl def" id="_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv" title='llvm::GCNScheduleDAGMILive::finalizeSchedule' data-ref="_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv">finalizeSchedule</dfn>() {</td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a> &amp;<dfn class="local col1 decl" id="71S" title='S' data-type='llvm::GCNMaxOccupancySchedStrategy &amp;' data-ref="71S">S</dfn> = (<a class="type" href="GCNSchedStrategy.h.html#llvm::GCNMaxOccupancySchedStrategy" title='llvm::GCNMaxOccupancySchedStrategy' data-ref="llvm::GCNMaxOccupancySchedStrategy">GCNMaxOccupancySchedStrategy</a>&amp;)<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::SchedImpl" title='llvm::ScheduleDAGMI::SchedImpl' data-ref="llvm::ScheduleDAGMI::SchedImpl">SchedImpl</a>;</td></tr>
<tr><th id="482">482</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;All regions recorded, starting actual scheduling.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"All regions recorded, starting actual scheduling.\n"</q>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::LiveIns" title='llvm::GCNScheduleDAGMILive::LiveIns' data-ref="llvm::GCNScheduleDAGMILive::LiveIns">LiveIns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="485">485</th><td>  <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Pressure" title='llvm::GCNScheduleDAGMILive::Pressure' data-ref="llvm::GCNScheduleDAGMILive::Pressure">Pressure</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <b>do</b> {</td></tr>
<tr><th id="488">488</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a>++;</td></tr>
<tr><th id="489">489</th><td>    <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a> = <var>0</var>;</td></tr>
<tr><th id="490">490</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="72MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="72MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="493">493</th><td>      <i>// Retry function scheduling if we found resulting occupancy and it is</i></td></tr>
<tr><th id="494">494</th><td><i>      // lower than used for first pass scheduling. This will give more freedom</i></td></tr>
<tr><th id="495">495</th><td><i>      // to schedule low register pressure blocks.</i></td></tr>
<tr><th id="496">496</th><td><i>      // Code is partially copied from MachineSchedulerBase::scheduleRegions().</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>      <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a> || <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::StartingOccupancy" title='llvm::GCNScheduleDAGMILive::StartingOccupancy' data-ref="llvm::GCNScheduleDAGMILive::StartingOccupancy">StartingOccupancy</a> &lt;= <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>)</td></tr>
<tr><th id="499">499</th><td>        <b>break</b>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Retrying function scheduling with lowest recorded occupancy &quot; &lt;&lt; MinOccupancy &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="502">502</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="503">503</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Retrying function scheduling with lowest recorded occupancy "</q></td></tr>
<tr><th id="504">504</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>      <a class="local col1 ref" href="#71S" title='S' data-ref="71S">S</a>.<a class="ref" href="GCNSchedStrategy.h.html#_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj" title='llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy' data-ref="_ZN4llvm28GCNMaxOccupancySchedStrategy18setTargetOccupancyEj">setTargetOccupancy</a>(<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::MinOccupancy" title='llvm::GCNScheduleDAGMILive::MinOccupancy' data-ref="llvm::GCNScheduleDAGMILive::MinOccupancy">MinOccupancy</a>);</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="73Region" title='Region' data-type='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;' data-ref="73Region">Region</dfn> : <a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Regions" title='llvm::GCNScheduleDAGMILive::Regions' data-ref="llvm::GCNScheduleDAGMILive::Regions">Regions</a>) {</td></tr>
<tr><th id="510">510</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#73Region" title='Region' data-ref="73Region">Region</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="511">511</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#73Region" title='Region' data-ref="73Region">Region</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>) {</td></tr>
<tr><th id="514">514</th><td>        <b>if</b> (<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>) <a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="515">515</th><td>        <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="516">516</th><td>        <a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE" title='llvm::ScheduleDAGMI::startBlock' data-ref="_ZN4llvm13ScheduleDAGMI10startBlockEPNS_17MachineBasicBlockE">startBlock</a>(<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>);</td></tr>
<tr><th id="517">517</th><td>        <b>if</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a> == <var>1</var>)</td></tr>
<tr><th id="518">518</th><td>          <a class="member" href="#_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE" title='llvm::GCNScheduleDAGMILive::computeBlockPressure' data-ref="_ZN4llvm20GCNScheduleDAGMILive20computeBlockPressureEPKNS_17MachineBasicBlockE">computeBlockPressure</a>(<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>);</td></tr>
<tr><th id="519">519</th><td>      }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="74NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="74NumRegionInstrs">NumRegionInstrs</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>());</td></tr>
<tr><th id="522">522</th><td>      <a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j" title='llvm::ScheduleDAGMILive::enterRegion' data-ref="_ZN4llvm17ScheduleDAGMILive11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j">enterRegion</a>(<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>(), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>(), <a class="local col4 ref" href="#74NumRegionInstrs" title='NumRegionInstrs' data-ref="74NumRegionInstrs">NumRegionInstrs</a>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>      <i>// Skip empty scheduling regions (0 or 1 schedulable instructions).</i></td></tr>
<tr><th id="525">525</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>() || <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs3endEv" title='llvm::ScheduleDAGInstrs::end' data-ref="_ZNK4llvm17ScheduleDAGInstrs3endEv">end</a>())) {</td></tr>
<tr><th id="526">526</th><td>        <a class="virtual member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="527">527</th><td>        <b>continue</b>;</td></tr>
<tr><th id="528">528</th><td>      }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;********** MI Scheduling **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** MI Scheduling **********\n"</q>);</td></tr>
<tr><th id="531">531</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; MF.getName() &lt;&lt; &quot;:&quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &quot;\n  From: &quot; &lt;&lt; *begin() &lt;&lt; &quot;    To: &quot;; if (RegionEnd != MBB-&gt;end()) dbgs() &lt;&lt; *RegionEnd; else dbgs() &lt;&lt; &quot;End&quot;; dbgs() &lt;&lt; &quot; RegionInstrs: &quot; &lt;&lt; NumRegionInstrs &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q></td></tr>
<tr><th id="532">532</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  From: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZNK4llvm17ScheduleDAGInstrs5beginEv" title='llvm::ScheduleDAGInstrs::begin' data-ref="_ZNK4llvm17ScheduleDAGInstrs5beginEv">begin</a>()</td></tr>
<tr><th id="533">533</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    To: "</q>;</td></tr>
<tr><th id="534">534</th><td>                 <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#72MBB" title='MBB' data-ref="72MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionEnd" title='llvm::ScheduleDAGInstrs::RegionEnd' data-ref="llvm::ScheduleDAGInstrs::RegionEnd">RegionEnd</a>;</td></tr>
<tr><th id="535">535</th><td>                 <b>else</b> <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"End"</q>;</td></tr>
<tr><th id="536">536</th><td>                 <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" RegionInstrs: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#74NumRegionInstrs" title='NumRegionInstrs' data-ref="74NumRegionInstrs">NumRegionInstrs</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>      <a class="virtual member" href="#_ZN4llvm20GCNScheduleDAGMILive8scheduleEv" title='llvm::GCNScheduleDAGMILive::schedule' data-ref="_ZN4llvm20GCNScheduleDAGMILive8scheduleEv">schedule</a>();</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>      <a class="virtual member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs10exitRegionEv" title='llvm::ScheduleDAGInstrs::exitRegion' data-ref="_ZN4llvm17ScheduleDAGInstrs10exitRegionEv">exitRegion</a>();</td></tr>
<tr><th id="541">541</th><td>      ++<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::RegionIdx" title='llvm::GCNScheduleDAGMILive::RegionIdx' data-ref="llvm::GCNScheduleDAGMILive::RegionIdx">RegionIdx</a>;</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td>    <a class="virtual member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11finishBlockEv" title='llvm::ScheduleDAGMI::finishBlock' data-ref="_ZN4llvm13ScheduleDAGMI11finishBlockEv">finishBlock</a>();</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  } <b>while</b> (<a class="member" href="GCNSchedStrategy.h.html#llvm::GCNScheduleDAGMILive::Stage" title='llvm::GCNScheduleDAGMILive::Stage' data-ref="llvm::GCNScheduleDAGMILive::Stage">Stage</a> &lt; <var>2</var>);</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
