// Seed: 1482843457
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd17
) (
    _id_1
);
  input wire _id_1;
  wire [id_1  ==  id_1 : id_1] _id_2;
  logic [7:0][-1 : id_2] id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign id_3[-1] = id_2 / id_4;
  wire id_5;
endmodule
module module_2 #(
    parameter id_0 = 32'd15,
    parameter id_2 = 32'd27
) (
    output tri1 _id_0,
    input tri0 id_1,
    input supply0 _id_2
);
  logic [id_2 : -1 'b0 !=  id_0] id_4 = id_4;
  module_0 modCall_1 ();
  assign id_0 = id_2;
  integer id_5 = id_2;
  wire id_6;
endmodule
