strict digraph "" {
	node [label="\N"];
	"373:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400c50>",
		fillcolor=firebrick,
		label="373:NS
ShortFrame <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_367:AL"	 [def_var="['ShortFrame']",
		label="Leaf_367:AL"];
	"373:NS" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"370:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400e10>",
		fillcolor=firebrick,
		label="370:NS
ShortFrame <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"370:NS" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"368:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7882400f50>",
		fillcolor=turquoise,
		label="368:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"369:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882400f90>",
		fillcolor=springgreen,
		label="369:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"368:BL" -> "369:IF"	 [cond="[]",
		lineno=None];
	"369:IF" -> "370:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=369];
	"372:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882385050>",
		fillcolor=springgreen,
		label="372:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"369:IF" -> "372:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=369];
	"375:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882385090>",
		fillcolor=springgreen,
		label="375:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"376:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882385110>",
		fillcolor=firebrick,
		label="376:NS
ShortFrame <= RxByteCnt[15:0] < r_MinFL[15:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882385110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"375:IF" -> "376:NS"	 [cond="['TakeSample']",
		label=TakeSample,
		lineno=375];
	"376:NS" -> "Leaf_367:AL"	 [cond="[]",
		lineno=None];
	"372:IF" -> "373:NS"	 [cond="['LoadRxStatus']",
		label=LoadRxStatus,
		lineno=372];
	"372:IF" -> "375:IF"	 [cond="['LoadRxStatus']",
		label="!(LoadRxStatus)",
		lineno=372];
	"367:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7882385550>",
		clk_sens=True,
		fillcolor=gold,
		label="367:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'TakeSample', 'r_MinFL', 'RxByteCnt', 'LoadRxStatus']"];
	"367:AL" -> "368:BL"	 [cond="[]",
		lineno=None];
}
