{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1464992026936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464992026951 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 5M80ZM64C5 " "Selected device 5M80ZM64C5 for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464992026978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464992027052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464992027052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464992027087 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64I5 " "Device 5M80ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464992027178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZM64C5 " "Device 5M40ZM64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464992027178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZM64I5 " "Device 5M40ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464992027178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464992027178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1464992027217 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464992027217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464992027219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464992027219 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464992027219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 75 ts_sync port " "Ignored filter at lgdst_rxglue.sdc(75): ts_sync could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464992027220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464992027220 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464992027220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464992027221 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464992027221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464992027222 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464992027222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464992027222 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464992027222 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464992027224 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464992027224 "|lgdst_rxglue|data_start"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464992027226 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464992027226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464992027226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464992027226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   spi0_spclk " "  20.000   spi0_spclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464992027226 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       ts_clk " "  20.000       ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464992027226 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464992027226 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464992027227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464992027228 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1464992027230 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi0_spck Global clock " "Automatically promoted some destinations of signal \"spi0_spck\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ad_spi_sclk " "Destination \"ad_spi_sclk\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027235 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 14 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464992027235 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "spi0_spck " "Pin \"spi0_spck\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_spck } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_spck" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 83 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464992027235 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ts_clk Global clock " "Automatically promoted some destinations of signal \"ts_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi5_spck~0 " "Destination \"spi5_spck~0\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 26 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027236 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 35 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "ts_clk " "Pin \"ts_clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 92 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi0_npcs0_prelatch Global clock " "Automatically promoted some destinations of signal \"spi0_npcs0_prelatch\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "always11~1 " "Destination \"always11~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027236 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 146 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "tp_45 Global clock " "Automatically promoted some destinations of signal \"tp_45\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ad_spi_cs " "Destination \"ad_spi_cs\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027236 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~0 " "Destination \"comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027236 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi0_npcs0_prelatch " "Destination \"spi0_npcs0_prelatch\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 146 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464992027236 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "tp_45 " "Pin \"tp_45\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { tp_45 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tp_45" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1464992027236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1464992027237 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1464992027252 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1464992027272 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1464992027272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1464992027272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464992027273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464992027284 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464992027286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464992027378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464992027410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464992027412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464992027558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464992027558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464992027574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464992027643 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464992027643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464992027674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464992027674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464992027676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464992027687 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464992027697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.fit.smsg " "Generated suppressed messages file C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464992027738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464992027759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 15:13:47 2016 " "Processing ended: Fri Jun 03 15:13:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464992027759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464992027759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464992027759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464992027759 ""}
