
STM32_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c08  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d38  08002d38  000200b0  2**0
                  CONTENTS
  4 .ARM          00000000  08002d38  08002d38  000200b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d38  08002d38  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d38  08002d38  00012d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08002d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  200000b0  08002df0  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08002df0  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf28  00000000  00000000  000200d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e7  00000000  00000000  0002c001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0002e1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002ec88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b73  00000000  00000000  0002f628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd4d  00000000  00000000  0004719b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085dc7  00000000  00000000  00053ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9caf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b58  00000000  00000000  000d9d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b0 	.word	0x200000b0
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cfc 	.word	0x08002cfc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b4 	.word	0x200000b4
 8000148:	08002cfc 	.word	0x08002cfc

0800014c <display7SEG>:
    SEG5_Pin,
    SEG6_Pin
};


void display7SEG(uint8_t index){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	switch(index){
 8000156:	79fb      	ldrb	r3, [r7, #7]
 8000158:	2b03      	cmp	r3, #3
 800015a:	d873      	bhi.n	8000244 <display7SEG+0xf8>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <display7SEG+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000175 	.word	0x08000175
 8000168:	080001a9 	.word	0x080001a9
 800016c:	080001dd 	.word	0x080001dd
 8000170:	08000211 	.word	0x08000211
	case 0://SEG_0
		number7SEG(led_buffer[0]);
 8000174:	4b36      	ldr	r3, [pc, #216]	; (8000250 <display7SEG+0x104>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	4618      	mov	r0, r3
 800017a:	f000 f8cd 	bl	8000318 <number7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800017e:	2201      	movs	r2, #1
 8000180:	2108      	movs	r1, #8
 8000182:	4834      	ldr	r0, [pc, #208]	; (8000254 <display7SEG+0x108>)
 8000184:	f001 fccb 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000188:	2200      	movs	r2, #0
 800018a:	2110      	movs	r1, #16
 800018c:	4831      	ldr	r0, [pc, #196]	; (8000254 <display7SEG+0x108>)
 800018e:	f001 fcc6 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000192:	2200      	movs	r2, #0
 8000194:	2120      	movs	r1, #32
 8000196:	482f      	ldr	r0, [pc, #188]	; (8000254 <display7SEG+0x108>)
 8000198:	f001 fcc1 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	2140      	movs	r1, #64	; 0x40
 80001a0:	482c      	ldr	r0, [pc, #176]	; (8000254 <display7SEG+0x108>)
 80001a2:	f001 fcbc 	bl	8001b1e <HAL_GPIO_WritePin>
		break;
 80001a6:	e04e      	b.n	8000246 <display7SEG+0xfa>
	case 1://SEG_1
		number7SEG(led_buffer[1]);
 80001a8:	4b29      	ldr	r3, [pc, #164]	; (8000250 <display7SEG+0x104>)
 80001aa:	785b      	ldrb	r3, [r3, #1]
 80001ac:	4618      	mov	r0, r3
 80001ae:	f000 f8b3 	bl	8000318 <number7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	2108      	movs	r1, #8
 80001b6:	4827      	ldr	r0, [pc, #156]	; (8000254 <display7SEG+0x108>)
 80001b8:	f001 fcb1 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	2110      	movs	r1, #16
 80001c0:	4824      	ldr	r0, [pc, #144]	; (8000254 <display7SEG+0x108>)
 80001c2:	f001 fcac 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80001c6:	2200      	movs	r2, #0
 80001c8:	2120      	movs	r1, #32
 80001ca:	4822      	ldr	r0, [pc, #136]	; (8000254 <display7SEG+0x108>)
 80001cc:	f001 fca7 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2140      	movs	r1, #64	; 0x40
 80001d4:	481f      	ldr	r0, [pc, #124]	; (8000254 <display7SEG+0x108>)
 80001d6:	f001 fca2 	bl	8001b1e <HAL_GPIO_WritePin>
		break;
 80001da:	e034      	b.n	8000246 <display7SEG+0xfa>
	case 2://SEG_2
		number7SEG(led_buffer[2]);
 80001dc:	4b1c      	ldr	r3, [pc, #112]	; (8000250 <display7SEG+0x104>)
 80001de:	789b      	ldrb	r3, [r3, #2]
 80001e0:	4618      	mov	r0, r3
 80001e2:	f000 f899 	bl	8000318 <number7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80001e6:	2200      	movs	r2, #0
 80001e8:	2108      	movs	r1, #8
 80001ea:	481a      	ldr	r0, [pc, #104]	; (8000254 <display7SEG+0x108>)
 80001ec:	f001 fc97 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80001f0:	2200      	movs	r2, #0
 80001f2:	2110      	movs	r1, #16
 80001f4:	4817      	ldr	r0, [pc, #92]	; (8000254 <display7SEG+0x108>)
 80001f6:	f001 fc92 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80001fa:	2201      	movs	r2, #1
 80001fc:	2120      	movs	r1, #32
 80001fe:	4815      	ldr	r0, [pc, #84]	; (8000254 <display7SEG+0x108>)
 8000200:	f001 fc8d 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000204:	2200      	movs	r2, #0
 8000206:	2140      	movs	r1, #64	; 0x40
 8000208:	4812      	ldr	r0, [pc, #72]	; (8000254 <display7SEG+0x108>)
 800020a:	f001 fc88 	bl	8001b1e <HAL_GPIO_WritePin>
		break;
 800020e:	e01a      	b.n	8000246 <display7SEG+0xfa>
	case 3://SEG_3
		number7SEG(led_buffer[3]);
 8000210:	4b0f      	ldr	r3, [pc, #60]	; (8000250 <display7SEG+0x104>)
 8000212:	78db      	ldrb	r3, [r3, #3]
 8000214:	4618      	mov	r0, r3
 8000216:	f000 f87f 	bl	8000318 <number7SEG>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 800021a:	2200      	movs	r2, #0
 800021c:	2108      	movs	r1, #8
 800021e:	480d      	ldr	r0, [pc, #52]	; (8000254 <display7SEG+0x108>)
 8000220:	f001 fc7d 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	2110      	movs	r1, #16
 8000228:	480a      	ldr	r0, [pc, #40]	; (8000254 <display7SEG+0x108>)
 800022a:	f001 fc78 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2120      	movs	r1, #32
 8000232:	4808      	ldr	r0, [pc, #32]	; (8000254 <display7SEG+0x108>)
 8000234:	f001 fc73 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000238:	2201      	movs	r2, #1
 800023a:	2140      	movs	r1, #64	; 0x40
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <display7SEG+0x108>)
 800023e:	f001 fc6e 	bl	8001b1e <HAL_GPIO_WritePin>
		break;
 8000242:	e000      	b.n	8000246 <display7SEG+0xfa>
	default:
		break;
 8000244:	bf00      	nop
	}
};
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	2000029c 	.word	0x2000029c
 8000254:	40010800 	.word	0x40010800

08000258 <update7SEG>:

void update7SEG(){
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
	led_buffer[0] = main_traffic.count_down / 10;
 800025c:	4b1f      	ldr	r3, [pc, #124]	; (80002dc <update7SEG+0x84>)
 800025e:	785b      	ldrb	r3, [r3, #1]
 8000260:	4a1f      	ldr	r2, [pc, #124]	; (80002e0 <update7SEG+0x88>)
 8000262:	fba2 2303 	umull	r2, r3, r2, r3
 8000266:	08db      	lsrs	r3, r3, #3
 8000268:	b2da      	uxtb	r2, r3
 800026a:	4b1e      	ldr	r3, [pc, #120]	; (80002e4 <update7SEG+0x8c>)
 800026c:	701a      	strb	r2, [r3, #0]
	if(led_buffer[0] == 0) led_buffer[0] = 10;
 800026e:	4b1d      	ldr	r3, [pc, #116]	; (80002e4 <update7SEG+0x8c>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d102      	bne.n	800027c <update7SEG+0x24>
 8000276:	4b1b      	ldr	r3, [pc, #108]	; (80002e4 <update7SEG+0x8c>)
 8000278:	220a      	movs	r2, #10
 800027a:	701a      	strb	r2, [r3, #0]
	led_buffer[1] = main_traffic.count_down % 10;
 800027c:	4b17      	ldr	r3, [pc, #92]	; (80002dc <update7SEG+0x84>)
 800027e:	785a      	ldrb	r2, [r3, #1]
 8000280:	4b17      	ldr	r3, [pc, #92]	; (80002e0 <update7SEG+0x88>)
 8000282:	fba3 1302 	umull	r1, r3, r3, r2
 8000286:	08d9      	lsrs	r1, r3, #3
 8000288:	460b      	mov	r3, r1
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	440b      	add	r3, r1
 800028e:	005b      	lsls	r3, r3, #1
 8000290:	1ad3      	subs	r3, r2, r3
 8000292:	b2da      	uxtb	r2, r3
 8000294:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <update7SEG+0x8c>)
 8000296:	705a      	strb	r2, [r3, #1]

	led_buffer[2] = side_traffic.count_down / 10;
 8000298:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <update7SEG+0x90>)
 800029a:	785b      	ldrb	r3, [r3, #1]
 800029c:	4a10      	ldr	r2, [pc, #64]	; (80002e0 <update7SEG+0x88>)
 800029e:	fba2 2303 	umull	r2, r3, r2, r3
 80002a2:	08db      	lsrs	r3, r3, #3
 80002a4:	b2da      	uxtb	r2, r3
 80002a6:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <update7SEG+0x8c>)
 80002a8:	709a      	strb	r2, [r3, #2]
	if(led_buffer[2] == 0) led_buffer[2] = 10;
 80002aa:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <update7SEG+0x8c>)
 80002ac:	789b      	ldrb	r3, [r3, #2]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d102      	bne.n	80002b8 <update7SEG+0x60>
 80002b2:	4b0c      	ldr	r3, [pc, #48]	; (80002e4 <update7SEG+0x8c>)
 80002b4:	220a      	movs	r2, #10
 80002b6:	709a      	strb	r2, [r3, #2]
	led_buffer[3] = side_traffic.count_down % 10;
 80002b8:	4b0b      	ldr	r3, [pc, #44]	; (80002e8 <update7SEG+0x90>)
 80002ba:	785a      	ldrb	r2, [r3, #1]
 80002bc:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <update7SEG+0x88>)
 80002be:	fba3 1302 	umull	r1, r3, r3, r2
 80002c2:	08d9      	lsrs	r1, r3, #3
 80002c4:	460b      	mov	r3, r1
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	440b      	add	r3, r1
 80002ca:	005b      	lsls	r3, r3, #1
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	4b04      	ldr	r3, [pc, #16]	; (80002e4 <update7SEG+0x8c>)
 80002d2:	70da      	strb	r2, [r3, #3]
};
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	2000002c 	.word	0x2000002c
 80002e0:	cccccccd 	.word	0xcccccccd
 80002e4:	2000029c 	.word	0x2000029c
 80002e8:	20000034 	.word	0x20000034

080002ec <countDown7SEG>:

void countDown7SEG(){
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	main_traffic.count_down--;
 80002f0:	4b07      	ldr	r3, [pc, #28]	; (8000310 <countDown7SEG+0x24>)
 80002f2:	785b      	ldrb	r3, [r3, #1]
 80002f4:	3b01      	subs	r3, #1
 80002f6:	b2da      	uxtb	r2, r3
 80002f8:	4b05      	ldr	r3, [pc, #20]	; (8000310 <countDown7SEG+0x24>)
 80002fa:	705a      	strb	r2, [r3, #1]
	side_traffic.count_down--;
 80002fc:	4b05      	ldr	r3, [pc, #20]	; (8000314 <countDown7SEG+0x28>)
 80002fe:	785b      	ldrb	r3, [r3, #1]
 8000300:	3b01      	subs	r3, #1
 8000302:	b2da      	uxtb	r2, r3
 8000304:	4b03      	ldr	r3, [pc, #12]	; (8000314 <countDown7SEG+0x28>)
 8000306:	705a      	strb	r2, [r3, #1]
	update7SEG();
 8000308:	f7ff ffa6 	bl	8000258 <update7SEG>
};
 800030c:	bf00      	nop
 800030e:	bd80      	pop	{r7, pc}
 8000310:	2000002c 	.word	0x2000002c
 8000314:	20000034 	.word	0x20000034

08000318 <number7SEG>:

void number7SEG(uint8_t number){
 8000318:	b580      	push	{r7, lr}
 800031a:	b082      	sub	sp, #8
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
	switch(number) {
 8000322:	79fb      	ldrb	r3, [r7, #7]
 8000324:	2b0a      	cmp	r3, #10
 8000326:	f200 828d 	bhi.w	8000844 <number7SEG+0x52c>
 800032a:	a201      	add	r2, pc, #4	; (adr r2, 8000330 <number7SEG+0x18>)
 800032c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000330:	080003cf 	.word	0x080003cf
 8000334:	08000441 	.word	0x08000441
 8000338:	080004b3 	.word	0x080004b3
 800033c:	08000525 	.word	0x08000525
 8000340:	080005a1 	.word	0x080005a1
 8000344:	08000613 	.word	0x08000613
 8000348:	08000685 	.word	0x08000685
 800034c:	080006f7 	.word	0x080006f7
 8000350:	08000769 	.word	0x08000769
 8000354:	080007cb 	.word	0x080007cb
 8000358:	0800035d 	.word	0x0800035d
	    case 10: // ALL OFF
	        HAL_GPIO_WritePin(ports[0], pins[0], SET);
 800035c:	4b8e      	ldr	r3, [pc, #568]	; (8000598 <number7SEG+0x280>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a8e      	ldr	r2, [pc, #568]	; (800059c <number7SEG+0x284>)
 8000362:	8811      	ldrh	r1, [r2, #0]
 8000364:	2201      	movs	r2, #1
 8000366:	4618      	mov	r0, r3
 8000368:	f001 fbd9 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], SET);
 800036c:	4b8a      	ldr	r3, [pc, #552]	; (8000598 <number7SEG+0x280>)
 800036e:	685b      	ldr	r3, [r3, #4]
 8000370:	4a8a      	ldr	r2, [pc, #552]	; (800059c <number7SEG+0x284>)
 8000372:	8851      	ldrh	r1, [r2, #2]
 8000374:	2201      	movs	r2, #1
 8000376:	4618      	mov	r0, r3
 8000378:	f001 fbd1 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], SET);
 800037c:	4b86      	ldr	r3, [pc, #536]	; (8000598 <number7SEG+0x280>)
 800037e:	689b      	ldr	r3, [r3, #8]
 8000380:	4a86      	ldr	r2, [pc, #536]	; (800059c <number7SEG+0x284>)
 8000382:	8891      	ldrh	r1, [r2, #4]
 8000384:	2201      	movs	r2, #1
 8000386:	4618      	mov	r0, r3
 8000388:	f001 fbc9 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], SET);
 800038c:	4b82      	ldr	r3, [pc, #520]	; (8000598 <number7SEG+0x280>)
 800038e:	68db      	ldr	r3, [r3, #12]
 8000390:	4a82      	ldr	r2, [pc, #520]	; (800059c <number7SEG+0x284>)
 8000392:	88d1      	ldrh	r1, [r2, #6]
 8000394:	2201      	movs	r2, #1
 8000396:	4618      	mov	r0, r3
 8000398:	f001 fbc1 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 800039c:	4b7e      	ldr	r3, [pc, #504]	; (8000598 <number7SEG+0x280>)
 800039e:	691b      	ldr	r3, [r3, #16]
 80003a0:	4a7e      	ldr	r2, [pc, #504]	; (800059c <number7SEG+0x284>)
 80003a2:	8911      	ldrh	r1, [r2, #8]
 80003a4:	2201      	movs	r2, #1
 80003a6:	4618      	mov	r0, r3
 80003a8:	f001 fbb9 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 80003ac:	4b7a      	ldr	r3, [pc, #488]	; (8000598 <number7SEG+0x280>)
 80003ae:	695b      	ldr	r3, [r3, #20]
 80003b0:	4a7a      	ldr	r2, [pc, #488]	; (800059c <number7SEG+0x284>)
 80003b2:	8951      	ldrh	r1, [r2, #10]
 80003b4:	2201      	movs	r2, #1
 80003b6:	4618      	mov	r0, r3
 80003b8:	f001 fbb1 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], SET);
 80003bc:	4b76      	ldr	r3, [pc, #472]	; (8000598 <number7SEG+0x280>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a76      	ldr	r2, [pc, #472]	; (800059c <number7SEG+0x284>)
 80003c2:	8991      	ldrh	r1, [r2, #12]
 80003c4:	2201      	movs	r2, #1
 80003c6:	4618      	mov	r0, r3
 80003c8:	f001 fba9 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 80003cc:	e273      	b.n	80008b6 <number7SEG+0x59e>
	    case 0:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 80003ce:	4b72      	ldr	r3, [pc, #456]	; (8000598 <number7SEG+0x280>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a72      	ldr	r2, [pc, #456]	; (800059c <number7SEG+0x284>)
 80003d4:	8811      	ldrh	r1, [r2, #0]
 80003d6:	2200      	movs	r2, #0
 80003d8:	4618      	mov	r0, r3
 80003da:	f001 fba0 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 80003de:	4b6e      	ldr	r3, [pc, #440]	; (8000598 <number7SEG+0x280>)
 80003e0:	685b      	ldr	r3, [r3, #4]
 80003e2:	4a6e      	ldr	r2, [pc, #440]	; (800059c <number7SEG+0x284>)
 80003e4:	8851      	ldrh	r1, [r2, #2]
 80003e6:	2200      	movs	r2, #0
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fb98 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 80003ee:	4b6a      	ldr	r3, [pc, #424]	; (8000598 <number7SEG+0x280>)
 80003f0:	689b      	ldr	r3, [r3, #8]
 80003f2:	4a6a      	ldr	r2, [pc, #424]	; (800059c <number7SEG+0x284>)
 80003f4:	8891      	ldrh	r1, [r2, #4]
 80003f6:	2200      	movs	r2, #0
 80003f8:	4618      	mov	r0, r3
 80003fa:	f001 fb90 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 80003fe:	4b66      	ldr	r3, [pc, #408]	; (8000598 <number7SEG+0x280>)
 8000400:	68db      	ldr	r3, [r3, #12]
 8000402:	4a66      	ldr	r2, [pc, #408]	; (800059c <number7SEG+0x284>)
 8000404:	88d1      	ldrh	r1, [r2, #6]
 8000406:	2200      	movs	r2, #0
 8000408:	4618      	mov	r0, r3
 800040a:	f001 fb88 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], RESET);
 800040e:	4b62      	ldr	r3, [pc, #392]	; (8000598 <number7SEG+0x280>)
 8000410:	691b      	ldr	r3, [r3, #16]
 8000412:	4a62      	ldr	r2, [pc, #392]	; (800059c <number7SEG+0x284>)
 8000414:	8911      	ldrh	r1, [r2, #8]
 8000416:	2200      	movs	r2, #0
 8000418:	4618      	mov	r0, r3
 800041a:	f001 fb80 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 800041e:	4b5e      	ldr	r3, [pc, #376]	; (8000598 <number7SEG+0x280>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a5e      	ldr	r2, [pc, #376]	; (800059c <number7SEG+0x284>)
 8000424:	8951      	ldrh	r1, [r2, #10]
 8000426:	2200      	movs	r2, #0
 8000428:	4618      	mov	r0, r3
 800042a:	f001 fb78 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], SET);
 800042e:	4b5a      	ldr	r3, [pc, #360]	; (8000598 <number7SEG+0x280>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	4a5a      	ldr	r2, [pc, #360]	; (800059c <number7SEG+0x284>)
 8000434:	8991      	ldrh	r1, [r2, #12]
 8000436:	2201      	movs	r2, #1
 8000438:	4618      	mov	r0, r3
 800043a:	f001 fb70 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 800043e:	e23a      	b.n	80008b6 <number7SEG+0x59e>
	    case 1:
	        HAL_GPIO_WritePin(ports[0], pins[0], SET);
 8000440:	4b55      	ldr	r3, [pc, #340]	; (8000598 <number7SEG+0x280>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a55      	ldr	r2, [pc, #340]	; (800059c <number7SEG+0x284>)
 8000446:	8811      	ldrh	r1, [r2, #0]
 8000448:	2201      	movs	r2, #1
 800044a:	4618      	mov	r0, r3
 800044c:	f001 fb67 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 8000450:	4b51      	ldr	r3, [pc, #324]	; (8000598 <number7SEG+0x280>)
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	4a51      	ldr	r2, [pc, #324]	; (800059c <number7SEG+0x284>)
 8000456:	8851      	ldrh	r1, [r2, #2]
 8000458:	2200      	movs	r2, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f001 fb5f 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 8000460:	4b4d      	ldr	r3, [pc, #308]	; (8000598 <number7SEG+0x280>)
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	4a4d      	ldr	r2, [pc, #308]	; (800059c <number7SEG+0x284>)
 8000466:	8891      	ldrh	r1, [r2, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	4618      	mov	r0, r3
 800046c:	f001 fb57 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], SET);
 8000470:	4b49      	ldr	r3, [pc, #292]	; (8000598 <number7SEG+0x280>)
 8000472:	68db      	ldr	r3, [r3, #12]
 8000474:	4a49      	ldr	r2, [pc, #292]	; (800059c <number7SEG+0x284>)
 8000476:	88d1      	ldrh	r1, [r2, #6]
 8000478:	2201      	movs	r2, #1
 800047a:	4618      	mov	r0, r3
 800047c:	f001 fb4f 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 8000480:	4b45      	ldr	r3, [pc, #276]	; (8000598 <number7SEG+0x280>)
 8000482:	691b      	ldr	r3, [r3, #16]
 8000484:	4a45      	ldr	r2, [pc, #276]	; (800059c <number7SEG+0x284>)
 8000486:	8911      	ldrh	r1, [r2, #8]
 8000488:	2201      	movs	r2, #1
 800048a:	4618      	mov	r0, r3
 800048c:	f001 fb47 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 8000490:	4b41      	ldr	r3, [pc, #260]	; (8000598 <number7SEG+0x280>)
 8000492:	695b      	ldr	r3, [r3, #20]
 8000494:	4a41      	ldr	r2, [pc, #260]	; (800059c <number7SEG+0x284>)
 8000496:	8951      	ldrh	r1, [r2, #10]
 8000498:	2201      	movs	r2, #1
 800049a:	4618      	mov	r0, r3
 800049c:	f001 fb3f 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], SET);
 80004a0:	4b3d      	ldr	r3, [pc, #244]	; (8000598 <number7SEG+0x280>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	4a3d      	ldr	r2, [pc, #244]	; (800059c <number7SEG+0x284>)
 80004a6:	8991      	ldrh	r1, [r2, #12]
 80004a8:	2201      	movs	r2, #1
 80004aa:	4618      	mov	r0, r3
 80004ac:	f001 fb37 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 80004b0:	e201      	b.n	80008b6 <number7SEG+0x59e>
	    case 2:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 80004b2:	4b39      	ldr	r3, [pc, #228]	; (8000598 <number7SEG+0x280>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a39      	ldr	r2, [pc, #228]	; (800059c <number7SEG+0x284>)
 80004b8:	8811      	ldrh	r1, [r2, #0]
 80004ba:	2200      	movs	r2, #0
 80004bc:	4618      	mov	r0, r3
 80004be:	f001 fb2e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 80004c2:	4b35      	ldr	r3, [pc, #212]	; (8000598 <number7SEG+0x280>)
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	4a35      	ldr	r2, [pc, #212]	; (800059c <number7SEG+0x284>)
 80004c8:	8851      	ldrh	r1, [r2, #2]
 80004ca:	2200      	movs	r2, #0
 80004cc:	4618      	mov	r0, r3
 80004ce:	f001 fb26 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], SET);
 80004d2:	4b31      	ldr	r3, [pc, #196]	; (8000598 <number7SEG+0x280>)
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	4a31      	ldr	r2, [pc, #196]	; (800059c <number7SEG+0x284>)
 80004d8:	8891      	ldrh	r1, [r2, #4]
 80004da:	2201      	movs	r2, #1
 80004dc:	4618      	mov	r0, r3
 80004de:	f001 fb1e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 80004e2:	4b2d      	ldr	r3, [pc, #180]	; (8000598 <number7SEG+0x280>)
 80004e4:	68db      	ldr	r3, [r3, #12]
 80004e6:	4a2d      	ldr	r2, [pc, #180]	; (800059c <number7SEG+0x284>)
 80004e8:	88d1      	ldrh	r1, [r2, #6]
 80004ea:	2200      	movs	r2, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 fb16 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], RESET);
 80004f2:	4b29      	ldr	r3, [pc, #164]	; (8000598 <number7SEG+0x280>)
 80004f4:	691b      	ldr	r3, [r3, #16]
 80004f6:	4a29      	ldr	r2, [pc, #164]	; (800059c <number7SEG+0x284>)
 80004f8:	8911      	ldrh	r1, [r2, #8]
 80004fa:	2200      	movs	r2, #0
 80004fc:	4618      	mov	r0, r3
 80004fe:	f001 fb0e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 8000502:	4b25      	ldr	r3, [pc, #148]	; (8000598 <number7SEG+0x280>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a25      	ldr	r2, [pc, #148]	; (800059c <number7SEG+0x284>)
 8000508:	8951      	ldrh	r1, [r2, #10]
 800050a:	2201      	movs	r2, #1
 800050c:	4618      	mov	r0, r3
 800050e:	f001 fb06 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 8000512:	4b21      	ldr	r3, [pc, #132]	; (8000598 <number7SEG+0x280>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	4a21      	ldr	r2, [pc, #132]	; (800059c <number7SEG+0x284>)
 8000518:	8991      	ldrh	r1, [r2, #12]
 800051a:	2200      	movs	r2, #0
 800051c:	4618      	mov	r0, r3
 800051e:	f001 fafe 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 8000522:	e1c8      	b.n	80008b6 <number7SEG+0x59e>
	    case 3:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 8000524:	4b1c      	ldr	r3, [pc, #112]	; (8000598 <number7SEG+0x280>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a1c      	ldr	r2, [pc, #112]	; (800059c <number7SEG+0x284>)
 800052a:	8811      	ldrh	r1, [r2, #0]
 800052c:	2200      	movs	r2, #0
 800052e:	4618      	mov	r0, r3
 8000530:	f001 faf5 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 8000534:	4b18      	ldr	r3, [pc, #96]	; (8000598 <number7SEG+0x280>)
 8000536:	685b      	ldr	r3, [r3, #4]
 8000538:	4a18      	ldr	r2, [pc, #96]	; (800059c <number7SEG+0x284>)
 800053a:	8851      	ldrh	r1, [r2, #2]
 800053c:	2200      	movs	r2, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f001 faed 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 8000544:	4b14      	ldr	r3, [pc, #80]	; (8000598 <number7SEG+0x280>)
 8000546:	689b      	ldr	r3, [r3, #8]
 8000548:	4a14      	ldr	r2, [pc, #80]	; (800059c <number7SEG+0x284>)
 800054a:	8891      	ldrh	r1, [r2, #4]
 800054c:	2200      	movs	r2, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f001 fae5 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 8000554:	4b10      	ldr	r3, [pc, #64]	; (8000598 <number7SEG+0x280>)
 8000556:	68db      	ldr	r3, [r3, #12]
 8000558:	4a10      	ldr	r2, [pc, #64]	; (800059c <number7SEG+0x284>)
 800055a:	88d1      	ldrh	r1, [r2, #6]
 800055c:	2200      	movs	r2, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f001 fadd 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <number7SEG+0x280>)
 8000566:	691b      	ldr	r3, [r3, #16]
 8000568:	4a0c      	ldr	r2, [pc, #48]	; (800059c <number7SEG+0x284>)
 800056a:	8911      	ldrh	r1, [r2, #8]
 800056c:	2201      	movs	r2, #1
 800056e:	4618      	mov	r0, r3
 8000570:	f001 fad5 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <number7SEG+0x280>)
 8000576:	695b      	ldr	r3, [r3, #20]
 8000578:	4a08      	ldr	r2, [pc, #32]	; (800059c <number7SEG+0x284>)
 800057a:	8951      	ldrh	r1, [r2, #10]
 800057c:	2201      	movs	r2, #1
 800057e:	4618      	mov	r0, r3
 8000580:	f001 facd 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <number7SEG+0x280>)
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	4a04      	ldr	r2, [pc, #16]	; (800059c <number7SEG+0x284>)
 800058a:	8991      	ldrh	r1, [r2, #12]
 800058c:	2200      	movs	r2, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f001 fac5 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 8000594:	e18f      	b.n	80008b6 <number7SEG+0x59e>
 8000596:	bf00      	nop
 8000598:	20000000 	.word	0x20000000
 800059c:	2000001c 	.word	0x2000001c
	    case 4:
	        HAL_GPIO_WritePin(ports[0], pins[0], SET);
 80005a0:	4ba6      	ldr	r3, [pc, #664]	; (800083c <number7SEG+0x524>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4aa6      	ldr	r2, [pc, #664]	; (8000840 <number7SEG+0x528>)
 80005a6:	8811      	ldrh	r1, [r2, #0]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fab7 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 80005b0:	4ba2      	ldr	r3, [pc, #648]	; (800083c <number7SEG+0x524>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	4aa2      	ldr	r2, [pc, #648]	; (8000840 <number7SEG+0x528>)
 80005b6:	8851      	ldrh	r1, [r2, #2]
 80005b8:	2200      	movs	r2, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 faaf 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 80005c0:	4b9e      	ldr	r3, [pc, #632]	; (800083c <number7SEG+0x524>)
 80005c2:	689b      	ldr	r3, [r3, #8]
 80005c4:	4a9e      	ldr	r2, [pc, #632]	; (8000840 <number7SEG+0x528>)
 80005c6:	8891      	ldrh	r1, [r2, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f001 faa7 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], SET);
 80005d0:	4b9a      	ldr	r3, [pc, #616]	; (800083c <number7SEG+0x524>)
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	4a9a      	ldr	r2, [pc, #616]	; (8000840 <number7SEG+0x528>)
 80005d6:	88d1      	ldrh	r1, [r2, #6]
 80005d8:	2201      	movs	r2, #1
 80005da:	4618      	mov	r0, r3
 80005dc:	f001 fa9f 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 80005e0:	4b96      	ldr	r3, [pc, #600]	; (800083c <number7SEG+0x524>)
 80005e2:	691b      	ldr	r3, [r3, #16]
 80005e4:	4a96      	ldr	r2, [pc, #600]	; (8000840 <number7SEG+0x528>)
 80005e6:	8911      	ldrh	r1, [r2, #8]
 80005e8:	2201      	movs	r2, #1
 80005ea:	4618      	mov	r0, r3
 80005ec:	f001 fa97 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 80005f0:	4b92      	ldr	r3, [pc, #584]	; (800083c <number7SEG+0x524>)
 80005f2:	695b      	ldr	r3, [r3, #20]
 80005f4:	4a92      	ldr	r2, [pc, #584]	; (8000840 <number7SEG+0x528>)
 80005f6:	8951      	ldrh	r1, [r2, #10]
 80005f8:	2200      	movs	r2, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f001 fa8f 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 8000600:	4b8e      	ldr	r3, [pc, #568]	; (800083c <number7SEG+0x524>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a8e      	ldr	r2, [pc, #568]	; (8000840 <number7SEG+0x528>)
 8000606:	8991      	ldrh	r1, [r2, #12]
 8000608:	2200      	movs	r2, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f001 fa87 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 8000610:	e151      	b.n	80008b6 <number7SEG+0x59e>
	    case 5:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 8000612:	4b8a      	ldr	r3, [pc, #552]	; (800083c <number7SEG+0x524>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a8a      	ldr	r2, [pc, #552]	; (8000840 <number7SEG+0x528>)
 8000618:	8811      	ldrh	r1, [r2, #0]
 800061a:	2200      	movs	r2, #0
 800061c:	4618      	mov	r0, r3
 800061e:	f001 fa7e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], SET);
 8000622:	4b86      	ldr	r3, [pc, #536]	; (800083c <number7SEG+0x524>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	4a86      	ldr	r2, [pc, #536]	; (8000840 <number7SEG+0x528>)
 8000628:	8851      	ldrh	r1, [r2, #2]
 800062a:	2201      	movs	r2, #1
 800062c:	4618      	mov	r0, r3
 800062e:	f001 fa76 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 8000632:	4b82      	ldr	r3, [pc, #520]	; (800083c <number7SEG+0x524>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	4a82      	ldr	r2, [pc, #520]	; (8000840 <number7SEG+0x528>)
 8000638:	8891      	ldrh	r1, [r2, #4]
 800063a:	2200      	movs	r2, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f001 fa6e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 8000642:	4b7e      	ldr	r3, [pc, #504]	; (800083c <number7SEG+0x524>)
 8000644:	68db      	ldr	r3, [r3, #12]
 8000646:	4a7e      	ldr	r2, [pc, #504]	; (8000840 <number7SEG+0x528>)
 8000648:	88d1      	ldrh	r1, [r2, #6]
 800064a:	2200      	movs	r2, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fa66 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 8000652:	4b7a      	ldr	r3, [pc, #488]	; (800083c <number7SEG+0x524>)
 8000654:	691b      	ldr	r3, [r3, #16]
 8000656:	4a7a      	ldr	r2, [pc, #488]	; (8000840 <number7SEG+0x528>)
 8000658:	8911      	ldrh	r1, [r2, #8]
 800065a:	2201      	movs	r2, #1
 800065c:	4618      	mov	r0, r3
 800065e:	f001 fa5e 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 8000662:	4b76      	ldr	r3, [pc, #472]	; (800083c <number7SEG+0x524>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	4a76      	ldr	r2, [pc, #472]	; (8000840 <number7SEG+0x528>)
 8000668:	8951      	ldrh	r1, [r2, #10]
 800066a:	2200      	movs	r2, #0
 800066c:	4618      	mov	r0, r3
 800066e:	f001 fa56 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 8000672:	4b72      	ldr	r3, [pc, #456]	; (800083c <number7SEG+0x524>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	4a72      	ldr	r2, [pc, #456]	; (8000840 <number7SEG+0x528>)
 8000678:	8991      	ldrh	r1, [r2, #12]
 800067a:	2200      	movs	r2, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fa4e 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 8000682:	e118      	b.n	80008b6 <number7SEG+0x59e>
	    case 6:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 8000684:	4b6d      	ldr	r3, [pc, #436]	; (800083c <number7SEG+0x524>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a6d      	ldr	r2, [pc, #436]	; (8000840 <number7SEG+0x528>)
 800068a:	8811      	ldrh	r1, [r2, #0]
 800068c:	2200      	movs	r2, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fa45 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], SET);
 8000694:	4b69      	ldr	r3, [pc, #420]	; (800083c <number7SEG+0x524>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	4a69      	ldr	r2, [pc, #420]	; (8000840 <number7SEG+0x528>)
 800069a:	8851      	ldrh	r1, [r2, #2]
 800069c:	2201      	movs	r2, #1
 800069e:	4618      	mov	r0, r3
 80006a0:	f001 fa3d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 80006a4:	4b65      	ldr	r3, [pc, #404]	; (800083c <number7SEG+0x524>)
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	4a65      	ldr	r2, [pc, #404]	; (8000840 <number7SEG+0x528>)
 80006aa:	8891      	ldrh	r1, [r2, #4]
 80006ac:	2200      	movs	r2, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 fa35 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 80006b4:	4b61      	ldr	r3, [pc, #388]	; (800083c <number7SEG+0x524>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	4a61      	ldr	r2, [pc, #388]	; (8000840 <number7SEG+0x528>)
 80006ba:	88d1      	ldrh	r1, [r2, #6]
 80006bc:	2200      	movs	r2, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f001 fa2d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], RESET);
 80006c4:	4b5d      	ldr	r3, [pc, #372]	; (800083c <number7SEG+0x524>)
 80006c6:	691b      	ldr	r3, [r3, #16]
 80006c8:	4a5d      	ldr	r2, [pc, #372]	; (8000840 <number7SEG+0x528>)
 80006ca:	8911      	ldrh	r1, [r2, #8]
 80006cc:	2200      	movs	r2, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 fa25 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 80006d4:	4b59      	ldr	r3, [pc, #356]	; (800083c <number7SEG+0x524>)
 80006d6:	695b      	ldr	r3, [r3, #20]
 80006d8:	4a59      	ldr	r2, [pc, #356]	; (8000840 <number7SEG+0x528>)
 80006da:	8951      	ldrh	r1, [r2, #10]
 80006dc:	2200      	movs	r2, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 fa1d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 80006e4:	4b55      	ldr	r3, [pc, #340]	; (800083c <number7SEG+0x524>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a55      	ldr	r2, [pc, #340]	; (8000840 <number7SEG+0x528>)
 80006ea:	8991      	ldrh	r1, [r2, #12]
 80006ec:	2200      	movs	r2, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fa15 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 80006f4:	e0df      	b.n	80008b6 <number7SEG+0x59e>
	    case 7:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 80006f6:	4b51      	ldr	r3, [pc, #324]	; (800083c <number7SEG+0x524>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a51      	ldr	r2, [pc, #324]	; (8000840 <number7SEG+0x528>)
 80006fc:	8811      	ldrh	r1, [r2, #0]
 80006fe:	2200      	movs	r2, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f001 fa0c 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 8000706:	4b4d      	ldr	r3, [pc, #308]	; (800083c <number7SEG+0x524>)
 8000708:	685b      	ldr	r3, [r3, #4]
 800070a:	4a4d      	ldr	r2, [pc, #308]	; (8000840 <number7SEG+0x528>)
 800070c:	8851      	ldrh	r1, [r2, #2]
 800070e:	2200      	movs	r2, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f001 fa04 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 8000716:	4b49      	ldr	r3, [pc, #292]	; (800083c <number7SEG+0x524>)
 8000718:	689b      	ldr	r3, [r3, #8]
 800071a:	4a49      	ldr	r2, [pc, #292]	; (8000840 <number7SEG+0x528>)
 800071c:	8891      	ldrh	r1, [r2, #4]
 800071e:	2200      	movs	r2, #0
 8000720:	4618      	mov	r0, r3
 8000722:	f001 f9fc 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], SET);
 8000726:	4b45      	ldr	r3, [pc, #276]	; (800083c <number7SEG+0x524>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	4a45      	ldr	r2, [pc, #276]	; (8000840 <number7SEG+0x528>)
 800072c:	88d1      	ldrh	r1, [r2, #6]
 800072e:	2201      	movs	r2, #1
 8000730:	4618      	mov	r0, r3
 8000732:	f001 f9f4 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 8000736:	4b41      	ldr	r3, [pc, #260]	; (800083c <number7SEG+0x524>)
 8000738:	691b      	ldr	r3, [r3, #16]
 800073a:	4a41      	ldr	r2, [pc, #260]	; (8000840 <number7SEG+0x528>)
 800073c:	8911      	ldrh	r1, [r2, #8]
 800073e:	2201      	movs	r2, #1
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f9ec 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 8000746:	4b3d      	ldr	r3, [pc, #244]	; (800083c <number7SEG+0x524>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	4a3d      	ldr	r2, [pc, #244]	; (8000840 <number7SEG+0x528>)
 800074c:	8951      	ldrh	r1, [r2, #10]
 800074e:	2201      	movs	r2, #1
 8000750:	4618      	mov	r0, r3
 8000752:	f001 f9e4 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], SET);
 8000756:	4b39      	ldr	r3, [pc, #228]	; (800083c <number7SEG+0x524>)
 8000758:	699b      	ldr	r3, [r3, #24]
 800075a:	4a39      	ldr	r2, [pc, #228]	; (8000840 <number7SEG+0x528>)
 800075c:	8991      	ldrh	r1, [r2, #12]
 800075e:	2201      	movs	r2, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f001 f9dc 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 8000766:	e0a6      	b.n	80008b6 <number7SEG+0x59e>
	    case 8:
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 8000768:	4b34      	ldr	r3, [pc, #208]	; (800083c <number7SEG+0x524>)
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	4a34      	ldr	r2, [pc, #208]	; (8000840 <number7SEG+0x528>)
 800076e:	8851      	ldrh	r1, [r2, #2]
 8000770:	2200      	movs	r2, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f001 f9d3 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 8000778:	4b30      	ldr	r3, [pc, #192]	; (800083c <number7SEG+0x524>)
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	4a30      	ldr	r2, [pc, #192]	; (8000840 <number7SEG+0x528>)
 800077e:	8891      	ldrh	r1, [r2, #4]
 8000780:	2200      	movs	r2, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f001 f9cb 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 8000788:	4b2c      	ldr	r3, [pc, #176]	; (800083c <number7SEG+0x524>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	4a2c      	ldr	r2, [pc, #176]	; (8000840 <number7SEG+0x528>)
 800078e:	88d1      	ldrh	r1, [r2, #6]
 8000790:	2200      	movs	r2, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f001 f9c3 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], RESET);
 8000798:	4b28      	ldr	r3, [pc, #160]	; (800083c <number7SEG+0x524>)
 800079a:	691b      	ldr	r3, [r3, #16]
 800079c:	4a28      	ldr	r2, [pc, #160]	; (8000840 <number7SEG+0x528>)
 800079e:	8911      	ldrh	r1, [r2, #8]
 80007a0:	2200      	movs	r2, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 f9bb 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 80007a8:	4b24      	ldr	r3, [pc, #144]	; (800083c <number7SEG+0x524>)
 80007aa:	695b      	ldr	r3, [r3, #20]
 80007ac:	4a24      	ldr	r2, [pc, #144]	; (8000840 <number7SEG+0x528>)
 80007ae:	8951      	ldrh	r1, [r2, #10]
 80007b0:	2200      	movs	r2, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 f9b3 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 80007b8:	4b20      	ldr	r3, [pc, #128]	; (800083c <number7SEG+0x524>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a20      	ldr	r2, [pc, #128]	; (8000840 <number7SEG+0x528>)
 80007be:	8991      	ldrh	r1, [r2, #12]
 80007c0:	2200      	movs	r2, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f001 f9ab 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 80007c8:	e075      	b.n	80008b6 <number7SEG+0x59e>
	    case 9:
	        HAL_GPIO_WritePin(ports[0], pins[0], RESET);
 80007ca:	4b1c      	ldr	r3, [pc, #112]	; (800083c <number7SEG+0x524>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a1c      	ldr	r2, [pc, #112]	; (8000840 <number7SEG+0x528>)
 80007d0:	8811      	ldrh	r1, [r2, #0]
 80007d2:	2200      	movs	r2, #0
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 f9a2 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], RESET);
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <number7SEG+0x524>)
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <number7SEG+0x528>)
 80007e0:	8851      	ldrh	r1, [r2, #2]
 80007e2:	2200      	movs	r2, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f001 f99a 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], RESET);
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <number7SEG+0x524>)
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	4a14      	ldr	r2, [pc, #80]	; (8000840 <number7SEG+0x528>)
 80007f0:	8891      	ldrh	r1, [r2, #4]
 80007f2:	2200      	movs	r2, #0
 80007f4:	4618      	mov	r0, r3
 80007f6:	f001 f992 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], RESET);
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <number7SEG+0x524>)
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	4a10      	ldr	r2, [pc, #64]	; (8000840 <number7SEG+0x528>)
 8000800:	88d1      	ldrh	r1, [r2, #6]
 8000802:	2200      	movs	r2, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f001 f98a 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <number7SEG+0x524>)
 800080c:	691b      	ldr	r3, [r3, #16]
 800080e:	4a0c      	ldr	r2, [pc, #48]	; (8000840 <number7SEG+0x528>)
 8000810:	8911      	ldrh	r1, [r2, #8]
 8000812:	2201      	movs	r2, #1
 8000814:	4618      	mov	r0, r3
 8000816:	f001 f982 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], RESET);
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <number7SEG+0x524>)
 800081c:	695b      	ldr	r3, [r3, #20]
 800081e:	4a08      	ldr	r2, [pc, #32]	; (8000840 <number7SEG+0x528>)
 8000820:	8951      	ldrh	r1, [r2, #10]
 8000822:	2200      	movs	r2, #0
 8000824:	4618      	mov	r0, r3
 8000826:	f001 f97a 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 800082a:	4b04      	ldr	r3, [pc, #16]	; (800083c <number7SEG+0x524>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	4a04      	ldr	r2, [pc, #16]	; (8000840 <number7SEG+0x528>)
 8000830:	8991      	ldrh	r1, [r2, #12]
 8000832:	2200      	movs	r2, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f001 f972 	bl	8001b1e <HAL_GPIO_WritePin>
	        break;
 800083a:	e03c      	b.n	80008b6 <number7SEG+0x59e>
 800083c:	20000000 	.word	0x20000000
 8000840:	2000001c 	.word	0x2000001c
	    default:
	        HAL_GPIO_WritePin(ports[0], pins[0], SET);
 8000844:	4b1e      	ldr	r3, [pc, #120]	; (80008c0 <number7SEG+0x5a8>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a1e      	ldr	r2, [pc, #120]	; (80008c4 <number7SEG+0x5ac>)
 800084a:	8811      	ldrh	r1, [r2, #0]
 800084c:	2201      	movs	r2, #1
 800084e:	4618      	mov	r0, r3
 8000850:	f001 f965 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[1], pins[1], SET);
 8000854:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <number7SEG+0x5a8>)
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	4a1a      	ldr	r2, [pc, #104]	; (80008c4 <number7SEG+0x5ac>)
 800085a:	8851      	ldrh	r1, [r2, #2]
 800085c:	2201      	movs	r2, #1
 800085e:	4618      	mov	r0, r3
 8000860:	f001 f95d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[2], pins[2], SET);
 8000864:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <number7SEG+0x5a8>)
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	4a16      	ldr	r2, [pc, #88]	; (80008c4 <number7SEG+0x5ac>)
 800086a:	8891      	ldrh	r1, [r2, #4]
 800086c:	2201      	movs	r2, #1
 800086e:	4618      	mov	r0, r3
 8000870:	f001 f955 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[3], pins[3], SET);
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <number7SEG+0x5a8>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <number7SEG+0x5ac>)
 800087a:	88d1      	ldrh	r1, [r2, #6]
 800087c:	2201      	movs	r2, #1
 800087e:	4618      	mov	r0, r3
 8000880:	f001 f94d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[4], pins[4], SET);
 8000884:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <number7SEG+0x5a8>)
 8000886:	691b      	ldr	r3, [r3, #16]
 8000888:	4a0e      	ldr	r2, [pc, #56]	; (80008c4 <number7SEG+0x5ac>)
 800088a:	8911      	ldrh	r1, [r2, #8]
 800088c:	2201      	movs	r2, #1
 800088e:	4618      	mov	r0, r3
 8000890:	f001 f945 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[5], pins[5], SET);
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <number7SEG+0x5a8>)
 8000896:	695b      	ldr	r3, [r3, #20]
 8000898:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <number7SEG+0x5ac>)
 800089a:	8951      	ldrh	r1, [r2, #10]
 800089c:	2201      	movs	r2, #1
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 f93d 	bl	8001b1e <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(ports[6], pins[6], RESET);
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <number7SEG+0x5a8>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	4a06      	ldr	r2, [pc, #24]	; (80008c4 <number7SEG+0x5ac>)
 80008aa:	8991      	ldrh	r1, [r2, #12]
 80008ac:	2200      	movs	r2, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 f935 	bl	8001b1e <HAL_GPIO_WritePin>
	}
};
 80008b4:	bf00      	nop
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	20000000 	.word	0x20000000
 80008c4:	2000001c 	.word	0x2000001c

080008c8 <fsm_run>:
#include "display7seg.h"
#include "software_timer.h"

extern traffic_way main_traffic, side_traffic;

void fsm_run(machine_state mode){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
	switch(mode){
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	2b03      	cmp	r3, #3
 80008d6:	d839      	bhi.n	800094c <fsm_run+0x84>
 80008d8:	a201      	add	r2, pc, #4	; (adr r2, 80008e0 <fsm_run+0x18>)
 80008da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008de:	bf00      	nop
 80008e0:	080008f1 	.word	0x080008f1
 80008e4:	0800094d 	.word	0x0800094d
 80008e8:	0800094d 	.word	0x0800094d
 80008ec:	0800094d 	.word	0x0800094d
	case mode1:// run normally
		fsm_traffic(&t_mode_main, &main_traffic, &timer_flag[2]);
 80008f0:	4a1a      	ldr	r2, [pc, #104]	; (800095c <fsm_run+0x94>)
 80008f2:	491b      	ldr	r1, [pc, #108]	; (8000960 <fsm_run+0x98>)
 80008f4:	481b      	ldr	r0, [pc, #108]	; (8000964 <fsm_run+0x9c>)
 80008f6:	f000 fce5 	bl	80012c4 <fsm_traffic>
		fsm_traffic(&t_mode_side, &side_traffic, &timer_flag[3]);
 80008fa:	4a1b      	ldr	r2, [pc, #108]	; (8000968 <fsm_run+0xa0>)
 80008fc:	491b      	ldr	r1, [pc, #108]	; (800096c <fsm_run+0xa4>)
 80008fe:	481c      	ldr	r0, [pc, #112]	; (8000970 <fsm_run+0xa8>)
 8000900:	f000 fce0 	bl	80012c4 <fsm_traffic>
		if(timer_flag[4] == 1){
 8000904:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <fsm_run+0xac>)
 8000906:	791b      	ldrb	r3, [r3, #4]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d106      	bne.n	800091a <fsm_run+0x52>
			countDown7SEG();
 800090c:	f7ff fcee 	bl	80002ec <countDown7SEG>
			set_timer(1000, &timer_flag[4]);
 8000910:	4919      	ldr	r1, [pc, #100]	; (8000978 <fsm_run+0xb0>)
 8000912:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000916:	f000 facd 	bl	8000eb4 <set_timer>
		}
		if(timer_flag[5] == 1){
 800091a:	4b16      	ldr	r3, [pc, #88]	; (8000974 <fsm_run+0xac>)
 800091c:	795b      	ldrb	r3, [r3, #5]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d116      	bne.n	8000950 <fsm_run+0x88>
			if(led_index >= MAX_LED) led_index = 0;
 8000922:	4b16      	ldr	r3, [pc, #88]	; (800097c <fsm_run+0xb4>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b03      	cmp	r3, #3
 8000928:	d902      	bls.n	8000930 <fsm_run+0x68>
 800092a:	4b14      	ldr	r3, [pc, #80]	; (800097c <fsm_run+0xb4>)
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
			display7SEG(led_index++);
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <fsm_run+0xb4>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	1c5a      	adds	r2, r3, #1
 8000936:	b2d1      	uxtb	r1, r2
 8000938:	4a10      	ldr	r2, [pc, #64]	; (800097c <fsm_run+0xb4>)
 800093a:	7011      	strb	r1, [r2, #0]
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fc05 	bl	800014c <display7SEG>
			set_timer(200, &timer_flag[5]);
 8000942:	490f      	ldr	r1, [pc, #60]	; (8000980 <fsm_run+0xb8>)
 8000944:	20c8      	movs	r0, #200	; 0xc8
 8000946:	f000 fab5 	bl	8000eb4 <set_timer>
		}
		break;
 800094a:	e001      	b.n	8000950 <fsm_run+0x88>
	case mode4:

		break;
	default:

		break;
 800094c:	bf00      	nop
 800094e:	e000      	b.n	8000952 <fsm_run+0x8a>
		break;
 8000950:	bf00      	nop
	}
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200000ce 	.word	0x200000ce
 8000960:	2000002c 	.word	0x2000002c
 8000964:	200000f8 	.word	0x200000f8
 8000968:	200000cf 	.word	0x200000cf
 800096c:	20000034 	.word	0x20000034
 8000970:	20000040 	.word	0x20000040
 8000974:	200000cc 	.word	0x200000cc
 8000978:	200000d0 	.word	0x200000d0
 800097c:	200000d4 	.word	0x200000d4
 8000980:	200000d1 	.word	0x200000d1

08000984 <fsm_for_input_processing>:
    BUTTON_PRESSED_MORE_THAN_1_SECOND
};

enum ButtonState buttonState = BUTTON_RELEASED;

void fsm_for_input_processing(void) {
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    switch (buttonState) {
 8000988:	4b1c      	ldr	r3, [pc, #112]	; (80009fc <fsm_for_input_processing+0x78>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d024      	beq.n	80009da <fsm_for_input_processing+0x56>
 8000990:	2b02      	cmp	r3, #2
 8000992:	dc31      	bgt.n	80009f8 <fsm_for_input_processing+0x74>
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <fsm_for_input_processing+0x1a>
 8000998:	2b01      	cmp	r3, #1
 800099a:	d00a      	beq.n	80009b2 <fsm_for_input_processing+0x2e>
                buttonState = BUTTON_RELEASED;
            }
            // TODO: Add further functionality here
            break;
    }
}
 800099c:	e02c      	b.n	80009f8 <fsm_for_input_processing+0x74>
            if (is_button_press(0)) {
 800099e:	2000      	movs	r0, #0
 80009a0:	f000 f920 	bl	8000be4 <is_button_press>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d021      	beq.n	80009ee <fsm_for_input_processing+0x6a>
                buttonState = BUTTON_PRESSED;
 80009aa:	4b14      	ldr	r3, [pc, #80]	; (80009fc <fsm_for_input_processing+0x78>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
            break;
 80009b0:	e01d      	b.n	80009ee <fsm_for_input_processing+0x6a>
            if (!is_button_press(0)) {
 80009b2:	2000      	movs	r0, #0
 80009b4:	f000 f916 	bl	8000be4 <is_button_press>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d103      	bne.n	80009c6 <fsm_for_input_processing+0x42>
                buttonState = BUTTON_RELEASED;
 80009be:	4b0f      	ldr	r3, [pc, #60]	; (80009fc <fsm_for_input_processing+0x78>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	701a      	strb	r2, [r3, #0]
            break;
 80009c4:	e015      	b.n	80009f2 <fsm_for_input_processing+0x6e>
                if (is_button_hold(0)) {
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 f926 	bl	8000c18 <is_button_hold>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d00f      	beq.n	80009f2 <fsm_for_input_processing+0x6e>
                    buttonState = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80009d2:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <fsm_for_input_processing+0x78>)
 80009d4:	2202      	movs	r2, #2
 80009d6:	701a      	strb	r2, [r3, #0]
            break;
 80009d8:	e00b      	b.n	80009f2 <fsm_for_input_processing+0x6e>
            if (!is_button_press(0)) {
 80009da:	2000      	movs	r0, #0
 80009dc:	f000 f902 	bl	8000be4 <is_button_press>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d107      	bne.n	80009f6 <fsm_for_input_processing+0x72>
                buttonState = BUTTON_RELEASED;
 80009e6:	4b05      	ldr	r3, [pc, #20]	; (80009fc <fsm_for_input_processing+0x78>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
            break;
 80009ec:	e003      	b.n	80009f6 <fsm_for_input_processing+0x72>
            break;
 80009ee:	bf00      	nop
 80009f0:	e002      	b.n	80009f8 <fsm_for_input_processing+0x74>
            break;
 80009f2:	bf00      	nop
 80009f4:	e000      	b.n	80009f8 <fsm_for_input_processing+0x74>
            break;
 80009f6:	bf00      	nop
}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	200000d6 	.word	0x200000d6

08000a00 <button_pin_read>:
static GPIO_PinState debounceButtonBuffer2[NUMBER_OF_BUTTONS];
//counter
static uint16_t counterForButtonHold[NUMBER_OF_BUTTONS];
static uint16_t counterForButtonRelease[NUMBER_OF_BUTTONS];

GPIO_PinState button_pin_read(uint8_t index){//this is no good
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
	switch(index){
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	2b02      	cmp	r3, #2
 8000a0e:	d012      	beq.n	8000a36 <button_pin_read+0x36>
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	dc16      	bgt.n	8000a42 <button_pin_read+0x42>
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d002      	beq.n	8000a1e <button_pin_read+0x1e>
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d006      	beq.n	8000a2a <button_pin_read+0x2a>
		break;
	case 2:
		return HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
		break;
	default:
		break;
 8000a1c:	e011      	b.n	8000a42 <button_pin_read+0x42>
		return HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port, BUTTON_0_Pin);
 8000a1e:	2101      	movs	r1, #1
 8000a20:	480b      	ldr	r0, [pc, #44]	; (8000a50 <button_pin_read+0x50>)
 8000a22:	f001 f865 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	e00d      	b.n	8000a46 <button_pin_read+0x46>
		return HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000a2a:	2102      	movs	r1, #2
 8000a2c:	4808      	ldr	r0, [pc, #32]	; (8000a50 <button_pin_read+0x50>)
 8000a2e:	f001 f85f 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	e007      	b.n	8000a46 <button_pin_read+0x46>
		return HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000a36:	2104      	movs	r1, #4
 8000a38:	4805      	ldr	r0, [pc, #20]	; (8000a50 <button_pin_read+0x50>)
 8000a3a:	f001 f859 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	e001      	b.n	8000a46 <button_pin_read+0x46>
		break;
 8000a42:	bf00      	nop
	}
	return SET;
 8000a44:	2301      	movs	r3, #1
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40010800 	.word	0x40010800

08000a54 <button_reading>:

void button_reading() {
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < NUMBER_OF_BUTTONS; i++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	71fb      	strb	r3, [r7, #7]
 8000a5e:	e0a3      	b.n	8000ba8 <button_reading+0x154>
    	//DEBOUNCE
        debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000a60:	79fa      	ldrb	r2, [r7, #7]
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	4955      	ldr	r1, [pc, #340]	; (8000bbc <button_reading+0x168>)
 8000a66:	5c89      	ldrb	r1, [r1, r2]
 8000a68:	4a55      	ldr	r2, [pc, #340]	; (8000bc0 <button_reading+0x16c>)
 8000a6a:	54d1      	strb	r1, [r2, r3]
        debounceButtonBuffer1[i] = button_pin_read(i);
 8000a6c:	79fc      	ldrb	r4, [r7, #7]
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ffc5 	bl	8000a00 <button_pin_read>
 8000a76:	4603      	mov	r3, r0
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b50      	ldr	r3, [pc, #320]	; (8000bbc <button_reading+0x168>)
 8000a7c:	551a      	strb	r2, [r3, r4]

        if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	4a4e      	ldr	r2, [pc, #312]	; (8000bbc <button_reading+0x168>)
 8000a82:	5cd2      	ldrb	r2, [r2, r3]
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	494e      	ldr	r1, [pc, #312]	; (8000bc0 <button_reading+0x16c>)
 8000a88:	5ccb      	ldrb	r3, [r1, r3]
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d105      	bne.n	8000a9a <button_reading+0x46>
            buttonBuffer[i] = debounceButtonBuffer1[i];
 8000a8e:	79fa      	ldrb	r2, [r7, #7]
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	494a      	ldr	r1, [pc, #296]	; (8000bbc <button_reading+0x168>)
 8000a94:	5c89      	ldrb	r1, [r1, r2]
 8000a96:	4a4b      	ldr	r2, [pc, #300]	; (8000bc4 <button_reading+0x170>)
 8000a98:	54d1      	strb	r1, [r2, r3]

        //UPDATE COUNTER
        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	4a49      	ldr	r2, [pc, #292]	; (8000bc4 <button_reading+0x170>)
 8000a9e:	5cd3      	ldrb	r3, [r2, r3]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d113      	bne.n	8000acc <button_reading+0x78>
        	counterForButtonRelease[i] = 0;
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	4a48      	ldr	r2, [pc, #288]	; (8000bc8 <button_reading+0x174>)
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        	if(counterForButtonHold[i] < HOLD_TIME) counterForButtonHold[i]++;
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	4a46      	ldr	r2, [pc, #280]	; (8000bcc <button_reading+0x178>)
 8000ab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ab6:	2b63      	cmp	r3, #99	; 0x63
 8000ab8:	d808      	bhi.n	8000acc <button_reading+0x78>
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	4a43      	ldr	r2, [pc, #268]	; (8000bcc <button_reading+0x178>)
 8000abe:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ac2:	3201      	adds	r2, #1
 8000ac4:	b291      	uxth	r1, r2
 8000ac6:	4a41      	ldr	r2, [pc, #260]	; (8000bcc <button_reading+0x178>)
 8000ac8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
        if(buttonBuffer[i] == BUTTON_IS_RELEASED){
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	4a3d      	ldr	r2, [pc, #244]	; (8000bc4 <button_reading+0x170>)
 8000ad0:	5cd3      	ldrb	r3, [r2, r3]
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d113      	bne.n	8000afe <button_reading+0xaa>
        	counterForButtonHold[i] = 0;
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	4a3c      	ldr	r2, [pc, #240]	; (8000bcc <button_reading+0x178>)
 8000ada:	2100      	movs	r1, #0
 8000adc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        	if(counterForButtonRelease[i] < RELEASE_TIME) counterForButtonRelease[i]++;
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	4a39      	ldr	r2, [pc, #228]	; (8000bc8 <button_reading+0x174>)
 8000ae4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ae8:	2b07      	cmp	r3, #7
 8000aea:	d808      	bhi.n	8000afe <button_reading+0xaa>
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	4a36      	ldr	r2, [pc, #216]	; (8000bc8 <button_reading+0x174>)
 8000af0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000af4:	3201      	adds	r2, #1
 8000af6:	b291      	uxth	r1, r2
 8000af8:	4a33      	ldr	r2, [pc, #204]	; (8000bc8 <button_reading+0x174>)
 8000afa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        }
        //RECOGNIZE
        if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4a30      	ldr	r2, [pc, #192]	; (8000bc4 <button_reading+0x170>)
 8000b02:	5cd3      	ldrb	r3, [r2, r3]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d125      	bne.n	8000b54 <button_reading+0x100>
        	if(counterForButtonRelease[i] >= RELEASE_TIME){//Press or Hold
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	4a2f      	ldr	r2, [pc, #188]	; (8000bc8 <button_reading+0x174>)
 8000b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b10:	2b07      	cmp	r3, #7
 8000b12:	d90f      	bls.n	8000b34 <button_reading+0xe0>
        		if(counterForButtonHold[i] < HOLD_TIME){//Press
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	4a2d      	ldr	r2, [pc, #180]	; (8000bcc <button_reading+0x178>)
 8000b18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b1c:	2b63      	cmp	r3, #99	; 0x63
 8000b1e:	d804      	bhi.n	8000b2a <button_reading+0xd6>
        			flagForButtonPress[i] = 1;
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	4a2b      	ldr	r2, [pc, #172]	; (8000bd0 <button_reading+0x17c>)
 8000b24:	2101      	movs	r1, #1
 8000b26:	54d1      	strb	r1, [r2, r3]
 8000b28:	e024      	b.n	8000b74 <button_reading+0x120>
        		}
        		else{//Hold
        			flagForButtonHold[i] = 1;
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	4a29      	ldr	r2, [pc, #164]	; (8000bd4 <button_reading+0x180>)
 8000b2e:	2101      	movs	r1, #1
 8000b30:	54d1      	strb	r1, [r2, r3]
 8000b32:	e01f      	b.n	8000b74 <button_reading+0x120>
        		}
        	}
        	else{//Double Tap or Tap Hold
        		if(counterForButtonHold[i] < HOLD_TIME){//Double Tap
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	4a25      	ldr	r2, [pc, #148]	; (8000bcc <button_reading+0x178>)
 8000b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b3c:	2b63      	cmp	r3, #99	; 0x63
 8000b3e:	d804      	bhi.n	8000b4a <button_reading+0xf6>
        			flagForButtonDoubleTap[i] = 1;
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	4a25      	ldr	r2, [pc, #148]	; (8000bd8 <button_reading+0x184>)
 8000b44:	2101      	movs	r1, #1
 8000b46:	54d1      	strb	r1, [r2, r3]
 8000b48:	e014      	b.n	8000b74 <button_reading+0x120>
        		}
        		else{//Tap Hold
        			flagForButtonTapHold[i] = 1;
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	4a23      	ldr	r2, [pc, #140]	; (8000bdc <button_reading+0x188>)
 8000b4e:	2101      	movs	r1, #1
 8000b50:	54d1      	strb	r1, [r2, r3]
 8000b52:	e00f      	b.n	8000b74 <button_reading+0x120>
        		}
        	}
        }
        else{//button idle
        	flagForButtonPress[i] = 0;
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	4a1e      	ldr	r2, [pc, #120]	; (8000bd0 <button_reading+0x17c>)
 8000b58:	2100      	movs	r1, #0
 8000b5a:	54d1      	strb	r1, [r2, r3]
        	flagForButtonHold[i] = 0;
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	4a1d      	ldr	r2, [pc, #116]	; (8000bd4 <button_reading+0x180>)
 8000b60:	2100      	movs	r1, #0
 8000b62:	54d1      	strb	r1, [r2, r3]
        	flagForButtonDoubleTap[i] = 0;
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	4a1c      	ldr	r2, [pc, #112]	; (8000bd8 <button_reading+0x184>)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	54d1      	strb	r1, [r2, r3]
        	flagForButtonTapHold[i] = 0;
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	4a1b      	ldr	r2, [pc, #108]	; (8000bdc <button_reading+0x188>)
 8000b70:	2100      	movs	r1, #0
 8000b72:	54d1      	strb	r1, [r2, r3]
        }
#ifdef UNIT_TEST
        if(i == 0) test_button = 0;
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d102      	bne.n	8000b80 <button_reading+0x12c>
 8000b7a:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <button_reading+0x18c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
        test_button = test_button | !buttonBuffer[i];
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4a10      	ldr	r2, [pc, #64]	; (8000bc4 <button_reading+0x170>)
 8000b84:	5cd3      	ldrb	r3, [r2, r3]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	bf0c      	ite	eq
 8000b8a:	2301      	moveq	r3, #1
 8000b8c:	2300      	movne	r3, #0
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	b25a      	sxtb	r2, r3
 8000b92:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <button_reading+0x18c>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	b25b      	sxtb	r3, r3
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	b25b      	sxtb	r3, r3
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <button_reading+0x18c>)
 8000ba0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < NUMBER_OF_BUTTONS; i++) {
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	71fb      	strb	r3, [r7, #7]
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	f67f af58 	bls.w	8000a60 <button_reading+0xc>
#endif
    }
}
 8000bb0:	bf00      	nop
 8000bb2:	bf00      	nop
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd90      	pop	{r4, r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000dc 	.word	0x200000dc
 8000bc0:	200000e0 	.word	0x200000e0
 8000bc4:	200000d8 	.word	0x200000d8
 8000bc8:	200000ec 	.word	0x200000ec
 8000bcc:	200000e4 	.word	0x200000e4
 8000bd0:	20000434 	.word	0x20000434
 8000bd4:	2000042c 	.word	0x2000042c
 8000bd8:	20000104 	.word	0x20000104
 8000bdc:	20000464 	.word	0x20000464
 8000be0:	200000d7 	.word	0x200000d7

08000be4 <is_button_press>:

unsigned char is_button_press(unsigned char index) {
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
    if (index >= NUMBER_OF_BUTTONS)
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d901      	bls.n	8000bf8 <is_button_press+0x14>
        return 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	e007      	b.n	8000c08 <is_button_press+0x24>
    return (flagForButtonPress[index] == 1);
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	4a06      	ldr	r2, [pc, #24]	; (8000c14 <is_button_press+0x30>)
 8000bfc:	5cd3      	ldrb	r3, [r2, r3]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	bf0c      	ite	eq
 8000c02:	2301      	moveq	r3, #1
 8000c04:	2300      	movne	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	20000434 	.word	0x20000434

08000c18 <is_button_hold>:

unsigned char is_button_hold(unsigned char index) {
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
    if (index >= NUMBER_OF_BUTTONS)
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d901      	bls.n	8000c2c <is_button_hold+0x14>
        return 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e007      	b.n	8000c3c <is_button_hold+0x24>
    return (flagForButtonHold[index] == 1);
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <is_button_hold+0x30>)
 8000c30:	5cd3      	ldrb	r3, [r2, r3]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	bf0c      	ite	eq
 8000c36:	2301      	moveq	r3, #1
 8000c38:	2300      	movne	r3, #0
 8000c3a:	b2db      	uxtb	r3, r3
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	2000042c 	.word	0x2000042c

08000c4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c50:	f000 fc64 	bl	800151c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c54:	f000 f840 	bl	8000cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c58:	f000 f8c6 	bl	8000de8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c5c:	f000 f878 	bl	8000d50 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c60:	4815      	ldr	r0, [pc, #84]	; (8000cb8 <main+0x6c>)
 8000c62:	f001 fbb9 	bl	80023d8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  set_timer(1000, &timer_flag[0]);
 8000c66:	4915      	ldr	r1, [pc, #84]	; (8000cbc <main+0x70>)
 8000c68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c6c:	f000 f922 	bl	8000eb4 <set_timer>
  set_timer(1000, &timer_flag[1]);
 8000c70:	4913      	ldr	r1, [pc, #76]	; (8000cc0 <main+0x74>)
 8000c72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c76:	f000 f91d 	bl	8000eb4 <set_timer>
  set_timer(1000, &timer_flag[2]);
 8000c7a:	4912      	ldr	r1, [pc, #72]	; (8000cc4 <main+0x78>)
 8000c7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c80:	f000 f918 	bl	8000eb4 <set_timer>
  set_timer(1000, &timer_flag[3]);
 8000c84:	4910      	ldr	r1, [pc, #64]	; (8000cc8 <main+0x7c>)
 8000c86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c8a:	f000 f913 	bl	8000eb4 <set_timer>
  set_timer(1000, &timer_flag[4]);
 8000c8e:	490f      	ldr	r1, [pc, #60]	; (8000ccc <main+0x80>)
 8000c90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c94:	f000 f90e 	bl	8000eb4 <set_timer>
  set_timer(1000, &timer_flag[5]);
 8000c98:	490d      	ldr	r1, [pc, #52]	; (8000cd0 <main+0x84>)
 8000c9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c9e:	f000 f909 	bl	8000eb4 <set_timer>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // UNIT TEST
	  unit_test_software_timer();
 8000ca2:	f000 fa35 	bl	8001110 <unit_test_software_timer>
//	  unit_test_7seg();
//	  unit_test_button_read();

	  // FSM
	  fsm_for_input_processing();
 8000ca6:	f7ff fe6d 	bl	8000984 <fsm_for_input_processing>
	  fsm_run(m_mode);
 8000caa:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <main+0x88>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fe0a 	bl	80008c8 <fsm_run>
	  unit_test_software_timer();
 8000cb4:	e7f5      	b.n	8000ca2 <main+0x56>
 8000cb6:	bf00      	nop
 8000cb8:	20000468 	.word	0x20000468
 8000cbc:	200000cc 	.word	0x200000cc
 8000cc0:	200000cd 	.word	0x200000cd
 8000cc4:	200000ce 	.word	0x200000ce
 8000cc8:	200000cf 	.word	0x200000cf
 8000ccc:	200000d0 	.word	0x200000d0
 8000cd0:	200000d1 	.word	0x200000d1
 8000cd4:	200000d5 	.word	0x200000d5

08000cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b090      	sub	sp, #64	; 0x40
 8000cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	2228      	movs	r2, #40	; 0x28
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f001 ff3c 	bl	8002b64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
 8000cf8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d02:	2310      	movs	r3, #16
 8000d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0a:	f107 0318 	add.w	r3, r7, #24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 ff36 	bl	8001b80 <HAL_RCC_OscConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d1a:	f000 f8c5 	bl	8000ea8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	230f      	movs	r3, #15
 8000d20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	2100      	movs	r1, #0
 8000d36:	4618      	mov	r0, r3
 8000d38:	f001 f9a2 	bl	8002080 <HAL_RCC_ClockConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d42:	f000 f8b1 	bl	8000ea8 <Error_Handler>
  }
}
 8000d46:	bf00      	nop
 8000d48:	3740      	adds	r7, #64	; 0x40
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d56:	f107 0308 	add.w	r3, r7, #8
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d64:	463b      	mov	r3, r7
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d6c:	4b1d      	ldr	r3, [pc, #116]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d74:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d76:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d7c:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d82:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d84:	2209      	movs	r2, #9
 8000d86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d88:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d94:	4813      	ldr	r0, [pc, #76]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000d96:	f001 facf 	bl	8002338 <HAL_TIM_Base_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000da0:	f000 f882 	bl	8000ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000daa:	f107 0308 	add.w	r3, r7, #8
 8000dae:	4619      	mov	r1, r3
 8000db0:	480c      	ldr	r0, [pc, #48]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000db2:	f001 fc4d 	bl	8002650 <HAL_TIM_ConfigClockSource>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dbc:	f000 f874 	bl	8000ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc8:	463b      	mov	r3, r7
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4805      	ldr	r0, [pc, #20]	; (8000de4 <MX_TIM2_Init+0x94>)
 8000dce:	f001 fe25 	bl	8002a1c <HAL_TIMEx_MasterConfigSynchronization>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dd8:	f000 f866 	bl	8000ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ddc:	bf00      	nop
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000468 	.word	0x20000468

08000de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dee:	f107 0308 	add.w	r3, r7, #8
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]
 8000df8:	609a      	str	r2, [r3, #8]
 8000dfa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfc:	4b27      	ldr	r3, [pc, #156]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	4a26      	ldr	r2, [pc, #152]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000e02:	f043 0304 	orr.w	r3, r3, #4
 8000e06:	6193      	str	r3, [r2, #24]
 8000e08:	4b24      	ldr	r3, [pc, #144]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e14:	4b21      	ldr	r3, [pc, #132]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	4a20      	ldr	r2, [pc, #128]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000e1a:	f043 0308 	orr.w	r3, r3, #8
 8000e1e:	6193      	str	r3, [r2, #24]
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <MX_GPIO_Init+0xb4>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	f003 0308 	and.w	r3, r3, #8
 8000e28:	603b      	str	r3, [r7, #0]
 8000e2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8000e32:	481b      	ldr	r0, [pc, #108]	; (8000ea0 <MX_GPIO_Init+0xb8>)
 8000e34:	f000 fe73 	bl	8001b1e <HAL_GPIO_WritePin>
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|TEST_Timer_Pin
                          |TEST_Button_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_R_Pin|LED0_Y_Pin|LED0_G_Pin|LED1_R_Pin
 8000e38:	2200      	movs	r2, #0
 8000e3a:	213f      	movs	r1, #63	; 0x3f
 8000e3c:	4819      	ldr	r0, [pc, #100]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e3e:	f000 fe6e 	bl	8001b1e <HAL_GPIO_WritePin>
                          |LED1_Y_Pin|LED1_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8000e42:	2307      	movs	r3, #7
 8000e44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4e:	f107 0308 	add.w	r3, r7, #8
 8000e52:	4619      	mov	r1, r3
 8000e54:	4812      	ldr	r0, [pc, #72]	; (8000ea0 <MX_GPIO_Init+0xb8>)
 8000e56:	f000 fcd1 	bl	80017fc <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin TEST_Timer_Pin
                           TEST_Button_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000e5a:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000e5e:	60bb      	str	r3, [r7, #8]
                          |SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|TEST_Timer_Pin
                          |TEST_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6c:	f107 0308 	add.w	r3, r7, #8
 8000e70:	4619      	mov	r1, r3
 8000e72:	480b      	ldr	r0, [pc, #44]	; (8000ea0 <MX_GPIO_Init+0xb8>)
 8000e74:	f000 fcc2 	bl	80017fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_R_Pin LED0_Y_Pin LED0_G_Pin LED1_R_Pin
                           LED1_Y_Pin LED1_G_Pin */
  GPIO_InitStruct.Pin = LED0_R_Pin|LED0_Y_Pin|LED0_G_Pin|LED1_R_Pin
 8000e78:	233f      	movs	r3, #63	; 0x3f
 8000e7a:	60bb      	str	r3, [r7, #8]
                          |LED1_Y_Pin|LED1_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	2302      	movs	r3, #2
 8000e86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e88:	f107 0308 	add.w	r3, r7, #8
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <MX_GPIO_Init+0xbc>)
 8000e90:	f000 fcb4 	bl	80017fc <HAL_GPIO_Init>

}
 8000e94:	bf00      	nop
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	40010800 	.word	0x40010800
 8000ea4:	40010c00 	.word	0x40010c00

08000ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <Error_Handler+0x8>
	...

08000eb4 <set_timer>:
#include "stdlib.h"
#include "global.h"

uint8_t  currentTimerSlotWheel1 = 0, currentTimerSlotWheel2 = 0;

void set_timer(uint32_t duration, uint8_t* timer_flag){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
	*timer_flag = 0;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
	Timer* newTimer = (Timer*)malloc(sizeof(Timer));
 8000ec4:	200c      	movs	r0, #12
 8000ec6:	f001 fe3d 	bl	8002b44 <malloc>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	60fb      	str	r3, [r7, #12]
	if (newTimer == NULL) return;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d049      	beq.n	8000f68 <set_timer+0xb4>
	newTimer->duration = duration;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	801a      	strh	r2, [r3, #0]
	newTimer->timer_flag = timer_flag;
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
	if(duration / TIMER_CYCLE >= WHEEL1){// assign to wheel 2
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ee8:	d320      	bcc.n	8000f2c <set_timer+0x78>
		uint8_t newTimerSlot = (currentTimerSlotWheel2 + (duration / TIMER_CYCLE) / WHEEL1) % WHEEL2;
 8000eea:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <set_timer+0xbc>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a20      	ldr	r2, [pc, #128]	; (8000f74 <set_timer+0xc0>)
 8000ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef8:	099b      	lsrs	r3, r3, #6
 8000efa:	4419      	add	r1, r3
 8000efc:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <set_timer+0xc4>)
 8000efe:	fba3 2301 	umull	r2, r3, r3, r1
 8000f02:	099a      	lsrs	r2, r3, #6
 8000f04:	4613      	mov	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4413      	add	r3, r2
 8000f0a:	015a      	lsls	r2, r3, #5
 8000f0c:	4413      	add	r3, r2
 8000f0e:	1aca      	subs	r2, r1, r3
 8000f10:	4613      	mov	r3, r2
 8000f12:	72bb      	strb	r3, [r7, #10]
		newTimer->next = timerWheel2[newTimerSlot];
 8000f14:	7abb      	ldrb	r3, [r7, #10]
 8000f16:	4a19      	ldr	r2, [pc, #100]	; (8000f7c <set_timer+0xc8>)
 8000f18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	609a      	str	r2, [r3, #8]
		timerWheel2[newTimerSlot] = newTimer;
 8000f20:	7abb      	ldrb	r3, [r7, #10]
 8000f22:	4916      	ldr	r1, [pc, #88]	; (8000f7c <set_timer+0xc8>)
 8000f24:	68fa      	ldr	r2, [r7, #12]
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000f2a:	e01e      	b.n	8000f6a <set_timer+0xb6>
	}
	else{// assign to wheel 1
		uint8_t newTimerSlot = (currentTimerSlotWheel1 + duration / TIMER_CYCLE) % WHEEL1;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	; (8000f80 <set_timer+0xcc>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	4619      	mov	r1, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a13      	ldr	r2, [pc, #76]	; (8000f84 <set_timer+0xd0>)
 8000f36:	fba2 2303 	umull	r2, r3, r2, r3
 8000f3a:	08db      	lsrs	r3, r3, #3
 8000f3c:	18ca      	adds	r2, r1, r3
 8000f3e:	4b12      	ldr	r3, [pc, #72]	; (8000f88 <set_timer+0xd4>)
 8000f40:	fba3 1302 	umull	r1, r3, r3, r2
 8000f44:	095b      	lsrs	r3, r3, #5
 8000f46:	2164      	movs	r1, #100	; 0x64
 8000f48:	fb01 f303 	mul.w	r3, r1, r3
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	72fb      	strb	r3, [r7, #11]
		newTimer->next = timerWheel1[newTimerSlot];
 8000f50:	7afb      	ldrb	r3, [r7, #11]
 8000f52:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <set_timer+0xd8>)
 8000f54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	609a      	str	r2, [r3, #8]
		timerWheel1[newTimerSlot] = newTimer;
 8000f5c:	7afb      	ldrb	r3, [r7, #11]
 8000f5e:	490b      	ldr	r1, [pc, #44]	; (8000f8c <set_timer+0xd8>)
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000f66:	e000      	b.n	8000f6a <set_timer+0xb6>
	if (newTimer == NULL) return;
 8000f68:	bf00      	nop
	}
}
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200000f3 	.word	0x200000f3
 8000f74:	10624dd3 	.word	0x10624dd3
 8000f78:	a57eb503 	.word	0xa57eb503
 8000f7c:	200002a0 	.word	0x200002a0
 8000f80:	200000f2 	.word	0x200000f2
 8000f84:	cccccccd 	.word	0xcccccccd
 8000f88:	51eb851f 	.word	0x51eb851f
 8000f8c:	2000010c 	.word	0x2000010c

08000f90 <timer_tick>:

void timer_tick(){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
    if (currentTimerSlotWheel1 == 0){
 8000f96:	4b4d      	ldr	r3, [pc, #308]	; (80010cc <timer_tick+0x13c>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d162      	bne.n	8001064 <timer_tick+0xd4>
        Timer* processTimer = timerWheel2[currentTimerSlotWheel2];
 8000f9e:	4b4c      	ldr	r3, [pc, #304]	; (80010d0 <timer_tick+0x140>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4b4b      	ldr	r3, [pc, #300]	; (80010d4 <timer_tick+0x144>)
 8000fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000faa:	617b      	str	r3, [r7, #20]
        while (processTimer != NULL){
 8000fac:	e03d      	b.n	800102a <timer_tick+0x9a>
            uint8_t newTimerSlot = (processTimer->duration / TIMER_CYCLE) % WHEEL1;
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	881b      	ldrh	r3, [r3, #0]
 8000fb2:	4a49      	ldr	r2, [pc, #292]	; (80010d8 <timer_tick+0x148>)
 8000fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	4a47      	ldr	r2, [pc, #284]	; (80010dc <timer_tick+0x14c>)
 8000fbe:	fba2 1203 	umull	r1, r2, r2, r3
 8000fc2:	0952      	lsrs	r2, r2, #5
 8000fc4:	2164      	movs	r1, #100	; 0x64
 8000fc6:	fb01 f202 	mul.w	r2, r1, r2
 8000fca:	1a9b      	subs	r3, r3, r2
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	73fb      	strb	r3, [r7, #15]
            Timer* newTimer = (Timer*)malloc(sizeof(Timer));
 8000fd0:	200c      	movs	r0, #12
 8000fd2:	f001 fdb7 	bl	8002b44 <malloc>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	60bb      	str	r3, [r7, #8]
            if (newTimer == NULL) return;
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d070      	beq.n	80010c2 <timer_tick+0x132>
            newTimer->duration = processTimer->duration % (WHEEL1 * TIMER_CYCLE);
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	881b      	ldrh	r3, [r3, #0]
 8000fe4:	4a3e      	ldr	r2, [pc, #248]	; (80010e0 <timer_tick+0x150>)
 8000fe6:	fba2 1203 	umull	r1, r2, r2, r3
 8000fea:	0992      	lsrs	r2, r2, #6
 8000fec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ff0:	fb01 f202 	mul.w	r2, r1, r2
 8000ff4:	1a9b      	subs	r3, r3, r2
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	801a      	strh	r2, [r3, #0]
            newTimer->timer_flag = processTimer->timer_flag;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	605a      	str	r2, [r3, #4]
            newTimer->next = timerWheel1[newTimerSlot];
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	4a37      	ldr	r2, [pc, #220]	; (80010e4 <timer_tick+0x154>)
 8001008:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	609a      	str	r2, [r3, #8]
            timerWheel1[newTimerSlot] = newTimer;
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	4934      	ldr	r1, [pc, #208]	; (80010e4 <timer_tick+0x154>)
 8001014:	68ba      	ldr	r2, [r7, #8]
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

            Timer* temp = processTimer;
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	607b      	str	r3, [r7, #4]
            processTimer = processTimer->next;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	617b      	str	r3, [r7, #20]
            free(temp);
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f001 fd95 	bl	8002b54 <free>
        while (processTimer != NULL){
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d1be      	bne.n	8000fae <timer_tick+0x1e>
        }
        timerWheel2[currentTimerSlotWheel2] = NULL;
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <timer_tick+0x140>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <timer_tick+0x144>)
 8001038:	2200      	movs	r2, #0
 800103a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        currentTimerSlotWheel2 = (currentTimerSlotWheel2 + 1) % WHEEL2;
 800103e:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <timer_tick+0x140>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	1c5a      	adds	r2, r3, #1
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <timer_tick+0x158>)
 8001046:	fb83 1302 	smull	r1, r3, r3, r2
 800104a:	4413      	add	r3, r2
 800104c:	1199      	asrs	r1, r3, #6
 800104e:	17d3      	asrs	r3, r2, #31
 8001050:	1ac9      	subs	r1, r1, r3
 8001052:	460b      	mov	r3, r1
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	440b      	add	r3, r1
 8001058:	0159      	lsls	r1, r3, #5
 800105a:	440b      	add	r3, r1
 800105c:	1ad1      	subs	r1, r2, r3
 800105e:	b2ca      	uxtb	r2, r1
 8001060:	4b1b      	ldr	r3, [pc, #108]	; (80010d0 <timer_tick+0x140>)
 8001062:	701a      	strb	r2, [r3, #0]
    }

    Timer* processTimer = timerWheel1[currentTimerSlotWheel1];
 8001064:	4b19      	ldr	r3, [pc, #100]	; (80010cc <timer_tick+0x13c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b1e      	ldr	r3, [pc, #120]	; (80010e4 <timer_tick+0x154>)
 800106c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001070:	613b      	str	r3, [r7, #16]
    while (processTimer != NULL) {
 8001072:	e00b      	b.n	800108c <timer_tick+0xfc>
        *(processTimer->timer_flag) = 1;
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	2201      	movs	r2, #1
 800107a:	701a      	strb	r2, [r3, #0]
        Timer* temp = processTimer;
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	603b      	str	r3, [r7, #0]
        processTimer = processTimer->next;
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	613b      	str	r3, [r7, #16]
        free(temp);
 8001086:	6838      	ldr	r0, [r7, #0]
 8001088:	f001 fd64 	bl	8002b54 <free>
    while (processTimer != NULL) {
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1f0      	bne.n	8001074 <timer_tick+0xe4>
    }
    timerWheel1[currentTimerSlotWheel1] = NULL;
 8001092:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <timer_tick+0x13c>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	4619      	mov	r1, r3
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <timer_tick+0x154>)
 800109a:	2200      	movs	r2, #0
 800109c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    currentTimerSlotWheel1 = (currentTimerSlotWheel1 + 1) % WHEEL1;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <timer_tick+0x13c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a0d      	ldr	r2, [pc, #52]	; (80010dc <timer_tick+0x14c>)
 80010a8:	fb82 1203 	smull	r1, r2, r2, r3
 80010ac:	1151      	asrs	r1, r2, #5
 80010ae:	17da      	asrs	r2, r3, #31
 80010b0:	1a8a      	subs	r2, r1, r2
 80010b2:	2164      	movs	r1, #100	; 0x64
 80010b4:	fb01 f202 	mul.w	r2, r1, r2
 80010b8:	1a9a      	subs	r2, r3, r2
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <timer_tick+0x13c>)
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	e000      	b.n	80010c4 <timer_tick+0x134>
            if (newTimer == NULL) return;
 80010c2:	bf00      	nop
}
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	200000f2 	.word	0x200000f2
 80010d0:	200000f3 	.word	0x200000f3
 80010d4:	200002a0 	.word	0x200002a0
 80010d8:	cccccccd 	.word	0xcccccccd
 80010dc:	51eb851f 	.word	0x51eb851f
 80010e0:	10624dd3 	.word	0x10624dd3
 80010e4:	2000010c 	.word	0x2000010c
 80010e8:	a57eb503 	.word	0xa57eb503

080010ec <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	if( htim->Instance == TIM2 ){
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010fc:	d103      	bne.n	8001106 <HAL_TIM_PeriodElapsedCallback+0x1a>
		timer_tick();
 80010fe:	f7ff ff47 	bl	8000f90 <timer_tick>
		button_reading();
 8001102:	f7ff fca7 	bl	8000a54 <button_reading>
	}
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <unit_test_software_timer>:

void unit_test_software_timer(){
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	if(timer_flag[0] >= 1){
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <unit_test_software_timer+0x24>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d009      	beq.n	8001130 <unit_test_software_timer+0x20>
		HAL_GPIO_TogglePin(TEST_Timer_GPIO_Port, TEST_Timer_Pin);
 800111c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001120:	4805      	ldr	r0, [pc, #20]	; (8001138 <unit_test_software_timer+0x28>)
 8001122:	f000 fd14 	bl	8001b4e <HAL_GPIO_TogglePin>
		set_timer(1000, &timer_flag[0]);
 8001126:	4903      	ldr	r1, [pc, #12]	; (8001134 <unit_test_software_timer+0x24>)
 8001128:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800112c:	f7ff fec2 	bl	8000eb4 <set_timer>
//	if(timer_flag[1] >= 1){
//		HAL_GPIO_TogglePin(TEST_Button_GPIO_Port, TEST_Button_Pin);
//		timer_flag[1] = 0;
//		set_timer(20, &timer_flag[1]);
//	}
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000cc 	.word	0x200000cc
 8001138:	40010800 	.word	0x40010800

0800113c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_MspInit+0x5c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <HAL_MspInit+0x5c>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6193      	str	r3, [r2, #24]
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_MspInit+0x5c>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_MspInit+0x5c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <HAL_MspInit+0x5c>)
 8001160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001164:	61d3      	str	r3, [r2, #28]
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <HAL_MspInit+0x5c>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <HAL_MspInit+0x60>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <HAL_MspInit+0x60>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40021000 	.word	0x40021000
 800119c:	40010000 	.word	0x40010000

080011a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011b0:	d113      	bne.n	80011da <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a0b      	ldr	r2, [pc, #44]	; (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	201c      	movs	r0, #28
 80011d0:	f000 fadd 	bl	800178e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011d4:	201c      	movs	r0, #28
 80011d6:	f000 faf6 	bl	80017c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <NMI_Handler+0x4>

080011ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <HardFault_Handler+0x4>

080011f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <MemManage_Handler+0x4>

080011fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fe:	e7fe      	b.n	80011fe <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <UsageFault_Handler+0x4>

08001206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr

0800122a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122e:	f000 f9bb 	bl	80015a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800123c:	4802      	ldr	r0, [pc, #8]	; (8001248 <TIM2_IRQHandler+0x10>)
 800123e:	f001 f917 	bl	8002470 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000468 	.word	0x20000468

0800124c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001254:	4a14      	ldr	r2, [pc, #80]	; (80012a8 <_sbrk+0x5c>)
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <_sbrk+0x60>)
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001260:	4b13      	ldr	r3, [pc, #76]	; (80012b0 <_sbrk+0x64>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d102      	bne.n	800126e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <_sbrk+0x64>)
 800126a:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <_sbrk+0x68>)
 800126c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800126e:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <_sbrk+0x64>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	429a      	cmp	r2, r3
 800127a:	d207      	bcs.n	800128c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800127c:	f001 fc38 	bl	8002af0 <__errno>
 8001280:	4603      	mov	r3, r0
 8001282:	220c      	movs	r2, #12
 8001284:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001286:	f04f 33ff 	mov.w	r3, #4294967295
 800128a:	e009      	b.n	80012a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800128c:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001292:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <_sbrk+0x64>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	4a05      	ldr	r2, [pc, #20]	; (80012b0 <_sbrk+0x64>)
 800129c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800129e:	68fb      	ldr	r3, [r7, #12]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20002800 	.word	0x20002800
 80012ac:	00000400 	.word	0x00000400
 80012b0:	200000f4 	.word	0x200000f4
 80012b4:	200004c8 	.word	0x200004c8

080012b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr

080012c4 <fsm_traffic>:
//#define UNIT_TEST

traffic_mode	t_mode_main = RED,
				t_mode_side = GREEN;

void fsm_traffic(traffic_mode* mode, traffic_way* Tway, uint8_t* timer_flag){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
	switch(*mode){
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d042      	beq.n	800135e <fsm_traffic+0x9a>
 80012d8:	2b02      	cmp	r3, #2
 80012da:	dc5e      	bgt.n	800139a <fsm_traffic+0xd6>
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <fsm_traffic+0x22>
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d01e      	beq.n	8001322 <fsm_traffic+0x5e>
			Tway->count_down = Tway->yellow + 1;
		}
		break;
	default:

		break;
 80012e4:	e059      	b.n	800139a <fsm_traffic+0xd6>
		if(*timer_flag == 1){
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d157      	bne.n	800139e <fsm_traffic+0xda>
			*mode = GREEN;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2202      	movs	r2, #2
 80012f2:	701a      	strb	r2, [r3, #0]
			lit_green(Tway->way);
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f8b9 	bl	8001470 <lit_green>
			set_timer(Tway->green *SEC, timer_flag);
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	791b      	ldrb	r3, [r3, #4]
 8001302:	461a      	mov	r2, r3
 8001304:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001308:	fb03 f302 	mul.w	r3, r3, r2
 800130c:	6879      	ldr	r1, [r7, #4]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff fdd0 	bl	8000eb4 <set_timer>
			Tway->count_down = Tway->green + 1;
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	791b      	ldrb	r3, [r3, #4]
 8001318:	3301      	adds	r3, #1
 800131a:	b2da      	uxtb	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	705a      	strb	r2, [r3, #1]
		break;
 8001320:	e03d      	b.n	800139e <fsm_traffic+0xda>
		if(*timer_flag == 1){
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d13b      	bne.n	80013a2 <fsm_traffic+0xde>
			*mode = RED;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
			lit_red(Tway->way);
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f000 f83b 	bl	80013b0 <lit_red>
			set_timer(Tway->red *SEC, timer_flag);
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	789b      	ldrb	r3, [r3, #2]
 800133e:	461a      	mov	r2, r3
 8001340:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001344:	fb03 f302 	mul.w	r3, r3, r2
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fdb2 	bl	8000eb4 <set_timer>
			Tway->count_down = Tway->red + 1;
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	789b      	ldrb	r3, [r3, #2]
 8001354:	3301      	adds	r3, #1
 8001356:	b2da      	uxtb	r2, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	705a      	strb	r2, [r3, #1]
		break;
 800135c:	e021      	b.n	80013a2 <fsm_traffic+0xde>
		if(*timer_flag == 1){
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d11f      	bne.n	80013a6 <fsm_traffic+0xe2>
			*mode = YELLOW;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	2201      	movs	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]
			lit_yellow(Tway->way);
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f000 f84d 	bl	8001410 <lit_yellow>
			set_timer(Tway->yellow *SEC, timer_flag);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	78db      	ldrb	r3, [r3, #3]
 800137a:	461a      	mov	r2, r3
 800137c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001380:	fb03 f302 	mul.w	r3, r3, r2
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fd94 	bl	8000eb4 <set_timer>
			Tway->count_down = Tway->yellow + 1;
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	78db      	ldrb	r3, [r3, #3]
 8001390:	3301      	adds	r3, #1
 8001392:	b2da      	uxtb	r2, r3
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	705a      	strb	r2, [r3, #1]
		break;
 8001398:	e005      	b.n	80013a6 <fsm_traffic+0xe2>
		break;
 800139a:	bf00      	nop
 800139c:	e004      	b.n	80013a8 <fsm_traffic+0xe4>
		break;
 800139e:	bf00      	nop
 80013a0:	e002      	b.n	80013a8 <fsm_traffic+0xe4>
		break;
 80013a2:	bf00      	nop
 80013a4:	e000      	b.n	80013a8 <fsm_traffic+0xe4>
		break;
 80013a6:	bf00      	nop
	}
}
 80013a8:	bf00      	nop
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <lit_red>:

void lit_red(whichWay way){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
	if(way == main_way){
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10e      	bne.n	80013de <lit_red+0x2e>
		HAL_GPIO_WritePin(LED0_R_GPIO_Port, LED0_R_Pin, RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2101      	movs	r1, #1
 80013c4:	4811      	ldr	r0, [pc, #68]	; (800140c <lit_red+0x5c>)
 80013c6:	f000 fbaa 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_Y_GPIO_Port, LED0_Y_Pin, SET);
 80013ca:	2201      	movs	r2, #1
 80013cc:	2102      	movs	r1, #2
 80013ce:	480f      	ldr	r0, [pc, #60]	; (800140c <lit_red+0x5c>)
 80013d0:	f000 fba5 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_G_GPIO_Port, LED0_G_Pin, SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	2104      	movs	r1, #4
 80013d8:	480c      	ldr	r0, [pc, #48]	; (800140c <lit_red+0x5c>)
 80013da:	f000 fba0 	bl	8001b1e <HAL_GPIO_WritePin>
	}
	if(way == side_way){
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d10e      	bne.n	8001402 <lit_red+0x52>
		HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2108      	movs	r1, #8
 80013e8:	4808      	ldr	r0, [pc, #32]	; (800140c <lit_red+0x5c>)
 80013ea:	f000 fb98 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_Y_GPIO_Port, LED1_Y_Pin, SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	2110      	movs	r1, #16
 80013f2:	4806      	ldr	r0, [pc, #24]	; (800140c <lit_red+0x5c>)
 80013f4:	f000 fb93 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	2120      	movs	r1, #32
 80013fc:	4803      	ldr	r0, [pc, #12]	; (800140c <lit_red+0x5c>)
 80013fe:	f000 fb8e 	bl	8001b1e <HAL_GPIO_WritePin>
	}
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40010c00 	.word	0x40010c00

08001410 <lit_yellow>:

void lit_yellow(whichWay way){
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
	if(way == main_way){
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d10e      	bne.n	800143e <lit_yellow+0x2e>
		HAL_GPIO_WritePin(LED0_Y_GPIO_Port, LED0_Y_Pin, RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2102      	movs	r1, #2
 8001424:	4811      	ldr	r0, [pc, #68]	; (800146c <lit_yellow+0x5c>)
 8001426:	f000 fb7a 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_G_GPIO_Port, LED0_G_Pin, SET);
 800142a:	2201      	movs	r2, #1
 800142c:	2104      	movs	r1, #4
 800142e:	480f      	ldr	r0, [pc, #60]	; (800146c <lit_yellow+0x5c>)
 8001430:	f000 fb75 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_R_GPIO_Port, LED0_R_Pin, SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2101      	movs	r1, #1
 8001438:	480c      	ldr	r0, [pc, #48]	; (800146c <lit_yellow+0x5c>)
 800143a:	f000 fb70 	bl	8001b1e <HAL_GPIO_WritePin>
	}
	if(way == side_way){
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d10e      	bne.n	8001462 <lit_yellow+0x52>
		HAL_GPIO_WritePin(LED1_Y_GPIO_Port, LED1_Y_Pin, RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	2110      	movs	r1, #16
 8001448:	4808      	ldr	r0, [pc, #32]	; (800146c <lit_yellow+0x5c>)
 800144a:	f000 fb68 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, SET);
 800144e:	2201      	movs	r2, #1
 8001450:	2120      	movs	r1, #32
 8001452:	4806      	ldr	r0, [pc, #24]	; (800146c <lit_yellow+0x5c>)
 8001454:	f000 fb63 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, SET);
 8001458:	2201      	movs	r2, #1
 800145a:	2108      	movs	r1, #8
 800145c:	4803      	ldr	r0, [pc, #12]	; (800146c <lit_yellow+0x5c>)
 800145e:	f000 fb5e 	bl	8001b1e <HAL_GPIO_WritePin>
	}
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40010c00 	.word	0x40010c00

08001470 <lit_green>:

void lit_green(whichWay way){
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
	if(way == main_way){
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d10e      	bne.n	800149e <lit_green+0x2e>
		HAL_GPIO_WritePin(LED0_G_GPIO_Port, LED0_G_Pin, RESET);
 8001480:	2200      	movs	r2, #0
 8001482:	2104      	movs	r1, #4
 8001484:	4811      	ldr	r0, [pc, #68]	; (80014cc <lit_green+0x5c>)
 8001486:	f000 fb4a 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_R_GPIO_Port, LED0_R_Pin, SET);
 800148a:	2201      	movs	r2, #1
 800148c:	2101      	movs	r1, #1
 800148e:	480f      	ldr	r0, [pc, #60]	; (80014cc <lit_green+0x5c>)
 8001490:	f000 fb45 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED0_Y_GPIO_Port, LED0_Y_Pin, SET);
 8001494:	2201      	movs	r2, #1
 8001496:	2102      	movs	r1, #2
 8001498:	480c      	ldr	r0, [pc, #48]	; (80014cc <lit_green+0x5c>)
 800149a:	f000 fb40 	bl	8001b1e <HAL_GPIO_WritePin>
	}
	if(way == side_way){
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d10e      	bne.n	80014c2 <lit_green+0x52>
		HAL_GPIO_WritePin(LED1_G_GPIO_Port, LED1_G_Pin, RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2120      	movs	r1, #32
 80014a8:	4808      	ldr	r0, [pc, #32]	; (80014cc <lit_green+0x5c>)
 80014aa:	f000 fb38 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_R_GPIO_Port, LED1_R_Pin, SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2108      	movs	r1, #8
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <lit_green+0x5c>)
 80014b4:	f000 fb33 	bl	8001b1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_Y_GPIO_Port, LED1_Y_Pin, SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2110      	movs	r1, #16
 80014bc:	4803      	ldr	r0, [pc, #12]	; (80014cc <lit_green+0x5c>)
 80014be:	f000 fb2e 	bl	8001b1e <HAL_GPIO_WritePin>
	}
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40010c00 	.word	0x40010c00

080014d0 <Reset_Handler>:
 80014d0:	f7ff fef2 	bl	80012b8 <SystemInit>
 80014d4:	480b      	ldr	r0, [pc, #44]	; (8001504 <LoopFillZerobss+0xe>)
 80014d6:	490c      	ldr	r1, [pc, #48]	; (8001508 <LoopFillZerobss+0x12>)
 80014d8:	4a0c      	ldr	r2, [pc, #48]	; (800150c <LoopFillZerobss+0x16>)
 80014da:	2300      	movs	r3, #0
 80014dc:	e002      	b.n	80014e4 <LoopCopyDataInit>

080014de <CopyDataInit>:
 80014de:	58d4      	ldr	r4, [r2, r3]
 80014e0:	50c4      	str	r4, [r0, r3]
 80014e2:	3304      	adds	r3, #4

080014e4 <LoopCopyDataInit>:
 80014e4:	18c4      	adds	r4, r0, r3
 80014e6:	428c      	cmp	r4, r1
 80014e8:	d3f9      	bcc.n	80014de <CopyDataInit>
 80014ea:	4a09      	ldr	r2, [pc, #36]	; (8001510 <LoopFillZerobss+0x1a>)
 80014ec:	4c09      	ldr	r4, [pc, #36]	; (8001514 <LoopFillZerobss+0x1e>)
 80014ee:	2300      	movs	r3, #0
 80014f0:	e001      	b.n	80014f6 <LoopFillZerobss>

080014f2 <FillZerobss>:
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	3204      	adds	r2, #4

080014f6 <LoopFillZerobss>:
 80014f6:	42a2      	cmp	r2, r4
 80014f8:	d3fb      	bcc.n	80014f2 <FillZerobss>
 80014fa:	f001 faff 	bl	8002afc <__libc_init_array>
 80014fe:	f7ff fba5 	bl	8000c4c <main>
 8001502:	4770      	bx	lr
 8001504:	20000000 	.word	0x20000000
 8001508:	200000b0 	.word	0x200000b0
 800150c:	08002d40 	.word	0x08002d40
 8001510:	200000b0 	.word	0x200000b0
 8001514:	200004c4 	.word	0x200004c4

08001518 <ADC1_2_IRQHandler>:
 8001518:	e7fe      	b.n	8001518 <ADC1_2_IRQHandler>
	...

0800151c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001520:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_Init+0x28>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_Init+0x28>)
 8001526:	f043 0310 	orr.w	r3, r3, #16
 800152a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800152c:	2003      	movs	r0, #3
 800152e:	f000 f923 	bl	8001778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001532:	200f      	movs	r0, #15
 8001534:	f000 f808 	bl	8001548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001538:	f7ff fe00 	bl	800113c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40022000 	.word	0x40022000

08001548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001550:	4b12      	ldr	r3, [pc, #72]	; (800159c <HAL_InitTick+0x54>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <HAL_InitTick+0x58>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4619      	mov	r1, r3
 800155a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800155e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001562:	fbb2 f3f3 	udiv	r3, r2, r3
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f93b 	bl	80017e2 <HAL_SYSTICK_Config>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e00e      	b.n	8001594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b0f      	cmp	r3, #15
 800157a:	d80a      	bhi.n	8001592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800157c:	2200      	movs	r2, #0
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	f04f 30ff 	mov.w	r0, #4294967295
 8001584:	f000 f903 	bl	800178e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001588:	4a06      	ldr	r2, [pc, #24]	; (80015a4 <HAL_InitTick+0x5c>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	e000      	b.n	8001594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2000003c 	.word	0x2000003c
 80015a0:	20000048 	.word	0x20000048
 80015a4:	20000044 	.word	0x20000044

080015a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015ac:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <HAL_IncTick+0x1c>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <HAL_IncTick+0x20>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4413      	add	r3, r2
 80015b8:	4a03      	ldr	r2, [pc, #12]	; (80015c8 <HAL_IncTick+0x20>)
 80015ba:	6013      	str	r3, [r2, #0]
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	20000048 	.word	0x20000048
 80015c8:	200004b0 	.word	0x200004b0

080015cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return uwTick;
 80015d0:	4b02      	ldr	r3, [pc, #8]	; (80015dc <HAL_GetTick+0x10>)
 80015d2:	681b      	ldr	r3, [r3, #0]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	200004b0 	.word	0x200004b0

080015e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <__NVIC_SetPriorityGrouping+0x44>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015fc:	4013      	ands	r3, r2
 80015fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800160c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001612:	4a04      	ldr	r2, [pc, #16]	; (8001624 <__NVIC_SetPriorityGrouping+0x44>)
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	60d3      	str	r3, [r2, #12]
}
 8001618:	bf00      	nop
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <__NVIC_GetPriorityGrouping+0x18>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	0a1b      	lsrs	r3, r3, #8
 8001632:	f003 0307 	and.w	r3, r3, #7
}
 8001636:	4618      	mov	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	2b00      	cmp	r3, #0
 8001654:	db0b      	blt.n	800166e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	f003 021f 	and.w	r2, r3, #31
 800165c:	4906      	ldr	r1, [pc, #24]	; (8001678 <__NVIC_EnableIRQ+0x34>)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	095b      	lsrs	r3, r3, #5
 8001664:	2001      	movs	r0, #1
 8001666:	fa00 f202 	lsl.w	r2, r0, r2
 800166a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	e000e100 	.word	0xe000e100

0800167c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	6039      	str	r1, [r7, #0]
 8001686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168c:	2b00      	cmp	r3, #0
 800168e:	db0a      	blt.n	80016a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	b2da      	uxtb	r2, r3
 8001694:	490c      	ldr	r1, [pc, #48]	; (80016c8 <__NVIC_SetPriority+0x4c>)
 8001696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169a:	0112      	lsls	r2, r2, #4
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	440b      	add	r3, r1
 80016a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016a4:	e00a      	b.n	80016bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	4908      	ldr	r1, [pc, #32]	; (80016cc <__NVIC_SetPriority+0x50>)
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	f003 030f 	and.w	r3, r3, #15
 80016b2:	3b04      	subs	r3, #4
 80016b4:	0112      	lsls	r2, r2, #4
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	440b      	add	r3, r1
 80016ba:	761a      	strb	r2, [r3, #24]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000e100 	.word	0xe000e100
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b089      	sub	sp, #36	; 0x24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f1c3 0307 	rsb	r3, r3, #7
 80016ea:	2b04      	cmp	r3, #4
 80016ec:	bf28      	it	cs
 80016ee:	2304      	movcs	r3, #4
 80016f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	3304      	adds	r3, #4
 80016f6:	2b06      	cmp	r3, #6
 80016f8:	d902      	bls.n	8001700 <NVIC_EncodePriority+0x30>
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3b03      	subs	r3, #3
 80016fe:	e000      	b.n	8001702 <NVIC_EncodePriority+0x32>
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001704:	f04f 32ff 	mov.w	r2, #4294967295
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43da      	mvns	r2, r3
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	401a      	ands	r2, r3
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001718:	f04f 31ff 	mov.w	r1, #4294967295
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	fa01 f303 	lsl.w	r3, r1, r3
 8001722:	43d9      	mvns	r1, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001728:	4313      	orrs	r3, r2
         );
}
 800172a:	4618      	mov	r0, r3
 800172c:	3724      	adds	r7, #36	; 0x24
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3b01      	subs	r3, #1
 8001740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001744:	d301      	bcc.n	800174a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001746:	2301      	movs	r3, #1
 8001748:	e00f      	b.n	800176a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800174a:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <SysTick_Config+0x40>)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3b01      	subs	r3, #1
 8001750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001752:	210f      	movs	r1, #15
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f7ff ff90 	bl	800167c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800175c:	4b05      	ldr	r3, [pc, #20]	; (8001774 <SysTick_Config+0x40>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001762:	4b04      	ldr	r3, [pc, #16]	; (8001774 <SysTick_Config+0x40>)
 8001764:	2207      	movs	r2, #7
 8001766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	e000e010 	.word	0xe000e010

08001778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff2d 	bl	80015e0 <__NVIC_SetPriorityGrouping>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800178e:	b580      	push	{r7, lr}
 8001790:	b086      	sub	sp, #24
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	607a      	str	r2, [r7, #4]
 800179a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017a0:	f7ff ff42 	bl	8001628 <__NVIC_GetPriorityGrouping>
 80017a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	6978      	ldr	r0, [r7, #20]
 80017ac:	f7ff ff90 	bl	80016d0 <NVIC_EncodePriority>
 80017b0:	4602      	mov	r2, r0
 80017b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b6:	4611      	mov	r1, r2
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff5f 	bl	800167c <__NVIC_SetPriority>
}
 80017be:	bf00      	nop
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	4603      	mov	r3, r0
 80017ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff35 	bl	8001644 <__NVIC_EnableIRQ>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff ffa2 	bl	8001734 <SysTick_Config>
 80017f0:	4603      	mov	r3, r0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b08b      	sub	sp, #44	; 0x2c
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800180a:	2300      	movs	r3, #0
 800180c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800180e:	e148      	b.n	8001aa2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001810:	2201      	movs	r2, #1
 8001812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	69fa      	ldr	r2, [r7, #28]
 8001820:	4013      	ands	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	429a      	cmp	r2, r3
 800182a:	f040 8137 	bne.w	8001a9c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4aa3      	ldr	r2, [pc, #652]	; (8001ac0 <HAL_GPIO_Init+0x2c4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d05e      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
 8001838:	4aa1      	ldr	r2, [pc, #644]	; (8001ac0 <HAL_GPIO_Init+0x2c4>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d875      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 800183e:	4aa1      	ldr	r2, [pc, #644]	; (8001ac4 <HAL_GPIO_Init+0x2c8>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d058      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
 8001844:	4a9f      	ldr	r2, [pc, #636]	; (8001ac4 <HAL_GPIO_Init+0x2c8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d86f      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 800184a:	4a9f      	ldr	r2, [pc, #636]	; (8001ac8 <HAL_GPIO_Init+0x2cc>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d052      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
 8001850:	4a9d      	ldr	r2, [pc, #628]	; (8001ac8 <HAL_GPIO_Init+0x2cc>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d869      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 8001856:	4a9d      	ldr	r2, [pc, #628]	; (8001acc <HAL_GPIO_Init+0x2d0>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d04c      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
 800185c:	4a9b      	ldr	r2, [pc, #620]	; (8001acc <HAL_GPIO_Init+0x2d0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d863      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 8001862:	4a9b      	ldr	r2, [pc, #620]	; (8001ad0 <HAL_GPIO_Init+0x2d4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d046      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
 8001868:	4a99      	ldr	r2, [pc, #612]	; (8001ad0 <HAL_GPIO_Init+0x2d4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d85d      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 800186e:	2b12      	cmp	r3, #18
 8001870:	d82a      	bhi.n	80018c8 <HAL_GPIO_Init+0xcc>
 8001872:	2b12      	cmp	r3, #18
 8001874:	d859      	bhi.n	800192a <HAL_GPIO_Init+0x12e>
 8001876:	a201      	add	r2, pc, #4	; (adr r2, 800187c <HAL_GPIO_Init+0x80>)
 8001878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187c:	080018f7 	.word	0x080018f7
 8001880:	080018d1 	.word	0x080018d1
 8001884:	080018e3 	.word	0x080018e3
 8001888:	08001925 	.word	0x08001925
 800188c:	0800192b 	.word	0x0800192b
 8001890:	0800192b 	.word	0x0800192b
 8001894:	0800192b 	.word	0x0800192b
 8001898:	0800192b 	.word	0x0800192b
 800189c:	0800192b 	.word	0x0800192b
 80018a0:	0800192b 	.word	0x0800192b
 80018a4:	0800192b 	.word	0x0800192b
 80018a8:	0800192b 	.word	0x0800192b
 80018ac:	0800192b 	.word	0x0800192b
 80018b0:	0800192b 	.word	0x0800192b
 80018b4:	0800192b 	.word	0x0800192b
 80018b8:	0800192b 	.word	0x0800192b
 80018bc:	0800192b 	.word	0x0800192b
 80018c0:	080018d9 	.word	0x080018d9
 80018c4:	080018ed 	.word	0x080018ed
 80018c8:	4a82      	ldr	r2, [pc, #520]	; (8001ad4 <HAL_GPIO_Init+0x2d8>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d013      	beq.n	80018f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018ce:	e02c      	b.n	800192a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	623b      	str	r3, [r7, #32]
          break;
 80018d6:	e029      	b.n	800192c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	3304      	adds	r3, #4
 80018de:	623b      	str	r3, [r7, #32]
          break;
 80018e0:	e024      	b.n	800192c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	3308      	adds	r3, #8
 80018e8:	623b      	str	r3, [r7, #32]
          break;
 80018ea:	e01f      	b.n	800192c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	330c      	adds	r3, #12
 80018f2:	623b      	str	r3, [r7, #32]
          break;
 80018f4:	e01a      	b.n	800192c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d102      	bne.n	8001904 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018fe:	2304      	movs	r3, #4
 8001900:	623b      	str	r3, [r7, #32]
          break;
 8001902:	e013      	b.n	800192c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d105      	bne.n	8001918 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800190c:	2308      	movs	r3, #8
 800190e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69fa      	ldr	r2, [r7, #28]
 8001914:	611a      	str	r2, [r3, #16]
          break;
 8001916:	e009      	b.n	800192c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001918:	2308      	movs	r3, #8
 800191a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69fa      	ldr	r2, [r7, #28]
 8001920:	615a      	str	r2, [r3, #20]
          break;
 8001922:	e003      	b.n	800192c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
          break;
 8001928:	e000      	b.n	800192c <HAL_GPIO_Init+0x130>
          break;
 800192a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	2bff      	cmp	r3, #255	; 0xff
 8001930:	d801      	bhi.n	8001936 <HAL_GPIO_Init+0x13a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	e001      	b.n	800193a <HAL_GPIO_Init+0x13e>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3304      	adds	r3, #4
 800193a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	2bff      	cmp	r3, #255	; 0xff
 8001940:	d802      	bhi.n	8001948 <HAL_GPIO_Init+0x14c>
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	e002      	b.n	800194e <HAL_GPIO_Init+0x152>
 8001948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194a:	3b08      	subs	r3, #8
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	210f      	movs	r1, #15
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	fa01 f303 	lsl.w	r3, r1, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	401a      	ands	r2, r3
 8001960:	6a39      	ldr	r1, [r7, #32]
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	fa01 f303 	lsl.w	r3, r1, r3
 8001968:	431a      	orrs	r2, r3
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	f000 8090 	beq.w	8001a9c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800197c:	4b56      	ldr	r3, [pc, #344]	; (8001ad8 <HAL_GPIO_Init+0x2dc>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	4a55      	ldr	r2, [pc, #340]	; (8001ad8 <HAL_GPIO_Init+0x2dc>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	6193      	str	r3, [r2, #24]
 8001988:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <HAL_GPIO_Init+0x2dc>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001994:	4a51      	ldr	r2, [pc, #324]	; (8001adc <HAL_GPIO_Init+0x2e0>)
 8001996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001998:	089b      	lsrs	r3, r3, #2
 800199a:	3302      	adds	r3, #2
 800199c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	f003 0303 	and.w	r3, r3, #3
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	220f      	movs	r2, #15
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4013      	ands	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a49      	ldr	r2, [pc, #292]	; (8001ae0 <HAL_GPIO_Init+0x2e4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d00d      	beq.n	80019dc <HAL_GPIO_Init+0x1e0>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a48      	ldr	r2, [pc, #288]	; (8001ae4 <HAL_GPIO_Init+0x2e8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d007      	beq.n	80019d8 <HAL_GPIO_Init+0x1dc>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4a47      	ldr	r2, [pc, #284]	; (8001ae8 <HAL_GPIO_Init+0x2ec>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d101      	bne.n	80019d4 <HAL_GPIO_Init+0x1d8>
 80019d0:	2302      	movs	r3, #2
 80019d2:	e004      	b.n	80019de <HAL_GPIO_Init+0x1e2>
 80019d4:	2303      	movs	r3, #3
 80019d6:	e002      	b.n	80019de <HAL_GPIO_Init+0x1e2>
 80019d8:	2301      	movs	r3, #1
 80019da:	e000      	b.n	80019de <HAL_GPIO_Init+0x1e2>
 80019dc:	2300      	movs	r3, #0
 80019de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019e0:	f002 0203 	and.w	r2, r2, #3
 80019e4:	0092      	lsls	r2, r2, #2
 80019e6:	4093      	lsls	r3, r2
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ee:	493b      	ldr	r1, [pc, #236]	; (8001adc <HAL_GPIO_Init+0x2e0>)
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	089b      	lsrs	r3, r3, #2
 80019f4:	3302      	adds	r3, #2
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d006      	beq.n	8001a16 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a08:	4b38      	ldr	r3, [pc, #224]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	4937      	ldr	r1, [pc, #220]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	608b      	str	r3, [r1, #8]
 8001a14:	e006      	b.n	8001a24 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a16:	4b35      	ldr	r3, [pc, #212]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a18:	689a      	ldr	r2, [r3, #8]
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	4933      	ldr	r1, [pc, #204]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a20:	4013      	ands	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a30:	4b2e      	ldr	r3, [pc, #184]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	492d      	ldr	r1, [pc, #180]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	60cb      	str	r3, [r1, #12]
 8001a3c:	e006      	b.n	8001a4c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a40:	68da      	ldr	r2, [r3, #12]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	43db      	mvns	r3, r3
 8001a46:	4929      	ldr	r1, [pc, #164]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d006      	beq.n	8001a66 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a58:	4b24      	ldr	r3, [pc, #144]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	4923      	ldr	r1, [pc, #140]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	491f      	ldr	r1, [pc, #124]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d006      	beq.n	8001a8e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4919      	ldr	r1, [pc, #100]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a8e:	4b17      	ldr	r3, [pc, #92]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	4915      	ldr	r1, [pc, #84]	; (8001aec <HAL_GPIO_Init+0x2f0>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f47f aeaf 	bne.w	8001810 <HAL_GPIO_Init+0x14>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	bf00      	nop
 8001ab6:	372c      	adds	r7, #44	; 0x2c
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	10320000 	.word	0x10320000
 8001ac4:	10310000 	.word	0x10310000
 8001ac8:	10220000 	.word	0x10220000
 8001acc:	10210000 	.word	0x10210000
 8001ad0:	10120000 	.word	0x10120000
 8001ad4:	10110000 	.word	0x10110000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010000 	.word	0x40010000
 8001ae0:	40010800 	.word	0x40010800
 8001ae4:	40010c00 	.word	0x40010c00
 8001ae8:	40011000 	.word	0x40011000
 8001aec:	40010400 	.word	0x40010400

08001af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d002      	beq.n	8001b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
 8001b0c:	e001      	b.n	8001b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr

08001b1e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
 8001b26:	460b      	mov	r3, r1
 8001b28:	807b      	strh	r3, [r7, #2]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b2e:	787b      	ldrb	r3, [r7, #1]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b34:	887a      	ldrh	r2, [r7, #2]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b3a:	e003      	b.n	8001b44 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b3c:	887b      	ldrh	r3, [r7, #2]
 8001b3e:	041a      	lsls	r2, r3, #16
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	611a      	str	r2, [r3, #16]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr

08001b4e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b085      	sub	sp, #20
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	460b      	mov	r3, r1
 8001b58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b60:	887a      	ldrh	r2, [r7, #2]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	041a      	lsls	r2, r3, #16
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	43d9      	mvns	r1, r3
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	400b      	ands	r3, r1
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	611a      	str	r2, [r3, #16]
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e26c      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 8087 	beq.w	8001cae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ba0:	4b92      	ldr	r3, [pc, #584]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 030c 	and.w	r3, r3, #12
 8001ba8:	2b04      	cmp	r3, #4
 8001baa:	d00c      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bac:	4b8f      	ldr	r3, [pc, #572]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 030c 	and.w	r3, r3, #12
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d112      	bne.n	8001bde <HAL_RCC_OscConfig+0x5e>
 8001bb8:	4b8c      	ldr	r3, [pc, #560]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc4:	d10b      	bne.n	8001bde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc6:	4b89      	ldr	r3, [pc, #548]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d06c      	beq.n	8001cac <HAL_RCC_OscConfig+0x12c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d168      	bne.n	8001cac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e246      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x76>
 8001be8:	4b80      	ldr	r3, [pc, #512]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a7f      	ldr	r2, [pc, #508]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	e02e      	b.n	8001c54 <HAL_RCC_OscConfig+0xd4>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x98>
 8001bfe:	4b7b      	ldr	r3, [pc, #492]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a7a      	ldr	r2, [pc, #488]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b78      	ldr	r3, [pc, #480]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a77      	ldr	r2, [pc, #476]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e01d      	b.n	8001c54 <HAL_RCC_OscConfig+0xd4>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c20:	d10c      	bne.n	8001c3c <HAL_RCC_OscConfig+0xbc>
 8001c22:	4b72      	ldr	r3, [pc, #456]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a71      	ldr	r2, [pc, #452]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c2c:	6013      	str	r3, [r2, #0]
 8001c2e:	4b6f      	ldr	r3, [pc, #444]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a6e      	ldr	r2, [pc, #440]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	e00b      	b.n	8001c54 <HAL_RCC_OscConfig+0xd4>
 8001c3c:	4b6b      	ldr	r3, [pc, #428]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a6a      	ldr	r2, [pc, #424]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c46:	6013      	str	r3, [r2, #0]
 8001c48:	4b68      	ldr	r3, [pc, #416]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a67      	ldr	r2, [pc, #412]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d013      	beq.n	8001c84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff fcb6 	bl	80015cc <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c64:	f7ff fcb2 	bl	80015cc <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e1fa      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c76:	4b5d      	ldr	r3, [pc, #372]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCC_OscConfig+0xe4>
 8001c82:	e014      	b.n	8001cae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c84:	f7ff fca2 	bl	80015cc <HAL_GetTick>
 8001c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fc9e 	bl	80015cc <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b64      	cmp	r3, #100	; 0x64
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e1e6      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c9e:	4b53      	ldr	r3, [pc, #332]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1f0      	bne.n	8001c8c <HAL_RCC_OscConfig+0x10c>
 8001caa:	e000      	b.n	8001cae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d063      	beq.n	8001d82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cba:	4b4c      	ldr	r3, [pc, #304]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00b      	beq.n	8001cde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cc6:	4b49      	ldr	r3, [pc, #292]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	2b08      	cmp	r3, #8
 8001cd0:	d11c      	bne.n	8001d0c <HAL_RCC_OscConfig+0x18c>
 8001cd2:	4b46      	ldr	r3, [pc, #280]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d116      	bne.n	8001d0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cde:	4b43      	ldr	r3, [pc, #268]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d005      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x176>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e1ba      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf6:	4b3d      	ldr	r3, [pc, #244]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	4939      	ldr	r1, [pc, #228]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0a:	e03a      	b.n	8001d82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d020      	beq.n	8001d56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d14:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <HAL_RCC_OscConfig+0x270>)
 8001d16:	2201      	movs	r2, #1
 8001d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1a:	f7ff fc57 	bl	80015cc <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d22:	f7ff fc53 	bl	80015cc <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e19b      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d34:	4b2d      	ldr	r3, [pc, #180]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f0      	beq.n	8001d22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d40:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	695b      	ldr	r3, [r3, #20]
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	4927      	ldr	r1, [pc, #156]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	600b      	str	r3, [r1, #0]
 8001d54:	e015      	b.n	8001d82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d56:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <HAL_RCC_OscConfig+0x270>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5c:	f7ff fc36 	bl	80015cc <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d64:	f7ff fc32 	bl	80015cc <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e17a      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d76:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d03a      	beq.n	8001e04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d019      	beq.n	8001dca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d96:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <HAL_RCC_OscConfig+0x274>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9c:	f7ff fc16 	bl	80015cc <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da4:	f7ff fc12 	bl	80015cc <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e15a      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db6:	4b0d      	ldr	r3, [pc, #52]	; (8001dec <HAL_RCC_OscConfig+0x26c>)
 8001db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	f000 fa9a 	bl	80022fc <RCC_Delay>
 8001dc8:	e01c      	b.n	8001e04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dca:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <HAL_RCC_OscConfig+0x274>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd0:	f7ff fbfc 	bl	80015cc <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd6:	e00f      	b.n	8001df8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd8:	f7ff fbf8 	bl	80015cc <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d908      	bls.n	8001df8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e140      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000
 8001df0:	42420000 	.word	0x42420000
 8001df4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001df8:	4b9e      	ldr	r3, [pc, #632]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1e9      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f000 80a6 	beq.w	8001f5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e16:	4b97      	ldr	r3, [pc, #604]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10d      	bne.n	8001e3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b94      	ldr	r3, [pc, #592]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	4a93      	ldr	r2, [pc, #588]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	61d3      	str	r3, [r2, #28]
 8001e2e:	4b91      	ldr	r3, [pc, #580]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3e:	4b8e      	ldr	r3, [pc, #568]	; (8002078 <HAL_RCC_OscConfig+0x4f8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d118      	bne.n	8001e7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e4a:	4b8b      	ldr	r3, [pc, #556]	; (8002078 <HAL_RCC_OscConfig+0x4f8>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a8a      	ldr	r2, [pc, #552]	; (8002078 <HAL_RCC_OscConfig+0x4f8>)
 8001e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e56:	f7ff fbb9 	bl	80015cc <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5c:	e008      	b.n	8001e70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e5e:	f7ff fbb5 	bl	80015cc <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	2b64      	cmp	r3, #100	; 0x64
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e0fd      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e70:	4b81      	ldr	r3, [pc, #516]	; (8002078 <HAL_RCC_OscConfig+0x4f8>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d0f0      	beq.n	8001e5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d106      	bne.n	8001e92 <HAL_RCC_OscConfig+0x312>
 8001e84:	4b7b      	ldr	r3, [pc, #492]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4a7a      	ldr	r2, [pc, #488]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6213      	str	r3, [r2, #32]
 8001e90:	e02d      	b.n	8001eee <HAL_RCC_OscConfig+0x36e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10c      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x334>
 8001e9a:	4b76      	ldr	r3, [pc, #472]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	4a75      	ldr	r2, [pc, #468]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ea0:	f023 0301 	bic.w	r3, r3, #1
 8001ea4:	6213      	str	r3, [r2, #32]
 8001ea6:	4b73      	ldr	r3, [pc, #460]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	4a72      	ldr	r2, [pc, #456]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001eac:	f023 0304 	bic.w	r3, r3, #4
 8001eb0:	6213      	str	r3, [r2, #32]
 8001eb2:	e01c      	b.n	8001eee <HAL_RCC_OscConfig+0x36e>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2b05      	cmp	r3, #5
 8001eba:	d10c      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x356>
 8001ebc:	4b6d      	ldr	r3, [pc, #436]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	4a6c      	ldr	r2, [pc, #432]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ec2:	f043 0304 	orr.w	r3, r3, #4
 8001ec6:	6213      	str	r3, [r2, #32]
 8001ec8:	4b6a      	ldr	r3, [pc, #424]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	4a69      	ldr	r2, [pc, #420]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	6213      	str	r3, [r2, #32]
 8001ed4:	e00b      	b.n	8001eee <HAL_RCC_OscConfig+0x36e>
 8001ed6:	4b67      	ldr	r3, [pc, #412]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
 8001eda:	4a66      	ldr	r2, [pc, #408]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001edc:	f023 0301 	bic.w	r3, r3, #1
 8001ee0:	6213      	str	r3, [r2, #32]
 8001ee2:	4b64      	ldr	r3, [pc, #400]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	4a63      	ldr	r2, [pc, #396]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ee8:	f023 0304 	bic.w	r3, r3, #4
 8001eec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d015      	beq.n	8001f22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef6:	f7ff fb69 	bl	80015cc <HAL_GetTick>
 8001efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001efe:	f7ff fb65 	bl	80015cc <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e0ab      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f14:	4b57      	ldr	r3, [pc, #348]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0ee      	beq.n	8001efe <HAL_RCC_OscConfig+0x37e>
 8001f20:	e014      	b.n	8001f4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f22:	f7ff fb53 	bl	80015cc <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7ff fb4f 	bl	80015cc <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e095      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f40:	4b4c      	ldr	r3, [pc, #304]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1ee      	bne.n	8001f2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f4c:	7dfb      	ldrb	r3, [r7, #23]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d105      	bne.n	8001f5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f52:	4b48      	ldr	r3, [pc, #288]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	4a47      	ldr	r2, [pc, #284]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 8081 	beq.w	800206a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f68:	4b42      	ldr	r3, [pc, #264]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 030c 	and.w	r3, r3, #12
 8001f70:	2b08      	cmp	r3, #8
 8001f72:	d061      	beq.n	8002038 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d146      	bne.n	800200a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7c:	4b3f      	ldr	r3, [pc, #252]	; (800207c <HAL_RCC_OscConfig+0x4fc>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7ff fb23 	bl	80015cc <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8a:	f7ff fb1f 	bl	80015cc <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e067      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f9c:	4b35      	ldr	r3, [pc, #212]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1f0      	bne.n	8001f8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fb0:	d108      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001fb2:	4b30      	ldr	r3, [pc, #192]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	492d      	ldr	r1, [pc, #180]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fc4:	4b2b      	ldr	r3, [pc, #172]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a19      	ldr	r1, [r3, #32]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	4927      	ldr	r1, [pc, #156]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b27      	ldr	r3, [pc, #156]	; (800207c <HAL_RCC_OscConfig+0x4fc>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe2:	f7ff faf3 	bl	80015cc <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fea:	f7ff faef 	bl	80015cc <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e037      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x46a>
 8002008:	e02f      	b.n	800206a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800200a:	4b1c      	ldr	r3, [pc, #112]	; (800207c <HAL_RCC_OscConfig+0x4fc>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff fadc 	bl	80015cc <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002018:	f7ff fad8 	bl	80015cc <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e020      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x498>
 8002036:	e018      	b.n	800206a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d101      	bne.n	8002044 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e013      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <HAL_RCC_OscConfig+0x4f4>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	429a      	cmp	r2, r3
 8002056:	d106      	bne.n	8002066 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002062:	429a      	cmp	r2, r3
 8002064:	d001      	beq.n	800206a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e000      	b.n	800206c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	40007000 	.word	0x40007000
 800207c:	42420060 	.word	0x42420060

08002080 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0d0      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002094:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d910      	bls.n	80020c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a2:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 0207 	bic.w	r2, r3, #7
 80020aa:	4965      	ldr	r1, [pc, #404]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b63      	ldr	r3, [pc, #396]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d001      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0b8      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d020      	beq.n	8002112 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020dc:	4b59      	ldr	r3, [pc, #356]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	4a58      	ldr	r2, [pc, #352]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020f4:	4b53      	ldr	r3, [pc, #332]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4a52      	ldr	r2, [pc, #328]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80020fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002100:	4b50      	ldr	r3, [pc, #320]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	494d      	ldr	r1, [pc, #308]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 800210e:	4313      	orrs	r3, r2
 8002110:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d040      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002126:	4b47      	ldr	r3, [pc, #284]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d115      	bne.n	800215e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e07f      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d107      	bne.n	800214e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213e:	4b41      	ldr	r3, [pc, #260]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d109      	bne.n	800215e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e073      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214e:	4b3d      	ldr	r3, [pc, #244]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e06b      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800215e:	4b39      	ldr	r3, [pc, #228]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f023 0203 	bic.w	r2, r3, #3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4936      	ldr	r1, [pc, #216]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	4313      	orrs	r3, r2
 800216e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002170:	f7ff fa2c 	bl	80015cc <HAL_GetTick>
 8002174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	e00a      	b.n	800218e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002178:	f7ff fa28 	bl	80015cc <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f241 3288 	movw	r2, #5000	; 0x1388
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e053      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218e:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 020c 	and.w	r2, r3, #12
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	429a      	cmp	r2, r3
 800219e:	d1eb      	bne.n	8002178 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021a0:	4b27      	ldr	r3, [pc, #156]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d210      	bcs.n	80021d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ae:	4b24      	ldr	r3, [pc, #144]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 0207 	bic.w	r2, r3, #7
 80021b6:	4922      	ldr	r1, [pc, #136]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021be:	4b20      	ldr	r3, [pc, #128]	; (8002240 <HAL_RCC_ClockConfig+0x1c0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d001      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e032      	b.n	8002236 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d008      	beq.n	80021ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4916      	ldr	r1, [pc, #88]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d009      	beq.n	800220e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	490e      	ldr	r1, [pc, #56]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	4313      	orrs	r3, r2
 800220c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800220e:	f000 f821 	bl	8002254 <HAL_RCC_GetSysClockFreq>
 8002212:	4602      	mov	r2, r0
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_RCC_ClockConfig+0x1c4>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	490a      	ldr	r1, [pc, #40]	; (8002248 <HAL_RCC_ClockConfig+0x1c8>)
 8002220:	5ccb      	ldrb	r3, [r1, r3]
 8002222:	fa22 f303 	lsr.w	r3, r2, r3
 8002226:	4a09      	ldr	r2, [pc, #36]	; (800224c <HAL_RCC_ClockConfig+0x1cc>)
 8002228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <HAL_RCC_ClockConfig+0x1d0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff f98a 	bl	8001548 <HAL_InitTick>

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40022000 	.word	0x40022000
 8002244:	40021000 	.word	0x40021000
 8002248:	08002d14 	.word	0x08002d14
 800224c:	2000003c 	.word	0x2000003c
 8002250:	20000044 	.word	0x20000044

08002254 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002254:	b480      	push	{r7}
 8002256:	b087      	sub	sp, #28
 8002258:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	2300      	movs	r3, #0
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	2300      	movs	r3, #0
 8002268:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800226e:	4b1e      	ldr	r3, [pc, #120]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b04      	cmp	r3, #4
 800227c:	d002      	beq.n	8002284 <HAL_RCC_GetSysClockFreq+0x30>
 800227e:	2b08      	cmp	r3, #8
 8002280:	d003      	beq.n	800228a <HAL_RCC_GetSysClockFreq+0x36>
 8002282:	e027      	b.n	80022d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002284:	4b19      	ldr	r3, [pc, #100]	; (80022ec <HAL_RCC_GetSysClockFreq+0x98>)
 8002286:	613b      	str	r3, [r7, #16]
      break;
 8002288:	e027      	b.n	80022da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	0c9b      	lsrs	r3, r3, #18
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	4a17      	ldr	r2, [pc, #92]	; (80022f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002294:	5cd3      	ldrb	r3, [r2, r3]
 8002296:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d010      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	0c5b      	lsrs	r3, r3, #17
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022ae:	5cd3      	ldrb	r3, [r2, r3]
 80022b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a0d      	ldr	r2, [pc, #52]	; (80022ec <HAL_RCC_GetSysClockFreq+0x98>)
 80022b6:	fb02 f203 	mul.w	r2, r2, r3
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	e004      	b.n	80022ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a0c      	ldr	r2, [pc, #48]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80022c8:	fb02 f303 	mul.w	r3, r2, r3
 80022cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	613b      	str	r3, [r7, #16]
      break;
 80022d2:	e002      	b.n	80022da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022d4:	4b05      	ldr	r3, [pc, #20]	; (80022ec <HAL_RCC_GetSysClockFreq+0x98>)
 80022d6:	613b      	str	r3, [r7, #16]
      break;
 80022d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022da:	693b      	ldr	r3, [r7, #16]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	40021000 	.word	0x40021000
 80022ec:	007a1200 	.word	0x007a1200
 80022f0:	08002d24 	.word	0x08002d24
 80022f4:	08002d34 	.word	0x08002d34
 80022f8:	003d0900 	.word	0x003d0900

080022fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002304:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <RCC_Delay+0x34>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0a      	ldr	r2, [pc, #40]	; (8002334 <RCC_Delay+0x38>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0a5b      	lsrs	r3, r3, #9
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	fb02 f303 	mul.w	r3, r2, r3
 8002316:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002318:	bf00      	nop
  }
  while (Delay --);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1e5a      	subs	r2, r3, #1
 800231e:	60fa      	str	r2, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1f9      	bne.n	8002318 <RCC_Delay+0x1c>
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	2000003c 	.word	0x2000003c
 8002334:	10624dd3 	.word	0x10624dd3

08002338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e041      	b.n	80023ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d106      	bne.n	8002364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe ff1e 	bl	80011a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f000 fa56 	bl	8002828 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d001      	beq.n	80023f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e035      	b.n	800245c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a16      	ldr	r2, [pc, #88]	; (8002468 <HAL_TIM_Base_Start_IT+0x90>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d009      	beq.n	8002426 <HAL_TIM_Base_Start_IT+0x4e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241a:	d004      	beq.n	8002426 <HAL_TIM_Base_Start_IT+0x4e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a12      	ldr	r2, [pc, #72]	; (800246c <HAL_TIM_Base_Start_IT+0x94>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d111      	bne.n	800244a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b06      	cmp	r3, #6
 8002436:	d010      	beq.n	800245a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002448:	e007      	b.n	800245a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f042 0201 	orr.w	r2, r2, #1
 8002458:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40012c00 	.word	0x40012c00
 800246c:	40000400 	.word	0x40000400

08002470 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d020      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d01b      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f06f 0202 	mvn.w	r2, #2
 80024a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f998 	bl	80027f0 <HAL_TIM_IC_CaptureCallback>
 80024c0:	e005      	b.n	80024ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f98b 	bl	80027de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 f99a 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f003 0304 	and.w	r3, r3, #4
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d020      	beq.n	8002520 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d01b      	beq.n	8002520 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0204 	mvn.w	r2, #4
 80024f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2202      	movs	r2, #2
 80024f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f972 	bl	80027f0 <HAL_TIM_IC_CaptureCallback>
 800250c:	e005      	b.n	800251a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f965 	bl	80027de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f974 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d020      	beq.n	800256c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f003 0308 	and.w	r3, r3, #8
 8002530:	2b00      	cmp	r3, #0
 8002532:	d01b      	beq.n	800256c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f06f 0208 	mvn.w	r2, #8
 800253c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2204      	movs	r2, #4
 8002542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d003      	beq.n	800255a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f94c 	bl	80027f0 <HAL_TIM_IC_CaptureCallback>
 8002558:	e005      	b.n	8002566 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f93f 	bl	80027de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f94e 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	2b00      	cmp	r3, #0
 8002574:	d020      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0210 	mvn.w	r2, #16
 8002588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2208      	movs	r2, #8
 800258e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	69db      	ldr	r3, [r3, #28]
 8002596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f926 	bl	80027f0 <HAL_TIM_IC_CaptureCallback>
 80025a4:	e005      	b.n	80025b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f919 	bl	80027de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 f928 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00c      	beq.n	80025dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d007      	beq.n	80025dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0201 	mvn.w	r2, #1
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7fe fd88 	bl	80010ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00c      	beq.n	8002600 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa6f 	bl	8002ade <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00c      	beq.n	8002624 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800261c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f8f8 	bl	8002814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f003 0320 	and.w	r3, r3, #32
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00c      	beq.n	8002648 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b00      	cmp	r3, #0
 8002636:	d007      	beq.n	8002648 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f06f 0220 	mvn.w	r2, #32
 8002640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 fa42 	bl	8002acc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265a:	2300      	movs	r3, #0
 800265c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002664:	2b01      	cmp	r3, #1
 8002666:	d101      	bne.n	800266c <HAL_TIM_ConfigClockSource+0x1c>
 8002668:	2302      	movs	r3, #2
 800266a:	e0b4      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x186>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2202      	movs	r2, #2
 8002678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800268a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026a4:	d03e      	beq.n	8002724 <HAL_TIM_ConfigClockSource+0xd4>
 80026a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026aa:	f200 8087 	bhi.w	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026b2:	f000 8086 	beq.w	80027c2 <HAL_TIM_ConfigClockSource+0x172>
 80026b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ba:	d87f      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026bc:	2b70      	cmp	r3, #112	; 0x70
 80026be:	d01a      	beq.n	80026f6 <HAL_TIM_ConfigClockSource+0xa6>
 80026c0:	2b70      	cmp	r3, #112	; 0x70
 80026c2:	d87b      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026c4:	2b60      	cmp	r3, #96	; 0x60
 80026c6:	d050      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x11a>
 80026c8:	2b60      	cmp	r3, #96	; 0x60
 80026ca:	d877      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026cc:	2b50      	cmp	r3, #80	; 0x50
 80026ce:	d03c      	beq.n	800274a <HAL_TIM_ConfigClockSource+0xfa>
 80026d0:	2b50      	cmp	r3, #80	; 0x50
 80026d2:	d873      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026d4:	2b40      	cmp	r3, #64	; 0x40
 80026d6:	d058      	beq.n	800278a <HAL_TIM_ConfigClockSource+0x13a>
 80026d8:	2b40      	cmp	r3, #64	; 0x40
 80026da:	d86f      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026dc:	2b30      	cmp	r3, #48	; 0x30
 80026de:	d064      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x15a>
 80026e0:	2b30      	cmp	r3, #48	; 0x30
 80026e2:	d86b      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026e4:	2b20      	cmp	r3, #32
 80026e6:	d060      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x15a>
 80026e8:	2b20      	cmp	r3, #32
 80026ea:	d867      	bhi.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d05c      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x15a>
 80026f0:	2b10      	cmp	r3, #16
 80026f2:	d05a      	beq.n	80027aa <HAL_TIM_ConfigClockSource+0x15a>
 80026f4:	e062      	b.n	80027bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6899      	ldr	r1, [r3, #8]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	f000 f96a 	bl	80029de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002718:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	609a      	str	r2, [r3, #8]
      break;
 8002722:	e04f      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6818      	ldr	r0, [r3, #0]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	6899      	ldr	r1, [r3, #8]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f000 f953 	bl	80029de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002746:	609a      	str	r2, [r3, #8]
      break;
 8002748:	e03c      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6859      	ldr	r1, [r3, #4]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	461a      	mov	r2, r3
 8002758:	f000 f8ca 	bl	80028f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2150      	movs	r1, #80	; 0x50
 8002762:	4618      	mov	r0, r3
 8002764:	f000 f921 	bl	80029aa <TIM_ITRx_SetConfig>
      break;
 8002768:	e02c      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6818      	ldr	r0, [r3, #0]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	6859      	ldr	r1, [r3, #4]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	461a      	mov	r2, r3
 8002778:	f000 f8e8 	bl	800294c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2160      	movs	r1, #96	; 0x60
 8002782:	4618      	mov	r0, r3
 8002784:	f000 f911 	bl	80029aa <TIM_ITRx_SetConfig>
      break;
 8002788:	e01c      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6818      	ldr	r0, [r3, #0]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	6859      	ldr	r1, [r3, #4]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	461a      	mov	r2, r3
 8002798:	f000 f8aa 	bl	80028f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2140      	movs	r1, #64	; 0x40
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 f901 	bl	80029aa <TIM_ITRx_SetConfig>
      break;
 80027a8:	e00c      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4619      	mov	r1, r3
 80027b4:	4610      	mov	r0, r2
 80027b6:	f000 f8f8 	bl	80029aa <TIM_ITRx_SetConfig>
      break;
 80027ba:	e003      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	73fb      	strb	r3, [r7, #15]
      break;
 80027c0:	e000      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
	...

08002828 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a2b      	ldr	r2, [pc, #172]	; (80028e8 <TIM_Base_SetConfig+0xc0>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <TIM_Base_SetConfig+0x28>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002846:	d003      	beq.n	8002850 <TIM_Base_SetConfig+0x28>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a28      	ldr	r2, [pc, #160]	; (80028ec <TIM_Base_SetConfig+0xc4>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d108      	bne.n	8002862 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a20      	ldr	r2, [pc, #128]	; (80028e8 <TIM_Base_SetConfig+0xc0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <TIM_Base_SetConfig+0x52>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002870:	d003      	beq.n	800287a <TIM_Base_SetConfig+0x52>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a1d      	ldr	r2, [pc, #116]	; (80028ec <TIM_Base_SetConfig+0xc4>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d108      	bne.n	800288c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4313      	orrs	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a0d      	ldr	r2, [pc, #52]	; (80028e8 <TIM_Base_SetConfig+0xc0>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d103      	bne.n	80028c0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	691a      	ldr	r2, [r3, #16]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f023 0201 	bic.w	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	611a      	str	r2, [r3, #16]
  }
}
 80028de:	bf00      	nop
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	40012c00 	.word	0x40012c00
 80028ec:	40000400 	.word	0x40000400

080028f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	f023 0201 	bic.w	r2, r3, #1
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800291a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	011b      	lsls	r3, r3, #4
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	4313      	orrs	r3, r2
 8002924:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f023 030a 	bic.w	r3, r3, #10
 800292c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
 8002934:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	621a      	str	r2, [r3, #32]
}
 8002942:	bf00      	nop
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	bc80      	pop	{r7}
 800294a:	4770      	bx	lr

0800294c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	f023 0210 	bic.w	r2, r3, #16
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	031b      	lsls	r3, r3, #12
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002988:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	4313      	orrs	r3, r2
 8002992:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	621a      	str	r2, [r3, #32]
}
 80029a0:	bf00      	nop
 80029a2:	371c      	adds	r7, #28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b085      	sub	sp, #20
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
 80029b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f043 0307 	orr.w	r3, r3, #7
 80029cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	609a      	str	r2, [r3, #8]
}
 80029d4:	bf00      	nop
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr

080029de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029de:	b480      	push	{r7}
 80029e0:	b087      	sub	sp, #28
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	021a      	lsls	r2, r3, #8
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	431a      	orrs	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	609a      	str	r2, [r3, #8]
}
 8002a12:	bf00      	nop
 8002a14:	371c      	adds	r7, #28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e041      	b.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a14      	ldr	r2, [pc, #80]	; (8002ac4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d009      	beq.n	8002a8c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a80:	d004      	beq.n	8002a8c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a10      	ldr	r2, [pc, #64]	; (8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d10c      	bne.n	8002aa6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40012c00 	.word	0x40012c00
 8002ac8:	40000400 	.word	0x40000400

08002acc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr

08002ade <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <__errno>:
 8002af0:	4b01      	ldr	r3, [pc, #4]	; (8002af8 <__errno+0x8>)
 8002af2:	6818      	ldr	r0, [r3, #0]
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	2000004c 	.word	0x2000004c

08002afc <__libc_init_array>:
 8002afc:	b570      	push	{r4, r5, r6, lr}
 8002afe:	2600      	movs	r6, #0
 8002b00:	4d0c      	ldr	r5, [pc, #48]	; (8002b34 <__libc_init_array+0x38>)
 8002b02:	4c0d      	ldr	r4, [pc, #52]	; (8002b38 <__libc_init_array+0x3c>)
 8002b04:	1b64      	subs	r4, r4, r5
 8002b06:	10a4      	asrs	r4, r4, #2
 8002b08:	42a6      	cmp	r6, r4
 8002b0a:	d109      	bne.n	8002b20 <__libc_init_array+0x24>
 8002b0c:	f000 f8f6 	bl	8002cfc <_init>
 8002b10:	2600      	movs	r6, #0
 8002b12:	4d0a      	ldr	r5, [pc, #40]	; (8002b3c <__libc_init_array+0x40>)
 8002b14:	4c0a      	ldr	r4, [pc, #40]	; (8002b40 <__libc_init_array+0x44>)
 8002b16:	1b64      	subs	r4, r4, r5
 8002b18:	10a4      	asrs	r4, r4, #2
 8002b1a:	42a6      	cmp	r6, r4
 8002b1c:	d105      	bne.n	8002b2a <__libc_init_array+0x2e>
 8002b1e:	bd70      	pop	{r4, r5, r6, pc}
 8002b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b24:	4798      	blx	r3
 8002b26:	3601      	adds	r6, #1
 8002b28:	e7ee      	b.n	8002b08 <__libc_init_array+0xc>
 8002b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b2e:	4798      	blx	r3
 8002b30:	3601      	adds	r6, #1
 8002b32:	e7f2      	b.n	8002b1a <__libc_init_array+0x1e>
 8002b34:	08002d38 	.word	0x08002d38
 8002b38:	08002d38 	.word	0x08002d38
 8002b3c:	08002d38 	.word	0x08002d38
 8002b40:	08002d3c 	.word	0x08002d3c

08002b44 <malloc>:
 8002b44:	4b02      	ldr	r3, [pc, #8]	; (8002b50 <malloc+0xc>)
 8002b46:	4601      	mov	r1, r0
 8002b48:	6818      	ldr	r0, [r3, #0]
 8002b4a:	f000 b85f 	b.w	8002c0c <_malloc_r>
 8002b4e:	bf00      	nop
 8002b50:	2000004c 	.word	0x2000004c

08002b54 <free>:
 8002b54:	4b02      	ldr	r3, [pc, #8]	; (8002b60 <free+0xc>)
 8002b56:	4601      	mov	r1, r0
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	f000 b80b 	b.w	8002b74 <_free_r>
 8002b5e:	bf00      	nop
 8002b60:	2000004c 	.word	0x2000004c

08002b64 <memset>:
 8002b64:	4603      	mov	r3, r0
 8002b66:	4402      	add	r2, r0
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d100      	bne.n	8002b6e <memset+0xa>
 8002b6c:	4770      	bx	lr
 8002b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b72:	e7f9      	b.n	8002b68 <memset+0x4>

08002b74 <_free_r>:
 8002b74:	b538      	push	{r3, r4, r5, lr}
 8002b76:	4605      	mov	r5, r0
 8002b78:	2900      	cmp	r1, #0
 8002b7a:	d043      	beq.n	8002c04 <_free_r+0x90>
 8002b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b80:	1f0c      	subs	r4, r1, #4
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bfb8      	it	lt
 8002b86:	18e4      	addlt	r4, r4, r3
 8002b88:	f000 f8aa 	bl	8002ce0 <__malloc_lock>
 8002b8c:	4a1e      	ldr	r2, [pc, #120]	; (8002c08 <_free_r+0x94>)
 8002b8e:	6813      	ldr	r3, [r2, #0]
 8002b90:	4610      	mov	r0, r2
 8002b92:	b933      	cbnz	r3, 8002ba2 <_free_r+0x2e>
 8002b94:	6063      	str	r3, [r4, #4]
 8002b96:	6014      	str	r4, [r2, #0]
 8002b98:	4628      	mov	r0, r5
 8002b9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002b9e:	f000 b8a5 	b.w	8002cec <__malloc_unlock>
 8002ba2:	42a3      	cmp	r3, r4
 8002ba4:	d90a      	bls.n	8002bbc <_free_r+0x48>
 8002ba6:	6821      	ldr	r1, [r4, #0]
 8002ba8:	1862      	adds	r2, r4, r1
 8002baa:	4293      	cmp	r3, r2
 8002bac:	bf01      	itttt	eq
 8002bae:	681a      	ldreq	r2, [r3, #0]
 8002bb0:	685b      	ldreq	r3, [r3, #4]
 8002bb2:	1852      	addeq	r2, r2, r1
 8002bb4:	6022      	streq	r2, [r4, #0]
 8002bb6:	6063      	str	r3, [r4, #4]
 8002bb8:	6004      	str	r4, [r0, #0]
 8002bba:	e7ed      	b.n	8002b98 <_free_r+0x24>
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	b10b      	cbz	r3, 8002bc6 <_free_r+0x52>
 8002bc2:	42a3      	cmp	r3, r4
 8002bc4:	d9fa      	bls.n	8002bbc <_free_r+0x48>
 8002bc6:	6811      	ldr	r1, [r2, #0]
 8002bc8:	1850      	adds	r0, r2, r1
 8002bca:	42a0      	cmp	r0, r4
 8002bcc:	d10b      	bne.n	8002be6 <_free_r+0x72>
 8002bce:	6820      	ldr	r0, [r4, #0]
 8002bd0:	4401      	add	r1, r0
 8002bd2:	1850      	adds	r0, r2, r1
 8002bd4:	4283      	cmp	r3, r0
 8002bd6:	6011      	str	r1, [r2, #0]
 8002bd8:	d1de      	bne.n	8002b98 <_free_r+0x24>
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	4401      	add	r1, r0
 8002be0:	6011      	str	r1, [r2, #0]
 8002be2:	6053      	str	r3, [r2, #4]
 8002be4:	e7d8      	b.n	8002b98 <_free_r+0x24>
 8002be6:	d902      	bls.n	8002bee <_free_r+0x7a>
 8002be8:	230c      	movs	r3, #12
 8002bea:	602b      	str	r3, [r5, #0]
 8002bec:	e7d4      	b.n	8002b98 <_free_r+0x24>
 8002bee:	6820      	ldr	r0, [r4, #0]
 8002bf0:	1821      	adds	r1, r4, r0
 8002bf2:	428b      	cmp	r3, r1
 8002bf4:	bf01      	itttt	eq
 8002bf6:	6819      	ldreq	r1, [r3, #0]
 8002bf8:	685b      	ldreq	r3, [r3, #4]
 8002bfa:	1809      	addeq	r1, r1, r0
 8002bfc:	6021      	streq	r1, [r4, #0]
 8002bfe:	6063      	str	r3, [r4, #4]
 8002c00:	6054      	str	r4, [r2, #4]
 8002c02:	e7c9      	b.n	8002b98 <_free_r+0x24>
 8002c04:	bd38      	pop	{r3, r4, r5, pc}
 8002c06:	bf00      	nop
 8002c08:	200000fc 	.word	0x200000fc

08002c0c <_malloc_r>:
 8002c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c0e:	1ccd      	adds	r5, r1, #3
 8002c10:	f025 0503 	bic.w	r5, r5, #3
 8002c14:	3508      	adds	r5, #8
 8002c16:	2d0c      	cmp	r5, #12
 8002c18:	bf38      	it	cc
 8002c1a:	250c      	movcc	r5, #12
 8002c1c:	2d00      	cmp	r5, #0
 8002c1e:	4606      	mov	r6, r0
 8002c20:	db01      	blt.n	8002c26 <_malloc_r+0x1a>
 8002c22:	42a9      	cmp	r1, r5
 8002c24:	d903      	bls.n	8002c2e <_malloc_r+0x22>
 8002c26:	230c      	movs	r3, #12
 8002c28:	6033      	str	r3, [r6, #0]
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c2e:	f000 f857 	bl	8002ce0 <__malloc_lock>
 8002c32:	4921      	ldr	r1, [pc, #132]	; (8002cb8 <_malloc_r+0xac>)
 8002c34:	680a      	ldr	r2, [r1, #0]
 8002c36:	4614      	mov	r4, r2
 8002c38:	b99c      	cbnz	r4, 8002c62 <_malloc_r+0x56>
 8002c3a:	4f20      	ldr	r7, [pc, #128]	; (8002cbc <_malloc_r+0xb0>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	b923      	cbnz	r3, 8002c4a <_malloc_r+0x3e>
 8002c40:	4621      	mov	r1, r4
 8002c42:	4630      	mov	r0, r6
 8002c44:	f000 f83c 	bl	8002cc0 <_sbrk_r>
 8002c48:	6038      	str	r0, [r7, #0]
 8002c4a:	4629      	mov	r1, r5
 8002c4c:	4630      	mov	r0, r6
 8002c4e:	f000 f837 	bl	8002cc0 <_sbrk_r>
 8002c52:	1c43      	adds	r3, r0, #1
 8002c54:	d123      	bne.n	8002c9e <_malloc_r+0x92>
 8002c56:	230c      	movs	r3, #12
 8002c58:	4630      	mov	r0, r6
 8002c5a:	6033      	str	r3, [r6, #0]
 8002c5c:	f000 f846 	bl	8002cec <__malloc_unlock>
 8002c60:	e7e3      	b.n	8002c2a <_malloc_r+0x1e>
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	1b5b      	subs	r3, r3, r5
 8002c66:	d417      	bmi.n	8002c98 <_malloc_r+0x8c>
 8002c68:	2b0b      	cmp	r3, #11
 8002c6a:	d903      	bls.n	8002c74 <_malloc_r+0x68>
 8002c6c:	6023      	str	r3, [r4, #0]
 8002c6e:	441c      	add	r4, r3
 8002c70:	6025      	str	r5, [r4, #0]
 8002c72:	e004      	b.n	8002c7e <_malloc_r+0x72>
 8002c74:	6863      	ldr	r3, [r4, #4]
 8002c76:	42a2      	cmp	r2, r4
 8002c78:	bf0c      	ite	eq
 8002c7a:	600b      	streq	r3, [r1, #0]
 8002c7c:	6053      	strne	r3, [r2, #4]
 8002c7e:	4630      	mov	r0, r6
 8002c80:	f000 f834 	bl	8002cec <__malloc_unlock>
 8002c84:	f104 000b 	add.w	r0, r4, #11
 8002c88:	1d23      	adds	r3, r4, #4
 8002c8a:	f020 0007 	bic.w	r0, r0, #7
 8002c8e:	1ac2      	subs	r2, r0, r3
 8002c90:	d0cc      	beq.n	8002c2c <_malloc_r+0x20>
 8002c92:	1a1b      	subs	r3, r3, r0
 8002c94:	50a3      	str	r3, [r4, r2]
 8002c96:	e7c9      	b.n	8002c2c <_malloc_r+0x20>
 8002c98:	4622      	mov	r2, r4
 8002c9a:	6864      	ldr	r4, [r4, #4]
 8002c9c:	e7cc      	b.n	8002c38 <_malloc_r+0x2c>
 8002c9e:	1cc4      	adds	r4, r0, #3
 8002ca0:	f024 0403 	bic.w	r4, r4, #3
 8002ca4:	42a0      	cmp	r0, r4
 8002ca6:	d0e3      	beq.n	8002c70 <_malloc_r+0x64>
 8002ca8:	1a21      	subs	r1, r4, r0
 8002caa:	4630      	mov	r0, r6
 8002cac:	f000 f808 	bl	8002cc0 <_sbrk_r>
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d1dd      	bne.n	8002c70 <_malloc_r+0x64>
 8002cb4:	e7cf      	b.n	8002c56 <_malloc_r+0x4a>
 8002cb6:	bf00      	nop
 8002cb8:	200000fc 	.word	0x200000fc
 8002cbc:	20000100 	.word	0x20000100

08002cc0 <_sbrk_r>:
 8002cc0:	b538      	push	{r3, r4, r5, lr}
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	4d05      	ldr	r5, [pc, #20]	; (8002cdc <_sbrk_r+0x1c>)
 8002cc6:	4604      	mov	r4, r0
 8002cc8:	4608      	mov	r0, r1
 8002cca:	602b      	str	r3, [r5, #0]
 8002ccc:	f7fe fabe 	bl	800124c <_sbrk>
 8002cd0:	1c43      	adds	r3, r0, #1
 8002cd2:	d102      	bne.n	8002cda <_sbrk_r+0x1a>
 8002cd4:	682b      	ldr	r3, [r5, #0]
 8002cd6:	b103      	cbz	r3, 8002cda <_sbrk_r+0x1a>
 8002cd8:	6023      	str	r3, [r4, #0]
 8002cda:	bd38      	pop	{r3, r4, r5, pc}
 8002cdc:	200004b4 	.word	0x200004b4

08002ce0 <__malloc_lock>:
 8002ce0:	4801      	ldr	r0, [pc, #4]	; (8002ce8 <__malloc_lock+0x8>)
 8002ce2:	f000 b809 	b.w	8002cf8 <__retarget_lock_acquire_recursive>
 8002ce6:	bf00      	nop
 8002ce8:	200004bc 	.word	0x200004bc

08002cec <__malloc_unlock>:
 8002cec:	4801      	ldr	r0, [pc, #4]	; (8002cf4 <__malloc_unlock+0x8>)
 8002cee:	f000 b804 	b.w	8002cfa <__retarget_lock_release_recursive>
 8002cf2:	bf00      	nop
 8002cf4:	200004bc 	.word	0x200004bc

08002cf8 <__retarget_lock_acquire_recursive>:
 8002cf8:	4770      	bx	lr

08002cfa <__retarget_lock_release_recursive>:
 8002cfa:	4770      	bx	lr

08002cfc <_init>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	bf00      	nop
 8002d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d02:	bc08      	pop	{r3}
 8002d04:	469e      	mov	lr, r3
 8002d06:	4770      	bx	lr

08002d08 <_fini>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	bf00      	nop
 8002d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d0e:	bc08      	pop	{r3}
 8002d10:	469e      	mov	lr, r3
 8002d12:	4770      	bx	lr
