# RISC-V
This document chronicles my journey through the RISC-V workshop, starting with foundational concepts and progressing through practical applications. The workshop covers Linux basics, virtualization with Oracle VirtualBox, and an exploration in RISC_V architecture

# RISC-V Workshop

## Date
28/03/2025 & 29/03/2025

## Location
East West College of Engineering - Yelahanka

## Organized By
VLSI System Design

---

## Overview

The RISC-V workshop is an event designed to introduce participants to the RISC-V architecture, its open-source nature, and its applications in modern computing. The workshop covered topics from the basics of RISC-V to advanced topics such as assembly programming and hardware design. This event aimed to provide hands-on experience with RISC-V tools and allow participants to gain practical insights into the architecture's potential.

---

## Content

The workshop covered the following topics:

1. **Introduction to RISC-V Architecture**
   - Overview of RISC-V ISA (Instruction Set Architecture)
   - Key features and benefits of RISC-V
   - Comparison with traditional ISAs (x86, ARM)

2. **RISC-V Assembly Language Programming**
   - Basic RISC-V instructions and registers
   - Writing simple assembly programs
   - Debugging and simulation techniques

3. **RISC-V Tools and Ecosystem**
   - Introduction to RISC-V development tools
   - Setting up the RISC-V toolchain
   - Using simulators and emulators for testing

4. **Hardware Implementation of RISC-V**
   - Overview of RISC-V cores
   - Verilog and VHDL for RISC-V hardware design
   - Hands-on session with FPGA implementation

5. **Future of RISC-V**
   - Latest trends and developments in RISC-V
   - Industry adoption and community involvement
   - RISC-V's impact on the future of computing

---

## Summary

The RISC-V workshop provided an in-depth exploration of the RISC-V architecture, its programming, and hardware implementation. With a combination of theoretical knowledge and practical, hands-on sessions, the workshop allowed participants to engage with the material in a meaningful way. By the end of the session, attendees were able to understand the fundamentals of RISC-V, write basic assembly programs, and explore the potential of RISC-V in hardware design.

---

## My Learnings

- Gained a solid understanding of the RISC-V architecture and how it differs from other ISAs like x86 and ARM.
- Learned how to write and debug RISC-V assembly code.
- Acquired hands-on experience with RISC-V toolchains and simulators.
- Developed a basic understanding of how to implement RISC-V on hardware platforms like FPGAs.
- Gained insights into the future of RISC-V and its growing ecosystem in the industry.

---

## Conclusion

The RISC-V workshop was a highly enriching experience that provided me with the essential skills and knowledge to start working with RISC-V. It highlighted the power of open-source hardware and software and how RISC-V is poised to make a significant impact on the computing world. I look forward to further exploring RISC-V in both software and hardware projects.

---

## References

1. [RISC-V Official Website](https://riscv.org)
2. [RISC-V Specifications and Documentation](https://riscv.org/technical/specifications/)
3. [Introduction to RISC-V - A Guide to the Instruction Set Architecture](https://www.springer.com/gp/book/9783030511787)
4. [RISC-V Assembly Programming Guide](https://inst.eecs.berkeley.edu/~cs61c/fa20/RISC-V/)
5. VLSI System Design website


