https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-1.html

# MIPS datapath
![[Pasted image 20250906162111.png]]

This is a 32 bit 5 stage pipelined MIPS CPU, 