Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ce3175d0e9ab49128592095baf98ce16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Combined_tb_behav xil_defaultlib.Combined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/AdderSubtractor8b.v:61]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'A' [C:/Users/student/22110169_22110203_LAB2/22110169_22110203_LAB2.srcs/sources_1/new/Combined.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.AdderSubtractor8b
Compiling module xil_defaultlib.GrayConverter
Compiling module xil_defaultlib.Combined
Compiling module xil_defaultlib.Combined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Combined_tb_behav
