Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    LAPTOP-OVV5D9K5
Date:        Wed Oct  2 08:41:11 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch ram00_ram0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srf

hdl_info_gen completed
# Wed Oct  2 08:41:16 2019

Return Code: 0
Run Time:00h:00m:02s
log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srr"
Running: ram0 in foreground

Running proj_1|ram0

Running Flow: compile (Compile) on proj_1|ram0
# Wed Oct  2 08:41:17 2019

Running Flow: compile_flow (Compile Process) on proj_1|ram0
# Wed Oct  2 08:41:17 2019

Running: compiler (Compile Input) on proj_1|ram0
# Wed Oct  2 08:41:17 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\synwork\ram00_ram0_comp.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srs

compiler completed
# Wed Oct  2 08:41:20 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|ram0
# Wed Oct  2 08:41:20 2019

multi_srs_gen completed
# Wed Oct  2 08:41:21 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\synwork\ram00_ram0_mult.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srs
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srf
Complete: Compile Process on proj_1|ram0

Running: premap (Premap) on proj_1|ram0
# Wed Oct  2 08:41:21 2019

premap completed with warnings
# Wed Oct  2 08:41:24 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|ram0

Running Flow: map (Map) on proj_1|ram0
# Wed Oct  2 08:41:24 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|ram0
# Wed Oct  2 08:41:24 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\synwork\ram00_ram0_m.srm to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srm

fpga_mapper completed with warnings
# Wed Oct  2 08:41:27 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|ram0
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\ram00_ram0.srf
Complete: Logic Synthesis on proj_1|ram0
TCL script complete: "ram00_ram0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\ram00\ram0\proj_1.prj
batch mode default:no
