// Seed: 821438881
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2
);
  wire [-1 'd0 : 1] id_4;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    output tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_9,
    output supply0 _id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri1 id_7
);
  logic [-1 : id_4] id_10;
  xor primCall (id_1, id_3, id_5, id_9, id_10, id_2);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    output wand id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri1 id_9,
    output tri1 id_10
);
  logic id_12 = -1;
  id_13 :
  assert property (@(posedge id_9) 1)
  else $signed(31);
  ;
endmodule
