-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2 is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101101111101110011011000101", 1 => "00111101100100010010100100111101", 2 => "10111101001110011100010100011000", 3 => "00111101101001010110100111000000", 
    4 => "00111101100001100001011111001111", 5 => "00111101011011110011000101010101", 6 => "10111101001000100011101101001011", 7 => "00111100111010010110011111011001", 
    8 => "00111101111011100010000110100110", 9 => "10111101100101111101000010001111", 10 => "00111101001010101011001110010011", 11 => "00111100100001110011001111101000", 
    12 => "00111101001111000110110101110101", 13 => "00111101001010011010111100101011", 14 => "10111100001100111001100101100100", 15 => "00111101010010011100011111000011", 
    16 => "10111011100010111100110110001101", 17 => "00111110000110000011110101111101", 18 => "00111101011000101100000101101011", 19 => "00111101000101000111011111011010", 
    20 => "00111100111001101000100100001111", 21 => "10111101101011100011000111001000", 22 => "00111100100010010001110000000000", 23 => "10111101101011011100010110011111", 
    24 => "00111101011101011111000110011011", 25 => "00111110000000011000000010000110", 26 => "10111100000110110110111010000101", 27 => "10111100000111001101010000010000", 
    28 => "10111100100101101111001010000010", 29 => "10111101101001111110111111001001", 30 => "00111100111111010110000000100100", 31 => "10111100111111101111110101110111", 
    32 => "10111100111000110100000011010011", 33 => "10111101101100100111011101100101", 34 => "10111101011010000010111100110100", 35 => "00111011100011101101001101001101", 
    36 => "00111101101010111000011001001011", 37 => "00111101101001101101011011111010", 38 => "10111100000110100100110111001100", 39 => "00111101001111001001101010100111", 
    40 => "00111011010011101000111111110101", 41 => "00111101011111010010101010110001", 42 => "00111101010100011011001010101011", 43 => "00111100000101010001101110110001", 
    44 => "00111011110111010110010111101010", 45 => "10111101000110011110010101001001", 46 => "10111100110001100001010010111010", 47 => "00111101010100111111100011001110", 
    48 => "00111101110101001101101110110001", 49 => "00111101001000001110111011110100", 50 => "10111110000111101100100011011101", 51 => "10111101010011011100110101000110", 
    52 => "00111101101111100011010011101111", 53 => "00111101100010101101001000101101", 54 => "10111101010101101101010111111111", 55 => "10111110000000010110011011111110", 
    56 => "00111011000101111110001001100111", 57 => "00111100111001100000010101001010", 58 => "10111011001111000101011111011000", 59 => "10111101101010110010111110100000", 
    60 => "10111101111100110010101110101111", 61 => "00111101010111100001011010001100", 62 => "10111100100110000001111000001011", 63 => "00111101011000110110111111111100", 
    64 => "10111101001000100100001101110100", 65 => "00111101000011010011110100011110", 66 => "10111011010001010011101101000001", 67 => "10111100101110010101010110100110", 
    68 => "00111101111100101001110001001111", 69 => "10111101001000011010111100000100", 70 => "10111110000111010010001001001100", 71 => "10111100111000010001010011101010", 
    72 => "10111101110001011111100010001101", 73 => "00111101001011111111010110110110", 74 => "10111101001000101100000000100010", 75 => "10111101000111111011100100111111", 
    76 => "10111101100100010000011011111100", 77 => "10111101100101110011111000111111", 78 => "00111101011001001111010011010101", 79 => "00111101000111101011011001100011", 
    80 => "10111011001101001010110100101010", 81 => "00111101100110000010001100110000", 82 => "10111011110010000001111100010111", 83 => "00111101110100110110000000111111", 
    84 => "10111110000010101111010010000111", 85 => "10111100010101010010101110010011", 86 => "10111011011101100101011100001100", 87 => "10111100010100011111101101000100", 
    88 => "10111101101101110011111110110001", 89 => "10111101001111110000100100100011", 90 => "00111100000111100010111101111101", 91 => "10111101010010010010100101110101", 
    92 => "10111101101000101010011001111011", 93 => "10111100011011100111000001011111", 94 => "10111101011001110110110001011010", 95 => "10111110000001011001110101000111", 
    96 => "00111101101011110011011101111001", 97 => "10111101011110011101111111101100", 98 => "10111101111001101110110011111101", 99 => "00111101011100011111011011101101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

