<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('soc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">soc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga13e48a5725e4989bc07113b53fac89ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga13e48a5725e4989bc07113b53fac89ba">MSS_CTRL_PARTITION0</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga13e48a5725e4989bc07113b53fac89ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e031d233df2cd95c5a25261cbc850e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga62e031d233df2cd95c5a25261cbc850e">TOP_CTRL_PARTITION0</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga62e031d233df2cd95c5a25261cbc850e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170be4fcbc5ce46989608c8421acf524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga170be4fcbc5ce46989608c8421acf524">CONTROLSS_CTRL_PARTITION0</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga170be4fcbc5ce46989608c8421acf524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e5e1387a89275151cbba9489b24452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga26e5e1387a89275151cbba9489b24452">MSS_RCM_PARTITION0</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ga26e5e1387a89275151cbba9489b24452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762484341c146867c564e342653e286f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga762484341c146867c564e342653e286f">TOP_RCM_PARTITION0</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ga762484341c146867c564e342653e286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9657e395c34c87f84b660a663eb2b3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9657e395c34c87f84b660a663eb2b3e1">KICK_LOCK_VAL</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga9657e395c34c87f84b660a663eb2b3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d03694cad5d122cbb49eeca7d8ad7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf7d03694cad5d122cbb49eeca7d8ad7a">KICK0_UNLOCK_VAL</a>&#160;&#160;&#160;(0x01234567U)</td></tr>
<tr class="separator:gaf7d03694cad5d122cbb49eeca7d8ad7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafea7a2a91a57de813abaed55475c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gacafea7a2a91a57de813abaed55475c61">KICK1_UNLOCK_VAL</a>&#160;&#160;&#160;(0x0FEDCBA8U)</td></tr>
<tr class="separator:gacafea7a2a91a57de813abaed55475c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc386272e1f7a83646e95cf379a97d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9bc386272e1f7a83646e95cf379a97d3">IS_I2C_BASE_ADDR_VALID</a>(baseAddr)</td></tr>
<tr class="memdesc:ga9bc386272e1f7a83646e95cf379a97d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to check if the I2C base address is valid.  <a href="group__DRV__SOC__MODULE.html#ga9bc386272e1f7a83646e95cf379a97d3">More...</a><br /></td></tr>
<tr class="separator:ga9bc386272e1f7a83646e95cf379a97d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b8fc387c5b2ca9ba935649e7689328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga94b8fc387c5b2ca9ba935649e7689328">IS_QSPI_BASE_ADDR_VALID</a>(baseAddr)&#160;&#160;&#160;(baseAddr == CSL_QSPI0_U_BASE)</td></tr>
<tr class="memdesc:ga94b8fc387c5b2ca9ba935649e7689328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to check if the QSPI base address is valid.  <a href="group__DRV__SOC__MODULE.html#ga94b8fc387c5b2ca9ba935649e7689328">More...</a><br /></td></tr>
<tr class="separator:ga94b8fc387c5b2ca9ba935649e7689328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9987f444e7cd8bf48f594815bd3a7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gab9987f444e7cd8bf48f594815bd3a7da">IS_QSPI_MEMORY_MAP_ADDR_VALID</a>(baseAddr)</td></tr>
<tr class="memdesc:gab9987f444e7cd8bf48f594815bd3a7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to check if the QSPI Memory Mapped address is valid.  <a href="group__DRV__SOC__MODULE.html#gab9987f444e7cd8bf48f594815bd3a7da">More...</a><br /></td></tr>
<tr class="separator:gab9987f444e7cd8bf48f594815bd3a7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SOC Domain ID</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="SOC_DomainId_t"></a></p>
</div></td></tr>
<tr class="memitem:ga5634a4a90145e695d07c6f7ef9818bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5634a4a90145e695d07c6f7ef9818bf7">SOC_DOMAIN_ID_MAIN</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5634a4a90145e695d07c6f7ef9818bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7475d97945d6a78df0e06815cc857a5c"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7475d97945d6a78df0e06815cc857a5c">MCSPI_lld_isBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga7475d97945d6a78df0e06815cc857a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to validate MCSPI base address.  <a href="group__DRV__SOC__MODULE.html#ga7475d97945d6a78df0e06815cc857a5c">More...</a><br /></td></tr>
<tr class="separator:ga7475d97945d6a78df0e06815cc857a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb51d541c486179945c5997f6046224"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaafb51d541c486179945c5997f6046224">MMCSD_lld_isBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaafb51d541c486179945c5997f6046224"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to validate MMCSD base addresses.  <a href="group__DRV__SOC__MODULE.html#gaafb51d541c486179945c5997f6046224">More...</a><br /></td></tr>
<tr class="separator:gaafb51d541c486179945c5997f6046224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8123a7e779dfd49f7748349f7534be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gada8123a7e779dfd49f7748349f7534be">SOC_moduleClockEnable</a> (uint32_t moduleId, uint32_t enable)</td></tr>
<tr class="memdesc:gada8123a7e779dfd49f7748349f7534be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock to specified module.  <a href="group__DRV__SOC__MODULE.html#gada8123a7e779dfd49f7748349f7534be">More...</a><br /></td></tr>
<tr class="separator:gada8123a7e779dfd49f7748349f7534be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608010ad392d6331d0a0519f8424aca7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga608010ad392d6331d0a0519f8424aca7">SOC_moduleSetClockFrequency</a> (uint32_t moduleId, uint32_t clkId, uint64_t clkRate)</td></tr>
<tr class="memdesc:ga608010ad392d6331d0a0519f8424aca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set module clock to specified frequency.  <a href="group__DRV__SOC__MODULE.html#ga608010ad392d6331d0a0519f8424aca7">More...</a><br /></td></tr>
<tr class="separator:ga608010ad392d6331d0a0519f8424aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fa202291d97fe899178305711fedf6"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga56fa202291d97fe899178305711fedf6">SOC_getCoreName</a> (uint16_t coreId)</td></tr>
<tr class="memdesc:ga56fa202291d97fe899178305711fedf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a core ID to a user readable name.  <a href="group__DRV__SOC__MODULE.html#ga56fa202291d97fe899178305711fedf6">More...</a><br /></td></tr>
<tr class="separator:ga56fa202291d97fe899178305711fedf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga33bb19e70642cf4aa8bfab89b52b49d6">SOC_getSelfCpuClk</a> (void)</td></tr>
<tr class="memdesc:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock frequency in Hz of the CPU on which the driver is running.  <a href="group__DRV__SOC__MODULE.html#ga33bb19e70642cf4aa8bfab89b52b49d6">More...</a><br /></td></tr>
<tr class="separator:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a189038389b315104384f5d591cae8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga38a189038389b315104384f5d591cae8">SOC_controlModuleLockMMR</a> (uint32_t domainId, uint32_t partition)</td></tr>
<tr class="memdesc:ga38a189038389b315104384f5d591cae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control module partition to prevent writes into control MMRs.  <a href="group__DRV__SOC__MODULE.html#ga38a189038389b315104384f5d591cae8">More...</a><br /></td></tr>
<tr class="separator:ga38a189038389b315104384f5d591cae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b97815ae150f58089c2f44502710dec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7b97815ae150f58089c2f44502710dec">SOC_controlModuleUnlockMMR</a> (uint32_t domainId, uint32_t partition)</td></tr>
<tr class="memdesc:ga7b97815ae150f58089c2f44502710dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock control module partition to allow writes into control MMRs.  <a href="group__DRV__SOC__MODULE.html#ga7b97815ae150f58089c2f44502710dec">More...</a><br /></td></tr>
<tr class="separator:ga7b97815ae150f58089c2f44502710dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac389565caa4342dc40635cd2b214ee01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gac389565caa4342dc40635cd2b214ee01">SOC_setEpwmTbClk</a> (uint32_t epwmInstance, uint32_t enable)</td></tr>
<tr class="memdesc:gac389565caa4342dc40635cd2b214ee01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable ePWM time base clock from Control MMR.  <a href="group__DRV__SOC__MODULE.html#gac389565caa4342dc40635cd2b214ee01">More...</a><br /></td></tr>
<tr class="separator:gac389565caa4342dc40635cd2b214ee01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897f06d5b5735bbeaf4e21961c88df7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gac897f06d5b5735bbeaf4e21961c88df7">SOC_setMultipleEpwmTbClk</a> (uint32_t epwmMask, uint32_t enable)</td></tr>
<tr class="memdesc:gac897f06d5b5735bbeaf4e21961c88df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable Multiple ePWM time base clock from Control MMR.  <a href="group__DRV__SOC__MODULE.html#gac897f06d5b5735bbeaf4e21961c88df7">More...</a><br /></td></tr>
<tr class="separator:gac897f06d5b5735bbeaf4e21961c88df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c6127ab8fa6f7cceb1573f5b623f9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gae2c6127ab8fa6f7cceb1573f5b623f9d">SOC_enableAdcReference</a> (uint32_t adcInstance)</td></tr>
<tr class="memdesc:gae2c6127ab8fa6f7cceb1573f5b623f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC references by writing to Control MMR.  <a href="group__DRV__SOC__MODULE.html#gae2c6127ab8fa6f7cceb1573f5b623f9d">More...</a><br /></td></tr>
<tr class="separator:gae2c6127ab8fa6f7cceb1573f5b623f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505aad31b6ceebd83d53e9968243c890"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga505aad31b6ceebd83d53e9968243c890">SOC_enableAdcInternalReference</a> (uint32_t adcInstance, uint32_t enable)</td></tr>
<tr class="memdesc:ga505aad31b6ceebd83d53e9968243c890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the ADC internal reference.  <a href="group__DRV__SOC__MODULE.html#ga505aad31b6ceebd83d53e9968243c890">More...</a><br /></td></tr>
<tr class="separator:ga505aad31b6ceebd83d53e9968243c890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9704df12865db93adaf20edfa72216b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9704df12865db93adaf20edfa72216b8">SOC_enableAdcReferenceMonitor</a> (uint32_t adcInstance, uint32_t enable)</td></tr>
<tr class="memdesc:ga9704df12865db93adaf20edfa72216b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ADC reference Monitors by writing to Control MMR.  <a href="group__DRV__SOC__MODULE.html#ga9704df12865db93adaf20edfa72216b8">More...</a><br /></td></tr>
<tr class="separator:ga9704df12865db93adaf20edfa72216b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c364b054c3a44495db9eacd39736088"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga1c364b054c3a44495db9eacd39736088">SOC_getAdcReferenceStatus</a> (uint32_t adcInstance)</td></tr>
<tr class="memdesc:ga1c364b054c3a44495db9eacd39736088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Reference status.  <a href="group__DRV__SOC__MODULE.html#ga1c364b054c3a44495db9eacd39736088">More...</a><br /></td></tr>
<tr class="separator:ga1c364b054c3a44495db9eacd39736088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e89ef0b269428665594da035e37dff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga17e89ef0b269428665594da035e37dff">SOC_setEpwmGroup</a> (uint32_t epwmInstance, uint32_t group)</td></tr>
<tr class="memdesc:ga17e89ef0b269428665594da035e37dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the ePWM group.  <a href="group__DRV__SOC__MODULE.html#ga17e89ef0b269428665594da035e37dff">More...</a><br /></td></tr>
<tr class="separator:ga17e89ef0b269428665594da035e37dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a33b7bb9706de609f378fa259423a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga384a33b7bb9706de609f378fa259423a">SOC_selectSdfm1Clk0Source</a> (uint8_t source)</td></tr>
<tr class="memdesc:ga384a33b7bb9706de609f378fa259423a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the SDFM1 CLK0 source.  <a href="group__DRV__SOC__MODULE.html#ga384a33b7bb9706de609f378fa259423a">More...</a><br /></td></tr>
<tr class="separator:ga384a33b7bb9706de609f378fa259423a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5ea8e232e1f1fdaeaa0b1614048e54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga0f5ea8e232e1f1fdaeaa0b1614048e54">SOC_gateEpwmClock</a> (uint32_t epwmInstance)</td></tr>
<tr class="memdesc:ga0f5ea8e232e1f1fdaeaa0b1614048e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the ePWM clock.  <a href="group__DRV__SOC__MODULE.html#ga0f5ea8e232e1f1fdaeaa0b1614048e54">More...</a><br /></td></tr>
<tr class="separator:ga0f5ea8e232e1f1fdaeaa0b1614048e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5a8330d09a41e70141dc4784f5c191"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga2e5a8330d09a41e70141dc4784f5c191">SOC_ungateEpwmClock</a> (uint32_t epwmInstance)</td></tr>
<tr class="memdesc:ga2e5a8330d09a41e70141dc4784f5c191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the ePWM clock.  <a href="group__DRV__SOC__MODULE.html#ga2e5a8330d09a41e70141dc4784f5c191">More...</a><br /></td></tr>
<tr class="separator:ga2e5a8330d09a41e70141dc4784f5c191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8807a81de930b70e9d891652d35df24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf8807a81de930b70e9d891652d35df24">SOC_gateFsitxClock</a> (uint32_t fsitxInstance)</td></tr>
<tr class="memdesc:gaf8807a81de930b70e9d891652d35df24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the FSI-TX clock.  <a href="group__DRV__SOC__MODULE.html#gaf8807a81de930b70e9d891652d35df24">More...</a><br /></td></tr>
<tr class="separator:gaf8807a81de930b70e9d891652d35df24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d803afc3d045f6f9063d5939d225087"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga0d803afc3d045f6f9063d5939d225087">SOC_gateFsirxClock</a> (uint32_t fsirxInstance)</td></tr>
<tr class="memdesc:ga0d803afc3d045f6f9063d5939d225087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the FSI-RX clock.  <a href="group__DRV__SOC__MODULE.html#ga0d803afc3d045f6f9063d5939d225087">More...</a><br /></td></tr>
<tr class="separator:ga0d803afc3d045f6f9063d5939d225087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40bb8a42552512d33f1908a67ba79840"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga40bb8a42552512d33f1908a67ba79840">SOC_gateCmpssaClock</a> (uint32_t cmpssaInstance)</td></tr>
<tr class="memdesc:ga40bb8a42552512d33f1908a67ba79840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the CMPSS-A clock.  <a href="group__DRV__SOC__MODULE.html#ga40bb8a42552512d33f1908a67ba79840">More...</a><br /></td></tr>
<tr class="separator:ga40bb8a42552512d33f1908a67ba79840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd36e2a9e73c7ffd1e21bbce62e3504"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaefd36e2a9e73c7ffd1e21bbce62e3504">SOC_ungateCmpssaClock</a> (uint32_t cmpssaInstance)</td></tr>
<tr class="memdesc:gaefd36e2a9e73c7ffd1e21bbce62e3504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the CMPSS-A clock.  <a href="group__DRV__SOC__MODULE.html#gaefd36e2a9e73c7ffd1e21bbce62e3504">More...</a><br /></td></tr>
<tr class="separator:gaefd36e2a9e73c7ffd1e21bbce62e3504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b74e1ffad7887ed70c723b8dd58fcd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gab4b74e1ffad7887ed70c723b8dd58fcd">SOC_gateCmpssbClock</a> (uint32_t cmpssbInstance)</td></tr>
<tr class="memdesc:gab4b74e1ffad7887ed70c723b8dd58fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the CMPSS-B clock.  <a href="group__DRV__SOC__MODULE.html#gab4b74e1ffad7887ed70c723b8dd58fcd">More...</a><br /></td></tr>
<tr class="separator:gab4b74e1ffad7887ed70c723b8dd58fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad132234e6692b8a963d3866e8c19b946"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gad132234e6692b8a963d3866e8c19b946">SOC_ungateCmpssbClock</a> (uint32_t cmpssbInstance)</td></tr>
<tr class="memdesc:gad132234e6692b8a963d3866e8c19b946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the CMPSS-B clock.  <a href="group__DRV__SOC__MODULE.html#gad132234e6692b8a963d3866e8c19b946">More...</a><br /></td></tr>
<tr class="separator:gad132234e6692b8a963d3866e8c19b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016ed99a9e3e42f093f94e8da4be5bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga1016ed99a9e3e42f093f94e8da4be5bd">SOC_gateEcapClock</a> (uint32_t ecapInstance)</td></tr>
<tr class="memdesc:ga1016ed99a9e3e42f093f94e8da4be5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the ECAP clock.  <a href="group__DRV__SOC__MODULE.html#ga1016ed99a9e3e42f093f94e8da4be5bd">More...</a><br /></td></tr>
<tr class="separator:ga1016ed99a9e3e42f093f94e8da4be5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8249acac8761896816e84f78130dfb2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga8249acac8761896816e84f78130dfb2d">SOC_ungateEcapClock</a> (uint32_t ecapInstance)</td></tr>
<tr class="memdesc:ga8249acac8761896816e84f78130dfb2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the ECAP clock.  <a href="group__DRV__SOC__MODULE.html#ga8249acac8761896816e84f78130dfb2d">More...</a><br /></td></tr>
<tr class="separator:ga8249acac8761896816e84f78130dfb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8563a79ebe04e6b8fa678b18d65cf03b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga8563a79ebe04e6b8fa678b18d65cf03b">SOC_gateEqepClock</a> (uint32_t eqepInstance)</td></tr>
<tr class="memdesc:ga8563a79ebe04e6b8fa678b18d65cf03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the EQEP clock.  <a href="group__DRV__SOC__MODULE.html#ga8563a79ebe04e6b8fa678b18d65cf03b">More...</a><br /></td></tr>
<tr class="separator:ga8563a79ebe04e6b8fa678b18d65cf03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b719a308de7458597653b1a03f9b21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga09b719a308de7458597653b1a03f9b21">SOC_ungateEqepClock</a> (uint32_t eqepInstance)</td></tr>
<tr class="memdesc:ga09b719a308de7458597653b1a03f9b21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the EQEP clock.  <a href="group__DRV__SOC__MODULE.html#ga09b719a308de7458597653b1a03f9b21">More...</a><br /></td></tr>
<tr class="separator:ga09b719a308de7458597653b1a03f9b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d5748c0fa19bf46ba5b4dbcf470bba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga67d5748c0fa19bf46ba5b4dbcf470bba">SOC_gateSdfmClock</a> (uint32_t sdfmInstance)</td></tr>
<tr class="memdesc:ga67d5748c0fa19bf46ba5b4dbcf470bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the SDFM clock.  <a href="group__DRV__SOC__MODULE.html#ga67d5748c0fa19bf46ba5b4dbcf470bba">More...</a><br /></td></tr>
<tr class="separator:ga67d5748c0fa19bf46ba5b4dbcf470bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e86f538151fd869943b35dc962dc23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf2e86f538151fd869943b35dc962dc23">SOC_ungateSdfmClock</a> (uint32_t sdfmInstance)</td></tr>
<tr class="memdesc:gaf2e86f538151fd869943b35dc962dc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the SDFM clock.  <a href="group__DRV__SOC__MODULE.html#gaf2e86f538151fd869943b35dc962dc23">More...</a><br /></td></tr>
<tr class="separator:gaf2e86f538151fd869943b35dc962dc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11292e5963664cba6c06812d2dcb918e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga11292e5963664cba6c06812d2dcb918e">SOC_gateDacClock</a> (void)</td></tr>
<tr class="memdesc:ga11292e5963664cba6c06812d2dcb918e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the DAC clock.  <a href="group__DRV__SOC__MODULE.html#ga11292e5963664cba6c06812d2dcb918e">More...</a><br /></td></tr>
<tr class="separator:ga11292e5963664cba6c06812d2dcb918e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e115b19fd1677fdafa35162107df88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf1e115b19fd1677fdafa35162107df88">SOC_ungateDacClock</a> (void)</td></tr>
<tr class="memdesc:gaf1e115b19fd1677fdafa35162107df88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the DAC clock.  <a href="group__DRV__SOC__MODULE.html#gaf1e115b19fd1677fdafa35162107df88">More...</a><br /></td></tr>
<tr class="separator:gaf1e115b19fd1677fdafa35162107df88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9591d4c088fd1d856ad9602c53e7ce18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9591d4c088fd1d856ad9602c53e7ce18">SOC_gateAdcClock</a> (uint32_t adcInstance)</td></tr>
<tr class="memdesc:ga9591d4c088fd1d856ad9602c53e7ce18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the ADC clock.  <a href="group__DRV__SOC__MODULE.html#ga9591d4c088fd1d856ad9602c53e7ce18">More...</a><br /></td></tr>
<tr class="separator:ga9591d4c088fd1d856ad9602c53e7ce18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a76047e9f8b34de51fe73cac27c7bc4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7a76047e9f8b34de51fe73cac27c7bc4">SOC_ungateAdcClock</a> (uint32_t adcInstance)</td></tr>
<tr class="memdesc:ga7a76047e9f8b34de51fe73cac27c7bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ungate the ADC clock  <a href="group__DRV__SOC__MODULE.html#ga7a76047e9f8b34de51fe73cac27c7bc4">More...</a><br /></td></tr>
<tr class="separator:ga7a76047e9f8b34de51fe73cac27c7bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68451b698fdcf8649eb4262437c402d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gab68451b698fdcf8649eb4262437c402d">SOC_gateOttoClock</a> (uint32_t ottoInstance)</td></tr>
<tr class="memdesc:gab68451b698fdcf8649eb4262437c402d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the OTTO clock.  <a href="group__DRV__SOC__MODULE.html#gab68451b698fdcf8649eb4262437c402d">More...</a><br /></td></tr>
<tr class="separator:gab68451b698fdcf8649eb4262437c402d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae670f370df3ecf5dbf6047a5b5da4ecb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gae670f370df3ecf5dbf6047a5b5da4ecb">SOC_ungateOttoClock</a> (uint32_t ottoInstance)</td></tr>
<tr class="memdesc:gae670f370df3ecf5dbf6047a5b5da4ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the OTTO clock.  <a href="group__DRV__SOC__MODULE.html#gae670f370df3ecf5dbf6047a5b5da4ecb">More...</a><br /></td></tr>
<tr class="separator:gae670f370df3ecf5dbf6047a5b5da4ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf51ee5eeab943f16b4243041534e52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga4bf51ee5eeab943f16b4243041534e52">SOC_gateSdfmPllClock</a> (uint32_t sdfmInstance)</td></tr>
<tr class="memdesc:ga4bf51ee5eeab943f16b4243041534e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the SDFM PLL clock.  <a href="group__DRV__SOC__MODULE.html#ga4bf51ee5eeab943f16b4243041534e52">More...</a><br /></td></tr>
<tr class="separator:ga4bf51ee5eeab943f16b4243041534e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cbf7be7554c4a0726a493d42c6dd702"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga6cbf7be7554c4a0726a493d42c6dd702">SOC_ungateSdfmPllClock</a> (uint32_t sdfmInstance)</td></tr>
<tr class="memdesc:ga6cbf7be7554c4a0726a493d42c6dd702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ungate the SDFM PLL clock.  <a href="group__DRV__SOC__MODULE.html#ga6cbf7be7554c4a0726a493d42c6dd702">More...</a><br /></td></tr>
<tr class="separator:ga6cbf7be7554c4a0726a493d42c6dd702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246b6267989d9184ef3abf683cb305fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga246b6267989d9184ef3abf683cb305fa">SOC_gateFsiPllClock</a> (uint32_t fsiInstance)</td></tr>
<tr class="memdesc:ga246b6267989d9184ef3abf683cb305fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gate the FSI-TX PLL clock.  <a href="group__DRV__SOC__MODULE.html#ga246b6267989d9184ef3abf683cb305fa">More...</a><br /></td></tr>
<tr class="separator:ga246b6267989d9184ef3abf683cb305fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f7842c591a1dcb99a4a134878939ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga93f7842c591a1dcb99a4a134878939ce">SOC_generateEpwmReset</a> (uint32_t ePWMInstance)</td></tr>
<tr class="memdesc:ga93f7842c591a1dcb99a4a134878939ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate ePWM reset.  <a href="group__DRV__SOC__MODULE.html#ga93f7842c591a1dcb99a4a134878939ce">More...</a><br /></td></tr>
<tr class="separator:ga93f7842c591a1dcb99a4a134878939ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541f63a5919493e064b9b93be226de68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga541f63a5919493e064b9b93be226de68">SOC_generateFsiTxReset</a> (uint32_t fsitxInstance)</td></tr>
<tr class="memdesc:ga541f63a5919493e064b9b93be226de68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate FSI-TX reset.  <a href="group__DRV__SOC__MODULE.html#ga541f63a5919493e064b9b93be226de68">More...</a><br /></td></tr>
<tr class="separator:ga541f63a5919493e064b9b93be226de68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa497b01b87f1af15d94fd642b828b9a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaa497b01b87f1af15d94fd642b828b9a0">SOC_generateFsiRxReset</a> (uint32_t fsirxInstance)</td></tr>
<tr class="memdesc:gaa497b01b87f1af15d94fd642b828b9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate FSI-RX reset.  <a href="group__DRV__SOC__MODULE.html#gaa497b01b87f1af15d94fd642b828b9a0">More...</a><br /></td></tr>
<tr class="separator:gaa497b01b87f1af15d94fd642b828b9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09a10a7c18f32d7070f57cb37dd35aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf09a10a7c18f32d7070f57cb37dd35aa">SOC_generateCmpssaReset</a> (uint32_t cmpssaInstance)</td></tr>
<tr class="memdesc:gaf09a10a7c18f32d7070f57cb37dd35aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate CMPSS-A reset.  <a href="group__DRV__SOC__MODULE.html#gaf09a10a7c18f32d7070f57cb37dd35aa">More...</a><br /></td></tr>
<tr class="separator:gaf09a10a7c18f32d7070f57cb37dd35aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c6d618660b47bf42f1245354c9e031"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga97c6d618660b47bf42f1245354c9e031">SOC_generateCmpssbReset</a> (uint32_t cmpssbInstance)</td></tr>
<tr class="memdesc:ga97c6d618660b47bf42f1245354c9e031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate CMPSS-B reset.  <a href="group__DRV__SOC__MODULE.html#ga97c6d618660b47bf42f1245354c9e031">More...</a><br /></td></tr>
<tr class="separator:ga97c6d618660b47bf42f1245354c9e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da339db6729ef5b169741ef36e7441d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7da339db6729ef5b169741ef36e7441d">SOC_generateEcapReset</a> (uint32_t ecapInstance)</td></tr>
<tr class="memdesc:ga7da339db6729ef5b169741ef36e7441d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate ECAP reset.  <a href="group__DRV__SOC__MODULE.html#ga7da339db6729ef5b169741ef36e7441d">More...</a><br /></td></tr>
<tr class="separator:ga7da339db6729ef5b169741ef36e7441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7398c49f0744a33b47a3b9a867ba21ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7398c49f0744a33b47a3b9a867ba21ca">SOC_generateEqepReset</a> (uint32_t eqepInstance)</td></tr>
<tr class="memdesc:ga7398c49f0744a33b47a3b9a867ba21ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate EQEP reset.  <a href="group__DRV__SOC__MODULE.html#ga7398c49f0744a33b47a3b9a867ba21ca">More...</a><br /></td></tr>
<tr class="separator:ga7398c49f0744a33b47a3b9a867ba21ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bbe0807a1982f10161fe33335c15ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga59bbe0807a1982f10161fe33335c15ad">SOC_generateSdfmReset</a> (uint32_t sdfmInstance)</td></tr>
<tr class="memdesc:ga59bbe0807a1982f10161fe33335c15ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SDFM reset.  <a href="group__DRV__SOC__MODULE.html#ga59bbe0807a1982f10161fe33335c15ad">More...</a><br /></td></tr>
<tr class="separator:ga59bbe0807a1982f10161fe33335c15ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc7dab40edf82ea42221755ed7ced50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5fc7dab40edf82ea42221755ed7ced50">SOC_generateDacReset</a> (void)</td></tr>
<tr class="memdesc:ga5fc7dab40edf82ea42221755ed7ced50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate DAC reset.  <a href="group__DRV__SOC__MODULE.html#ga5fc7dab40edf82ea42221755ed7ced50">More...</a><br /></td></tr>
<tr class="separator:ga5fc7dab40edf82ea42221755ed7ced50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3a68e44799c28c59bb37496d778fb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gacc3a68e44799c28c59bb37496d778fb5">SOC_generateAdcReset</a> (uint32_t adcInstance)</td></tr>
<tr class="memdesc:gacc3a68e44799c28c59bb37496d778fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate ADC reset.  <a href="group__DRV__SOC__MODULE.html#gacc3a68e44799c28c59bb37496d778fb5">More...</a><br /></td></tr>
<tr class="separator:gacc3a68e44799c28c59bb37496d778fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59aa8fd73086da0b3212bed1b9bccda6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga59aa8fd73086da0b3212bed1b9bccda6">Soc_enableEPWMHalt</a> (uint32_t epwmInstance)</td></tr>
<tr class="memdesc:ga59aa8fd73086da0b3212bed1b9bccda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt EPWM with corresponding cPU.  <a href="group__DRV__SOC__MODULE.html#ga59aa8fd73086da0b3212bed1b9bccda6">More...</a><br /></td></tr>
<tr class="separator:ga59aa8fd73086da0b3212bed1b9bccda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04470be7f88d3979046413da85cc46f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gae04470be7f88d3979046413da85cc46f">Soc_disableEPWMHalt</a> (uint32_t epwmInstance)</td></tr>
<tr class="memdesc:gae04470be7f88d3979046413da85cc46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt EPWM with corresponding cPU.  <a href="group__DRV__SOC__MODULE.html#gae04470be7f88d3979046413da85cc46f">More...</a><br /></td></tr>
<tr class="separator:gae04470be7f88d3979046413da85cc46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b1cc633a86a2bb7c96cd6f16b8e6d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga52b1cc633a86a2bb7c96cd6f16b8e6d6">Soc_enableECAPHalt</a> (uint32_t ecapInstance)</td></tr>
<tr class="memdesc:ga52b1cc633a86a2bb7c96cd6f16b8e6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt ECAP with corresponding cPU.  <a href="group__DRV__SOC__MODULE.html#ga52b1cc633a86a2bb7c96cd6f16b8e6d6">More...</a><br /></td></tr>
<tr class="separator:ga52b1cc633a86a2bb7c96cd6f16b8e6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82bad0fcc61abe172f4ea112e32c632"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf82bad0fcc61abe172f4ea112e32c632">Soc_disableECAPHalt</a> (uint32_t ecapInstance)</td></tr>
<tr class="memdesc:gaf82bad0fcc61abe172f4ea112e32c632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt ECAP with corresponding cPU.  <a href="group__DRV__SOC__MODULE.html#gaf82bad0fcc61abe172f4ea112e32c632">More...</a><br /></td></tr>
<tr class="separator:gaf82bad0fcc61abe172f4ea112e32c632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ab1731f184ef1dd12b954225dcba5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga14ab1731f184ef1dd12b954225dcba5d">SOC_generateOttoReset</a> (uint32_t ottoInstance)</td></tr>
<tr class="memdesc:ga14ab1731f184ef1dd12b954225dcba5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate OTTO reset.  <a href="group__DRV__SOC__MODULE.html#ga14ab1731f184ef1dd12b954225dcba5d">More...</a><br /></td></tr>
<tr class="separator:ga14ab1731f184ef1dd12b954225dcba5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4e609bf319d11a408ef078fc1df0f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga8d4e609bf319d11a408ef078fc1df0f7">SOC_selectIcssGpiMux</a> (uint8_t pru_instance, uint32_t mask)</td></tr>
<tr class="memdesc:ga8d4e609bf319d11a408ef078fc1df0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of ICSS GPI MUX.  <a href="group__DRV__SOC__MODULE.html#ga8d4e609bf319d11a408ef078fc1df0f7">More...</a><br /></td></tr>
<tr class="separator:ga8d4e609bf319d11a408ef078fc1df0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b18d9ae7fcfa9084f57621a087c650d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga6b18d9ae7fcfa9084f57621a087c650d">SOC_setResetCPSWBit</a> ()</td></tr>
<tr class="memdesc:ga6b18d9ae7fcfa9084f57621a087c650d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setting CPSW hard reset Bit.  <a href="group__DRV__SOC__MODULE.html#ga6b18d9ae7fcfa9084f57621a087c650d">More...</a><br /></td></tr>
<tr class="separator:ga6b18d9ae7fcfa9084f57621a087c650d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5e352414910b246fb98d654bf86e76"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5e5e352414910b246fb98d654bf86e76">SOC_clearResetCPSWBit</a> ()</td></tr>
<tr class="memdesc:ga5e5e352414910b246fb98d654bf86e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clearing CPSW hard reset bit.  <a href="group__DRV__SOC__MODULE.html#ga5e5e352414910b246fb98d654bf86e76">More...</a><br /></td></tr>
<tr class="separator:ga5e5e352414910b246fb98d654bf86e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9a3dd12ed6ec3bce4b786744c5cb134d">SOC_virtToPhy</a> (void *virtAddr)</td></tr>
<tr class="memdesc:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOC Virtual (CPU) to Physical address translation function.  <a href="group__DRV__SOC__MODULE.html#ga9a3dd12ed6ec3bce4b786744c5cb134d">More...</a><br /></td></tr>
<tr class="separator:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga91e92e9398edf29e171ad3974ca8ef1d">SOC_phyToVirt</a> (uint64_t phyAddr)</td></tr>
<tr class="memdesc:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical to Virtual (CPU) address translation function.  <a href="group__DRV__SOC__MODULE.html#ga91e92e9398edf29e171ad3974ca8ef1d">More...</a><br /></td></tr>
<tr class="separator:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ea1589a062cf65281e0854f5f706d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga27ea1589a062cf65281e0854f5f706d1">SOC_configSlewRate</a> (uint32_t baseAddr, uint32_t bankNum, uint32_t groupNum, uint32_t samplePeriod)</td></tr>
<tr class="memdesc:ga27ea1589a062cf65281e0854f5f706d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure GPIO pin Slew rate.  <a href="group__DRV__SOC__MODULE.html#ga27ea1589a062cf65281e0854f5f706d1">More...</a><br /></td></tr>
<tr class="separator:ga27ea1589a062cf65281e0854f5f706d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d169293015dbfab92d8147d889c76c3"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga3d169293015dbfab92d8147d889c76c3">UART_IsBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3d169293015dbfab92d8147d889c76c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to validate UART base address.  <a href="group__DRV__SOC__MODULE.html#ga3d169293015dbfab92d8147d889c76c3">More...</a><br /></td></tr>
<tr class="separator:ga3d169293015dbfab92d8147d889c76c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2830abb64f4f9a91ef77032e063b9418"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga2830abb64f4f9a91ef77032e063b9418">SOC_getFlashDataBaseAddr</a> (void)</td></tr>
<tr class="memdesc:ga2830abb64f4f9a91ef77032e063b9418"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the SOC mapped data base address of the flash.  <a href="group__DRV__SOC__MODULE.html#ga2830abb64f4f9a91ef77032e063b9418">More...</a><br /></td></tr>
<tr class="separator:ga2830abb64f4f9a91ef77032e063b9418"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b3254ebe139513b1ac0a8f40684a700f.html">soc</a></li><li class="navelem"><a class="el" href="dir_459174666158c3e3954cc9c7979ffce6.html">am263x</a></li><li class="navelem"><a class="el" href="soc_8h.html">soc.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
