v 19990302
C 18600 21500 1 0 0 EMBEDDED555-1.sym
[
T 20200 22000 3 8 1 0 0
OUT
T 20130 22698 3 8 1 0 0
CTRL
T 20000 23100 3 8 1 0 0
THRES
T 20169 23502 3 8 1 0 0
DISC
P 20600 22000 20900 22000 1
{
T 20698 22068 5 8 1 1 0
pin3=3
}
P 20600 22700 20900 22700 1
{
T 20698 22766 5 8 1 1 0
pin5=5
}
P 20600 23100 20900 23100 1
{
T 20698 23165 5 8 1 1 0
pin6=6
}
P 20600 23500 20900 23500 1
{
T 20698 23570 5 8 1 1 0
pin7=7
}
T 19106 23902 3 8 1 0 0
RESET
T 20040 23902 3 8 1 0 0
VCC
P 20200 24100 20200 24400 1
{
T 20001 24222 5 8 1 1 0
pin8=8
}
P 19400 24100 19400 24400 1
{
T 19202 24222 5 8 1 1 0
pin4=4
}
T 19000 23100 3 8 1 0 0
TRIG
T 19000 22000 3 8 1 0 0
GND
P 18600 23100 18900 23100 1
{
T 18696 23165 5 8 1 1 0
pin2=2
}
P 18600 22000 18900 22000 1
{
T 18729 22068 5 8 1 1 0
pin1=1
}
T 18900 21500 3 10 1 0 0
555
B 18900 21800 1700 2300 3
{
T 20900 24000 5 10 0 0 0
device=555
}
]
C 23400 19500 1 0 0 EMBEDDED68000.sym
[
T 26449 21303 3 8 1 0 0
A21
T 26449 21898 3 8 1 0 0
A23
T 26449 21601 3 8 1 0 0
A22
T 26449 20999 3 8 1 0 0
A20
T 26530 27007 3 8 1 0 0
D0
T 26530 26710 3 8 1 0 0
D1
T 26530 26405 3 8 1 0 0
D2
T 26530 26108 3 8 1 0 0
D3
T 26530 25804 3 8 1 0 0
D4
T 26530 25506 3 8 1 0 0
D5
T 26530 25209 3 8 1 0 0
D6
T 26530 24905 3 8 1 0 0
D7
T 26530 24608 3 8 1 0 0
D8
T 26530 24303 3 8 1 0 0
D9
T 26487 24006 3 8 1 0 0
D10
T 26487 23709 3 8 1 0 0
D11
T 26487 23405 3 8 1 0 0
D12
T 26487 23108 3 8 1 0 0
D13
T 26487 22803 3 8 1 0 0
D14
T 26487 22506 3 8 1 0 0
D15
V 26850 20300 50 6
P 26800 21000 27200 21000 1
{
T 26900 21042 5 8 1 1 0
pin48=48
}
P 26800 21300 27200 21300 1
{
T 26900 21342 5 8 1 1 0
pin50=50
}
P 26800 21600 27200 21600 1
{
T 26900 21642 5 8 1 1 0
pin51=51
}
P 26800 21900 27200 21900 1
{
T 26900 21942 5 8 1 1 0
pin52=52
}
P 26800 22500 27200 22500 1
{
T 26900 22550 5 8 1 1 0
pin54=54
}
P 26800 22800 27200 22800 1
{
T 26900 22850 5 8 1 1 0
pin55=55
}
P 26800 23100 27200 23100 1
{
T 26900 23150 5 8 1 1 0
pin56=56
}
P 26800 23400 27200 23400 1
{
T 26900 23450 5 8 1 1 0
pin57=57
}
P 26800 23700 27200 23700 1
{
T 26900 23750 5 8 1 1 0
pin58=58
}
P 26800 24000 27200 24000 1
{
T 26900 24050 5 8 1 1 0
pin59=59
}
P 26800 24300 27200 24300 1
{
T 26900 24350 5 8 1 1 0
pin60=60
}
P 26800 24600 27200 24600 1
{
T 26900 24650 5 8 1 1 0
pin61=61
}
P 26800 24900 27200 24900 1
{
T 26900 24950 5 8 1 1 0
pin62=62
}
P 26800 25200 27200 25200 1
{
T 26900 25250 5 8 1 1 0
pin63=63
}
P 26800 25500 27200 25500 1
{
T 26900 25550 5 8 1 1 0
pin64=64
}
P 26800 25800 27200 25800 1
{
T 26900 25850 5 8 1 1 0
pin1=1
}
P 26800 26100 27200 26100 1
{
T 26900 26150 5 8 1 1 0
pin2=2
}
P 26800 26400 27200 26400 1
{
T 26900 26450 5 8 1 1 0
pin3=3
}
P 26800 26700 27200 26700 1
{
T 26900 26750 5 8 1 1 0
pin4=4
}
P 26800 27000 27200 27000 1
{
T 26900 27050 5 8 1 1 0
pin5=5
}
P 27200 20300 26900 20300 1
{
T 26900 20400 5 8 1 1 0
pin10=10
}
T 26000 20300 3 8 1 0 0
DTACK
V 23750 21900 51 6
V 23750 22200 51 6
V 23750 22500 51 6
V 23750 22800 51 6
V 23750 23100 51 6
V 23750 23400 51 6
V 23750 21600 51 6
P 23700 21600 23400 21600 1
{
T 23482 21630 5 8 1 1 0
pin25=25
}
P 23700 21900 23400 21900 1
{
T 23482 21940 5 8 1 1 0
pin24=24
}
P 23700 22200 23400 22200 1
{
T 23482 22236 5 8 1 1 0
pin23=23
}
P 23700 22500 23400 22500 1
{
T 23482 22533 5 8 1 1 0
pin22=22
}
P 23700 22800 23400 22800 1
{
T 23496 22829 5 8 1 1 0
pin21=21
}
P 23700 23100 23400 23100 1
{
T 23524 23139 5 8 1 1 0
pin12=12
}
P 23700 23400 23400 23400 1
{
T 23524 23436 5 8 1 1 0
pin13=13
}
T 23900 21600 3 8 1 0 0
IPL0
T 23900 21900 3 8 1 0 0
IPL1
T 23900 22200 3 8 1 0 0
IPL2
T 23900 22500 3 8 1 0 0
BERR
T 23900 22800 3 8 1 0 0
VPA
T 23900 23100 3 8 1 0 0
BGACK
T 23900 23400 3 8 1 0 0
BR
P 23400 25900 23800 25900 1
{
T 23544 25938 5 8 1 1 0
pin15=15
}
P 24500 27400 24500 27800 1
{
T 24300 27495 5 8 1 1 0
pin14=14
}
P 26100 27400 26100 27800 1
{
T 25845 27495 5 8 1 1 0
pin49=49
}
T 24300 27200 3 8 1 0 0
VCC
T 23900 25900 3 8 1 0 0
CLK68
P 24500 19500 24500 19900 1
{
T 24270 19695 5 8 1 1 0
pin16=16
}
P 26100 19500 26100 19900 1
{
T 25815 19695 5 8 1 1 0
pin53=53
}
V 23750 20600 51 6
P 23700 20600 23400 20600 1
{
T 23524 20637 5 8 1 1 0
pin17=17
}
T 23900 20600 3 8 1 0 0
HALT
V 23750 20300 51 6
P 23700 20300 23400 20300 1
{
T 23524 20327 5 8 1 1 0
pin18=18
}
T 23900 20300 3 8 1 0 0
RESET
B 23800 19900 3000 7500 3
{
T 27000 27400 5 10 0 0 0
device=68000
}
T 24900 26500 3 10 1 0 0
68000
T 25000 20000 3 8 1 0 0
GND
]
C 18600 19900 1 0 0 EMBEDDED68K_reset.sym
[
P 20600 20500 20300 20500 1
P 20600 20200 20300 20200 1
P 20600 20800 20300 20800 1
T 19500 20500 3 8 1 0 0
RESET_L
T 19000 20200 3 8 1 0 0
SLAVE_CLR_H
T 19600 20800 3 8 1 0 0
HALT_L
T 18600 19900 3 8 1 0 0
POWER-UP/RESET
B 18600 20100 1700 900 3
]
C 27700 22200 1 0 0 EMBEDDEDam9128-1.sym
[
P 28300 22500 28300 22200 1
{
T 28120 22350 5 8 1 1 0
pin17=17
}
P 28600 22500 28600 22200 1
{
T 28412 22350 5 8 1 1 0
pin16=16
}
P 28900 22500 28900 22200 1
{
T 28720 22350 5 8 1 1 0
pin15=15
}
P 29200 22500 29200 22200 1
{
T 29005 22350 5 8 1 1 0
pin14=14
}
P 29500 22500 29500 22200 1
{
T 29312 22350 5 8 1 1 0
pin13=13
}
P 29800 22500 29800 22200 1
{
T 29642 22350 5 8 1 1 0
pin11=11
}
P 30100 22500 30100 22200 1
{
T 29882 22350 5 8 1 1 0
pin10=10
}
P 30400 22500 30400 22200 1
{
T 30288 22350 5 8 1 1 0
pin9=9
}
T 28202 22552 3 8 1 0 0
D7
T 28501 22552 3 8 1 0 0
D6
T 28801 22552 3 8 1 0 0
D5
T 29100 22552 3 8 1 0 0
D4
T 29400 22552 3 8 1 0 0
D3
T 29699 22552 3 8 1 0 0
D2
T 29999 22552 3 8 1 0 0
D1
T 30299 22552 3 8 1 0 0
D0
T 28900 23300 3 10 1 0 0
AM9128
P 27700 24000 28000 24000 1
{
T 27899 24045 5 8 1 1 0
pin7=7
}
P 27700 23700 28000 23700 1
{
T 27899 23739 5 8 1 1 0
pin8=8
}
P 27700 24300 28000 24300 1
{
T 27899 24342 5 8 1 1 0
pin6=6
}
P 27700 24600 28000 24600 1
{
T 27899 24640 5 8 1 1 0
pin5=5
}
P 27700 26100 28000 26100 1
{
T 27779 26144 5 8 1 1 0
pin23=23
}
P 27700 25800 28000 25800 1
{
T 27899 25840 5 8 1 1 0
pin1=1
}
P 27700 25500 28000 25500 1
{
T 27899 25542 5 8 1 1 0
pin2=2
}
P 27700 25200 28000 25200 1
{
T 27899 25244 5 8 1 1 0
pin3=3
}
P 27700 24900 28000 24900 1
{
T 27899 24938 5 8 1 1 0
pin4=4
}
P 27700 26400 28000 26400 1
{
T 27779 26454 5 8 1 1 0
pin22=22
}
P 27700 26700 28000 26700 1
{
T 27820 26745 5 8 1 1 0
pin19=19
}
T 28037 26702 3 8 1 0 0
A10
T 28037 26402 3 8 1 0 0
A9
T 28037 26103 3 8 1 0 0
A8
T 28037 25803 3 8 1 0 0
A7
T 28037 25496 3 8 1 0 0
A6
T 28037 25197 3 8 1 0 0
A5
T 28037 24897 3 8 1 0 0
A4
T 28037 24598 3 8 1 0 0
A3
T 28037 24298 3 8 1 0 0
A2
T 28037 23999 3 8 1 0 0
A1
T 28037 23699 3 8 1 0 0
A0
T 28037 23400 3 8 1 0 0
WE
T 28037 23100 3 8 1 0 0
OE
T 28037 22801 3 8 1 0 0
CE
V 27950 23400 50 6
V 27950 23100 50 6
V 27950 22800 50 6
P 27900 23400 27700 23400 1
{
T 27758 23430 5 8 1 1 0
pin21=21
}
P 27900 23100 27700 23100 1
{
T 27728 23128 5 8 1 1 0
pin20=20
}
P 27900 22800 27700 22800 1
{
T 27758 22830 5 8 1 1 0
pin18=18
}
B 28000 22500 2700 4500 3
{
T 31000 26800 5 10 0 0 0
device=AM9128
}
]
C 18000 18700 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 18000 18900 18200 18900 1
{
T 18100 18936 5 8 1 1 0
pin1=1
}
P 18900 18900 18700 18900 1
{
T 18700 18936 5 8 1 1 0
pin2=2
}
L 18400 19100 18400 18700 3
L 18500 19100 18500 18700 3
L 18700 18900 18500 18900 3
L 18400 18900 18200 18900 3
{
T 18300 19300 5 10 0 0 0
device=CAPACITOR
}
]
C 18000 18000 1 0 0 EMBEDDEDcapacitor-2.sym
[
P 18000 18200 18200 18200 1
{
T 18100 18234 5 8 1 1 0
pin1=1
}
P 18900 18200 18700 18200 1
{
T 18700 18234 5 8 1 1 0
pin2=2
}
L 18400 18400 18400 18000 3
L 18700 18200 18500 18200 3
L 18400 18200 18200 18200 3
{
T 18400 18600 5 10 0 0 0
device=POLARIZED CAPACITOR
}
A 19200 18200 700 165 30 3
L 18289 18400 18289 18300 3
L 18340 18349 18240 18349 3
]
C 20300 16800 1 0 0 EMBEDDEDosc-1.sym
[
P 21500 17300 21200 17300 1
{
T 21238 17332 5 10 1 1 0
pin8=8
}
T 20300 16800 3 8 1 0 0
OSC
B 20300 17000 900 600 3
{
T 21200 17700 5 10 0 0 0
device=OSC
}
]
C 18000 17400 1 0 0 EMBEDDEDresistor-1.sym
[
L 18600 17600 18500 17400 3
L 18500 17400 18400 17600 3
L 18400 17600 18300 17400 3
L 18300 17400 18200 17600 3
{
T 18300 17800 5 10 0 0 0
device=RESISTOR
}
L 18600 17600 18700 17400 3
L 18700 17400 18750 17500 3
P 18900 17500 18750 17500 1
{
T 18800 17526 5 8 1 1 0
pin2=2
}
P 18000 17500 18152 17500 1
{
T 18100 17526 5 8 1 1 0
pin1=1
}
L 18201 17600 18150 17500 3
]
C 26000 17300 1 0 0 EMBEDDED7402-1.sym
[
L 26260 17500 26600 17500 3
L 26260 18100 26600 18100 3
{
T 26600 18200 5 10 0 0 0
device=7402
}
T 26300 17300 3 8 1 0 0
7402
A 26000 17800 400 -48 97 3
P 26300 18000 26000 18000 1
{
T 26135 18040 5 8 1 1 0
pin1=1
}
P 26300 17600 26000 17600 1
{
T 26142 17640 5 8 1 1 0
pin2=2
}
V 27038 17800 50 6
P 27300 17800 27088 17800 1
{
T 27091 17840 5 8 1 1 0
pin3=3
}
A 26600 17900 400 270 76 3
A 26600 17700 400 90 -76 3
]
C 25100 16500 1 0 0 EMBEDDED7404-1.sym
[
L 25400 17300 25900 17000 3
{
T 25700 17400 5 10 0 0 0
device=7404
}
L 25900 17000 25400 16700 3
L 25400 17300 25400 17000 3
L 25400 17000 25400 16700 3
V 25950 17000 50 6
P 25400 17000 25100 17000 1
{
T 25301 17057 5 8 1 1 0
pine1=1
}
T 25400 16500 3 8 1 1 0
name=7404
P 26200 17000 26000 17000 1
{
T 26021 17057 5 8 1 1 0
pine2=2
}
T 25400 16500 3 8 1 0 0
7404
]
C 26600 15900 1 0 0 EMBEDDED7404-2.sym
[
L 26900 16700 27400 16400 3
{
T 27200 16700 5 10 0 0 0
device=7404
}
L 27400 16400 26900 16100 3
L 26900 16700 26900 16400 3
L 26900 16400 26900 16100 3
V 26850 16400 49 6
T 26900 15900 3 8 1 0 0
7404
P 27700 16400 27400 16400 1
{
T 27399 16454 5 8 1 1 0
pine2=2
}
P 26800 16400 26600 16400 1
{
T 26756 16454 5 8 1 1 0
pine1=1
}
]
C 25000 15300 1 0 0 EMBEDDED7407-1.sym
[
L 25300 16100 25800 15800 3
{
T 25600 16100 5 10 0 0 0
device=7407
}
L 25800 15800 25300 15500 3
L 25300 16100 25300 15800 3
L 25300 15800 25300 15500 3
P 25300 15800 25000 15800 1
T 25300 15300 3 8 1 0 0
7407
P 26100 15800 25800 15800 1
L 25488 15613 25619 15906 3
]
C 26500 14600 1 0 0 EMBEDDED7408-1.sym
[
L 26800 14800 26800 15400 3
T 26800 14600 3 8 1 0 0
7408
L 26800 15400 27200 15400 3
{
T 27200 15500 5 10 0 0 0
device=7408
}
L 26800 14800 27200 14800 3
A 27200 15100 300 -90 180 3
P 27500 15100 27800 15100 1
{
T 27546 15162 5 8 1 1 0
pin3=3
}
P 26800 15300 26500 15300 1
{
T 26699 15365 5 8 1 1 0
pin1=1
}
P 26800 14900 26500 14900 1
{
T 26669 14964 5 8 1 1 0
pin2=2
}
]
C 24900 13700 1 0 0 EMBEDDED7410-1.sym
[
L 25200 13900 25200 14500 3
L 25200 14500 25600 14500 3
{
T 25500 14600 5 10 0 0 0
device=7410
}
L 25200 13900 25600 13900 3
A 25600 14200 300 -90 180 3
V 25950 14200 49 6
P 26000 14200 26200 14200 1
{
T 25999 14240 5 8 1 1 0
pin4=12
}
P 25200 13800 24900 13800 1
{
T 25043 13845 5 8 1 1 0
pin3=13
}
P 25200 14600 24900 14600 1
{
T 25110 14644 5 8 1 1 0
pin1=1
}
P 25200 14200 24900 14200 1
{
T 25084 14240 5 8 1 1 0
pin2=2
}
T 25300 13700 3 8 1 0 0
7410
L 25200 13900 25200 13700 3
L 25200 14700 25200 14500 3
]
C 26600 13100 1 0 0 EMBEDDED7411-1.sym
[
L 26900 13900 27300 13900 3
{
T 27100 14000 5 10 0 0 0
device=7411
}
L 26900 13300 27300 13300 3
A 27300 13600 300 -90 180 3
P 27600 13600 27900 13600 1
{
T 27627 13644 5 8 1 1 0
pin4=12
}
P 26900 14000 26600 14000 1
{
T 26809 14040 5 8 1 1 0
pin1=1
}
P 26900 13200 26600 13200 1
{
T 26755 13246 5 8 1 1 0
pin3=13
}
P 26900 13600 26600 13600 1
{
T 26785 13640 5 8 1 1 0
pin2=2
}
L 26900 13900 26900 13300 3
L 26900 13300 26900 13100 3
L 26900 14100 26900 13900 3
T 27000 13100 3 8 1 0 0
7411
]
C 29400 18100 1 0 0 EMBEDDED74191-1.sym
[
P 31100 20200 31400 20200 1
{
T 31147 20255 5 8 1 1 0
pin3=3
}
P 31100 19900 31400 19900 1
{
T 31147 19956 5 8 1 1 0
pin2=2
}
P 31100 19600 31400 19600 1
{
T 31147 19656 5 8 1 1 0
pin6=6
}
P 31100 19300 31400 19300 1
{
T 31147 19357 5 8 1 1 0
pin7=7
}
P 31100 18700 31400 18700 1
{
T 31147 18753 5 8 1 1 0
pin12=12
}
P 29400 20200 29700 20200 1
{
T 29551 20255 5 8 1 1 0
pin15=15
}
P 29400 19900 29700 19900 1
{
T 29616 19956 5 8 1 1 0
pin1=1
}
P 29400 19600 29700 19600 1
{
T 29551 19656 5 8 1 1 0
pin10=10
}
P 29400 19300 29700 19300 1
{
T 29588 19357 5 8 1 1 0
pin9=9
}
P 29900 18400 29900 18100 1
{
T 29766 18201 5 8 1 1 0
pin5=5
}
P 30900 18400 30900 18100 1
{
T 30700 18200 5 8 1 1 0
pin14=14
}
T 29749 20198 3 8 1 0 0
A
T 29749 19900 3 8 1 0 0
B
T 29749 19602 3 8 1 0 0
C
T 29749 19298 3 8 1 0 0
D
T 29770 19001 3 8 1 0 0
LOAD
T 29800 18500 3 8 1 0 0
DU
T 30153 18500 3 8 1 0 0
CTEN
T 30700 18500 3 8 1 0 0
CLK
T 30826 18697 3 8 1 0 0
EC
T 30700 19000 3 8 1 0 0
RCO
T 30826 20199 3 8 1 0 0
QA
T 30826 19900 3 8 1 0 0
QB
T 30826 19601 3 8 1 0 0
QC
T 30826 19302 3 8 1 0 0
QD
T 29700 20600 3 10 1 0 0
74191
V 31150 19000 50 6
V 29650 19000 50 6
P 29400 19000 29600 19000 1
{
T 29545 19085 5 8 1 1 0
pin11=11
}
P 31400 19000 31200 19000 1
{
T 31148 19086 5 8 1 1 0
pin13=13
}
V 30400 18350 50 6
P 30400 18300 30400 18100 1
{
T 30266 18201 5 8 1 1 0
pin4=4
}
B 29700 18400 1400 2100 3
{
T 31500 20500 5 10 0 0 0
device=74191
}
]
C 27400 16600 1 0 0 EMBEDDED74265-1.sym
[
L 27700 17400 28200 17100 3
{
T 27900 17400 5 10 0 0 0
device=74265
}
L 28200 17100 27700 16800 3
L 27700 17400 27700 17100 3
L 27700 17100 27700 16800 3
V 28003 16896 50 6
P 27700 17100 27400 17100 1
T 27700 16600 3 8 1 0 0
74265
P 28300 16900 28060 16900 1
P 28300 17300 28000 17300 1
]
C 28000 15300 1 0 0 EMBEDDED7432-1.sym
[
L 28260 15500 28600 15500 3
L 28260 16100 28600 16100 3
{
T 28900 16300 5 10 0 0 0
device=7432
}
T 28300 15300 3 8 1 0 0
7432
A 28000 15800 400 -48 97 3
P 28300 16000 28000 16000 1
{
T 28172 16050 5 8 1 1 0
pin1=1
}
P 28300 15600 28000 15600 1
{
T 28172 15649 5 8 1 1 0
pin2=2
}
P 29300 15800 28988 15800 1
{
T 29016 15848 5 8 1 1 0
pin3=3
}
A 28600 15900 400 270 76 3
A 28600 15700 400 90 -76 3
]
C 31500 14000 1 0 0 EMBEDDED74541-1.sym
[
P 31500 16700 31800 16700 1
{
T 31642 16752 5 8 1 1 0
pin2=2
}
P 31500 16400 31800 16400 1
{
T 31642 16452 5 8 1 1 0
pin3=3
}
P 31500 16100 31800 16100 1
{
T 31642 16152 5 8 1 1 0
pin4=4
}
P 31500 15800 31800 15800 1
{
T 31642 15852 5 8 1 1 0
pin5=5
}
T 31800 17000 3 10 1 0 0
74541
V 32100 14250 48 6
P 32100 14200 32100 14000 1
{
T 31984 14101 5 8 1 1 0
pin1=1
}
T 31860 16700 3 8 1 0 0
A1
T 31860 16400 3 8 1 0 0
A2
T 31860 16100 3 8 1 0 0
A3
T 31860 15800 3 8 1 0 0
A4
T 31860 15200 3 8 1 0 0
A6
T 31860 14900 3 8 1 0 0
A7
T 31860 14600 3 8 1 0 0
A8
P 31500 15500 31800 15500 1
{
T 31642 15552 5 8 1 1 0
pin6=6
}
P 31500 15200 31800 15200 1
{
T 31642 15252 5 8 1 1 0
pin7=7
}
P 31500 14900 31800 14900 1
{
T 31642 14952 5 8 1 1 0
pin8=8
}
P 31500 14600 31800 14600 1
{
T 31642 14652 5 8 1 1 0
pin9=9
}
T 31860 15500 3 8 1 0 0
A5
T 32955 16700 3 8 1 0 0
Y1
T 32955 16400 3 8 1 0 0
Y2
T 32955 15800 3 8 1 0 0
Y4
T 32955 15200 3 8 1 0 0
Y6
T 32955 14900 3 8 1 0 0
Y7
T 32955 14600 3 8 1 0 0
Y8
T 32955 15500 3 8 1 0 0
Y5
V 32900 14250 51 6
P 32900 14200 32900 14000 1
{
T 32699 14101 5 8 1 1 0
pin19=19
}
T 32002 14360 3 8 1 0 0
1G
T 32798 14360 3 8 1 0 0
2G
P 33200 16700 33500 16700 1
{
T 33285 16752 5 8 1 1 0
pin18=18
}
P 33200 16400 33500 16400 1
{
T 33285 16452 5 8 1 1 0
pin17=17
}
P 33200 16100 33500 16100 1
{
T 33285 16152 5 8 1 1 0
pin16=16
}
P 33200 15800 33500 15800 1
{
T 33285 15852 5 8 1 1 0
pin15=15
}
P 33200 15500 33500 15500 1
{
T 33285 15552 5 8 1 1 0
pin14=14
}
P 33200 15200 33500 15200 1
{
T 33285 15252 5 8 1 1 0
pin13=13
}
P 33200 14900 33500 14900 1
{
T 33285 14952 5 8 1 1 0
pin12=12
}
P 33200 14600 33500 14600 1
{
T 33285 14652 5 8 1 1 0
pin11=11
}
T 32955 16100 3 8 1 0 0
Y3
B 31800 14300 1400 2600 3
{
T 33800 16700 5 10 0 0 0
device=74541
}
]
C 32800 19100 1 0 0 EMBEDDED7474-1.sym
[
L 33100 19800 33200 19700 3
L 33200 19700 33100 19600 3
T 33200 19800 3 8 1 0 0
CLK
T 33900 20700 3 8 1 0 0
Q
T 33200 20700 3 8 1 0 0
D
T 33900 19700 3 8 1 0 0
Q
T 33100 21100 3 8 1 0 0
7474
B 33100 19400 1000 1600 3
{
T 34400 21000 5 10 0 0 0
device=7474
}
V 33600 21051 50 6
V 33600 19353 50 6
T 33456 20799 3 8 1 0 0
CLR
T 33456 19501 3 8 1 0 0
PRE
V 34150 19700 50 6
P 33100 19700 32800 19700 1
P 33100 20700 32800 20700 1
P 34400 20700 34100 20700 1
P 33600 21100 33600 21300 1
P 33600 19100 33600 19300 1
P 34200 19700 34400 19700 1
]
C 28200 13700 1 0 0 EMBEDDED7486-1.sym
[
L 28460 13900 28800 13900 3
L 28460 14500 28800 14500 3
{
T 28900 14700 5 10 0 0 0
device=7486
}
A 28200 14200 400 -48 97 3
A 28100 14200 400 -48 97 3
T 28500 13700 3 8 1 0 0
7486
P 28500 14400 28200 14400 1
{
T 28301 14454 5 8 1 1 0
pin1=1
}
P 28500 14000 28200 14000 1
{
T 28290 14052 5 8 1 1 0
pin2=2
}
P 29188 14200 29500 14200 1
{
T 29224 14251 5 8 1 1 0
pin3=3
}
A 28800 14300 400 270 76 3
A 28800 14100 400 90 -76 3
]
C 47400 23300 1 0 0 EMBEDDED74541-1.sym
[
P 47400 26000 47700 26000 1
{
T 47542 26052 5 8 1 1 0
pin2=2
}
P 47400 25700 47700 25700 1
{
T 47542 25752 5 8 1 1 0
pin3=3
}
P 47400 25400 47700 25400 1
{
T 47542 25452 5 8 1 1 0
pin4=4
}
P 47400 25100 47700 25100 1
{
T 47542 25152 5 8 1 1 0
pin5=5
}
T 47700 26300 3 10 1 0 0
74541
V 48000 23550 48 6
P 48000 23500 48000 23300 1
{
T 47884 23401 5 8 1 1 0
pin1=1
}
T 47760 26000 3 8 1 0 0
A1
T 47760 25700 3 8 1 0 0
A2
T 47760 25400 3 8 1 0 0
A3
T 47760 25100 3 8 1 0 0
A4
T 47760 24500 3 8 1 0 0
A6
T 47760 24200 3 8 1 0 0
A7
T 47760 23900 3 8 1 0 0
A8
P 47400 24800 47700 24800 1
{
T 47542 24852 5 8 1 1 0
pin6=6
}
P 47400 24500 47700 24500 1
{
T 47542 24552 5 8 1 1 0
pin7=7
}
P 47400 24200 47700 24200 1
{
T 47542 24252 5 8 1 1 0
pin8=8
}
P 47400 23900 47700 23900 1
{
T 47542 23952 5 8 1 1 0
pin9=9
}
T 47760 24800 3 8 1 0 0
A5
T 48855 26000 3 8 1 0 0
Y1
T 48855 25700 3 8 1 0 0
Y2
T 48855 25100 3 8 1 0 0
Y4
T 48855 24500 3 8 1 0 0
Y6
T 48855 24200 3 8 1 0 0
Y7
T 48855 23900 3 8 1 0 0
Y8
T 48855 24800 3 8 1 0 0
Y5
V 48800 23550 51 6
P 48800 23500 48800 23300 1
{
T 48599 23401 5 8 1 1 0
pin19=19
}
T 47902 23660 3 8 1 0 0
1G
T 48698 23660 3 8 1 0 0
2G
P 49100 26000 49400 26000 1
{
T 49185 26052 5 8 1 1 0
pin18=18
}
P 49100 25700 49400 25700 1
{
T 49185 25752 5 8 1 1 0
pin17=17
}
P 49100 25400 49400 25400 1
{
T 49185 25452 5 8 1 1 0
pin16=16
}
P 49100 25100 49400 25100 1
{
T 49185 25152 5 8 1 1 0
pin15=15
}
P 49100 24800 49400 24800 1
{
T 49185 24852 5 8 1 1 0
pin14=14
}
P 49100 24500 49400 24500 1
{
T 49185 24552 5 8 1 1 0
pin13=13
}
P 49100 24200 49400 24200 1
{
T 49185 24252 5 8 1 1 0
pin12=12
}
P 49100 23900 49400 23900 1
{
T 49185 23952 5 8 1 1 0
pin11=11
}
T 48855 25400 3 8 1 0 0
Y3
B 47700 23600 1400 2600 3
{
T 49700 26000 5 10 0 0 0
device=74541
}
]
C 44900 19700 1 0 0 EMBEDDED74138-1.sym
[
P 44900 22600 45200 22600 1
{
T 45042 22652 5 8 1 1 0
pin1=1
}
T 45260 22600 3 8 1 0 0
A
P 44900 22300 45200 22300 1
{
T 45042 22352 5 8 1 1 0
pin2=2
}
T 45260 22300 3 8 1 0 0
B 
P 44900 22000 45200 22000 1
{
T 45042 22052 5 8 1 1 0
pin3=3
}
T 45260 22000 3 8 1 0 0
C
V 45150 21600 50 6
P 44900 21600 45100 21600 1
{
T 45042 21652 5 8 1 1 0
pin4=4
}
T 45260 21600 3 8 1 0 0
G2A
V 45150 21300 50 6
P 44900 21300 45100 21300 1
{
T 45042 21352 5 8 1 1 0
pin5=5
}
T 45260 21300 3 8 1 0 0
G2B
P 44900 21000 45200 21000 1
{
T 45042 21052 5 8 1 1 0
pin6=6
}
T 45260 21000 3 8 1 0 0
G1
P 44900 20500 45200 20500 1
{
T 45042 20552 5 8 1 1 0
pin7=7
}
T 45260 20500 3 8 1 0 0
Y7
P 44900 20100 45200 20100 1
{
T 45042 20152 5 8 1 1 0
pin8=8
}
T 45260 20100 3 8 1 0 0
GND
P 46600 22600 46900 22600 1
{
T 46685 22652 5 8 1 1 0
pin16=16
}
T 46295 22600 3 8 1 0 0
Vcc
V 46650 22100 50 6
P 46700 22100 46900 22100 1
{
T 46685 22152 5 8 1 1 0
pin15=15 
}
T 46360 22100 3 8 1 0 0
Y0
V 46650 21800 50 6
P 46700 21800 46900 21800 1
{
T 46685 21852 5 8 1 1 0
pin14=14
}
T 46360 21800 3 8 1 0 0
Y1
V 46650 21500 50 6
P 46700 21500 46900 21500 1
{
T 46685 21552 5 8 1 1 0
pin13=13
}
T 46360 21500 3 8 1 0 0
Y2 
V 46650 21200 50 6
P 46700 21200 46900 21200 1
{
T 46685 21252 5 8 1 1 0
pin12=12
}
T 46360 21200 3 8 1 0 0
Y3
V 46650 20900 50 6
P 46700 20900 46900 20900 1
{
T 46685 20952 5 8 1 1 0
pin11=11
}
T 46360 20900 3 8 1 0 0
Y4
V 46650 20600 50 6
P 46700 20600 46900 20600 1
{
T 46650 20652 5 8 1 1 0
pin10=10
}
T 46360 20600 3 8 1 0 0
Y5
V 46650 20300 50 6
P 46700 20300 46900 20300 1
{
T 46650 20352 5 8 1 1 0
pin9=9
}
T 46360 20300 3 8 1 0 0
Y6
B 45200 20000 1400 2800 3
{
T 47300 22600 5 10 0 0 0
device=74138
}
T 45200 22840 3 10 1 0 0
74138
]
C 35500 23100 1 0 0 EMBEDDED74139-1.sym
[
V 35750 26000 50 6
P 35500 26000 35700 26000 1
{
T 35642 26052 5 8 1 1 0
pin1=1
}
T 35860 26000 3 8 1 0 0
G1 
P 35500 25600 35800 25600 1
{
T 35642 25652 5 8 1 1 0
pin2=2
}
T 35860 25600 3 8 1 0 0
A1 
P 35500 25300 35800 25300 1
{
T 35642 25352 5 8 1 1 0
pin3=3
}
T 35860 25300 3 8 1 0 0
B1
V 35750 24900 50 6
P 35500 24900 35700 24900 1
{
T 35642 24952 5 8 1 1 0
pin4=4
}
T 35860 24900 3 8 1 0 0
1Y0 
V 35750 24600 50 6
P 35500 24600 35700 24600 1
{
T 35642 24652 5 8 1 1 0
pin5=5
}
T 35860 24600 3 8 1 0 0
1Y1
V 35750 24300 50 6
P 35500 24300 35700 24300 1
{
T 35642 24352 5 8 1 1 0
pin6=6
}
T 35860 24300 3 8 1 0 0
1Y2
V 35750 24000 50 6
P 35500 24000 35700 24000 1
{
T 35642 24052 5 8 1 1 0
pin7=7
}
T 35860 24000 3 8 1 0 0
1Y3
P 35500 23500 35800 23500 1
{
T 35642 23552 5 8 1 1 0
pin8=8
}
T 35860 23500 3 8 1 0 0
GND
P 37200 26400 37500 26400 1
{
T 37285 26452 5 8 1 1 0
pin16=16
}
T 36895 26400 3 8 1 0 0
Vcc
V 37250 26000 50 6
P 37300 26000 37500 26000 1
{
T 37285 26052 5 8 1 1 0
pin15=15
}
T 36960 26000 3 8 1 0 0
G2  
P 37200 25600 37500 25600 1
{
T 37285 25652 5 8 1 1 0
pin14=14
}
T 36960 25600 3 8 1 0 0
A2
P 37200 25300 37500 25300 1
{
T 37285 25352 5 8 1 1 0
pin13=13
}
T 36960 25300 3 8 1 0 0
B2
V 37250 24900 50 6
P 37300 24900 37500 24900 1
{
T 37285 24952 5 8 1 1 0
pin12=12
}
T 36860 24900 3 8 1 0 0
2Y0
V 37250 24600 50 6
P 37300 24600 37500 24600 1
{
T 37285 24652 5 8 1 1 0
pin11=11
}
T 36860 24600 3 8 1 0 0
2Y1
V 37250 24300 50 6
P 37300 24300 37500 24300 1
{
T 37285 24352 5 8 1 1 0
pin10=10
}
T 36860 24300 3 8 1 0 0
2Y2
V 37250 24000 50 6
P 37300 24000 37500 24000 1
{
T 37285 24052 5 8 1 1 0
pin9=9
}
T 36860 24000 3 8 1 0 0
2Y3
B 35800 23400 1400 3200 3
{
T 37800 26200 5 10 0 0 0
device=74139
}
T 35800 26640 3 10 1 0 0
74139
]
C 45000 23000 1 0 0 EMBEDDED74151-1.sym
[
P 45000 25800 45300 25800 1
{
T 45142 25852 5 8 1 1 0
pin1=1
}
T 45360 25800 3 8 1 0 0
3
T 45480 25722 3 8 1 0 0
IN 
P 45000 25500 45300 25500 1
{
T 45142 25552 5 8 1 1 0
pin2=2
}
T 45360 25500 3 8 1 0 0
2
T 45480 25422 3 8 1 0 0
IN
P 45000 25200 45300 25200 1
{
T 45142 25252 5 8 1 1 0
pin3=3
}
T 45380 25200 3 8 1 0 0
1
T 45480 25122 3 8 1 0 0
IN
P 45000 24900 45300 24900 1
{
T 45142 24952 5 8 1 1 0
pin4=4
}
T 45360 24900 3 8 1 0 0
0
T 45480 24822 3 8 1 0 0
IN 
P 45000 24500 45300 24500 1
{
T 45142 24552 5 8 1 1 0
pin5=5
}
T 45360 24500 3 8 1 0 0
Y
T 45480 24422 3 8 1 0 0
OUT
V 45250 24200 50 6
P 45000 24200 45200 24200 1
{
T 45142 24252 5 8 1 1 0
pin6=6
}
T 45360 24200 3 8 1 0 0
W
T 45500 24122 3 8 1 0 0
OUT
V 45250 23700 50 6
P 45000 23700 45200 23700 1
{
T 45142 23752 5 8 1 1 0
pin7=7
}
T 45360 23700 3 8 1 0 0
STROBE
P 45000 23400 45300 23400 1
{
T 45142 23452 5 8 1 1 0
pin8=8
}
T 45360 23400 3 8 1 0 0
GND
P 46700 26100 47000 26100 1
{
T 46785 26152 5 8 1 1 0
pin16=16
}
T 46395 26100 3 8 1 0 0
Vcc
P 46700 25800 47000 25800 1
{
T 46785 25852 5 8 1 1 0
pin15=15
}
T 46350 25800 3 8 1 0 0
4
T 46480 25722 3 8 1 0 0
IN
P 46700 25500 47000 25500 1
{
T 46785 25552 5 8 1 1 0
pin13=14
}
T 46350 25500 3 8 1 0 0
5
T 46480 25422 3 8 1 0 0
IN 
P 46700 25200 47000 25200 1
{
T 46785 25252 5 8 1 1 0
pin13=13
}
T 46350 25200 3 8 1 0 0
6
T 46480 25122 3 8 1 0 0
IN
P 46700 24900 47000 24900 1
{
T 46785 24952 5 8 1 1 0
pin12=12
}
T 46350 24900 3 8 1 0 0
7
T 46480 24822 3 8 1 0 0
IN
P 46700 24400 47000 24400 1
{
T 46785 24452 5 8 1 1 0
pin11=11
}
T 46220 24400 3 8 1 0 0
A
T 46350 24322 3 8 1 0 0
SEL 
P 46700 24100 47000 24100 1
{
T 46785 24152 5 8 1 1 0
pin10=10
}
T 46220 24100 3 8 1 0 0
B
T 46350 24022 3 8 1 0 0
SEL
P 46700 23800 47000 23800 1
{
T 46785 23852 5 8 1 1 0
pin9=9
}
T 46220 23800 3 8 1 0 0
C
T 46350 23722 3 8 1 0 0
SEL
B 45300 23300 1400 3000 3
{
T 47300 25900 5 10 0 0 0
device=74151
}
T 45300 26350 3 10 1 0 0
74151
]
C 47400 19600 1 0 0 EMBEDDED74153-1.sym
[
V 47650 22500 50 6
P 47400 22500 47600 22500 1
{
T 47542 22552 5 8 1 1 0
pin1=1
}
T 47760 22500 3 8 1 0 0
EN
T 48020 22422 3 8 1 0 0
1G
P 47400 22200 47700 22200 1
{
T 47542 22252 5 8 1 1 0
pin2=2
}
T 47760 22200 3 8 1 0 0
B
T 47880 22122 3 8 1 0 0
SEL
P 47400 21700 47700 21700 1
{
T 47542 21752 5 8 1 1 0
pin3=3
}
T 47760 21700 3 8 1 0 0
1C3
T 48020 21622 3 8 1 0 0
IN
P 47400 21400 47700 21400 1
{
T 47542 21452 5 8 1 1 0
pin4=4
}
T 47760 21400 3 8 1 0 0
1C2
T 48020 21322 3 8 1 0 0
IN
P 47400 21100 47700 21100 1
{
T 47542 21152 5 8 1 1 0
pin5=5
}
T 47760 21100 3 8 1 0 0
1C1
T 48020 21022 3 8 1 0 0
IN
P 47400 20800 47700 20800 1
{
T 47542 20852 5 8 1 1 0
pin6=6
}
T 47760 20800 3 8 1 0 0
1C0
T 48020 20722 3 8 1 0 0
IN
P 47400 20400 47700 20400 1
{
T 47542 20452 5 8 1 1 0
pin7=7
}
T 47760 20400 3 8 1 0 0
1Y
T 47880 20322 3 8 1 0 0
OUT
P 47400 20000 47700 20000 1
{
T 47542 20052 5 8 1 1 0
pin8=8
}
T 47760 20000 3 8 1 0 0
GND
P 49100 22800 49400 22800 1
{
T 49185 22852 5 8 1 1 0
pin16=16
}
T 48795 22800 3 8 1 0 0
Vcc
V 49150 22500 50 6
P 49200 22500 49400 22500 1
{
T 49185 22552 5 8 1 1 0
pin15=15
}
T 48600 22500 3 8 1 0 0
EN
T 48850 22422 3 8 1 0 0
2G
P 49100 22200 49400 22200 1
{
T 49185 22252 5 8 1 1 0
pin14=14
}
T 48600 22200 3 8 1 0 0
A
T 48750 22122 3 8 1 0 0
SEL
P 49100 21700 49400 21700 1
{
T 49185 21752 5 8 1 1 0
pin13=13
}
T 48550 21700 3 8 1 0 0
2C3
T 48900 21622 3 8 1 0 0
IN 
P 49100 21400 49400 21400 1
{
T 49185 21452 5 8 1 1 0
pin12=12
}
T 48550 21400 3 8 1 0 0
2C2
T 48900 21322 3 8 1 0 0
IN
P 49100 21100 49400 21100 1
{
T 49185 21152 5 8 1 1 0
pin11=11
}
T 48550 21100 3 8 1 0 0
2C1
T 48900 21022 3 8 1 0 0
IN
P 49100 20800 49400 20800 1
{
T 49185 20852 5 8 1 1 0
pin10=10
}
T 48550 20800 3 8 1 0 0
2C0
T 48900 20722 3 8 1 0 0
IN
P 49100 20400 49400 20400 1
{
T 49185 20452 5 8 1 1 0
pin9=9
}
T 48500 20400 3 8 1 0 0
2Y
T 48700 20322 3 8 1 0 0
OUT 
B 47700 19900 1400 3100 3
{
T 49900 22700 5 10 0 0 0
device=74153
}
T 47700 23050 3 10 1 0 0
74153
]
C 35500 18200 1 0 0 EMBEDDED74154-1.sym
[
P 35500 22000 35800 22000 1
{
T 35642 22052 5 8 1 1 0
pin1=1
}
T 35860 22000 3 8 1 0 0
Y0
P 35500 21700 35800 21700 1
{
T 35642 21752 5 8 1 1 0
pin2=2
}
T 35860 21700 3 8 1 0 0
Y1
P 35500 21400 35800 21400 1
{
T 35642 21452 5 8 1 1 0
pin3=3
}
T 35860 21400 3 8 1 0 0
Y2
P 35500 21100 35800 21100 1
{
T 35642 21152 5 8 1 1 0
pin4=4
}
T 35860 21100 3 8 1 0 0
Y3
P 35500 20800 35800 20800 1
{
T 35642 20852 5 8 1 1 0
pin5=5
}
T 35860 20800 3 8 1 0 0
Y4
P 35500 20500 35800 20500 1
{
T 35642 20552 5 8 1 1 0
pin6=6
}
T 35860 20500 3 8 1 0 0
Y5
P 35500 20200 35800 20200 1
{
T 35642 20252 5 8 1 1 0
pin7=7
}
T 35860 20200 3 8 1 0 0
Y6
P 35500 19900 35800 19900 1
{
T 35642 19952 5 8 1 1 0
pin8=8
}
T 35860 19900 3 8 1 0 0
Y7
P 35500 19600 35800 19600 1
{
T 35642 19652 5 8 1 1 0
pin9=9
}
T 35860 19600 3 8 1 0 0
Y8
P 35500 19300 35800 19300 1
{
T 35642 19352 5 8 1 1 0
pin10=10
}
T 35860 19300 3 8 1 0 0
Y9
P 35500 19000 35800 19000 1
{
T 35642 19052 5 8 1 1 0
pin11=11
}
T 35860 19000 3 8 1 0 0
Y10
P 35500 18600 35800 18600 1
{
T 35642 18652 5 8 1 1 0
pin12=12
}
T 35860 18600 3 8 1 0 0
GND
P 37200 22600 37500 22600 1
{
T 37285 22652 5 8 1 1 0
pin24=24
}
T 36895 22600 3 8 1 0 0
Vcc
P 37200 22300 37500 22300 1
{
T 37285 22352 5 8 1 1 0
pin23=23
}
T 36700 22300 3 8 1 0 0
A
T 36800 22222 3 8 1 0 0
SEL
P 37200 22000 37500 22000 1
{
T 37285 22052 5 8 1 1 0
pin22=22
}
T 36700 22000 3 8 1 0 0
B
T 36800 21922 3 8 1 0 0
SEL
P 37200 21700 37500 21700 1
{
T 37285 21752 5 8 1 1 0
pin21=21
}
T 36700 21700 3 8 1 0 0
C
T 36800 21622 3 8 1 0 0
SEL
P 37200 21400 37500 21400 1
{
T 37285 21452 5 8 1 1 0
pin20=20
}
T 36700 21400 3 8 1 0 0
D
T 36800 21322 3 8 1 0 0
SEL
P 37200 20900 37500 20900 1
{
T 37285 20952 5 8 1 1 0
pin19=19
}
T 36890 20900 3 8 1 0 0
G2
P 37200 20600 37500 20600 1
{
T 37285 20652 5 8 1 1 0
pin18=18
}
T 36890 20600 3 8 1 0 0
G1
P 37200 20200 37500 20200 1
{
T 37285 20252 5 8 1 1 0
pin17=17
}
T 36890 20200 3 8 1 0 0
Y15
P 37200 19900 37500 19900 1
{
T 37285 19952 5 8 1 1 0
pin16=16
}
T 36890 19900 3 8 1 0 0
Y14
P 37200 19600 37500 19600 1
{
T 37285 19652 5 8 1 1 0
pin15=15
}
T 36890 19600 3 8 1 0 0
Y13
P 37200 19300 37500 19300 1
{
T 37285 19352 5 8 1 1 0
pin14=14
}
T 36890 19300 3 8 1 0 0
Y12
P 37200 19000 37500 19000 1
{
T 37285 19052 5 8 1 1 0
pin13=13
}
T 36890 19000 3 8 1 0 0
Y11
B 35800 18500 1400 4300 3
{
T 37900 22500 5 10 0 0 0
device=74154
}
T 35800 22850 3 10 1 0 0
74154 
]
C 42700 21500 1 0 0 EMBEDDED74161-1.sym
[
V 42950 24200 50 6
P 42700 24200 42900 24200 1
{
T 42842 24252 5 8 1 1 0
pin1=1
}
T 43060 24200 3 8 1 0 0
CLR
P 42700 23900 43000 23900 1
{
T 42842 23952 5 8 1 1 0
pin2=2
}
T 43060 23900 3 8 1 0 0
CLK
P 42700 23600 43000 23600 1
{
T 42842 23652 5 8 1 1 0
pin3=3
}
T 43060 23600 3 8 1 0 0
A
P 42700 23300 43000 23300 1
{
T 42842 23352 5 8 1 1 0
pin4=4
}
T 43060 23300 3 8 1 0 0
B
P 42700 23000 43000 23000 1
{
T 42842 23052 5 8 1 1 0
pin5=5
}
T 43060 23000 3 8 1 0 0
C
P 42700 22700 43000 22700 1
{
T 42842 22752 5 8 1 1 0
pin6=6
}
T 43060 22700 3 8 1 0 0
D
P 42700 22300 43000 22300 1
{
T 42842 22352 5 8 1 1 0
pin7=7
}
T 43060 22300 3 8 1 0 0
EN
T 43290 22222 3 8 1 0 0
P
P 42700 21900 43000 21900 1
{
T 42842 21952 5 8 1 1 0
pin8=8
}
T 43060 21900 3 8 1 0 0
GND
P 44400 24500 44700 24500 1
{
T 44485 24552 5 8 1 1 0
pin16=16
}
T 44095 24500 3 8 1 0 0
Vcc
P 44400 23900 44700 23900 1
{
T 44485 23952 5 8 1 1 0
pin15=15
}
T 43770 23900 3 8 1 0 0
CARRY
P 44400 23600 44700 23600 1
{
T 44485 23652 5 8 1 1 0
pin14=14
}
T 44140 23600 3 8 1 0 0
Q
T 44260 23522 3 8 1 0 0
A 
P 44400 23300 44700 23300 1
{
T 44485 23352 5 8 1 1 0
pin13=13
}
T 44140 23300 3 8 1 0 0
Q
T 44260 23222 3 8 1 0 0
B
P 44400 23000 44700 23000 1
{
T 44485 23052 5 8 1 1 0
pin12=12
}
T 44140 23000 3 8 1 0 0
Q
T 44260 22922 3 8 1 0 0
C
P 44400 22700 44700 22700 1
{
T 44485 22752 5 8 1 1 0
pin11=11
}
T 44140 22700 3 8 1 0 0
Q
T 44260 22622 3 8 1 0 0
D
P 44400 22300 44700 22300 1
{
T 44485 22352 5 8 1 1 0
pin10=10
}
T 44000 22300 3 8 1 0 0
EN
T 44250 22222 3 8 1 0 0
T 
P 44400 22000 44700 22000 1
{
T 44485 22052 5 8 1 1 0
pin9=9
}
T 43900 22000 3 8 1 0 0
LOAD
B 43000 21800 1400 2900 3
{
T 45000 24300 5 10 0 0 0
device=74161
}
T 43000 24750 3 10 1 0 0
74161
]
C 40200 23500 1 0 0 EMBEDDED74164-1.sym
[
P 40200 26200 40500 26200 1
{
T 40342 26252 5 8 1 1 0
pin1=1
}
T 40560 26200 3 8 1 0 0
A
P 40200 25900 40500 25900 1
{
T 40342 25952 5 8 1 1 0
pin2=2
}
T 40560 25900 3 8 1 0 0
B
P 40200 25500 40500 25500 1
{
T 40342 25552 5 8 1 1 0
pin3=3
}
T 40560 25500 3 8 1 0 0
Q
T 40700 25422 3 8 1 0 0
A
P 40200 25200 40500 25200 1
{
T 40342 25252 5 8 1 1 0
pin4=4
}
T 40560 25200 3 8 1 0 0
Q
T 40700 25122 3 8 1 0 0
B
P 40200 24900 40500 24900 1
{
T 40342 24952 5 8 1 1 0
pin5=5
}
T 40560 24900 3 8 1 0 0
Q
T 40700 24822 3 8 1 0 0
C
P 40200 24600 40500 24600 1
{
T 40342 24652 5 8 1 1 0
pin6=6
}
T 40560 24600 3 8 1 0 0
Q
T 40700 24522 3 8 1 0 0
D
P 40200 23900 40500 23900 1
{
T 40342 23952 5 8 1 1 0
pin7=7
}
T 40560 23900 3 8 1 0 0
GND
P 41900 26500 42200 26500 1
{
T 41985 26552 5 8 1 1 0
pin14=14
}
T 41595 26500 3 8 1 0 0
Vcc
P 41900 25500 42200 25500 1
{
T 41985 25552 5 8 1 1 0
pin13=13
}
T 41640 25500 3 8 1 0 0
Q
T 41760 25422 3 8 1 0 0
H
P 41900 25200 42200 25200 1
{
T 41985 25252 5 8 1 1 0
pin12=12
}
T 41640 25200 3 8 1 0 0
Q
T 41760 25122 3 8 1 0 0
G
P 41900 24900 42200 24900 1
{
T 41985 24952 5 8 1 1 0
pin11=11
}
T 41640 24900 3 8 1 0 0
Q
T 41760 24822 3 8 1 0 0
F
P 41900 24600 42200 24600 1
{
T 41985 24652 5 8 1 1 0
pin10=10
}
T 41640 24600 3 8 1 0 0
Q
T 41760 24522 3 8 1 0 0
E
V 41950 24200 50 6
P 42000 24200 42200 24200 1
{
T 41985 24252 5 8 1 1 0
pin9=9
}
T 41520 24200 3 8 1 0 0
CLR 
P 41900 23900 42200 23900 1
{
T 41985 23952 5 8 1 1 0
pin8=8
}
T 41520 23900 3 8 1 0 0
CLK
B 40500 23800 1400 2900 3
{
T 42300 26100 5 10 0 0 0
device=74164
}
T 40500 26740 3 10 1 0 0
74164
]
C 40200 19500 1 0 0 EMBEDDED74245-1.sym
[
P 40200 23000 40500 23000 1
{
T 40342 23052 5 8 1 1 0
pin1=1
}
T 40560 23000 3 8 1 0 0
DIR
P 40200 22400 40500 22400 1
{
T 40342 22452 5 8 1 1 0
pin2=2
}
T 40560 22400 3 8 1 0 0
A1
P 40200 22100 40500 22100 1
{
T 40342 22152 5 8 1 1 0
pin3=3
}
T 40560 22100 3 8 1 0 0
A2
P 40200 21800 40500 21800 1
{
T 40342 21852 5 8 1 1 0
pin4=4
}
T 40560 21800 3 8 1 0 0
A3
P 40200 21500 40500 21500 1
{
T 40342 21552 5 8 1 1 0
pin5=5
}
T 40560 21500 3 8 1 0 0
A4 
P 40200 21200 40500 21200 1
{
T 40342 21252 5 8 1 1 0
pin6=6
}
T 40560 21200 3 8 1 0 0
A5
P 40200 20900 40500 20900 1
{
T 40342 20952 5 8 1 1 0
pin7=7
}
T 40560 20900 3 8 1 0 0
A6
P 40200 20600 40500 20600 1
{
T 40342 20652 5 8 1 1 0
pin8=8
}
T 40560 20600 3 8 1 0 0
A7
P 40200 20300 40500 20300 1
{
T 40342 20352 5 8 1 1 0
pin9=9
}
T 40560 20300 3 8 1 0 0
A8
P 40200 19900 40500 19900 1
{
T 40342 19952 5 8 1 1 0
pin10=10
}
T 40560 19900 3 8 1 0 0
GND
P 41900 23000 42200 23000 1
{
T 41985 23052 5 8 1 1 0
pin20=20
}
T 41595 23000 3 8 1 0 0
Vcc
V 41950 22700 50 6
P 42000 22700 42200 22700 1
{
T 41985 22752 5 8 1 1 0
pin19=19
}
T 41200 22700 3 8 1 0 0
ENABLE
P 41900 22400 42200 22400 1
{
T 41985 22452 5 8 1 1 0
pin18=18
}
T 41660 22400 3 8 1 0 0
B1
P 41900 22100 42200 22100 1
{
T 41985 22152 5 8 1 1 0
pin17=17
}
T 41660 22100 3 8 1 0 0
B2
P 41900 21800 42200 21800 1
{
T 41985 21852 5 8 1 1 0
pin16=16
}
T 41660 21800 3 8 1 0 0
B3
P 41900 21500 42200 21500 1
{
T 41985 21552 5 8 1 1 0
pin15=15
}
T 41660 21500 3 8 1 0 0
B4
P 41900 21200 42200 21200 1
{
T 41985 21252 5 8 1 1 0
pin14=14
}
T 41660 21200 3 8 1 0 0
B5
P 41900 20900 42200 20900 1
{
T 41985 20952 5 8 1 1 0
pin13=13
}
T 41660 20900 3 8 1 0 0
B6
P 41900 20600 42200 20600 1
{
T 41985 20652 5 8 1 1 0
pin12=12
}
T 41660 20600 3 8 1 0 0
B7
P 41900 20300 42200 20300 1
{
T 41985 20352 5 8 1 1 0
pin11=11
}
T 41660 20300 3 8 1 0 0
B8
B 40500 19800 1400 3500 3
{
T 42600 23100 5 10 0 0 0
device=74245
}
T 40500 23340 3 10 1 0 0
74245 
]
C 37800 23000 1 0 0 EMBEDDED74574-1.sym
[
V 38050 26300 50 6
P 37800 26300 38000 26300 1
{
T 37942 26352 5 8 1 1 0
pin1=1
}
T 38160 26300 3 8 1 0 0
OUT
P 37800 25900 38100 25900 1
{
T 37942 25952 5 8 1 1 0
pin2=2
}
T 38160 25900 3 8 1 0 0
1D
P 37800 25600 38100 25600 1
{
T 37942 25652 5 8 1 1 0
pin3=3
}
T 38160 25600 3 8 1 0 0
2D
P 37800 25300 38100 25300 1
{
T 37942 25352 5 8 1 1 0
pin4=4
}
T 38160 25300 3 8 1 0 0
3D
P 37800 25000 38100 25000 1
{
T 37942 25052 5 8 1 1 0
pin5=5
}
T 38160 25000 3 8 1 0 0
4D
P 37800 24700 38100 24700 1
{
T 37942 24752 5 8 1 1 0
pin6=6
}
T 38160 24700 3 8 1 0 0
5D
P 37800 24400 38100 24400 1
{
T 37942 24452 5 8 1 1 0
pin7=7
}
T 38160 24400 3 8 1 0 0
6D
P 37800 24100 38100 24100 1
{
T 37942 24152 5 8 1 1 0
pin8=8
}
T 38160 24100 3 8 1 0 0
7D
P 37800 23800 38100 23800 1
{
T 37942 23852 5 8 1 1 0
pin9=9
}
T 38160 23800 3 8 1 0 0
8D
P 37800 23400 38100 23400 1
{
T 37942 23452 5 8 1 1 0
pin10=10
}
T 38160 23400 3 8 1 0 0
GND
P 39500 26300 39800 26300 1
{
T 39585 26352 5 8 1 1 0
pin20=20
}
T 39195 26300 3 8 1 0 0
Vcc
P 39500 25900 39800 25900 1
{
T 39585 25952 5 8 1 1 0
pin19=19
}
T 39260 25900 3 8 1 0 0
1Q
P 39500 25600 39800 25600 1
{
T 39585 25652 5 8 1 1 0
pin18=18
}
T 39260 25600 3 8 1 0 0
2Q
P 39500 25300 39800 25300 1
{
T 39585 25352 5 8 1 1 0
pin17=17
}
T 39260 25300 3 8 1 0 0
3Q
P 39500 25000 39800 25000 1
{
T 39585 25000 5 8 1 1 0
pin16=16
}
T 39260 25000 3 8 1 0 0
4Q
P 39500 24700 39800 24700 1
{
T 39585 24752 5 8 1 1 0
pin15=15
}
T 39260 24700 3 8 1 0 0
5Q
P 39500 24400 39800 24400 1
{
T 39585 24452 5 8 1 1 0
pin14=14
}
T 39260 24400 3 8 1 0 0
6Q
P 39500 24100 39800 24100 1
{
T 39585 24152 5 8 1 1 0
pin13=13
}
T 39260 24100 3 8 1 0 0
7Q
P 39500 23800 39800 23800 1
{
T 39585 23852 5 8 1 1 0
pin12=12
}
T 39260 23800 3 8 1 0 0
8Q
P 39500 23400 39800 23400 1
{
T 39585 23452 5 8 1 1 0
pin11=11
}
T 38900 23400 3 8 1 0 0
CLOCK
B 38100 23300 1400 3300 3
{
T 40100 26400 5 10 0 0 0
device=74574
}
T 38100 26640 3 10 1 0 0
74574
]
C 37800 19600 1 0 0 EMBEDDED74123-1.sym
[
P 37800 22300 38100 22300 1
{
T 37942 22352 5 8 1 1 0
pin1=1
}
T 38160 22300 3 8 1 0 0
A1
P 37800 22000 38100 22000 1
{
T 37942 22052 5 8 1 1 0
pin2=2
}
T 38160 22000 3 8 1 0 0
B1
V 38050 21700 50 6
P 37800 21700 38000 21700 1
{
T 37942 21752 5 8 1 1 0
pin3=3
}
T 38160 21700 3 8 1 0 0
CLR1
V 38050 21400 50 6
P 37800 21400 38000 21400 1
{
T 37942 21452 5 8 1 1 0
pin4=4
}
T 38160 21400 3 8 1 0 0
Q1
P 37800 21000 38100 21000 1
{
T 37942 21052 5 8 1 1 0
pin5=5
}
T 38160 21000 3 8 1 0 0
Q2
P 37800 20700 38100 20700 1
{
T 37942 20752 5 8 1 1 0
pin6=6
}
T 38160 20700 3 8 1 0 0
C
T 38290 20622 3 8 1 0 0
EXT2 
P 37800 20400 38100 20400 1
{
T 37942 20452 5 8 1 1 0
pin7=7
}
T 38160 20400 3 8 1 0 0
R
T 38290 20322 3 8 1 0 0
EXT2
P 37800 20000 38100 20000 1
{
T 37942 20052 5 8 1 1 0
pin8=8
}
T 38160 20000 3 8 1 0 0
GND
P 39500 22600 39800 22600 1
{
T 39585 22652 5 8 1 1 0
pin16=16
}
T 39195 22600 3 8 1 0 0
Vcc
P 39500 22300 39800 22300 1
{
T 39585 22352 5 8 1 1 0
pin15=15
}
T 38930 22300 3 8 1 0 0
R
T 39070 22222 3 8 1 0 0
EXT1
P 39500 22000 39800 22000 1
{
T 39585 22052 5 8 1 1 0
pin14=14
}
T 38930 22000 3 8 1 0 0
C
T 39070 22022 3 8 1 0 0
EXT1
P 39500 21700 39800 21700 1
{
T 39585 21752 5 8 1 1 0
pin13=13
}
T 39200 21700 3 8 1 0 0
Q1
V 39550 21300 50 6
P 39600 21300 39800 21300 1
{
T 39585 21352 5 8 1 1 0
pin12=12
}
T 39200 21300 3 8 1 0 0
Q2
V 39550 21000 50 6
P 39600 21000 39800 21000 1
{
T 39585 21052 5 8 1 1 0
pin11=11
}
T 39000 21000 3 8 1 0 0
CLR2
P 39500 20700 39800 20700 1
{
T 39585 20752 5 8 1 1 0
pin10=10
}
T 39200 20700 3 8 1 0 0
B2
P 39500 20400 39800 20400 1
{
T 39585 20452 5 8 1 1 0
pin9=9
}
T 39200 20400 3 8 1 0 0
A2
B 38100 19900 1400 2900 3
{
T 40300 22700 5 10 0 0 0
device=74123
}
T 38100 22840 3 10 1 0 0
74123
]
C 18300 16500 1 0 0 EMBEDDEDzener-1.sym
[
L 18600 16900 18600 16500 3
L 18600 16500 18600 16500 3
L 18600 16500 18600 16500 3
L 18900 16700 18600 16500 3
L 18900 16700 18600 16900 3
{
T 18700 17100 5 10 0 0 0
device=ZENER DIODE
}
L 18600 16900 18600 16900 3
L 18900 16900 18900 16500 3
L 18900 16500 18900 16500 3
L 19200 16700 19200 16700 3
P 19200 16700 19000 16700 -1
{
T 19000 16730 5 8 1 1 0
pin2=2
}
P 18500 16700 18300 16700 -1
{
T 18400 16730 5 8 1 1 0
pin1=1
}
P 18400 16600 18400 16600 -1
L 19000 16700 18900 16700 3
L 18600 16700 18500 16700 3
L 18900 16900 18800 16900 3
L 18900 16500 19000 16500 3
]
C 18400 15800 1 0 0 EMBEDDEDdiode-1.sym
[
L 18700 16200 18700 15800 3
L 18700 16200 19000 16000 3
{
T 18800 16400 5 10 0 0 0
device=DIODE
}
L 19000 16000 18700 15800 3
L 19000 16200 19000 15800 3
P 18400 16000 18600 16000 -1
{
T 18500 16033 5 8 1 1 0
pin1=1
}
P 19300 16000 19100 16000 -1
{
T 19100 16033 5 8 1 1 0
pin2=2
}
L 19100 16000 19000 16000 3
L 18700 16000 18600 16000 3
]
C 35300 12400 1 0 0 EMBEDDED27512-1.sym
[
P 35300 17200 35600 17200 1
{
T 35442 17252 5 8 1 1 0
pin1=1
}
T 35660 17200 3 8 1 0 0
A15
P 35300 16600 35600 16600 1
{
T 35442 16652 5 8 1 1 0
pin2=2
}
T 35660 16600 3 8 1 0 0
A12
P 35300 16300 35600 16300 1
{
T 35442 16352 5 8 1 1 0
pin3=3
}
T 35660 16300 3 8 1 0 0
A7
P 35300 16000 35600 16000 1
{
T 35442 16052 5 8 1 1 0
pin4=4
}
T 35660 16000 3 8 1 0 0
A6
P 35300 15700 35600 15700 1
{
T 35442 15752 5 8 1 1 0
pin5=5
}
T 35660 15700 3 8 1 0 0
A5 
P 35300 15400 35600 15400 1
{
T 35442 15452 5 8 1 1 0
pin6=6
}
T 35660 15400 3 8 1 0 0
A4
P 35300 15100 35600 15100 1
{
T 35442 15152 5 8 1 1 0
pin7=7
}
T 35660 15100 3 8 1 0 0
A3
P 35300 14800 35600 14800 1
{
T 35442 14852 5 8 1 1 0
pin8=8
}
T 35660 14800 3 8 1 0 0
A2
P 35300 14500 35600 14500 1
{
T 35442 14552 5 8 1 1 0
pin9=9
}
T 35660 14500 3 8 1 0 0
A1
P 35300 14200 35600 14200 1
{
T 35442 14252 5 8 1 1 0
pin10=10
}
T 35660 14200 3 8 1 0 0
A0
P 35300 13800 35600 13800 1
{
T 35442 13852 5 8 1 1 0
pin11=11
}
T 35660 13800 3 8 1 0 0
D0 
P 35300 13500 35600 13500 1
{
T 35442 13552 5 8 1 1 0
pin12=12
}
T 35660 13500 3 8 1 0 0
D1
P 35300 13200 35600 13200 1
{
T 35442 13252 5 8 1 1 0
pin13=13
}
T 35660 13200 3 8 1 0 0
D2
P 35300 12800 35600 12800 1
{
T 35442 12852 5 8 1 1 0
pin14=14
}
T 35660 12800 3 8 1 0 0
GND
P 37600 17200 37900 17200 1
{
T 37685 17252 5 8 1 1 0
pin28=28
}
T 37300 17200 3 8 1 0 0
Vcc
P 37600 16800 37900 16800 1
{
T 37685 16852 5 8 1 1 0
pin27=27
}
T 37325 16800 3 8 1 0 0
A14
P 37600 16500 37900 16500 1
{
T 37685 16552 5 8 1 1 0
pin26=26
}
T 37325 16500 3 8 1 0 0
A13
P 37600 16200 37900 16200 1
{
T 37685 16252 5 8 1 1 0
pin25=25
}
T 37350 16200 3 8 1 0 0
A8
P 37600 15900 37900 15900 1
{
T 37685 15952 5 8 1 1 0
pin24=24
}
T 37350 15900 3 8 1 0 0
A9
P 37600 15600 37900 15600 1
{
T 37685 15652 5 8 1 1 0
pin23=23
}
T 37325 15600 3 8 1 0 0
A11
V 37650 15200 50 6
P 37700 15200 37900 15200 1
{
T 37685 15252 5 8 1 1 0
pin22=22
}
T 36900 15200 3 8 1 0 0
OE/VPP
L 36900 15334 37120 15334 3
P 37600 14800 37900 14800 1
{
T 37685 14852 5 8 1 1 0
pin21=21
}
T 37280 14800 3 8 1 0 0
A10
V 37650 14410 50 6
P 37700 14400 37900 14400 1
{
T 37685 14452 5 8 1 1 0
pin20=20
}
T 37325 14400 3 8 1 0 0
CE
L 37320 14534 37540 14534 3
P 37600 14000 37900 14000 1
{
T 37685 14052 5 8 1 1 0
pin19=19
}
T 37350 14000 3 8 1 0 0
D7
P 37600 13700 37900 13700 1
{
T 37685 13752 5 8 1 1 0
pin18=18
}
T 37350 13700 3 8 1 0 0
D6
P 37600 13400 37900 13400 1
{
T 37685 13452 5 8 1 1 0
pin17=17
}
T 37350 13400 3 8 1 0 0
D5
P 37600 13100 37900 13100 1
{
T 37685 13152 5 8 1 1 0
pin16=16
}
T 37350 13100 3 8 1 0 0
D4
P 37600 12800 37900 12800 1
{
T 37685 12852 5 8 1 1 0
pin15=15
}
T 37350 12800 3 8 1 0 0
D3
B 35600 12700 2000 4800 3
{
T 38100 17400 5 10 0 0 0
device=27512
}
T 35600 17550 3 10 1 0 0
27512 
]
C 38300 12400 1 0 0 EMBEDDED62256-1.sym
[
P 38300 16900 38600 16900 1
{
T 38442 16952 5 8 1 1 0
pin1=1
}
T 38660 16900 3 8 1 0 0
A14
P 38300 16600 38600 16600 1
{
T 38442 16652 5 8 1 1 0
pin2=2
}
T 38660 16600 3 8 1 0 0
A12
P 38300 16300 38600 16300 1
{
T 38442 16352 5 8 1 1 0
pin3=3
}
T 38660 16300 3 8 1 0 0
A7
P 38300 16000 38600 16000 1
{
T 38442 16052 5 8 1 1 0
pin4=4
}
T 38660 16000 3 8 1 0 0
A6
P 38300 15700 38600 15700 1
{
T 38442 15752 5 8 1 1 0
pin5=5
}
T 38660 15700 3 8 1 0 0
A5 
P 38300 15400 38600 15400 1
{
T 38442 15452 5 8 1 1 0
pin6=6
}
T 38660 15400 3 8 1 0 0
A4
P 38300 15100 38600 15100 1
{
T 38442 15152 5 8 1 1 0
pin7=7
}
T 38660 15100 3 8 1 0 0
A3
P 38300 14800 38600 14800 1
{
T 38442 14852 5 8 1 1 0
pin8=8
}
T 38660 14800 3 8 1 0 0
A2
P 38300 14500 38600 14500 1
{
T 38442 14552 5 8 1 1 0
pin9=9
}
T 38660 14500 3 8 1 0 0
A1
P 38300 14200 38600 14200 1
{
T 38442 14252 5 8 1 1 0
pin10=10
}
T 38660 14200 3 8 1 0 0
A0
P 38300 13800 38600 13800 1
{
T 38442 13852 5 8 1 1 0
pin11=11
}
T 38660 13800 3 8 1 0 0
D0 
P 38300 13500 38600 13500 1
{
T 38442 13552 5 8 1 1 0
pin12=12
}
T 38660 13500 3 8 1 0 0
D1
P 38300 13200 38600 13200 1
{
T 38442 13252 5 8 1 1 0
pin13=13
}
T 38660 13200 3 8 1 0 0
D2
P 38300 12800 38600 12800 1
{
T 38442 12852 5 8 1 1 0
pin14=14
}
T 38660 12800 3 8 1 0 0
GND
P 40600 17200 40900 17200 1
{
T 40685 17252 5 8 1 1 0
pin28=28
}
T 40300 17200 3 8 1 0 0
Vcc
P 40600 16800 40900 16800 1
{
T 40685 16852 5 8 1 1 0
pin27=27
}
T 40325 16800 3 8 1 0 0
WE
L 40325 16934 40480 16934 3
P 40600 16500 40900 16500 1
{
T 40685 16552 5 8 1 1 0
pin26=26
}
T 40325 16500 3 8 1 0 0
A13
P 40600 16200 40900 16200 1
{
T 40685 16252 5 8 1 1 0
pin25=25
}
T 40350 16200 3 8 1 0 0
A8
P 40600 15900 40900 15900 1
{
T 40685 15952 5 8 1 1 0
pin24=24
}
T 40350 15900 3 8 1 0 0
A9
P 40600 15600 40900 15600 1
{
T 40685 15652 5 8 1 1 0
pin23=23
}
T 40325 15600 3 8 1 0 0
A11
V 40650 15200 50 6
P 40700 15200 40900 15200 1
{
T 40685 15252 5 8 1 1 0
pin22=22
}
T 40325 15200 3 8 1 0 0
OE
L 40320 15334 40540 15334 3
P 40600 14800 40900 14800 1
{
T 40685 14852 5 8 1 1 0
pin21=21
}
T 40280 14800 3 8 1 0 0
A10
V 40650 14410 50 6
P 40700 14400 40900 14400 1
{
T 40685 14452 5 8 1 1 0
pin20=20
}
T 40325 14400 3 8 1 0 0
CS
L 40320 14534 40540 14534 3
P 40600 14000 40900 14000 1
{
T 40685 14052 5 8 1 1 0
pin19=19
}
T 40350 14000 3 8 1 0 0
D7
P 40600 13700 40900 13700 1
{
T 40685 13752 5 8 1 1 0
pin18=18
}
T 40350 13700 3 8 1 0 0
D6
P 40600 13400 40900 13400 1
{
T 40685 13452 5 8 1 1 0
pin17=17
}
T 40350 13400 3 8 1 0 0
D5
P 40600 13100 40900 13100 1
{
T 40685 13152 5 8 1 1 0
pin16=16
}
T 40350 13100 3 8 1 0 0
D4
P 40600 12800 40900 12800 1
{
T 40685 12852 5 8 1 1 0
pin15=15
}
T 40350 12800 3 8 1 0 0
D3
B 38600 12700 2000 4800 3
{
T 41200 17300 5 10 0 0 0
device=62256
}
T 38600 17550 3 10 1 0 0
62256 
]
C 42300 12500 1 0 0 EMBEDDED8086-1.sym
[
P 42300 19300 42600 19300 1
{
T 42442 19352 5 8 1 1 0
pin1=1
}
T 42660 19300 3 8 1 0 0
GND
P 42300 18800 42600 18800 1
{
T 42442 18852 5 8 1 1 0
pin2=2
}
T 42660 18800 3 8 1 0 0
AD14
P 42300 18500 42600 18500 1
{
T 42442 18552 5 8 1 1 0
pin3=3
}
T 42660 18500 3 8 1 0 0
AD13
P 42300 18200 42600 18200 1
{
T 42442 18252 5 8 1 1 0
pin4=4
}
T 42660 18200 3 8 1 0 0
AD12
P 42300 17900 42600 17900 1
{
T 42442 17952 5 8 1 1 0
pin5=5
}
T 42660 17900 3 8 1 0 0
AD11
P 42300 17600 42600 17600 1
{
T 42442 17652 5 8 1 1 0
pin6=6
}
T 42660 17600 3 8 1 0 0
AD10
P 42300 17300 42600 17300 1
{
T 42442 17352 5 8 1 1 0
pin7=7
}
T 42660 17300 3 8 1 0 0
AD9
P 42300 17000 42600 17000 1
{
T 42442 17052 5 8 1 1 0
pin8=8
}
T 42660 17000 3 8 1 0 0
AD8
P 42300 16500 42600 16500 1
{
T 42442 16552 5 8 1 1 0
pin9=9
}
T 42660 16500 3 8 1 0 0
AD7
P 42300 16200 42600 16200 1
{
T 42442 16252 5 8 1 1 0
pin10=10
}
T 42660 16200 3 8 1 0 0
AD6
P 42300 15900 42600 15900 1
{
T 42442 15952 5 8 1 1 0
pin11=11
}
T 42660 15900 3 8 1 0 0
AD5
P 42300 15600 42600 15600 1
{
T 42442 15652 5 8 1 1 0
pin12=12
}
T 42660 15600 3 8 1 0 0
AD4
P 42300 15300 42600 15300 1
{
T 42442 15352 5 8 1 1 0
pin13=13
}
T 42660 15300 3 8 1 0 0
AD3
P 42300 15000 42600 15000 1
{
T 42442 15052 5 8 1 1 0
pin14=14
}
T 42660 15000 3 8 1 0 0
AD2
P 42300 14700 42600 14700 1
{
T 42442 14752 5 8 1 1 0
pin15=15
}
T 42660 14700 3 8 1 0 0
AD1
P 42300 14400 42600 14400 1
{
T 42442 14452 5 8 1 1 0
pin16=16
}
T 42660 14400 3 8 1 0 0
AD0
P 42300 14000 42600 14000 1
{
T 42442 14052 5 8 1 1 0
pin17=17
}
T 42660 14000 3 8 1 0 0
NMI
P 42300 13700 42600 13700 1
{
T 42442 13752 5 8 1 1 0
pin18=18
}
T 42660 13700 3 8 1 0 0
INTR
P 42300 13300 42600 13300 1
{
T 42442 13352 5 8 1 1 0
pin19=19
}
T 42660 13300 3 8 1 0 0
CLK 
P 42300 12900 42600 12900 1
{
T 42402 12952 5 8 1 1 0
pin20=20
}
T 42660 12900 3 8 1 0 0
GND
P 44600 19300 44900 19300 1
{
T 44685 19352 5 8 1 1 0
pin40=40
}
T 44250 19300 3 8 1 0 0
Vcc
P 44600 18900 44900 18900 1
{
T 44685 18952 5 8 1 1 0
pin39=39
}
T 44100 18900 3 8 1 0 0
AD15
P 44600 18600 44900 18600 1
{
T 44685 18652 5 8 1 1 0
pin38=38
}
T 43950 18600 3 8 1 0 0
A16/S3
P 44600 18300 44900 18300 1
{
T 44685 18352 5 8 1 1 0
pin37=37
}
T 43950 18300 3 8 1 0 0
A17/S4
P 44600 18000 44900 18000 1
{
T 44685 18052 5 8 1 1 0
pin36=36
}
T 43950 18000 3 8 1 0 0
A18/S5
P 44600 17700 44900 17700 1
{
T 44685 17752 5 8 1 1 0
pin35=35
}
T 43950 17700 3 8 1 0 0
A19/S6
V 44650 17300 50 6
P 44700 17300 44900 17300 1
{
T 44685 17352 5 8 1 1 0
pin34=34
}
T 43875 17300 3 8 1 0 0
BHE/S7
L 43870 17434 44190 17434 3
P 44600 17000 44900 17000 1
{
T 44685 17052 5 8 1 1 0
pin33=33
}
T 43925 17000 3 8 1 0 0
MN/MX
L 44250 17134 44480 17134 3
V 44650 16600 50 6
P 44700 16600 44900 16600 1
{
T 44685 16652 5 8 1 1 0
pin32=32
}
T 44250 16600 3 8 1 0 0
RD
L 44240 16734 44470 16734 3
P 44600 16300 44900 16300 1
{
T 44685 16352 5 8 1 1 0
pin31=31
}
T 43230 16300 3 8 1 0 0
RQ/GT0 (HOLD)
L 43230 16434 43470 16434 3
L 43550 16434 43880 16434 3
P 44600 16000 44900 16000 1
{
T 44685 16052 5 8 1 1 0
pin30=30
}
T 43300 16000 3 8 1 0 0
RQ/GT1 (HLDA)
L 43300 16134 43525 16134 3
L 43620 16134 43890 16134 3
V 44650 15700 50 6
P 44700 15700 44900 15700 1
{
T 44685 15752 5 8 1 1 0
pin29=29
}
T 43625 15700 3 8 1 0 0
LOCK (WR)
L 44205 15834 44470 15834 3
P 44600 15400 44900 15400 1
{
T 44685 15452 5 8 1 1 0
pin28=28
}
T 43782 15400 3 8 1 0 0
S2 (M/IO)
L 43782 15534 43975 15534 3
L 44325 15534 44480 15534 3
P 44600 15100 44900 15100 1
{
T 44685 15152 5 8 1 1 0
pin27=27
}
T 43775 15100 3 8 1 0 0
S1 (DT/R)
L 43775 15234 43940 15234 3
L 44325 15234 44450 15234 3
V 44650 14800 50 6
P 44700 14800 44900 14800 1
{
T 44685 14852 5 8 1 1 0
pin26=26
}
T 43800 14800 3 8 1 0 0
S0 (DEN)
L 43800 14934 44000 14934 3
L 44155 14934 44480 14934 3
P 44600 14500 44900 14500 1
{
T 44685 14552 5 8 1 1 0
pin25=25
}
T 43700 14500 3 8 1 0 0
QS0 (ALE)
V 44650 14100 50 6
P 44700 14100 44900 14100 1
{
T 44685 14152 5 8 1 1 0
pin24=24
}
T 43700 14100 3 8 1 0 0
QS1 (INTA)  
L 44090 14234 44480 14234 3
V 44650 13600 50 6
P 44700 13600 44900 13600 1
{
T 44685 13652 5 8 1 1 0
pin23=23
}
T 44050 13600 3 8 1 0 0
TEST
L 44030 13734 44480 13734 3
P 44600 13300 44900 13300 1
{
T 44685 13352 5 8 1 1 0
pin22=22
}
T 43950 13300 3 8 1 0 0
READY
P 44600 12900 44900 12900 1
{
T 44685 12952 5 8 1 1 0
pin21=21
}
T 43950 12900 3 8 1 0 0
RESET
B 42600 12800 2000 6700 3
{
T 45300 19300 5 10 0 0 0
device=8086
}
T 42600 19550 3 10 1 0 0
8086
]
C 45700 14900 1 0 0 EMBEDDED8254-1.sym
[
P 45700 18900 46000 18900 1
{
T 45842 18952 5 8 1 1 0
pin1=1
}
T 46060 18900 3 8 1 0 0
D
T 46160 18822 3 8 1 0 0
7 
P 45700 18600 46000 18600 1
{
T 45842 18652 5 8 1 1 0
pin2=2
}
T 46060 18600 3 8 1 0 0
D
T 46160 18522 3 8 1 0 0
6
P 45700 18300 46000 18300 1
{
T 45842 18352 5 8 1 1 0
pin3=3
}
T 46060 18300 3 8 1 0 0
D
T 46160 18222 3 8 1 0 0
5
P 45700 18000 46000 18000 1
{
T 45842 18052 5 8 1 1 0
pin4=4
}
T 46060 18000 3 8 1 0 0
D
T 46160 17922 3 8 1 0 0
4  
P 45700 17700 46000 17700 1
{
T 45842 17752 5 8 1 1 0
pin5=5
}
T 46060 17700 3 8 1 0 0
D
T 46160 17622 3 8 1 0 0
3
P 45700 17400 46000 17400 1
{
T 45842 17452 5 8 1 1 0
pin6=6
}
T 46060 17400 3 8 1 0 0
D
T 46160 17322 3 8 1 0 0
2
P 45700 17100 46000 17100 1
{
T 45842 17152 5 8 1 1 0
pin7=7
}
T 46060 17100 3 8 1 0 0
D
T 46160 17022 3 8 1 0 0
1
P 45700 16800 46000 16800 1
{
T 45842 16852 5 8 1 1 0
pin8=8
}
T 46060 16800 3 8 1 0 0
D
T 46160 16722 3 8 1 0 0
0
P 45700 16300 46000 16300 1
{
T 45842 16352 5 8 1 1 0
pin9=9
}
T 46060 16300 3 8 1 0 0
CLK
T 46400 16222 3 8 1 0 0
0
P 45700 16000 46000 16000 1
{
T 45842 16052 5 8 1 1 0
pin10=10
}
T 46060 16000 3 8 1 0 0
OUT
T 46400 15922 3 8 1 0 0
0
P 45700 15700 46000 15700 1
{
T 45842 15752 5 8 1 1 0
pin11=11
}
T 46060 15700 3 8 1 0 0
GATE
T 46500 15622 3 8 1 0 0
0 
P 45700 15300 46000 15300 1
{
T 45842 15352 5 8 1 1 0
pin12=12
}
T 46060 15300 3 8 1 0 0
GND
P 48000 15300 48300 15300 1
{
T 48085 15352 5 8 1 1 0
pin13=13
}
T 47550 15300 3 8 1 0 0
OUT
T 47900 15222 3 8 1 0 0
1
P 48000 15600 48300 15600 1
{
T 48085 15652 5 8 1 1 0
pin14=14
}
T 47425 15600 3 8 1 0 0
GATE
T 47900 15522 3 8 1 0 0
1
P 48000 15900 48300 15900 1
{
T 48085 15952 5 8 1 1 0
pin15=15
}
T 47550 15900 3 8 1 0 0
CLK
T 47900 15822 3 8 1 0 0
1 
P 48000 16300 48300 16300 1
{
T 48085 16352 5 8 1 1 0
pin16=16
}
T 47375 16300 3 8 1 0 0
GATE
T 47850 16222 3 8 1 0 0
2
P 48000 16600 48300 16600 1
{
T 48085 16652 5 8 1 1 0
pin17=17
}
T 47500 16600 3 8 1 0 0
OUT
T 47850 16522 3 8 1 0 0
2
P 48000 16900 48300 16900 1
{
T 48085 16952 5 8 1 1 0
pin18=18
}
T 47500 16900 3 8 1 0 0
CLK
T 47850 16822 3 8 1 0 0
2
P 48000 17300 48300 17300 1
{
T 48085 17352 5 8 1 1 0
pin19=19
}
T 47750 17300 3 8 1 0 0
A
T 47850 17222 3 8 1 0 0
0
P 48000 17600 48300 17600 1
{
T 48085 17652 5 8 1 1 0
pin20=20
}
T 47750 17600 3 8 1 0 0
A
T 47865 17522 3 8 1 0 0
1
V 48050 18000 50 6
P 48100 18000 48300 18000 1
{
T 48085 18052 5 8 1 1 0
pin21=21
}
T 47700 18000 3 8 1 0 0
CS 
L 47700 18134 47900 18134 3
V 48050 18300 50 6
P 48100 18300 48300 18300 1
{
T 48085 18352 5 8 1 1 0
pin22=22
}
T 47700 18300 3 8 1 0 0
RD
L 47700 18434 47900 18434 3
V 48050 18600 50 6
P 48100 18600 48300 18600 1
{
T 48085 18652 5 8 1 1 0
pin23=23
}
T 47700 18600 3 8 1 0 0
WR
L 47700 18734 47900 18734 3
P 48000 19000 48300 19000 1
{
T 48085 19052 5 8 1 1 0
pin24=24
}
T 47625 19000 3 8 1 0 0
Vcc 
B 46000 15200 2000 4000 3
{
T 48700 19100 5 10 0 0 0
device=8254
}
T 46000 19250 3 10 1 0 0
8254
]
C 48900 12500 1 0 0 EMBEDDED8255A-1.sym
[
P 48900 19100 49200 19100 1
{
T 49042 19152 5 8 1 1 0
pin1=1
}
T 49260 19100 3 8 1 0 0
PA
T 49480 19022 3 8 1 0 0
3
P 48900 18800 49200 18800 1
{
T 49042 18852 5 8 1 1 0
pin2=2
}
T 49260 18800 3 8 1 0 0
PA
T 49480 18722 3 8 1 0 0
2
P 48900 18500 49200 18500 1
{
T 49042 18552 5 8 1 1 0
pin3=3
}
T 49260 18500 3 8 1 0 0
PA
T 49480 18422 3 8 1 0 0
1
P 48900 18200 49200 18200 1
{
T 49042 18252 5 8 1 1 0
pin4=4
}
T 49260 18200 3 8 1 0 0
PA
T 49480 18122 3 8 1 0 0
0
V 49150 17800 50 6
P 48900 17800 49100 17800 1
{
T 49042 17852 5 8 1 1 0
pin5=5
}
T 49260 17800 3 8 1 0 0
RD
L 49260 17934 49480 17934 3
V 49150 17500 50 6
P 48900 17500 49100 17500 1
{
T 49042 17552 5 8 1 1 0
pin6=6
}
T 49260 17500 3 8 1 0 0
CS
L 49260 17634 49480 17634 3
P 48900 17100 49200 17100 1
{
T 49042 17152 5 8 1 1 0
pin7=7
}
T 49260 17100 3 8 1 0 0
GND
P 48900 16700 49200 16700 1
{
T 49042 16752 5 8 1 1 0
pin8=8
}
T 49260 16700 3 8 1 0 0
A
T 49360 16622 3 8 1 0 0
1
P 48900 16400 49200 16400 1
{
T 49042 16452 5 8 1 1 0
pin9=9
}
T 49260 16400 3 8 1 0 0
A
T 49360 16322 3 8 1 0 0
0
P 48900 16000 49200 16000 1
{
T 49042 16052 5 8 1 1 0
pin10=10
}
T 49260 16000 3 8 1 0 0
PC
T 49480 15922 3 8 1 0 0
7
P 48900 15700 49200 15700 1
{
T 49042 15752 5 8 1 1 0
pin10=11
}
T 49260 15700 3 8 1 0 0
PC
T 49480 15622 3 8 1 0 0
6
P 48900 15400 49200 15400 1
{
T 49042 15452 5 8 1 1 0
pin12=12
}
T 49260 15400 3 8 1 0 0
PC
T 49480 15322 3 8 1 0 0
5
P 48900 15100 49200 15100 1
{
T 49042 15152 5 8 1 1 0
pin13=13
}
T 49260 15100 3 8 1 0 0
PC
T 49480 15022 3 8 1 0 0
4
P 48900 14800 49200 14800 1
{
T 49042 14852 5 8 1 1 0
pin14=14
}
T 49260 14800 3 8 1 0 0
PC
T 49480 14722 3 8 1 0 0
0
P 48900 14500 49200 14500 1
{
T 49042 14552 5 8 1 1 0
pin15=15
}
T 49260 14500 3 8 1 0 0
PC
T 49480 14422 3 8 1 0 0
1
P 48900 14200 49200 14200 1
{
T 49042 14252 5 8 1 1 0
pin16=16
}
T 49260 14200 3 8 1 0 0
PC
T 49480 14122 3 8 1 0 0
2
P 48900 13900 49200 13900 1
{
T 49042 13952 5 8 1 1 0
pin17=17
}
T 49260 13900 3 8 1 0 0
PC
T 49480 13822 3 8 1 0 0
3 
P 48900 13500 49200 13500 1
{
T 49042 13552 5 8 1 1 0
pin18=18
}
T 49260 13500 3 8 1 0 0
PB
T 49480 13422 3 8 1 0 0
0
P 48900 13200 49200 13200 1
{
T 49042 13252 5 8 1 1 0
pin19=19
}
T 49260 13200 3 8 1 0 0
PB
T 49480 13122 3 8 1 0 0
1
P 48900 12900 49200 12900 1
{
T 49002 12952 5 8 1 1 0
pin20=20
}
T 49260 12900 3 8 1 0 0
PB
T 49480 12822 3 8 1 0 0
2 
P 51200 12900 51500 12900 1
{
T 51285 12952 5 8 1 1 0
pin21=21
}
T 50800 12900 3 8 1 0 0
PB
T 51050 12822 3 8 1 0 0
3
P 51200 13200 51500 13200 1
{
T 51285 13252 5 8 1 1 0
pin22=22
}
T 50800 13200 3 8 1 0 0
PB
T 51050 13122 3 8 1 0 0
4
P 51200 13500 51500 13500 1
{
T 51285 13552 5 8 1 1 0
pin23=23
}
T 50800 13500 3 8 1 0 0
PB
T 51050 13422 3 8 1 0 0
5
P 51200 13800 51500 13800 1
{
T 51285 13852 5 8 1 1 0
pin24=24
}
T 50800 13800 3 8 1 0 0
PB
T 51050 13722 3 8 1 0 0
6
P 51200 14100 51500 14100 1
{
T 51285 14152 5 8 1 1 0
pin25=25
}
T 50800 14100 3 8 1 0 0
PB
T 51050 14022 3 8 1 0 0
7
P 51200 14500 51500 14500 1
{
T 51285 14552 5 8 1 1 0
pin26=26
}
T 50850 14500 3 8 1 0 0
Vcc
P 51200 14900 51500 14900 1
{
T 51285 14952 5 8 1 1 0
pin27=27
}
T 50950 14900 3 8 1 0 0
D
T 51050 14822 3 8 1 0 0
7
P 51200 15200 51500 15200 1
{
T 51285 15252 5 8 1 1 0
pin28=28
}
T 50950 15200 3 8 1 0 0
D
T 51050 15122 3 8 1 0 0
6
P 51200 15500 51500 15500 1
{
T 51285 15552 5 8 1 1 0
pin29=29
}
T 50950 15500 3 8 1 0 0
D
T 51050 15422 3 8 1 0 0
5
P 51200 15800 51500 15800 1
{
T 51285 15852 5 8 1 1 0
pin30=30
}
T 50950 15800 3 8 1 0 0
D
T 51050 15722 3 8 1 0 0
4
P 51200 16100 51500 16100 1
{
T 51285 16152 5 8 1 1 0
pin31=31
}
T 50950 16100 3 8 1 0 0
D
T 51050 16022 3 8 1 0 0
3
P 51200 16400 51500 16400 1
{
T 51285 16452 5 8 1 1 0
pin32=32
}
T 50950 16400 3 8 1 0 0
D
T 51050 16322 3 8 1 0 0
2
P 51200 16700 51500 16700 1
{
T 51285 16752 5 8 1 1 0
pin33=33
}
T 50950 16700 3 8 1 0 0
D
T 51050 16622 3 8 1 0 0
1
P 51200 17000 51500 17000 1
{
T 51285 17052 5 8 1 1 0
pin34=34
}
T 50950 17000 3 8 1 0 0
D
T 51050 16922 3 8 1 0 0
0
P 51200 17400 51500 17400 1
{
T 51285 17452 5 8 1 1 0
pin35=35
}
T 50575 17400 3 8 1 0 0
RESET
V 51250 17800 50 6
P 51300 17800 51500 17800 1
{
T 51285 17852 5 8 1 1 0
pin36=36
}
T 50870 17800 3 8 1 0 0
WR
L 50870 17934 51100 17934 3
P 51200 18200 51500 18200 1
{
T 51285 18252 5 8 1 1 0
pin37=37
}
T 50850 18200 3 8 1 0 0
PA
T 51050 18122 3 8 1 0 0
7
P 51200 18500 51500 18500 1
{
T 51285 18552 5 8 1 1 0
pin38=38
}
T 50850 18500 3 8 1 0 0
PA
T 51050 18422 3 8 1 0 0
6
P 51200 18800 51500 18800 1
{
T 51285 18852 5 8 1 1 0
pin39=39
}
T 50850 18800 3 8 1 0 0
PA
T 51050 18722 3 8 1 0 0
5
P 51200 19100 51500 19100 1
{
T 51285 18852 5 8 1 1 0
pin40=40
}
T 50850 19100 3 8 1 0 0
PA
T 51050 19022 3 8 1 0 0
4
B 49200 12800 2000 6550 3
{
T 52200 18900 5 10 0 0 0
device=8255A
}
T 49200 19400 3 10 1 0 0
8255A
]
C 32700 22100 1 0 0 EMBEDDED8259A-1.sym
[
V 32950 26700 50 6
P 32700 26700 32900 26700 1
{
T 32842 26752 5 8 1 1 0
pin1=1
}
T 33060 26700 3 8 1 0 0
CS
L 33060 26834 33260 26834 3
V 32950 26400 50 6
P 32700 26400 32900 26400 1
{
T 32842 26452 5 8 1 1 0
pin2=2
}
T 33060 26400 3 8 1 0 0
WR
L 33060 26534 33260 26534 3
V 32950 26100 50 6
P 32700 26100 32900 26100 1
{
T 32842 26152 5 8 1 1 0
pin3=3
}
T 33060 26100 3 8 1 0 0
RD
L 33060 26234 33260 26234 3
P 32700 25700 33000 25700 1
{
T 32842 25752 5 8 1 1 0
pin4=4
}
T 33060 25700 3 8 1 0 0
D
T 33160 25622 3 8 1 0 0
7
P 32700 25400 33000 25400 1
{
T 32842 25452 5 8 1 1 0
pin5=5
}
T 33060 25400 3 8 1 0 0
D
T 33160 25322 3 8 1 0 0
6
P 32700 25100 33000 25100 1
{
T 32842 25152 5 8 1 1 0
pin6=6
}
T 33060 25100 3 8 1 0 0
D
T 33160 25022 3 8 1 0 0
5
P 32700 24800 33000 24800 1
{
T 32842 24852 5 8 1 1 0
pin7=7
}
T 33060 24800 3 8 1 0 0
D
T 33160 24722 3 8 1 0 0
4
P 32700 24500 33000 24500 1
{
T 32842 24552 5 8 1 1 0
pin8=8
}
T 33060 24500 3 8 1 0 0
D
T 33160 24422 3 8 1 0 0
3
P 32700 24200 33000 24200 1
{
T 32842 24252 5 8 1 1 0
pin9=9
}
T 33060 24200 3 8 1 0 0
D
T 33160 24122 3 8 1 0 0
2
P 32700 23900 33000 23900 1
{
T 32842 23952 5 8 1 1 0
pin10=10
}
T 33060 23900 3 8 1 0 0
D
T 33160 23822 3 8 1 0 0
1
P 32700 23600 33000 23600 1
{
T 32842 23652 5 8 1 1 0
pin11=11
}
T 33060 23600 3 8 1 0 0
D
T 33160 23522 3 8 1 0 0
0
P 32700 23200 33000 23200 1
{
T 32842 23252 5 8 1 1 0
pin12=12
}
T 33060 23200 3 8 1 0 0
CAS
T 33400 23122 3 8 1 0 0
0
P 32700 22900 33000 22900 1
{
T 32842 22952 5 8 1 1 0
pin13=13
}
T 33060 22900 3 8 1 0 0
CAS
T 33400 22822 3 8 1 0 0
1
P 32700 22500 33000 22500 1
{
T 32842 22552 5 8 1 1 0
pin14=14
}
T 33060 22500 3 8 1 0 0
GND
P 35000 26700 35300 26700 1
{
T 35085 26752 5 8 1 1 0
pin28=28
}
T 34600 26700 3 8 1 0 0
Vcc
P 35000 26300 35300 26300 1
{
T 35085 26352 5 8 1 1 0
pin27=27
}
T 34675 26300 3 8 1 0 0
A
T 34775 26222 3 8 1 0 0
0
V 35050 26000 50 6
P 35100 26000 35300 26000 1
{
T 35085 26052 5 8 1 1 0
pin26=26
}
T 34525 26000 3 8 1 0 0
INTA
L 34525 26134 34880 26134 3
P 35000 25700 35300 25700 1
{
T 35085 25752 5 8 1 1 0
pin25=25
}
T 34650 25700 3 8 1 0 0
IR
T 34800 25622 3 8 1 0 0
7
P 35000 25400 35300 25400 1
{
T 35085 25452 5 8 1 1 0
pin24=24
}
T 34650 25400 3 8 1 0 0
IR
T 34800 25322 3 8 1 0 0
6
P 35000 25100 35300 25100 1
{
T 35085 25152 5 8 1 1 0
pin23=23
}
T 34650 25100 3 8 1 0 0
IR
T 34800 25022 3 8 1 0 0
5
P 35000 24800 35300 24800 1
{
T 35085 24852 5 8 1 1 0
pin22=22
}
T 34650 24800 3 8 1 0 0
IR
T 34800 24722 3 8 1 0 0
4 
P 35000 24500 35300 24500 1
{
T 35085 24552 5 8 1 1 0
pin21=21
}
T 34650 24500 3 8 1 0 0
IR
T 34800 24422 3 8 1 0 0
3
P 35000 24200 35300 24200 1
{
T 35085 24252 5 8 1 1 0
pin20=20
}
T 34650 24200 3 8 1 0 0
IR
T 34800 24122 3 8 1 0 0
2
P 35000 23900 35300 23900 1
{
T 35085 23952 5 8 1 1 0
pin19=19
}
T 34650 23900 3 8 1 0 0
IR
T 34800 23822 3 8 1 0 0
1
P 35000 23600 35300 23600 1
{
T 35085 23652 5 8 1 1 0
pin18=18
}
T 34650 23600 3 8 1 0 0
IR
T 34800 23522 3 8 1 0 0
0
P 35000 23300 35300 23300 1
{
T 35085 23352 5 8 1 1 0
pin17=17
}
T 34650 23300 3 8 1 0 0
INT  
P 35000 22900 35300 22900 1
{
T 35085 22952 5 8 1 1 0
pin16=16
}
T 34375 22900 3 8 1 0 0
SP/EN
L 34375 23034 34575 23034 3
L 34675 23034 34880 23034 3
P 35000 22600 35300 22600 1
{
T 35085 22652 5 8 1 1 0
pin15=15
}
T 34475 22600 3 8 1 0 0
CAS
T 34820 22522 3 8 1 0 0
2
B 33000 22400 2000 4600 3
{
T 35700 26900 5 10 0 0 0
device=8259A
}
T 33000 27050 3 10 1 0 0
8259A
]
C 49800 20800 1 0 0 EMBEDDED27256-1.sym
[
P 49800 25600 50100 25600 1
{
T 49942 25652 5 8 1 1 0
pin1=1
}
T 50160 25600 3 8 1 0 0
VPP
P 49800 25000 50100 25000 1
{
T 49942 25052 5 8 1 1 0
pin2=2
}
T 50160 25000 3 8 1 0 0
A12
P 49800 24700 50100 24700 1
{
T 49942 24752 5 8 1 1 0
pin3=3
}
T 50160 24700 3 8 1 0 0
A7
P 49800 24400 50100 24400 1
{
T 49942 24452 5 8 1 1 0
pin4=4
}
T 50160 24400 3 8 1 0 0
A6
P 49800 24100 50100 24100 1
{
T 49942 24152 5 8 1 1 0
pin5=5
}
T 50160 24100 3 8 1 0 0
A5 
P 49800 23800 50100 23800 1
{
T 49942 23852 5 8 1 1 0
pin6=6
}
T 50160 23800 3 8 1 0 0
A4
P 49800 23500 50100 23500 1
{
T 49942 23552 5 8 1 1 0
pin7=7
}
T 50160 23500 3 8 1 0 0
A3
P 49800 23200 50100 23200 1
{
T 49942 23252 5 8 1 1 0
pin8=8
}
T 50160 23200 3 8 1 0 0
A2
P 49800 22900 50100 22900 1
{
T 49942 22952 5 8 1 1 0
pin9=9
}
T 50160 22900 3 8 1 0 0
A1
P 49800 22600 50100 22600 1
{
T 49942 22652 5 8 1 1 0
pin10=10
}
T 50160 22600 3 8 1 0 0
A0
P 49800 22200 50100 22200 1
{
T 49942 22252 5 8 1 1 0
pin11=11
}
T 50160 22200 3 8 1 0 0
D0 
P 49800 21900 50100 21900 1
{
T 49942 21952 5 8 1 1 0
pin12=12
}
T 50160 21900 3 8 1 0 0
D1
P 49800 21600 50100 21600 1
{
T 49942 21652 5 8 1 1 0
pin13=13
}
T 50160 21600 3 8 1 0 0
D2
P 49800 21200 50100 21200 1
{
T 49942 21252 5 8 1 1 0
pin14=14
}
T 50160 21200 3 8 1 0 0
GND
P 52100 25600 52400 25600 1
{
T 52185 25652 5 8 1 1 0
pin28=28
}
T 51800 25600 3 8 1 0 0
Vcc
P 52100 25200 52400 25200 1
{
T 52185 25252 5 8 1 1 0
pin27=27
}
T 51825 25200 3 8 1 0 0
A14
P 52100 24900 52400 24900 1
{
T 52185 24952 5 8 1 1 0
pin26=26
}
T 51825 24900 3 8 1 0 0
A13
P 52100 24600 52400 24600 1
{
T 52185 24652 5 8 1 1 0
pin25=25
}
T 51850 24600 3 8 1 0 0
A8
P 52100 24300 52400 24300 1
{
T 52185 24352 5 8 1 1 0
pin24=24
}
T 51850 24300 3 8 1 0 0
A9
P 52100 24000 52400 24000 1
{
T 52185 24052 5 8 1 1 0
pin23=23
}
T 51825 24000 3 8 1 0 0
A11
V 52150 23600 50 6
P 52200 23600 52400 23600 1
{
T 52185 23652 5 8 1 1 0
pin22=22
}
T 51825 23600 3 8 1 0 0
OE
L 51820 23734 52040 23734 3
P 52100 23200 52400 23200 1
{
T 52185 23252 5 8 1 1 0
pin21=21
}
T 51780 23200 3 8 1 0 0
A10
V 52150 22810 50 6
P 52200 22800 52400 22800 1
{
T 52185 22852 5 8 1 1 0
pin20=20
}
T 51825 22800 3 8 1 0 0
CE
L 51820 22934 52040 22934 3
P 52100 22400 52400 22400 1
{
T 52185 22452 5 8 1 1 0
pin19=19
}
T 51850 22400 3 8 1 0 0
D7
P 52100 22100 52400 22100 1
{
T 52185 22152 5 8 1 1 0
pin18=18
}
T 51850 22100 3 8 1 0 0
D6
P 52100 21800 52400 21800 1
{
T 52185 21852 5 8 1 1 0
pin17=17
}
T 51850 21800 3 8 1 0 0
D5
P 52100 21500 52400 21500 1
{
T 52185 21552 5 8 1 1 0
pin16=16
}
T 51850 21500 3 8 1 0 0
D4
P 52100 21200 52400 21200 1
{
T 52185 21252 5 8 1 1 0
pin15=15
}
T 51850 21200 3 8 1 0 0
D3
B 50100 21100 2000 4800 3
{
T 52700 25800 5 10 0 0 0
device=27256
}
T 50100 25950 3 10 1 0 0
27256 
]
C 28100 28200 1 0 0 EMBEDDED8088-1.sym
[
P 28100 35000 28400 35000 1
{
T 28242 35052 5 8 1 1 0
pin1=1
}
T 28460 35000 3 8 1 0 0
GND
P 28100 34500 28400 34500 1
{
T 28242 34552 5 8 1 1 0
pin2=2
}
T 28460 34500 3 8 1 0 0
A14
P 28100 34200 28400 34200 1
{
T 28242 34252 5 8 1 1 0
pin3=3
}
T 28460 34200 3 8 1 0 0
A13
P 28100 33900 28400 33900 1
{
T 28242 33952 5 8 1 1 0
pin4=4
}
T 28460 33900 3 8 1 0 0
A12
P 28100 33600 28400 33600 1
{
T 28242 33652 5 8 1 1 0
pin5=5
}
T 28460 33600 3 8 1 0 0
A11
P 28100 33300 28400 33300 1
{
T 28242 33352 5 8 1 1 0
pin6=6
}
T 28460 33300 3 8 1 0 0
A10
P 28100 33000 28400 33000 1
{
T 28242 33052 5 8 1 1 0
pin7=7
}
T 28460 33000 3 8 1 0 0
A9
P 28100 32700 28400 32700 1
{
T 28242 32752 5 8 1 1 0
pin8=8
}
T 28460 32700 3 8 1 0 0
A8
P 28100 32200 28400 32200 1
{
T 28242 32252 5 8 1 1 0
pin9=9
}
T 28460 32200 3 8 1 0 0
AD7
P 28100 31900 28400 31900 1
{
T 28242 31952 5 8 1 1 0
pin10=10
}
T 28460 31900 3 8 1 0 0
AD6
P 28100 31600 28400 31600 1
{
T 28242 31652 5 8 1 1 0
pin11=11
}
T 28460 31600 3 8 1 0 0
AD5
P 28100 31300 28400 31300 1
{
T 28242 31352 5 8 1 1 0
pin12=12
}
T 28460 31300 3 8 1 0 0
AD4
P 28100 31000 28400 31000 1
{
T 28242 31052 5 8 1 1 0
pin13=13
}
T 28460 31000 3 8 1 0 0
AD3
P 28100 30700 28400 30700 1
{
T 28242 30752 5 8 1 1 0
pin14=14
}
T 28460 30700 3 8 1 0 0
AD2
P 28100 30400 28400 30400 1
{
T 28242 30452 5 8 1 1 0
pin15=15
}
T 28460 30400 3 8 1 0 0
AD1
P 28100 30100 28400 30100 1
{
T 28242 30152 5 8 1 1 0
pin16=16
}
T 28460 30100 3 8 1 0 0
AD0
P 28100 29700 28400 29700 1
{
T 28242 29752 5 8 1 1 0
pin17=17
}
T 28460 29700 3 8 1 0 0
NMI
P 28100 29400 28400 29400 1
{
T 28242 29452 5 8 1 1 0
pin18=18
}
T 28460 29400 3 8 1 0 0
INTR
P 28100 29000 28400 29000 1
{
T 28242 29052 5 8 1 1 0
pin19=19
}
T 28460 29000 3 8 1 0 0
CLK 
P 28100 28600 28400 28600 1
{
T 28202 28652 5 8 1 1 0
pin20=20
}
T 28460 28600 3 8 1 0 0
GND
P 30400 35000 30700 35000 1
{
T 30485 35052 5 8 1 1 0
pin40=40
}
T 30050 35000 3 8 1 0 0
Vcc
P 30400 34600 30700 34600 1
{
T 30485 34652 5 8 1 1 0
pin39=39
}
T 30050 34600 3 8 1 0 0
A15
P 30400 34300 30700 34300 1
{
T 30485 34352 5 8 1 1 0
pin38=38
}
T 29750 34300 3 8 1 0 0
A16/S3
P 30400 34000 30700 34000 1
{
T 30485 34052 5 8 1 1 0
pin37=37
}
T 29750 34000 3 8 1 0 0
A17/S4
P 30400 33700 30700 33700 1
{
T 30485 33752 5 8 1 1 0
pin36=36
}
T 29750 33700 3 8 1 0 0
A18/S5
P 30400 33400 30700 33400 1
{
T 30485 33452 5 8 1 1 0
pin35=35
}
T 29750 33400 3 8 1 0 0
A19/S6
V 30450 33000 50 6
P 30500 33000 30700 33000 1
{
T 30485 33052 5 8 1 1 0
pin34=34
}
T 29975 33000 3 8 1 0 0
SS0
L 29970 33134 30280 33134 3
P 30400 32700 30700 32700 1
{
T 30485 32752 5 8 1 1 0
pin33=33
}
T 29725 32700 3 8 1 0 0
MN/MX
L 30050 32834 30280 32834 3
V 30450 32300 50 6
P 30500 32300 30700 32300 1
{
T 30485 32352 5 8 1 1 0
pin32=32
}
T 30050 32300 3 8 1 0 0
RD
L 30040 32434 30270 32434 3
P 30400 32000 30700 32000 1
{
T 30485 32052 5 8 1 1 0
pin31=31
}
T 29875 32000 3 8 1 0 0
HOLD
P 30400 31700 30700 31700 1
{
T 30485 31752 5 8 1 1 0
pin30=30
}
T 29875 31700 3 8 1 0 0
HLDA
V 30450 31400 50 6
P 30500 31400 30700 31400 1
{
T 30485 31452 5 8 1 1 0
pin29=29
}
T 30025 31400 3 8 1 0 0
WR
L 30005 31534 30270 31534 3
P 30400 31100 30700 31100 1
{
T 30485 31152 5 8 1 1 0
pin28=28
}
T 29925 31100 3 8 1 0 0
IO/M
L 30175 31234 30280 31234 3
P 30400 30800 30700 30800 1
{
T 30485 30852 5 8 1 1 0
pin27=27
}
T 29900 30800 3 8 1 0 0
DT/R
L 30195 30934 30280 30934 3
V 30450 30500 50 6
P 30500 30500 30700 30500 1
{
T 30485 30552 5 8 1 1 0
pin26=26
}
T 29950 30500 3 8 1 0 0
DEN
L 29955 30634 30280 30634 3
P 30400 30200 30700 30200 1
{
T 30485 30252 5 8 1 1 0
pin25=25
}
T 29980 30200 3 8 1 0 0
ALE
V 30450 29800 50 6
P 30500 29800 30700 29800 1
{
T 30485 29852 5 8 1 1 0
pin24=24
}
T 29900 29800 3 8 1 0 0
INTA  
L 29890 29934 30280 29934 3
V 30450 29300 50 6
P 30500 29300 30700 29300 1
{
T 30485 29352 5 8 1 1 0
pin23=23
}
T 29850 29300 3 8 1 0 0
TEST
L 29830 29434 30280 29434 3
P 30400 29000 30700 29000 1
{
T 30485 29052 5 8 1 1 0
pin22=22
}
T 29750 29000 3 8 1 0 0
READY
P 30400 28600 30700 28600 1
{
T 30485 28652 5 8 1 1 0
pin21=21
}
T 29750 28600 3 8 1 0 0
RESET
B 28400 28500 2000 6700 3
{
T 31000 35100 5 10 0 0 0
device=8088
}
T 28400 35250 3 10 1 0 0
8088
]
C 20600 16100 1 0 0 EMBEDDEDdecon-1.sym
[
L 20600 16200 20750 16200 3
L 20750 16200 20675 16100 3
L 20675 16100 20600 16200 3
{
T 20700 16400 5 10 0 0 0
graphical=1
T 21100 16700 5 10 0 0 0
device=none
}
]
C 20200 15300 1 0 0 EMBEDDEDin-1.sym
[
P 20600 15400 20800 15400 1
L 20300 15400 20200 15500 6
L 20300 15400 20200 15300 6
L 20600 15400 20300 15400 6
]
C 20900 14900 1 0 0 EMBEDDEDout-1.sym
[
P 20900 15000 21100 15000 1
L 21100 15000 21500 15000 6
L 21500 15000 21400 15100 6
L 21500 15000 21400 14900 6
]
C 22400 15500 1 0 0 EMBEDDEDvdd-1.sym
[
L 22400 15700 22800 15700 3
{
T 22800 15800 5 10 0 1 0
vdd=+5V
T 22800 15800 5 10 0 0 0
device=VDD
}
T 22438 15549 3 8 1 0 0
VDD
P 22600 15700 22600 15900 1
{
T 22600 15700 5 6 0 1 0
pin1=+5V
}
]
C 23400 16100 1 90 0 EMBEDDEDvdd-1.sym
[
L 23200 16100 23200 16500 3
{
T 23100 16500 5 10 0 1 90
vdd=+5V
T 23100 16500 5 10 0 0 90
device=VDD
}
T 23351 16138 3 8 1 0 90
VDD
P 23200 16300 23000 16300 1
{
T 23200 16300 5 6 0 1 90
pin1=+5V
}
]
C 22800 17500 1 180 0 EMBEDDEDvdd-1.sym
[
L 22800 17300 22400 17300 3
{
T 22400 17200 5 10 0 1 180
vdd=+5V
T 22400 17200 5 10 0 0 180
device=VDD
}
T 22762 17451 3 8 1 0 180
VDD
P 22600 17300 22600 17100 1
{
T 22600 17300 5 6 0 1 180
pin1=+5V
}
]
C 23300 17200 1 270 0 EMBEDDEDvdd-1.sym
[
L 23500 17200 23500 16800 3
{
T 23600 16800 5 10 0 1 270
vdd=+5V
T 23600 16800 5 10 0 0 270
device=VDD
}
T 23349 17162 3 8 1 0 270
VDD
P 23500 17000 23700 17000 1
{
T 23500 17000 5 6 0 1 270
pin1=+5V
}
]
C 21800 15900 1 90 0 EMBEDDEDgnd-1.sym
[
P 21700 16000 21500 16000 1
{
T 21389 16308 5 4 0 0 90
pin1=GND
}
L 21700 15900 21700 16100 3
{
T 21300 16300 5 10 0 0 90
device=GND
}
L 21750 15955 21750 16045 3
L 21790 15980 21790 16020 3
{
T 21100 16300 5 10 0 0 90
gnd=gnd
}
]
C 23400 15300 1 180 0 EMBEDDEDgnd-1.sym
[
P 23300 15200 23300 15000 1
{
T 22992 14889 5 4 0 0 180
pin1=GND
}
L 23400 15200 23200 15200 3
{
T 23000 14800 5 10 0 0 180
device=GND
}
L 23345 15250 23255 15250 3
L 23320 15290 23280 15290 3
{
T 23000 14600 5 10 0 0 180
gnd=gnd
}
]
C 22100 14800 1 270 0 EMBEDDEDgnd-1.sym
[
P 22200 14700 22400 14700 1
{
T 22511 14392 5 4 0 0 270
pin1=GND
}
L 22200 14800 22200 14600 3
{
T 22600 14400 5 10 0 0 270
device=GND
}
L 22150 14745 22150 14655 3
L 22110 14720 22110 14680 3
{
T 22800 14400 5 10 0 0 270
gnd=gnd
}
]
C 23200 14000 1 0 0 EMBEDDEDgnd-1.sym
[
P 23300 14100 23300 14300 1
{
T 23608 14411 5 4 0 0 0
pin1=GND
}
L 23200 14100 23400 14100 3
{
T 23600 14500 5 10 0 0 0
device=GND
}
L 23255 14050 23345 14050 3
L 23280 14010 23320 14010 3
{
T 23600 14700 5 10 0 0 0
gnd=gnd
}
]
C 18200 14800 1 0 0 EMBEDDEDinductor-1.sym
[
P 19100 14900 18950 14900 1
{
T 19000 14926 5 8 1 1 0
pin2=2
}
P 18200 14900 18350 14900 1
{
T 18300 14926 5 8 1 1 0
pin1=1
}
A 18437 14900 75 0 180 3
A 18579 14900 75 0 180 3
A 18721 14900 75 0 180 3
A 18863 14900 75 0 180 3
L 18938 14900 18950 14900 3
L 18350 14900 18362 14900 3
A 18508 14900 4 -180 180 3
A 18650 14900 4 -180 180 3
A 18792 14900 4 -180 180 3
]
C 18900 14300 1 0 0 EMBEDDEDvoltage-1.sym
[
P 18900 14500 19100 14500 1
{
T 19000 14533 5 8 1 1 0
pin1=1
}
P 19800 14500 19600 14500 1
{
T 19600 14533 5 8 1 1 0
pin2=2
}
V 19350 14500 200 3
{
T 19500 15300 5 10 0 0 0
device=VOLTAGE SOURCE
}
L 19100 14500 19150 14500 3
L 19550 14500 19600 14500 3
L 19350 14500 19350 14500 3
L 19250 14500 19300 14550 3
L 19350 14500 19300 14550 3
L 19350 14500 19350 14500 3
L 19450 14500 19400 14450 3
L 19350 14500 19400 14450 3
]
C 20000 13900 1 0 0 EMBEDDEDcurrent-1.sym
[
P 20000 14100 20200 14100 1
{
T 20100 14133 5 8 1 1 0
pin1=1
}
P 20900 14100 20700 14100 1
{
T 20700 14133 5 8 1 1 0
pin2=2
}
V 20450 14100 200 3
{
T 20600 14900 5 10 0 0 0
device=CURRENT SOURCE
}
L 20200 14100 20250 14100 3
L 20650 14100 20700 14100 3
L 20350 14100 20550 14100 3
L 20550 14100 20500 14150 3
L 20550 14100 20500 14050 3
]
C 20300 18200 1 0 0 EMBEDDEDled-1.sym
[
P 20300 18400 20500 18400 1
{
T 20400 18450 5 8 0 1 0
pin1=1
}
P 21200 18400 21000 18400 1
{
T 21000 18450 5 8 0 1 0
pin2=2
}
L 20700 18500 20800 18400 3
L 20800 18400 20700 18300 3
L 20700 18500 20700 18300 3
L 20800 18500 20800 18300 3
L 20800 18400 21000 18400 3
L 20700 18400 20500 18400 3
V 20750 18400 200 3
{
T 20900 19200 5 10 0 0 0
device=LED
}
L 20816 18703 20917 18804 3
L 20917 18804 20921 18755 3
L 20921 18755 21022 18857 3
L 20784 18618 20885 18718 3
L 20885 18718 20889 18669 3
L 20889 18669 20990 18770 3
]
