<stg><name>compute_Pipeline_VITIS_LOOP_199_13</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc138

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc138:0 %j_9 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc138:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_9, i32 6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc138:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc138:3 %br_ln199 = br i1 %tmp_1, void %for.inc138.split, void %for.body143.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc138.split:2 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_9, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
for.inc138.split:3 %zext_ln203 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138.split:4 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="11">
<![CDATA[
for.inc138.split:5 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc138.split:8 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="11">
<![CDATA[
for.inc138.split:9 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc138.split:12 %add_ln199 = add i7 %j_9, i7 2

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc138.split:13 %store_ln199 = store i7 %add_ln199, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="11">
<![CDATA[
for.inc138.split:5 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="11">
<![CDATA[
for.inc138.split:9 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="4" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:6 %tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="4" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:10 %tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="3" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:6 %tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="3" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:10 %tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="2" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:6 %tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:10 %tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="35" st_id="6" stage="1" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:6 %tmp = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_0_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="4">
<core>HSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc138.split:10 %tmp_s = hsqrt i16 @llvm.sqrt.f16, i16 %reg_file_5_1_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.body143.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc138.split:0 %specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln202"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc138.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc138.split:7 %store_ln203 = store i16 %tmp, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc138.split:11 %store_ln203 = store i16 %tmp_s, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc138.split:14 %br_ln199 = br void %for.inc138

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="j" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="reg_file_5_1" to="specmemcore_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="76" from="reg_file_5_0" to="specmemcore_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="j" to="store_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="83" from="j" to="j_9" fromId="10" toId="15">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_1" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="j_9" to="tmp_1" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp_1" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="95" from="tmp_1" to="br_ln199" fromId="16" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="j_9" to="lshr_ln" fromId="15" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_64" to="lshr_ln" fromId="64" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_100" to="lshr_ln" fromId="100" toId="19">
</dataflow>
<dataflow id="102" from="lshr_ln" to="zext_ln203" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="reg_file_5_0_addr" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="zext_ln203" to="reg_file_5_0_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="107" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="62" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_104" to="reg_file_5_1_addr" fromId="104" toId="23">
</dataflow>
<dataflow id="110" from="zext_ln203" to="reg_file_5_1_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="111" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="j_9" to="add_ln199" fromId="15" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln199" fromId="113" toId="25">
</dataflow>
<dataflow id="115" from="add_ln199" to="store_ln199" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="j" to="store_ln199" fromId="10" toId="26">
</dataflow>
<dataflow id="117" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="21" toId="27">
</dataflow>
<dataflow id="118" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="23" toId="28">
</dataflow>
<dataflow id="120" from="llvm.sqrt.f16" to="tmp" fromId="119" toId="29">
</dataflow>
<dataflow id="121" from="reg_file_5_0_load" to="tmp" fromId="27" toId="29">
</dataflow>
<dataflow id="122" from="llvm.sqrt.f16" to="tmp_s" fromId="119" toId="30">
</dataflow>
<dataflow id="123" from="reg_file_5_1_load" to="tmp_s" fromId="28" toId="30">
</dataflow>
<dataflow id="124" from="llvm.sqrt.f16" to="tmp" fromId="119" toId="31">
</dataflow>
<dataflow id="125" from="reg_file_5_0_load" to="tmp" fromId="27" toId="31">
</dataflow>
<dataflow id="126" from="llvm.sqrt.f16" to="tmp_s" fromId="119" toId="32">
</dataflow>
<dataflow id="127" from="reg_file_5_1_load" to="tmp_s" fromId="28" toId="32">
</dataflow>
<dataflow id="128" from="llvm.sqrt.f16" to="tmp" fromId="119" toId="33">
</dataflow>
<dataflow id="129" from="reg_file_5_0_load" to="tmp" fromId="27" toId="33">
</dataflow>
<dataflow id="130" from="llvm.sqrt.f16" to="tmp_s" fromId="119" toId="34">
</dataflow>
<dataflow id="131" from="reg_file_5_1_load" to="tmp_s" fromId="28" toId="34">
</dataflow>
<dataflow id="132" from="llvm.sqrt.f16" to="tmp" fromId="119" toId="35">
</dataflow>
<dataflow id="133" from="reg_file_5_0_load" to="tmp" fromId="27" toId="35">
</dataflow>
<dataflow id="134" from="llvm.sqrt.f16" to="tmp_s" fromId="119" toId="36">
</dataflow>
<dataflow id="135" from="reg_file_5_1_load" to="tmp_s" fromId="28" toId="36">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecPipeline" to="specpipeline_ln202" fromId="136" toId="37">
</dataflow>
<dataflow id="138" from="StgValue_64" to="specpipeline_ln202" fromId="64" toId="37">
</dataflow>
<dataflow id="140" from="StgValue_139" to="specpipeline_ln202" fromId="139" toId="37">
</dataflow>
<dataflow id="141" from="StgValue_139" to="specpipeline_ln202" fromId="139" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_139" to="specpipeline_ln202" fromId="139" toId="37">
</dataflow>
<dataflow id="144" from="empty_8" to="specpipeline_ln202" fromId="143" toId="37">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="145" toId="38">
</dataflow>
<dataflow id="148" from="empty_12" to="specloopname_ln132" fromId="147" toId="38">
</dataflow>
<dataflow id="149" from="tmp" to="store_ln203" fromId="35" toId="39">
</dataflow>
<dataflow id="150" from="reg_file_5_0_addr" to="store_ln203" fromId="21" toId="39">
</dataflow>
<dataflow id="151" from="tmp_s" to="store_ln203" fromId="36" toId="40">
</dataflow>
<dataflow id="152" from="reg_file_5_1_addr" to="store_ln203" fromId="23" toId="40">
</dataflow>
<dataflow id="153" from="tmp_1" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="154" from="tmp_1" to="StgValue_7" fromId="16" toId="7">
</dataflow>
</dataflows>


</stg>
