#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Aug 20 05:34:58 2025
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 19)] Analyzing module hc595_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 1)] Analyzing module led_display_seg_ctrl (library work)
W: Verilog-2006: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 16)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 1)] Analyzing module led_diaplay_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v successfully.
I: Module "led_diaplay_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.604s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 1)] Elaborating module led_diaplay_top
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 10)] Elaborating instance hc595_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 19)] Elaborating module hc595_ctrl
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_top.v(line number: 22)] Elaborating instance led_display_seg_ctrl_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/led_display_seg_ctrl.v(line number: 1)] Elaborating module led_display_seg_ctrl
I: Module instance {led_diaplay_top/led_display_seg_ctrl_inst} parameter value:
    NUM = 32'b00000000000000000000000000100000
    MODE = 32'b00000000000000000000000000000000
    CNT_100Hz = 32'b00000000000000000010000011110101
Executing : rtl-elaborate successfully. Time elapsed: 0.189s wall, 0.141s user + 0.031s system = 0.172s CPU (91.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.407s wall, 0.344s user + 0.016s system = 0.359s CPU (88.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[13] that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[14] that is stuck at constant 1.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/hc595_ctrl.v(line number: 46)] Removed register node hc595_ctrl_inst/data[15] that is stuck at constant 1.
Executing : rtl-infer successfully. Time elapsed: 2.301s wall, 2.234s user + 0.031s system = 2.266s CPU (98.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.075s wall, 0.062s user + 0.000s system = 0.062s CPU (83.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.465s wall, 0.469s user + 0.000s system = 0.469s CPU (100.8%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (125.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N54_0 (bmsREDOR).
I: Constant propagation done on N54_1 (bmsREDOR).
I: Constant propagation done on N54_2 (bmsREDOR).
I: Constant propagation done on N54_3 (bmsREDOR).
I: Constant propagation done on N54_4 (bmsREDOR).
I: Constant propagation done on N54_5 (bmsREDOR).
I: Constant propagation done on N54_6 (bmsREDOR).
I: Constant propagation done on N54_7 (bmsREDOR).
I: Constant propagation done on N60_0 (bmsREDOR).
I: Constant propagation done on N60_1 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 1.142s wall, 1.109s user + 0.000s system = 1.109s CPU (97.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Aug 20 05:35:05 2025
Action compile: Peak memory pool usage is 174 MB
