`timescale 1ns / 1ps


module mem(
    input clk,
    input [7:0] data_in,
    output [23:0] data_out
    );
    
    
reg [23:0] memoria [255:0];







endmodule
