#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 28 10:32:25 2018
# Process ID: 11820
# Current directory: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.runs/synth_1
# Command line: vivado.exe -log atal_AES_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source atal_AES_v1_0.tcl
# Log file: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.runs/synth_1/atal_AES_v1_0.vds
# Journal file: C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source atal_AES_v1_0.tcl -notrace
Command: synth_design -top atal_AES_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2656 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.410 ; gain = 78.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atal_AES_v1_0' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'atal_AES_v1_0_S_AXI' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:237]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:378]
INFO: [Synth 8-638] synthesizing module 'aescore' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:32]
INFO: [Synth 8-638] synthesizing module 'keyAddrCounter' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyAddrCounter.v:23]
	Parameter NDATA1 bound to: 63 - type: integer 
	Parameter NDATA2 bound to: 121 - type: integer 
WARNING: [Synth 8-5788] Register keyAddrCount_reg in module keyAddrCounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyAddrCounter.v:30]
INFO: [Synth 8-256] done synthesizing module 'keyAddrCounter' (1#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyAddrCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'dataAddrCounter' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataAddrCounter.v:21]
	Parameter NDATA bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataAddrCounter' (2#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataAddrCounter.v:21]
INFO: [Synth 8-638] synthesizing module 'keyBuffer' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[62] was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[61] was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[60] was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[59] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[58] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[57] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[56] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[55] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[54] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[53] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[52] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[51] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[50] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[49] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[48] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[47] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[46] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[45] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[44] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[43] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[42] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[41] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[40] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[39] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[38] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[37] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[36] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[35] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[34] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[33] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[32] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[31] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[30] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[29] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[28] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[27] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[26] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[25] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[24] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[23] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[22] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[21] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[20] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[19] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[18] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[17] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'keyBuffer' (3#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:23]
INFO: [Synth 8-638] synthesizing module 'dataBuffer' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[16] was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'dataBuffer' (4#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataBuffer.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'addr' does not match port width (8) of module 'dataBuffer' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:87]
INFO: [Synth 8-638] synthesizing module 'rounds' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'subbytes' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/subbytes.v:30]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'sbox' (5#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (6#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/subbytes.v:30]
INFO: [Synth 8-638] synthesizing module 'mixcolumn' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'mixcolumn' (7#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounds' (8#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'rounndlast' [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounndlast.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounndlast' (9#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounndlast.v:3]
WARNING: [Synth 8-5788] Register data32_reg in module aescore is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:140]
INFO: [Synth 8-256] done synthesizing module 'aescore' (10#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:32]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:230]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:227]
INFO: [Synth 8-256] done synthesizing module 'atal_AES_v1_0_S_AXI' (11#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'atal_AES_v1_0' (12#1) [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/hdl/atal_AES_v1_0.v:4]
WARNING: [Synth 8-3331] design aescore has unconnected port length[8]
WARNING: [Synth 8-3331] design aescore has unconnected port length[7]
WARNING: [Synth 8-3331] design aescore has unconnected port length[6]
WARNING: [Synth 8-3331] design aescore has unconnected port length[5]
WARNING: [Synth 8-3331] design aescore has unconnected port length[4]
WARNING: [Synth 8-3331] design aescore has unconnected port length[3]
WARNING: [Synth 8-3331] design aescore has unconnected port length[2]
WARNING: [Synth 8-3331] design aescore has unconnected port length[1]
WARNING: [Synth 8-3331] design aescore has unconnected port length[0]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design atal_AES_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 371.512 ; gain = 130.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 371.512 ; gain = 130.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 371.512 ; gain = 130.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "keyAddrCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element dataAddrCount_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/dataAddrCounter.v:29]
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'data32Count_reg' in module 'aescore'
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:126]
INFO: [Synth 8-5544] ROM "decrypt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element doneCount_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:125]
WARNING: [Synth 8-6014] Unused sequential element totalCount_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:127]
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:126]
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:126]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data32Count_reg' using encoding 'sequential' in module 'aescore'
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/aescore.v:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 479.898 ; gain = 239.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aescore__GB0             |           1|     37837|
|2     |aescore__GB1             |           1|     18556|
|3     |aescore__GB2             |           1|     15683|
|4     |atal_AES_v1_0_S_AXI__GC0 |           1|       557|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:34]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 15    
	   2 Input      8 Bit         XORs := 910   
	   3 Input      8 Bit         XORs := 26    
	   8 Input      8 Bit         XORs := 117   
	   9 Input      8 Bit         XORs := 78    
	   7 Input      8 Bit         XORs := 13    
	   5 Input      8 Bit         XORs := 91    
	   4 Input      8 Bit         XORs := 104   
+---Registers : 
	             1920 Bit    Registers := 1     
	              128 Bit    Registers := 28    
	               32 Bit    Registers := 81    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 14    
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 226   
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 148   
	   3 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/keyBuffer.v:34]
Hierarchical RTL Component report 
Module sbox__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module keyBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	             1920 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 122   
	   3 Input      1 Bit        Muxes := 62    
Module sbox__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module dataBuffer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
Module dataAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sbox__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mixcolumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module sbox__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rounndlast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
Module keyAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module aescore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module atal_AES_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
WARNING: [Synth 8-6014] Unused sequential element subBytesIn_reg_rep_bsel was removed.  [C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/atal_AES_1.0/src/rounds.v:21]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design atal_AES_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'AES0i_2/we_reg[0]' (FDCE) to 'AES0i_2/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/we_reg[1]' (FDCE) to 'AES0i_2/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/we_reg[2]' (FDCE) to 'AES0i_2/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/done_reg[0]' (FDCE) to 'AES0i_2/done_reg[2]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/done_reg[1]' (FDCE) to 'AES0i_2/done_reg[2]'
INFO: [Synth 8-3886] merging instance 'atal_AES_v1_0_S_AXI_insti_3/axi_rresp_reg[0]' (FDRE) to 'atal_AES_v1_0_S_AXI_insti_3/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'atal_AES_v1_0_S_AXI_insti_3/axi_bresp_reg[0]' (FDRE) to 'atal_AES_v1_0_S_AXI_insti_3/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 667.926 ; gain = 427.305
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 448, Available = 270. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|sbox        | inv_sbox                | 256x8         | LUT            | 
|sbox        | sbox                    | 256x8         | LUT            | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounds      | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep      | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
|rounndlast  | subBytesIn_reg_rep_bsel | 256x8         | Block RAM      | 
+------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aescore__GB0             |           1|     20304|
|2     |aescore__GB1             |           1|      8726|
|3     |aescore__GB2             |           1|      7737|
|4     |atal_AES_v1_0_S_AXI__GC0 |           1|       293|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 667.926 ; gain = 427.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |aescore__GB0             |           1|     20304|
|2     |aescore__GB1             |           1|      8726|
|3     |aescore__GB2             |           1|      7737|
|4     |atal_AES_v1_0_S_AXI__GC0 |           1|       293|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r9/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r10/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r8/subBytesIn_reg_rep_bsel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r7/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r7/subBytesIn_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r7/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance atal_AES_v1_0_S_AXI_inst/AES0/r7/subBytesIn_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     6|
|3     |LUT2     |  1457|
|4     |LUT3     |  3166|
|5     |LUT4     |   697|
|6     |LUT5     |  1346|
|7     |LUT6     |  4494|
|8     |RAMB18E1 |   224|
|9     |FDCE     |  2123|
|10    |FDPE     |     4|
|11    |FDRE     |  4265|
|12    |FDSE     |     1|
|13    |LDC      |     1|
|14    |IBUF     |   111|
|15    |OBUF     |    94|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    | 17990|
|2     |  atal_AES_v1_0_S_AXI_inst |atal_AES_v1_0_S_AXI | 17784|
|3     |    AES0                   |aescore             | 17593|
|4     |      DB0                  |dataBuffer          |   777|
|5     |      DC0                  |dataAddrCounter     |   306|
|6     |      KB0                  |keyBuffer           |  4118|
|7     |      KC0                  |keyAddrCounter      |   120|
|8     |      r1                   |rounds              |   908|
|9     |      r10                  |rounds_0            |   929|
|10    |      r11                  |rounds_1            |   908|
|11    |      r12                  |rounds_2            |   908|
|12    |      r13                  |rounds_3            |   908|
|13    |      r14                  |rounndlast          |   176|
|14    |      r2                   |rounds_4            |   908|
|15    |      r3                   |rounds_5            |   908|
|16    |      r4                   |rounds_6            |   929|
|17    |      r5                   |rounds_7            |   929|
|18    |      r6                   |rounds_8            |   929|
|19    |      r7                   |rounds_9            |   929|
|20    |      r8                   |rounds_10           |   929|
|21    |      r9                   |rounds_11           |   929|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 579 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 699.492 ; gain = 458.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

258 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 699.492 ; gain = 466.633
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/MyProjects/myIps/ip_repo/edit_atal_AES_v1_0.runs/synth_1/atal_AES_v1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 699.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 28 10:33:54 2018...
