0-prep 0h0m0s927ms
1-yosys 0h0m10s890ms
2-opensta 0h0m1s742ms
3-verilog2def_openroad 0h0m2s396ms
4-tapcell 0h0m1s874ms
5-klayout_scrot 0h0m4s747ms
6-pdn 0h0m2s343ms
7-replace 0h0m9s322ms
7-resizer 0h0m8s924ms
8-write_verilog 0h0m1s882ms
9-opensta_post_resizer 0h0m1s531ms
10-opendp 0h0m1s869ms
11-klayout_scrot 0h0m5s65ms
12-cts 0h1m37s338ms
13-write_verilog 0h0m1s776ms
14-klayout_scrot 0h0m5s171ms
14-resizer_timing 0h0m7s777ms
15-write_verilog 0h0m1s596ms
16-opensta_post_resizer_timing 0h0m1s684ms
17-fastroute 0h0m9s686ms
18-addspacers 0h0m1s960ms
19-write_verilog 0h0m1s891ms
20-tritonRoute 0h3m0s561ms
21-klayout_scrot 0h0m5s705ms
22-spef_extraction 0h0m3s534ms
23-opensta_spef 0h0m2s168ms
25-write_verilog 0h0m2s200ms
27-klayout_scrot 0h0m5s342ms
30-magic_gen 0h0m11s186ms
31-klayout 0h0m5s21ms
32-klayout_scrot 0h0m5s395ms
34-klayout_scrot 0h0m5s177ms
35-klayout_xor 0h0m37s941ms
36-magic_ext_spice 0h0m10s242ms
37-lvs 0h0m0s934ms
38-magic_drc 0h0m25s968ms
40-or_antenna 0h0m2s342ms
41-cvc 0h0m0s681ms