

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 01:37:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    18|        -|        -|    -|
|Expression           |        -|     -|        0|      209|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      360|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      247|    -|
|Register             |        -|     -|      463|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|      463|      816|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U5  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U6  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U7  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U8  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U9  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 360|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_16_4_1_U10  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U12  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U14  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U16  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U18  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U20  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U22  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U24  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U26  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U11  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U13  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U15  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U17  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U19  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U21  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U23  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U25  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U27  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln62_11_fu_497_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_14_fu_506_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_17_fu_511_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_20_fu_516_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_23_fu_521_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_26_fu_526_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln62_2_fu_460_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln62_5_fu_465_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln62_8_fu_492_p2   |         +|   0|  0|  23|          16|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 209|         145|         146|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_0_address0             |  14|          3|    2|          6|
    |a_1_address0             |  14|          3|    2|          6|
    |a_2_address0             |  14|          3|    2|          6|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_0_address0             |  14|          3|    2|          6|
    |b_1_address0             |  14|          3|    2|          6|
    |b_2_address0             |  14|          3|    2|          6|
    |res_address0             |  31|          6|    4|         24|
    |res_address1             |  26|          5|    4|         20|
    |res_d0                   |  31|          6|   16|         96|
    |res_d1                   |  26|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 247|         50|   55|        266|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |mul_ln62_12_reg_873          |  16|   0|   16|          0|
    |mul_ln62_15_reg_878          |  16|   0|   16|          0|
    |mul_ln62_18_reg_888          |  16|   0|   16|          0|
    |mul_ln62_21_reg_907          |  16|   0|   16|          0|
    |mul_ln62_24_reg_912          |  16|   0|   16|          0|
    |mul_ln62_3_reg_774           |  16|   0|   16|          0|
    |mul_ln62_6_reg_829           |  16|   0|   16|          0|
    |mul_ln62_9_reg_854           |  16|   0|   16|          0|
    |mul_ln62_reg_735             |  16|   0|   16|          0|
    |reg_358                      |   8|   0|    8|          0|
    |reg_362                      |   8|   0|    8|          0|
    |reg_366                      |   8|   0|    8|          0|
    |sext_ln62_10_reg_834         |  16|   0|   16|          0|
    |sext_ln62_11_reg_841         |  16|   0|   16|          0|
    |sext_ln62_12_reg_848         |  16|   0|   16|          0|
    |sext_ln62_13_reg_859         |  16|   0|   16|          0|
    |sext_ln62_14_reg_866         |  16|   0|   16|          0|
    |sext_ln62_15_reg_883         |  16|   0|   16|          0|
    |sext_ln62_16_reg_893         |  16|   0|   16|          0|
    |sext_ln62_17_reg_900         |  16|   0|   16|          0|
    |sext_ln62_1_reg_729          |  16|   0|   16|          0|
    |sext_ln62_2_reg_740          |  16|   0|   16|          0|
    |sext_ln62_3_reg_747          |  16|   0|   16|          0|
    |sext_ln62_4_reg_754          |  16|   0|   16|          0|
    |sext_ln62_5_reg_761          |  16|   0|   16|          0|
    |sext_ln62_6_reg_768          |  16|   0|   16|          0|
    |sext_ln62_7_reg_779          |  16|   0|   16|          0|
    |sext_ln62_8_reg_786          |  16|   0|   16|          0|
    |sext_ln62_9_reg_823          |  16|   0|   16|          0|
    |sext_ln62_reg_724            |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 463|   0|  463|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_address0  |  out|    2|   ap_memory|           a_0|         array|
|a_0_ce0       |  out|    1|   ap_memory|           a_0|         array|
|a_0_q0        |   in|    8|   ap_memory|           a_0|         array|
|a_0_address1  |  out|    2|   ap_memory|           a_0|         array|
|a_0_ce1       |  out|    1|   ap_memory|           a_0|         array|
|a_0_q1        |   in|    8|   ap_memory|           a_0|         array|
|a_1_address0  |  out|    2|   ap_memory|           a_1|         array|
|a_1_ce0       |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0        |   in|    8|   ap_memory|           a_1|         array|
|a_1_address1  |  out|    2|   ap_memory|           a_1|         array|
|a_1_ce1       |  out|    1|   ap_memory|           a_1|         array|
|a_1_q1        |   in|    8|   ap_memory|           a_1|         array|
|a_2_address0  |  out|    2|   ap_memory|           a_2|         array|
|a_2_ce0       |  out|    1|   ap_memory|           a_2|         array|
|a_2_q0        |   in|    8|   ap_memory|           a_2|         array|
|a_2_address1  |  out|    2|   ap_memory|           a_2|         array|
|a_2_ce1       |  out|    1|   ap_memory|           a_2|         array|
|a_2_q1        |   in|    8|   ap_memory|           a_2|         array|
|b_0_address0  |  out|    2|   ap_memory|           b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0        |   in|    8|   ap_memory|           b_0|         array|
|b_0_address1  |  out|    2|   ap_memory|           b_0|         array|
|b_0_ce1       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q1        |   in|    8|   ap_memory|           b_0|         array|
|b_1_address0  |  out|    2|   ap_memory|           b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0        |   in|    8|   ap_memory|           b_1|         array|
|b_1_address1  |  out|    2|   ap_memory|           b_1|         array|
|b_1_ce1       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1        |   in|    8|   ap_memory|           b_1|         array|
|b_2_address0  |  out|    2|   ap_memory|           b_2|         array|
|b_2_ce0       |  out|    1|   ap_memory|           b_2|         array|
|b_2_q0        |   in|    8|   ap_memory|           b_2|         array|
|b_2_address1  |  out|    2|   ap_memory|           b_2|         array|
|b_2_ce1       |  out|    1|   ap_memory|           b_2|         array|
|b_2_q1        |   in|    8|   ap_memory|           b_2|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
|res_address1  |  out|    4|   ap_memory|           res|         array|
|res_ce1       |  out|    1|   ap_memory|           res|         array|
|res_we1       |  out|    1|   ap_memory|           res|         array|
|res_d1        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

