
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 351772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 480.906 ; gain = 97.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/new/top_1.v:23]
INFO: [Synth 8-638] synthesizing module 'adc_board' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_board.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [F:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [F:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDDR' [F:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (2#1) [F:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-638] synthesizing module 'lut_config' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/lut_config.v:22]
INFO: [Synth 8-256] done synthesizing module 'lut_config' (3#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/lut_config.v:22]
INFO: [Synth 8-638] synthesizing module 'spi_config' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_SPI_CHECK bound to: 1 - type: integer 
	Parameter S_WR_SPI bound to: 2 - type: integer 
	Parameter S_WR_SPI_DONE bound to: 3 - type: integer 
	Parameter S_WR_TEST bound to: 4 - type: integer 
	Parameter S_RD_TEST bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adc_spi' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:1]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CE_HIGH bound to: 1 - type: integer 
	Parameter S_READ bound to: 2 - type: integer 
	Parameter S_READ_ADDR0 bound to: 3 - type: integer 
	Parameter S_READ_ADDR1 bound to: 4 - type: integer 
	Parameter S_READ_DATA bound to: 5 - type: integer 
	Parameter S_WRITE bound to: 6 - type: integer 
	Parameter S_WRITE_ADDR0 bound to: 7 - type: integer 
	Parameter S_WRITE_ADDR1 bound to: 8 - type: integer 
	Parameter S_WRITE_DATA bound to: 9 - type: integer 
	Parameter S_CE_LOW bound to: 10 - type: integer 
	Parameter S_ACK bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (4#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:1]
INFO: [Synth 8-256] done synthesizing module 'adc_spi' (5#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:1]
WARNING: [Synth 8-689] width (14) of port connection 'write_addr' does not match port width (13) of module 'adc_spi' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:120]
WARNING: [Synth 8-5788] Register spi_write_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:58]
WARNING: [Synth 8-5788] Register spi_read_req_reg in module spi_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:70]
INFO: [Synth 8-256] done synthesizing module 'spi_config' (6#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:1]
INFO: [Synth 8-256] done synthesizing module 'adc_board' (7#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_board.v:23]
INFO: [Synth 8-638] synthesizing module 'data_processing' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:23]
	Parameter IDLE34 bound to: 0 - type: integer 
	Parameter START34 bound to: 1 - type: integer 
	Parameter SEND34_header bound to: 2 - type: integer 
	Parameter SEND34_channel bound to: 3 - type: integer 
	Parameter SEND34_data bound to: 4 - type: integer 
	Parameter END34 bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sample' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_sample.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COUNTER1 bound to: 1 - type: integer 
	Parameter ACTIVE bound to: 2 - type: integer 
	Parameter SEND bound to: 3 - type: integer 
	Parameter COUNTER2 bound to: 4 - type: integer 
	Parameter END bound to: 5 - type: integer 
	Parameter trigger bound to: 12'b011100001000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_sample.v:159]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (8#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_0'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_sample.v:159]
INFO: [Synth 8-256] done synthesizing module 'data_sample' (9#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_sample.v:23]
INFO: [Synth 8-638] synthesizing module 'data_package' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:23]
	Parameter IDLE23 bound to: 0 - type: integer 
	Parameter START23 bound to: 1 - type: integer 
	Parameter SEND23 bound to: 2 - type: integer 
	Parameter END23 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo2' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo2' (10#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo2_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:134]
INFO: [Synth 8-638] synthesizing module 'fifo3' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo3' (11#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo3_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:285]
INFO: [Synth 8-638] synthesizing module 'ila_2' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_2' (12#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_3'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:285]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_fifo2'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_fifo3'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:271]
INFO: [Synth 8-256] done synthesizing module 'data_package' (13#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:403]
INFO: [Synth 8-638] synthesizing module 'fifo_ttt' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo_ttt_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ttt' (14#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo_ttt_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fifo4' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo4' (15#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/fifo4_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:765]
INFO: [Synth 8-638] synthesizing module 'ila_1' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (16#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_1'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:765]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_total_data'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:752]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tt'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:738]
WARNING: [Synth 8-6014] Unused sequential element cur_trigger_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:153]
INFO: [Synth 8-256] done synthesizing module 'data_processing' (17#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:23]
INFO: [Synth 8-638] synthesizing module 'sd_card_test' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_START bound to: 1 - type: integer 
	Parameter S_WRITE bound to: 2 - type: integer 
	Parameter S_END bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_top' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_sec_read_write' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:283]
INFO: [Synth 8-638] synthesizing module 'ila_4' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_4' (18#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_4_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'probe1' does not match port width (4) of module 'ila_4' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:286]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:283]
INFO: [Synth 8-256] done synthesizing module 'sd_card_sec_read_write' (19#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_cmd.v:32]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_SUC bound to: 13 - type: integer 
	Parameter S_WRITE_BUSY bound to: 14 - type: integer 
	Parameter S_WRITE_ACK bound to: 15 - type: integer 
	Parameter S_ERR bound to: 16 - type: integer 
	Parameter S_END bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd' (20#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_cmd.v:32]
INFO: [Synth 8-256] done synthesizing module 'sd_card_top' (21#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card/sd_card_top.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:216]
INFO: [Synth 8-638] synthesizing module 'ila_3' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_3' (22#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/ila_3_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd_card_top_m0'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m0'. This will prevent further optimization [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:216]
WARNING: [Synth 8-6014] Unused sequential element cur_req_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:173]
WARNING: [Synth 8-3848] Net sd_sec_read_addr in module/entity sd_card_test does not have driver. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:54]
INFO: [Synth 8-256] done synthesizing module 'sd_card_test' (23#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:29]
INFO: [Synth 8-638] synthesizing module 'sys_clk_mmcm' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/sys_clk_mmcm_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_clk_mmcm' (24#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/realtime/sys_clk_mmcm_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'top' (25#1) [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/new/top_1.v:23]
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 1
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[13]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[12]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[11]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[10]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[9]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[8]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[7]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[6]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[5]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[4]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[3]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[2]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[1]
WARNING: [Synth 8-3331] design spi_config has unconnected port clk_div_cnt[0]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[15]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[14]
WARNING: [Synth 8-3331] design spi_config has unconnected port lut_reg_addr[13]
WARNING: [Synth 8-3331] design adc_board has unconnected port rst_n
WARNING: [Synth 8-3331] design adc_board has unconnected port clk_125m
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 537.469 ; gain = 153.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[31] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[30] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[29] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[28] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[27] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[26] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[25] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[24] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[23] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[22] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[21] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[20] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[19] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[18] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[17] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[16] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[15] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[14] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[13] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[12] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[11] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[10] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[9] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[8] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[7] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[6] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[5] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[4] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[3] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[2] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[1] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[0] to constant 0 [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/src/sd_card_test.v:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 537.469 ; gain = 153.746
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc] for cell 'clk_for_all'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc] for cell 'clk_for_all'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp11/fifo3_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_A_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_B_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_C_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_D_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_E_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_F_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_G_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo2'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp12/fifo2_in_context.xdc] for cell 'data/adc_H_data_package/adc_fifo2'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp13/fifo4_in_context.xdc] for cell 'data/adc_total_data'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp13/fifo4_in_context.xdc] for cell 'data/adc_total_data'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp14/fifo_ttt_in_context.xdc] for cell 'data/tt'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp14/fifo_ttt_in_context.xdc] for cell 'data/tt'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_A_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_A_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_B_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_B_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_C_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_C_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_D_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_D_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_E_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_E_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_F_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_F_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_G_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_G_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_H_data_sample/uut_0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp15/ila_0_in_context.xdc] for cell 'data/adc_H_data_sample/uut_0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp16/ila_1_in_context.xdc] for cell 'data/uut_1'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp16/ila_1_in_context.xdc] for cell 'data/uut_1'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_A_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_A_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_B_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_B_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_C_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_C_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_D_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_D_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_E_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_E_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_F_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_F_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_G_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_G_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_H_data_package/uut_3'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp17/ila_2_in_context.xdc] for cell 'data/adc_H_data_package/uut_3'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp18/ila_3_in_context.xdc] for cell 'wr_sd/ila_m0'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp18/ila_3_in_context.xdc] for cell 'wr_sd/ila_m0'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp19/ila_4_in_context.xdc] for cell 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd'
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp19/ila_4_in_context.xdc] for cell 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd'
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc]
WARNING: [Constraints 18-619] A clock with name 'adc1_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:227]
WARNING: [Constraints 18-619] A clock with name 'adc2_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:228]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:250]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:252]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_sample/uut_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:259]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:261]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:262]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:264]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:265]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:265]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:266]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:267]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:267]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:268]
WARNING: [Vivado 12-508] No pins matched 'data/adc_D_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:268]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:269]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:269]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:270]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:271]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:271]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:272]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_package/uut_3/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:272]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:273]
WARNING: [Vivado 12-508] No pins matched 'data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:273]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:274]
WARNING: [Vivado 12-508] No pins matched 'data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:274]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:277]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:277]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:279]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:279]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:280]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:280]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:281]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:281]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:282]
WARNING: [Vivado 12-508] No pins matched 'data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:282]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:283]
WARNING: [Vivado 12-508] No pins matched 'data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:283]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:284]
WARNING: [Vivado 12-508] No pins matched 'data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:284]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:285]
WARNING: [Vivado 12-508] No pins matched 'data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:285]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:286]
WARNING: [Vivado 12-508] No pins matched 'data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:286]
WARNING: [Vivado 12-508] No pins matched 'clk_for_all/inst/mmcme3_adv_inst/CLKOUT1'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:287]
WARNING: [Vivado 12-508] No pins matched 'data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D'. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:287]
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IDDR => ISERDESE3 (inverted pins: CLK_B): 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1125.215 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_total_data' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/tt' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/uut_1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_A_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_B_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_C_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_D_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_E_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_F_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_G_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/adc_fifo2' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/adc_fifo3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_package/uut_3' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'data/adc_H_data_sample/uut_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'wr_sd/ila_m0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.215 ; gain = 741.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.215 ; gain = 741.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/.Xil/Vivado-352300-DESKTOP-3JDODKJ/dcp10/sys_clk_mmcm_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for clk_for_all. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_A_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_B_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_C_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_D_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_E_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_F_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_G_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/adc_fifo2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/adc_fifo3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_package/uut_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_H_data_sample/uut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/adc_total_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/tt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data/uut_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wr_sd/ila_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.215 ; gain = 741.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_spi'
INFO: [Synth 8-5544] ROM "CS_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:116]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_config'
INFO: [Synth 8-5544] ROM "spi_read_req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo23_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5544] ROM "fifo1_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5544] ROM "fifo1_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5544] ROM "fifo1_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5544] ROM "fifo1_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo1_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5546] ROM "wr_en_fifo4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_fifo4" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element time_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:45]
WARNING: [Synth 8-6014] Unused sequential element event_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:154]
INFO: [Synth 8-5546] ROM "block_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_data_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_req_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                     000000000001 |                             0000
                S_CE_LOW |                     000000000010 |                             1010
                  S_READ |                     000000000100 |                             0010
            S_READ_ADDR0 |                     000000010000 |                             0011
            S_READ_ADDR1 |                     000000100000 |                             0100
             S_READ_DATA |                     000001000000 |                             0101
                 S_WRITE |                     000000001000 |                             0110
           S_WRITE_ADDR0 |                     000100000000 |                             0111
           S_WRITE_ADDR1 |                     001000000000 |                             1000
            S_WRITE_DATA |                     010000000000 |                             1001
                   S_ACK |                     000010000000 |                             1011
               S_CE_HIGH |                     100000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
          S_WR_SPI_CHECK |                             0010 |                              001
                S_WR_SPI |                             0100 |                              010
           S_WR_SPI_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_config'
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state23_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'next_state34_reg' [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:407]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
                  S_INIT |                            00001 |                            00010
                  S_WAIT |                            00010 |                            00001
               S_CMD_PRE |                            00011 |                            00011
                   S_CMD |                            00110 |                            00100
                   S_ERR |                            00111 |                            10000
              S_CMD_DATA |                            01000 |                            00101
                   S_END |                            01001 |                            10001
             S_READ_WAIT |                            00100 |                            00110
                  S_READ |                            01010 |                            00111
              S_READ_ACK |                            01011 |                            01000
           S_WRITE_TOKEN |                            00101 |                            01001
          S_WRITE_DATA_0 |                            01100 |                            01010
          S_WRITE_DATA_1 |                            01101 |                            01011
             S_WRITE_CRC |                            01110 |                            01100
             S_WRITE_SUC |                            01111 |                            01101
            S_WRITE_BUSY |                            10000 |                            01110
             S_WRITE_ACK |                            10001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.215 ; gain = 741.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 25    
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 137   
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 30    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 110   
+---Muxes : 
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	  14 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	  23 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   8 Input     10 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 27    
	   5 Input      8 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	  22 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 42    
	   4 Input      4 Bit        Muxes := 17    
	   8 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 9     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 275   
	   3 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lut_config 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module adc_spi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  23 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module data_sample__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_package__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_package 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 17    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module data_processing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   8 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  16 Input     16 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 11    
Module sd_card_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
WARNING: [Synth 8-6014] Unused sequential element wr_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:52]
WARNING: [Synth 8-6014] Unused sequential element rd_fifo1_adr_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_package.v:53]
INFO: [Synth 8-5546] ROM "wr_en_fifo4" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element event_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:154]
WARNING: [Synth 8-6014] Unused sequential element time_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/data_processing.v:45]
INFO: [Synth 8-5546] ROM "sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_master_m0/clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc1/adc_spi_m0/read_data_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc1/error_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc2/adc_spi_m0/read_data_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc2/error_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc1/adc_spi_m0/read_data_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc1/error_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MISO_shift_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:33]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc2/adc_spi_m0/read_data_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:152]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc2/error_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_config.v:43]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc1/adc_spi_m0/delay_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element adc_board1/spi_config_adc2/adc_spi_m0/delay_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc1/adc_spi_m0/delay_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/spi_master.v:94]
WARNING: [Synth 8-6014] Unused sequential element adc_board2/spi_config_adc2/adc_spi_m0/delay_cnt_reg was removed.  [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/sources_1/imports/new/adc_spi.v:116]
WARNING: [Synth 8-3917] design top has port fan_pwm driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_board2/spi_config_adc2/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_board2/spi_config_adc1/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_board1/spi_config_adc2/spi_read_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc_board1/spi_config_adc1/spi_read_req_reg )
WARNING: [Synth 8-3332] Sequential element (adc_board1/spi_config_adc1/spi_read_req_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (adc_board1/spi_config_adc2/spi_read_req_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (adc_board2/spi_config_adc1/spi_read_req_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (adc_board2/spi_config_adc2/spi_read_req_reg) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/\next_state34_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state34_reg[3]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[32]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[33]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[34]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[35]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[36]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[37]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[38]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[39]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[40]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[41]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[42]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[43]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[44]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[45]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[46]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[47]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[48]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[49]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[50]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[51]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[52]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[53]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[54]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[55]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[56]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[57]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[58]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[59]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[60]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[61]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[62]) is unused and will be removed from module data_processing.
WARNING: [Synth 8-3332] Sequential element (event_cnt_reg[63]) is unused and will be removed from module data_processing.
INFO: [Synth 8-3886] merging instance 'data/adc_A_data_package/next_state23_reg[2]' (LD) to 'data/adc_A_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_A_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__1.
INFO: [Synth 8-3886] merging instance 'data/adc_B_data_package/next_state23_reg[2]' (LD) to 'data/adc_B_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_B_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__2.
INFO: [Synth 8-3886] merging instance 'data/adc_C_data_package/next_state23_reg[2]' (LD) to 'data/adc_C_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_C_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__3.
INFO: [Synth 8-3886] merging instance 'data/adc_D_data_package/next_state23_reg[2]' (LD) to 'data/adc_D_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_D_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__4.
INFO: [Synth 8-3886] merging instance 'data/adc_E_data_package/next_state23_reg[2]' (LD) to 'data/adc_E_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_E_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__5.
INFO: [Synth 8-3886] merging instance 'data/adc_F_data_package/next_state23_reg[2]' (LD) to 'data/adc_F_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_F_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__6.
INFO: [Synth 8-3886] merging instance 'data/adc_G_data_package/next_state23_reg[2]' (LD) to 'data/adc_G_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_G_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package__xdcDup__7.
INFO: [Synth 8-3886] merging instance 'data/adc_H_data_package/next_state23_reg[2]' (LD) to 'data/adc_H_data_package/next_state23_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data/adc_H_data_package/\next_state23_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_state23_reg[3]) is unused and will be removed from module data_package.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wr_sd/sd_sec_read_reg)
WARNING: [Synth 8-3332] Sequential element (sd_sec_read_reg) is unused and will be removed from module sd_card_test.
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[2]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[2]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[3]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[3]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[4]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[4]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[6]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[6]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[47]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[0]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[2]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[3]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[5]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[42]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[46]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/\cmd_reg[47] )
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[0]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[1]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[2]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[3]' (FDPE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[4]' (FDPE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]' (FDPE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[6]' (FDPE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[8]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[9]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[10]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[12]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[13]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[14]' (FDCE) to 'wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/\spi_clk_div_reg[15] )
WARNING: [Synth 8-3332] Sequential element (spi_clk_div_reg[15]) is unused and will be removed from module sd_card_sec_read_write.
WARNING: [Synth 8-3332] Sequential element (cmd_reg[47]) is unused and will be removed from module sd_card_sec_read_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1125.215 ; gain = 741.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_for_all/clk_out1' to pin 'clk_for_all/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_for_all/clk_out2' to pin 'clk_for_all/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'adc1_clk_p'
WARNING: [Synth 8-565] redefining clock 'adc2_clk_p'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 251 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:251]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 253 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:253]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 254 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:254]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 255 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:255]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 256 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:256]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 257 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:257]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 258 of C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc. [C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.srcs/constrs_1/imports/new/adc_ethernet.xdc:258]
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.742 ; gain = 1002.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.742 ; gain = 1030.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_read_addr[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         8|
|2     |fifo2         |         8|
|3     |fifo3         |         8|
|4     |ila_2         |         8|
|5     |fifo_ttt      |         1|
|6     |fifo4         |         1|
|7     |ila_1         |         1|
|8     |ila_4         |         1|
|9     |ila_3         |         1|
|10    |sys_clk_mmcm  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |fifo2        |     1|
|2     |fifo2__10    |     1|
|3     |fifo2__11    |     1|
|4     |fifo2__12    |     1|
|5     |fifo2__13    |     1|
|6     |fifo2__14    |     1|
|7     |fifo2__8     |     1|
|8     |fifo2__9     |     1|
|9     |fifo3        |     1|
|10    |fifo3__10    |     1|
|11    |fifo3__11    |     1|
|12    |fifo3__12    |     1|
|13    |fifo3__13    |     1|
|14    |fifo3__14    |     1|
|15    |fifo3__8     |     1|
|16    |fifo3__9     |     1|
|17    |fifo4        |     1|
|18    |fifo_ttt     |     1|
|19    |ila_0        |     1|
|20    |ila_0__10    |     1|
|21    |ila_0__11    |     1|
|22    |ila_0__12    |     1|
|23    |ila_0__13    |     1|
|24    |ila_0__14    |     1|
|25    |ila_0__8     |     1|
|26    |ila_0__9     |     1|
|27    |ila_1        |     1|
|28    |ila_2        |     1|
|29    |ila_2__10    |     1|
|30    |ila_2__11    |     1|
|31    |ila_2__12    |     1|
|32    |ila_2__13    |     1|
|33    |ila_2__14    |     1|
|34    |ila_2__8     |     1|
|35    |ila_2__9     |     1|
|36    |ila_3        |     1|
|37    |ila_4        |     1|
|38    |sys_clk_mmcm |     1|
|39    |CARRY8       |    29|
|40    |IDDR         |    48|
|41    |LUT1         |    75|
|42    |LUT2         |   129|
|43    |LUT3         |   223|
|44    |LUT4         |   402|
|45    |LUT5         |   398|
|46    |LUT6         |  1045|
|47    |MUXF7        |   203|
|48    |MUXF8        |    98|
|49    |FDCE         |  2715|
|50    |FDPE         |    26|
|51    |FDRE         |     4|
|52    |LD           |    19|
|53    |IBUF         |     2|
|54    |IBUFDS       |    52|
|55    |OBUF         |    16|
|56    |OBUFT        |     4|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        |  5921|
|2     |  data                          |data_processing         |  4282|
|3     |    adc_A_data_sample           |data_sample__xdcDup__1  |    45|
|4     |    adc_B_data_sample           |data_sample__xdcDup__2  |    45|
|5     |    adc_C_data_sample           |data_sample__xdcDup__3  |    45|
|6     |    adc_D_data_sample           |data_sample__xdcDup__4  |    45|
|7     |    adc_E_data_sample           |data_sample__xdcDup__5  |    45|
|8     |    adc_F_data_sample           |data_sample__xdcDup__6  |    45|
|9     |    adc_G_data_sample           |data_sample__xdcDup__7  |    45|
|10    |    adc_H_data_sample           |data_sample             |    45|
|11    |    adc_A_data_package          |data_package__xdcDup__1 |   434|
|12    |    adc_B_data_package          |data_package__xdcDup__2 |   434|
|13    |    adc_C_data_package          |data_package__xdcDup__3 |   434|
|14    |    adc_D_data_package          |data_package__xdcDup__4 |   434|
|15    |    adc_E_data_package          |data_package__xdcDup__5 |   434|
|16    |    adc_F_data_package          |data_package__xdcDup__6 |   434|
|17    |    adc_G_data_package          |data_package__xdcDup__7 |   434|
|18    |    adc_H_data_package          |data_package            |   434|
|19    |  wr_sd                         |sd_card_test            |   622|
|20    |    sd_card_top_m0              |sd_card_top             |   538|
|21    |      sd_card_sec_read_write_m0 |sd_card_sec_read_write  |   192|
|22    |      sd_card_cmd_m0            |sd_card_cmd             |   244|
|23    |      spi_master_m0             |spi_master_10           |   102|
|24    |  adc_board1                    |adc_board               |   496|
|25    |    spi_config_adc1             |spi_config_4            |   223|
|26    |      adc_spi_m0                |adc_spi_8               |   190|
|27    |        spi_master_m0           |spi_master_9            |    89|
|28    |    spi_config_adc2             |spi_config_5            |   223|
|29    |      adc_spi_m0                |adc_spi_6               |   190|
|30    |        spi_master_m0           |spi_master_7            |    89|
|31    |  adc_board2                    |adc_board_0             |   496|
|32    |    spi_config_adc1             |spi_config              |   223|
|33    |      adc_spi_m0                |adc_spi_2               |   190|
|34    |        spi_master_m0           |spi_master_3            |    89|
|35    |    spi_config_adc2             |spi_config_1            |   223|
|36    |      adc_spi_m0                |adc_spi                 |   190|
|37    |        spi_master_m0           |spi_master              |    89|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 158 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1421.238 ; gain = 449.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1421.238 ; gain = 1037.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 52 instances
  IDDR => ISERDESE3 (inverted pins: CLK_B): 48 instances
  LD => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1437.148 ; gain = 1055.164
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/CW4.team/adc_8channel/adc_8channel.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1437.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 15:16:37 2024...
