m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/questasim64_2021.1/examples
T_opt
!s110 1746304665
VH9A9NoRCmPz>Kk]00LV281
Z2 04 19 4 work tb_PM_entry_wrapper fast 0
=6-8c1d968c3c64-68167e98-34d-6d48
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.1;73
R1
T_opt1
!s110 1746482053
Vb<bTckK[H2H<6h;=W[fE`1
R2
=5-8c1d968c3c64-68193385-49-4f88
R3
R4
R5
n@_opt1
R6
vcredit_counter
Z7 !s110 1746480254
!i10b 1
!s100 2QWKHASWfmo1=]CHOc5Qb3
IFVBf6nSRQgk^TZKl<MlgE2
Z8 dC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry
w1746127588
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v
!i122 113
L0 1 38
Z9 VDg1SIo80bB@j0V0VzS_@n1
Z10 OL;L;2021.1;73
r1
!s85 0
31
Z11 !s108 1746480254.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_counter.v|
!i113 0
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vcredit_loop_controller
R7
!i10b 1
!s100 ZGMXiV;GWB^[h2hWb]zkI2
IBAVVJDXdK@cE9=XP>z3ho1
R8
w1746203932
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v
!i122 114
L0 1 46
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_loop_controller.v|
!i113 0
R12
R5
vcredit_notifier
R7
!i10b 1
!s100 ]7F<Kl6e`=ZembM8X;Y:b3
Il05]0<U9=8AN6J]K]D5eC1
R8
w1746193025
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v
!i122 115
L0 1 88
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/credit_loop_control/credit_notifier.v|
!i113 0
R12
R5
vdelay_cell
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z14 !s110 1746480253
!i10b 1
!s100 JPUOLzfN378<mgb<nKdD_1
I^hOBhRQ1INj`Imz<B5TjQ1
S1
R8
w1746297073
8C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/delay_cell.sv
FC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/delay_cell.sv
!i122 109
L0 1 29
R9
R10
r1
!s85 0
31
Z15 !s108 1746480253.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/delay_cell.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/delay_cell.sv|
!i113 0
Z16 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vPM_entry_rx
!s110 1746482043
!i10b 1
!s100 L8H?6NVAR0B>_NPz`]mzW2
Igb:MbOnh>4ijURF::G;`_1
R8
w1746482039
8C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_rx.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_rx.v
!i122 128
L0 1 193
R9
R10
r1
!s85 0
31
!s108 1746482043.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_rx.v|
!i113 0
R12
R5
n@p@m_entry_rx
vPM_entry_tx
R14
!i10b 1
!s100 Z>0SeXF;iED<^3[O?^m^91
IHJZF0kjTedCVKKYln==3P3
R8
w1746319520
8C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_tx.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_tx.v
!i122 110
L0 1 206
R9
R10
r1
!s85 0
31
R15
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_tx.v|
!i113 0
R12
R5
n@p@m_entry_tx
vPM_entry_wrapper
R14
!i10b 1
!s100 zNcbg`18d^7JFdCGLUfN@2
I2133NRFVlNGmFBMc?@EZE2
R8
w1746316215
8C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_wrapper.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_wrapper.v
!i122 111
L0 1 90
R9
R10
r1
!s85 0
31
R15
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_wrapper.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/PM_entry_wrapper.v|
!i113 0
R12
R5
n@p@m_entry_wrapper
vSB_CLOCK_CONTROLLER
R13
!s110 1746480255
!i10b 1
!s100 <9cF>ERe_f2Jhz5dnN[CB1
IU1NRISfbkfM`e5U?;EmMi2
S1
R8
Z17 w1745346221
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv
!i122 124
L0 1 83
R9
R10
r1
!s85 0
31
!s108 1746480255.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_CLK_CONTROLLER.sv|
!i113 0
R16
R5
n@s@b_@c@l@o@c@k_@c@o@n@t@r@o@l@l@e@r
vSB_RDI_DECODER
R7
!i10b 1
!s100 z7P;nHIGgUF@1>7:]QWbm2
I8QV]5`MQgbDkcHgH>;`121
R8
w1746319873
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RDI_DECODER.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RDI_DECODER.v
!i122 116
L0 1 372
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RDI_DECODER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RDI_DECODER.v|
!i113 0
R12
R5
n@s@b_@r@d@i_@d@e@c@o@d@e@r
vSB_RDI_ENCODER
R7
!i10b 1
!s100 gl`Hgb;Gb@ISDXb>ahnzO2
IoaHPlZ^BMXXQL?X[OjAc<2
R8
w1746278205
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v
!i122 118
L0 1 322
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/TX/SB_RDI_ENCODER.v|
!i113 0
R12
R5
n@s@b_@r@d@i_@e@n@c@o@d@e@r
vSB_RDI_WRAPPER
R7
!i10b 1
!s100 c7i<jS[oz^gV:z<kn<>X]1
I75J<PCg9n>VMiz;dHBoD@1
R8
w1746203970
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/WRAPPER/SB_RDI_WRAPPER.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/WRAPPER/SB_RDI_WRAPPER.v
!i122 119
L0 1 137
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/WRAPPER/SB_RDI_WRAPPER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/WRAPPER/SB_RDI_WRAPPER.v|
!i113 0
R12
R5
n@s@b_@r@d@i_@w@r@a@p@p@e@r
vSB_RX_DESER
R13
R7
!i10b 1
!s100 `[7eLZTR`3fc_6;n1g<:12
Ibn44OV;PkJchna_4HCM1l2
S1
R8
w1745458394
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_RX_DESERIALIZER.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_RX_DESERIALIZER.sv
!i122 122
L0 1 54
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_RX_DESERIALIZER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_RX_DESERIALIZER.sv|
!i113 0
R16
R5
n@s@b_@r@x_@d@e@s@e@r
vSB_RX_FIFO
R7
!i10b 1
!s100 PR4QW@iZQNMU[S5_OZU]Q0
IO@L4`;R50_0:5<<ADWidj3
R8
w1746047675
8C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RX_FIFO.v
FC:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RX_FIFO.v
!i122 117
L0 1 68
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RX_FIFO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/SB_RDI/RX/SB_RX_FIFO.v|
!i113 0
R12
R5
n@s@b_@r@x_@f@i@f@o
vSB_TX_FIFO
R13
R7
!i10b 1
!s100 ]B9UQ1<kWH?dbZNj>0BJ?2
IoTOaAB6UPSH018=bl0Qkn3
S1
R8
w1746193880
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv
!i122 120
L0 1 84
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FIFO.sv|
!i113 0
R16
R5
n@s@b_@t@x_@f@i@f@o
vSB_TX_FSM_Modelling
R13
R7
!i10b 1
!s100 c7m[MF=Xn3V_o6QggEaNh1
IN_NEm?3g?CfXV9;[A2BoP2
S1
R8
w1746132173
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv
!i122 121
L0 1 102
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/SIDEBAND_TX/SB_TX_FSM_Modelling.sv|
!i113 0
R16
R5
n@s@b_@t@x_@f@s@m_@modelling
vSB_TX_SERIALIZER
R13
R7
!i10b 1
!s100 PV`oI6m9U6HJj6^B7mG^k1
I15WeYWX`fCXWVT;Nh?MAN3
S1
R8
R17
8C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv
FC:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv
!i122 123
L0 1 86
R9
R10
r1
!s85 0
31
R11
!s107 C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/SB_MB/ANALOG_MODELLING/SB_TX_SERIALIZER.sv|
!i113 0
R16
R5
n@s@b_@t@x_@s@e@r@i@a@l@i@z@e@r
vtb_PM_entry_wrapper
R13
!s110 1746480447
!i10b 1
!s100 HUjZgNXM@2Nf8LDJZj1JD2
I`W@A8ji>HMoD[H]3^VDLK0
S1
R8
w1746480440
8C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/tb_PM_entry_wrapper.sv
FC:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/tb_PM_entry_wrapper.sv
!i122 127
L0 2 578
R9
R10
r1
!s85 0
31
!s108 1746480447.000000
!s107 C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/tb_PM_entry_wrapper.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/questasim64_2021.1/examples/GP_Design/RDI/PM_entry/tb_PM_entry_wrapper.sv|
!i113 0
R16
R5
ntb_@p@m_entry_wrapper
