
<EDKSYSTEM ARCH="virtex2p" EDKVERSION="10.1.03" PART="xc2vp50ff1152-6" SRC="/home/atana/RTI/dnepr/hw/mm010_dd13/system.xmp" TIMESTAMP="Wed May 21 18:50:54 2014&#xA;">

  <EXTERNALPORTS>
    <PORT DIR="O" ENDIAN="BIG" GROUP="H" INDEX="18" LSB="0" MHS_INDEX="0" MSB="0" NAME="DDR_Addr" SIGIS="" SIGNAME="DDR_Addr"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="H" INDEX="19" LSB="0" MHS_INDEX="1" MSB="0" NAME="DDR_BankAddr" SIGIS="" SIGNAME="DDR_BankAddr"/>
    <PORT DIR="O" GROUP="H" INDEX="20" MHS_INDEX="2" NAME="DDR_CASn" SIGIS="" SIGNAME="DDR_CASn"/>
    <PORT DIR="O" GROUP="H" INDEX="21" MHS_INDEX="3" NAME="DDR_CKE" SIGIS="" SIGNAME="DDR_CKE"/>
    <PORT DIR="I" GROUP="D" INDEX="6" MHS_INDEX="4" NAME="DDR_CLK_FB" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
    <PORT DIR="O" GROUP="H" INDEX="22" MHS_INDEX="5" NAME="DDR_CSn" SIGIS="" SIGNAME="DDR_CSn"/>
    <PORT DIR="O" GROUP="H" INDEX="23" MHS_INDEX="6" NAME="DDR_Clk" SIGIS="" SIGNAME="DDR_Clk"/>
    <PORT DIR="O" GROUP="H" INDEX="24" MHS_INDEX="7" NAME="DDR_Clkn" SIGIS="" SIGNAME="DDR_Clkn"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="H" INDEX="25" LSB="0" MHS_INDEX="8" MSB="0" NAME="DDR_DM" SIGIS="" SIGNAME="DDR_DM"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="H" INDEX="16" LSB="0" MHS_INDEX="9" MSB="0" NAME="DDR_DQ" SIGIS="" SIGNAME="DDR_DQ"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="H" INDEX="17" LSB="0" MHS_INDEX="10" MSB="0" NAME="DDR_DQS" SIGIS="" SIGNAME="DDR_DQS"/>
    <PORT DIR="O" GROUP="H" INDEX="26" MHS_INDEX="11" NAME="DDR_RASn" SIGIS="" SIGNAME="DDR_RASn"/>
    <PORT DIR="O" GROUP="H" INDEX="27" MHS_INDEX="12" NAME="DDR_WEn" SIGIS="" SIGNAME="DDR_WEn"/>
    <PORT DIR="IO" GROUP="I" INDEX="35" MHS_INDEX="13" NAME="Eth1_PHY_Mii_clk" SIGIS="" SIGNAME="Eth1_PHY_Mii_clk"/>
    <PORT DIR="IO" GROUP="I" INDEX="36" MHS_INDEX="14" NAME="Eth1_PHY_Mii_data" SIGIS="" SIGNAME="Eth1_PHY_Mii_data"/>
    <PORT DIR="I" GROUP="I" INDEX="28" MHS_INDEX="15" NAME="Eth1_PHY_col" SIGIS="" SIGNAME="Eth1_PHY_col"/>
    <PORT DIR="I" GROUP="I" INDEX="29" MHS_INDEX="16" NAME="Eth1_PHY_crs" SIGIS="" SIGNAME="Eth1_PHY_crs"/>
    <PORT DIR="I" GROUP="I" INDEX="30" MHS_INDEX="17" NAME="Eth1_PHY_dv" SIGIS="" SIGNAME="Eth1_PHY_dv"/>
    <PORT DIR="O" GROUP="I" INDEX="37" MHS_INDEX="18" NAME="Eth1_PHY_rst_n" SIGIS="" SIGNAME="Eth1_PHY_rst_n"/>
    <PORT DIR="I" GROUP="I" INDEX="31" MHS_INDEX="19" NAME="Eth1_PHY_rx_clk" SIGIS="" SIGNAME="Eth1_PHY_rx_clk"/>
    <PORT DIR="I" ENDIAN="LITTLE" GROUP="I" INDEX="32" LSB="0" MHS_INDEX="20" MSB="0" NAME="Eth1_PHY_rx_data" SIGIS="" SIGNAME="Eth1_PHY_rx_data"/>
    <PORT DIR="I" GROUP="I" INDEX="33" MHS_INDEX="21" NAME="Eth1_PHY_rx_er" SIGIS="" SIGNAME="Eth1_PHY_rx_er"/>
    <PORT DIR="I" GROUP="I" INDEX="34" MHS_INDEX="22" NAME="Eth1_PHY_tx_clk" SIGIS="" SIGNAME="Eth1_PHY_tx_clk"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="I" INDEX="38" LSB="0" MHS_INDEX="23" MSB="0" NAME="Eth1_PHY_tx_data" SIGIS="" SIGNAME="Eth1_PHY_tx_data"/>
    <PORT DIR="O" GROUP="I" INDEX="39" MHS_INDEX="24" NAME="Eth1_PHY_tx_en" SIGIS="" SIGNAME="Eth1_PHY_tx_en"/>
    <PORT DIR="O" GROUP="I" INDEX="40" MHS_INDEX="25" NAME="Eth1_PHY_tx_er" SIGIS="" SIGNAME="Eth1_PHY_tx_er"/>
    <PORT DIR="IO" GROUP="J" INDEX="48" MHS_INDEX="26" NAME="Eth2_PHY_Mii_clk" SIGIS="" SIGNAME="Eth2_PHY_Mii_clk"/>
    <PORT DIR="IO" GROUP="J" INDEX="49" MHS_INDEX="27" NAME="Eth2_PHY_Mii_data" SIGIS="" SIGNAME="Eth2_PHY_Mii_data"/>
    <PORT DIR="I" GROUP="J" INDEX="41" MHS_INDEX="28" NAME="Eth2_PHY_col" SIGIS="" SIGNAME="Eth2_PHY_col"/>
    <PORT DIR="I" GROUP="J" INDEX="42" MHS_INDEX="29" NAME="Eth2_PHY_crs" SIGIS="" SIGNAME="Eth2_PHY_crs"/>
    <PORT DIR="I" GROUP="J" INDEX="43" MHS_INDEX="30" NAME="Eth2_PHY_dv" SIGIS="" SIGNAME="Eth2_PHY_dv"/>
    <PORT DIR="O" GROUP="J" INDEX="50" MHS_INDEX="31" NAME="Eth2_PHY_rst_n" SIGIS="" SIGNAME="Eth2_PHY_rst_n"/>
    <PORT DIR="I" GROUP="J" INDEX="44" MHS_INDEX="32" NAME="Eth2_PHY_rx_clk" SIGIS="" SIGNAME="Eth2_PHY_rx_clk"/>
    <PORT DIR="I" ENDIAN="LITTLE" GROUP="J" INDEX="45" LSB="0" MHS_INDEX="33" MSB="0" NAME="Eth2_PHY_rx_data" SIGIS="" SIGNAME="Eth2_PHY_rx_data"/>
    <PORT DIR="I" GROUP="J" INDEX="46" MHS_INDEX="34" NAME="Eth2_PHY_rx_er" SIGIS="" SIGNAME="Eth2_PHY_rx_er"/>
    <PORT DIR="I" GROUP="J" INDEX="47" MHS_INDEX="35" NAME="Eth2_PHY_tx_clk" SIGIS="" SIGNAME="Eth2_PHY_tx_clk"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="J" INDEX="51" LSB="0" MHS_INDEX="36" MSB="0" NAME="Eth2_PHY_tx_data" SIGIS="" SIGNAME="Eth2_PHY_tx_data"/>
    <PORT DIR="O" GROUP="J" INDEX="52" MHS_INDEX="37" NAME="Eth2_PHY_tx_en" SIGIS="" SIGNAME="Eth2_PHY_tx_en"/>
    <PORT DIR="O" GROUP="J" INDEX="53" MHS_INDEX="38" NAME="Eth2_PHY_tx_er" SIGIS="" SIGNAME="Eth2_PHY_tx_er"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="G" INDEX="11" LSB="0" MHS_INDEX="39" MSB="0" NAME="Flash_A" SIGIS="" SIGNAME="Flash_A"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="G" INDEX="12" LSB="0" MHS_INDEX="40" MSB="0" NAME="Flash_CEN" SIGIS="" SIGNAME="Flash_CEN"/>
    <PORT DIR="IO" ENDIAN="BIG" GROUP="G" INDEX="10" LSB="0" MHS_INDEX="41" MSB="0" NAME="Flash_DQ" SIGIS="" SIGNAME="Flash_DQ"/>
    <PORT DIR="O" GROUP="G" INDEX="13" MHS_INDEX="42" NAME="Flash_OEN" SIGIS="" SIGNAME="Flash_OEN"/>
    <PORT DIR="O" GROUP="G" INDEX="14" MHS_INDEX="43" NAME="Flash_Rst" SIGIS="" SIGNAME="Flash_Rst"/>
    <PORT DIR="O" GROUP="G" INDEX="15" MHS_INDEX="44" NAME="Flash_WEN" SIGIS="" SIGNAME="Flash_WEN"/>
    <PORT DIR="I" GROUP="K" INDEX="54" MHS_INDEX="45" NAME="LVPECLK_n" SIGIS="" SIGNAME="LVPECLK_n"/>
    <PORT DIR="I" GROUP="K" INDEX="55" MHS_INDEX="46" NAME="LVPECLK_p" SIGIS="" SIGNAME="LVPECLK_p"/>
    <PORT DIR="I" GROUP="A" INDEX="0" MHS_INDEX="47" NAME="RS232_1_RX" SIGIS="" SIGNAME="RS232_1_RX"/>
    <PORT DIR="O" GROUP="A" INDEX="1" MHS_INDEX="48" NAME="RS232_1_TX" SIGIS="" SIGNAME="RS232_1_TX"/>
    <PORT DIR="I" GROUP="B" INDEX="2" MHS_INDEX="49" NAME="RS232_2_RX" SIGIS="" SIGNAME="RS232_2_RX"/>
    <PORT DIR="O" GROUP="B" INDEX="3" MHS_INDEX="50" NAME="RS232_2_TX" SIGIS="" SIGNAME="RS232_2_TX"/>
    <PORT DIR="I" GROUP="C" INDEX="4" MHS_INDEX="51" NAME="RX_from_043" SIGIS="" SIGNAME="UART_TUTS_RX"/>
    <PORT DIR="O" GROUP="C" INDEX="5" MHS_INDEX="52" NAME="TX_to_043" SIGIS="" SIGNAME="UART_TUTS_TX"/>
    <PORT DIR="O" ENDIAN="BIG" GROUP="F" INDEX="9" LSB="0" MHS_INDEX="53" MSB="0" NAME="LEDS" SIGIS="" SIGNAME="LEDS"/>
    <PORT DIR="I" GROUP="E" INDEX="8" MHS_INDEX="54" NAME="clk_19" SIGIS="" SIGNAME="clk_19_ext"/>
    <PORT DIR="I" GROUP="E" INDEX="7" MHS_INDEX="55" NAME="clk_10" SIGIS="" SIGNAME="clk_10_ext"/>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" HWVERSION="1.00.a" INSTANCE="dnepr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="0" MODCLASS="PERIPHERAL" MODTYPE="dnepr_fu">
      <DESCRIPTION TYPE="SHORT">DNEPR_FU</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0x30000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0x300000FF"/>
      <PARAMETER INDEX="3" MPD_INDEX="2" NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="4" MPD_INDEX="3" NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="6" MPD_INDEX="4" NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="5" MPD_INDEX="5" NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER INDEX="0" MPD_INDEX="6" NAME="C_FAMILY" VALUE="virtex2p"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="tact" SIGNAME="tact" VECFORMULA="[15:0]"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="discr" SIGNAME="discr" VECFORMULA="[15:0]"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x30000000" BASENAME="C_BASEADDR" BASEVALUE="805306368" HIGH="0x300000FF" HIGHNAME="C_HIGHADDR" HIGHVALUE="805306623" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="8" TOTAL="23616" TYPE="Slices" USED="1898"/>
        <RESOURCE PERCENT="5" TOTAL="47232" TYPE="Slice Flip Flops" USED="2548"/>
        <RESOURCE PERCENT="4" TOTAL="47232" TYPE="4 input LUTs" USED="2087"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="262"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="150.866">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/home/atana/RTI/dnepr/hw/mm010_dd13/pcores/plb34_grid_generator125_v4_00_a/doc/plb34_grid_generator.pdf" HWVERSION="4.00.a" INSTANCE="grid_gen" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="1" MODCLASS="PERIPHERAL" MODTYPE="plb34_grid_generator125">
      <DESCRIPTION TYPE="SHORT">plb34_grid_gen_1_25_rvg</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0x20000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0x200000FF"/>
      <PARAMETER INDEX="3" MPD_INDEX="2" NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="4" MPD_INDEX="3" NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="6" MPD_INDEX="4" NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="5" MPD_INDEX="5" NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER INDEX="0" MPD_INDEX="6" NAME="C_FAMILY" VALUE="virtex2p"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="clk_1_25" SIGNAME="edge_discr_clk"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="clk_19" SIGNAME="edge_tact_clk"/>
      <PORT DIR="O" INDEX="3" INMHS="TRUE" NAME="tact" SIGNAME="tact" VECFORMULA="[15:0]"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="discr" SIGNAME="discr" VECFORMULA="[15:0]"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x20000000" BASENAME="C_BASEADDR" BASEVALUE="536870912" HIGH="0x200000FF" HIGHNAME="C_HIGHADDR" HIGHVALUE="536871167" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="176"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="295"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="219"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="256"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="183.688">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" HWVERSION="1.00.a" INSTANCE="delay_meter" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="2" MODCLASS="PERIPHERAL" MODTYPE="optical_delay_meter">
      <DESCRIPTION TYPE="SHORT">OPTICAL_DELAY_METER</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0x10000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0x100003FF"/>
      <PARAMETER INDEX="3" MPD_INDEX="2" NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="4" MPD_INDEX="3" NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="6" MPD_INDEX="4" NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="5" MPD_INDEX="5" NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER INDEX="0" MPD_INDEX="6" NAME="C_FAMILY" VALUE="virtex2p"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="ft_edge" SIGNAME="edge_tact_clk"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x10000000" BASENAME="C_BASEADDR" BASEVALUE="268435456" HIGH="0x100003FF" HIGHNAME="C_HIGHADDR" HIGHVALUE="268436479" MINSIZE="0x100" SIZE="1024" SIZEABRV="1K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="207"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="341"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="210"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="241"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="183.688">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE GROUP="E" HWVERSION="1.00.b" INSTANCE="ft_fd_input" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="IP" MODTYPE="ft_fd_control">
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="clk" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="clk_19" SIGNAME="clk_19_ext"/>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="clk_10M" SIGNAME="clk_10_ext"/>
      <PORT DIR="O" INDEX="5" INMHS="TRUE" NAME="fd_edge" SIGNAME="edge_discr_clk"/>
      <PORT DIR="O" INDEX="6" INMHS="TRUE" NAME="ft_edge" SIGNAME="edge_tact_clk"/>
      <PORT DIR="O" INDEX="7" INMHS="TRUE" NAME="fd_ok" SIGNAME="fd_ok"/>
      <PORT DIR="O" INDEX="8" INMHS="TRUE" NAME="ft_ok" SIGNAME="ft_ok"/>
      <PORT DIR="O" INDEX="9" INMHS="TRUE" NAME="ft_int" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ft_fd_input_ft_int"/>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="0"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="56"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="71"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="95"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="9"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="230.309">
        <TIMECLK SIGNAME="clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_1" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MHS_INDEX="4" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="2" MPD_INDEX="0" NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000">
        <DESCRIPTION>ISOCM DRC Register Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="3" MPD_INDEX="1" NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011">
        <DESCRIPTION>ISOCM DRC Register High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="0" MPD_INDEX="2" NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000">
        <DESCRIPTION>DSOCM DRC Register Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="3" NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011">
        <DESCRIPTION>DSOCM DRC Register High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="4" NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1">
        <DESCRIPTION>Disable Operand Forwarding For Load Instructions</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="5" NAME="C_DETERMINISTIC_MULT" VALUE="0">
        <DESCRIPTION>Deterministic Hardware Multiplier Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="6" NAME="C_MMU_ENABLE" VALUE="1">
        <DESCRIPTION>Enable the Memory-management Unit (MMU)</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="7" NAME="C_DCR_RESYNC" VALUE="0">
        <DESCRIPTION>DCR Resynchronization</DESCRIPTION>
      </PARAMETER>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" BUS_STD="XIL_JTAGPPC" NAME="JTAGPPC" ORIENTED="WEST"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0b0000010000" BASENAME="C_ISOCM_DCR_BASEADDR" BASEVALUE="16" HIGH="0b0000010011" HIGHNAME="C_ISOCM_DCR_HIGHADDR" HIGHVALUE="19" MINSIZE="4" SIZE="4" SIZEABRV="4">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b0000100000" BASENAME="C_DSOCM_DCR_BASEADDR" BASEVALUE="32" HIGH="0b0000100011" HIGHNAME="C_DSOCM_DCR_HIGHADDR" HIGHVALUE="35" MINSIZE="4" SIZE="4" SIZEABRV="4">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="855"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_0" INTERRUPT_CNTLR="opb_intc_0" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MHS_INDEX="5" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="2" MPD_INDEX="0" NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000">
        <DESCRIPTION>ISOCM DRC Register Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="3" MPD_INDEX="1" NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011">
        <DESCRIPTION>ISOCM DRC Register High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="0" MPD_INDEX="2" NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000">
        <DESCRIPTION>DSOCM DRC Register Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="3" NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011">
        <DESCRIPTION>DSOCM DRC Register High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="4" NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1">
        <DESCRIPTION>Disable Operand Forwarding For Load Instructions</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="5" NAME="C_DETERMINISTIC_MULT" VALUE="0">
        <DESCRIPTION>Deterministic Hardware Multiplier Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="6" NAME="C_MMU_ENABLE" VALUE="1">
        <DESCRIPTION>Enable the Memory-management Unit (MMU)</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="7" NAME="C_DCR_RESYNC" VALUE="0">
        <DESCRIPTION>DCR Resynchronization</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="cpu_clk"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="EICC405EXTINPUTIRQ" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="RSTC405RESETSYS" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="RSTC405RESETCORE" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="I" INDEX="5" INMHS="TRUE" NAME="RSTC405RESETCHIP" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="O" INDEX="7" INMHS="TRUE" NAME="C405RSTSYSRESETREQ" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="O" INDEX="8" INMHS="TRUE" NAME="C405RSTCORERESETREQ" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="O" INDEX="9" INMHS="TRUE" NAME="C405RSTCHIPRESETREQ" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="I" INDEX="6" INMHS="TRUE" NAME="PLBCLK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="1" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="DPLB" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="IPLB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc_0_0" BUSSTD="XIL" BUS_STD="XIL_JTAGPPC" NAME="JTAGPPC" ORIENTED="EAST"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0b0000010000" BASENAME="C_ISOCM_DCR_BASEADDR" BASEVALUE="16" HIGH="0b0000010011" HIGHNAME="C_ISOCM_DCR_HIGHADDR" HIGHVALUE="19" MINSIZE="4" SIZE="4" SIZEABRV="4">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b0000100000" BASENAME="C_DSOCM_DCR_BASEADDR" BASEVALUE="32" HIGH="0b0000100011" HIGHNAME="C_DSOCM_DCR_HIGHADDR" HIGHVALUE="35" MINSIZE="4" SIZE="4" SIZEABRV="4">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="855"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="50" TOTAL="2" TYPE="PPC405s" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="jtagppc_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="6" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="0" NAME="C_DEVICE" VALUE="2vp50"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_0" BUSSTD="XIL" BUS_STD="XIL_JTAGPPC" NAME="JTAGPPC0" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" BUS_STD="XIL_JTAGPPC" NAME="JTAGPPC1" ORIENTED="WEST"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="2"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="3"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="17"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" HWVERSION="1.01.a" INSTANCE="plb2opb" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="7" MODCLASS="BUS_BRIDGE" MODTYPE="plb2opb_bridge">
      <DESCRIPTION TYPE="SHORT">PLB to OPB Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus (PLB) to On-chip Peripheral Bus(OPB) Bridge</DESCRIPTION>
      <PARAMETER INDEX="19" MPD_INDEX="0" NAME="C_NO_PLB_BURST" VALUE="0">
        <DESCRIPTION>No Support for Burst Transactions </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="15" MPD_INDEX="1" NAME="C_DCR_INTFCE" VALUE="0">
        <DESCRIPTION>Include DCR Slave Interface </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="0" MPD_INDEX="2" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="20" MPD_INDEX="3" NAME="C_NUM_ADDR_RNG" VALUE="1">
        <DESCRIPTION>Number of PLB Address Ranges </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" CHANGEDBY="USER" INDEX="3" MPD_INDEX="4" NAME="C_RNG0_BASEADDR" VALUE="0xC0000000">
        <DESCRIPTION>Range 0 Base Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" CHANGEDBY="USER" INDEX="4" MPD_INDEX="5" NAME="C_RNG0_HIGHADDR" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Range 0 High Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" INDEX="5" MPD_INDEX="6" NAME="C_RNG1_BASEADDR" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Range 1 Base Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" INDEX="6" MPD_INDEX="7" NAME="C_RNG1_HIGHADDR" VALUE="0x00000000">
        <DESCRIPTION>Range 1 High Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" INDEX="7" MPD_INDEX="8" NAME="C_RNG2_BASEADDR" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Range 2 Base Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" INDEX="8" MPD_INDEX="9" NAME="C_RNG2_HIGHADDR" VALUE="0x00000000">
        <DESCRIPTION>Range 2 High Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" INDEX="9" MPD_INDEX="10" NAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Range 3 Base Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" INDEX="10" MPD_INDEX="11" NAME="C_RNG3_HIGHADDR" VALUE="0x00000000">
        <DESCRIPTION>Range 3 High Address </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="23" MPD_INDEX="12" NAME="C_PLB_AWIDTH" VALUE="32">
        <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="24" MPD_INDEX="13" NAME="C_PLB_DWIDTH" VALUE="64">
        <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="26" MPD_INDEX="14" NAME="C_PLB_NUM_MASTERS" VALUE="4">
        <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="25" MPD_INDEX="15" NAME="C_PLB_MID_WIDTH" VALUE="2">
        <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="16" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="17" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="18" NAME="C_DCR_BASEADDR" VALUE="0b1111111111">
        <DESCRIPTION>DCR Bus Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="2" MPD_INDEX="19" NAME="C_DCR_HIGHADDR" VALUE="0b0000000000">
        <DESCRIPTION>DCR Bus High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="20" NAME="C_DCR_AWIDTH" VALUE="10">
        <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="21" NAME="C_DCR_DWIDTH" VALUE="32">
        <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="22" NAME="C_IRQ_ACTIVE" VALUE="1">
        <DESCRIPTION>Active IRQ Format </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="23" NAME="C_BGI_TRANSABORT_CNT" VALUE="31">
        <DESCRIPTION>Number of Clocks To Wait </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="24" NAME="C_CLK_ASYNC" VALUE="1">
        <DESCRIPTION>Reserved Parameter </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="25" NAME="C_HIGH_SPEED" VALUE="1">
        <DESCRIPTION>Reserved Parameter </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="26" NAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1">
        <DESCRIPTION>Reserved Parameter </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="MOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xC0000000" BASENAME="C_RNG0_BASEADDR" BASEVALUE="3221225472" HIGH="0xFFFFFFFF" HIGHNAME="C_RNG0_HIGHADDR" HIGHVALUE="4294967295" MINSIZE="0" SIZE="1073741824" SIZEABRV="1G">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xFFFFFFFF" BASENAME="C_RNG1_BASEADDR" BASEVALUE="4294967295" HIGH="0x00000000" HIGHNAME="C_RNG1_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="0" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xFFFFFFFF" BASENAME="C_RNG2_BASEADDR" BASEVALUE="4294967295" HIGH="0x00000000" HIGHNAME="C_RNG2_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="0" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xFFFFFFFF" BASENAME="C_RNG3_BASEADDR" BASEVALUE="4294967295" HIGH="0x00000000" HIGHNAME="C_RNG3_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="0" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b1111111111" BASENAME="C_DCR_BASEADDR" BASEVALUE="1023" HIGH="0b0000000000" HIGHNAME="C_DCR_HIGHADDR" HIGHVALUE="0" MINSIZE="0" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="2" TOTAL="23616" TYPE="Slices" USED="517"/>
        <RESOURCE PERCENT="1" TOTAL="47232" TYPE="Slice Flip Flops" USED="568"/>
        <RESOURCE PERCENT="1" TOTAL="47232" TYPE="4 input LUTs" USED="639"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="409"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="187.021">
        <TIMECLK SIGNAME="PLB_Clk"/>
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE BUSINDEX="1" BUSSTD="OPB" BUS_STD="OPB" DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" HWVERSION="1.10.c" INSTANCE="opb" IPTYPE="BUS" IS_PLACED="TRUE" MHS_INDEX="8" MODCLASS="BUS" MODTYPE="opb_v20">
      <DESCRIPTION TYPE="SHORT">On-chip Peripheral Bus (OPB) 2.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="0" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0x00000000">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="2" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="3" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="6" MPD_INDEX="4" NAME="C_NUM_MASTERS" VALUE="1">
        <DESCRIPTION>Number of Bus Masters </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="7" MPD_INDEX="5" NAME="C_NUM_SLAVES" VALUE="8">
        <DESCRIPTION>Number of Bus Slaves </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="6" NAME="C_USE_LUT_OR" VALUE="1">
        <DESCRIPTION>Use Only LUTs for OR Structure</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="7" NAME="C_EXT_RESET_HIGH" VALUE="1">
        <DESCRIPTION>External Reset High</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="8" NAME="C_DYNAM_PRIORITY" VALUE="0">
        <DESCRIPTION>Use Dynamic Instead of Fixed Priority Bus Arbitration </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="9" NAME="C_PARK" VALUE="0">
        <DESCRIPTION>Support Bus Parking </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="10" NAME="C_PROC_INTRFCE" VALUE="0">
        <DESCRIPTION>Enable Access To OPB Arbiter Registers </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="11" NAME="C_REG_GRANTS" VALUE="1">
        <DESCRIPTION>Use Registered Instead of Combinational Grant Outputs </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="12" NAME="C_DEV_BLK_ID" VALUE="0">
        <DESCRIPTION>Device Block ID </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="13" NAME="C_DEV_MIR_ENABLE" VALUE="0">
        <DESCRIPTION>Enable Module Identification Register (MIR) </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_bus_reset"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFFFFFFFF" BASENAME="C_BASEADDR" BASEVALUE="4294967295" HIGH="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="0x200" SIZE="0" SIZEABRV="U"/>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="94"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="6"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="163"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="572"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="303.674">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE BUSINDEX="0" BUSSTD="PLB" BUS_STD="PLB" DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" HWVERSION="1.02.a" INSTANCE="plb" IPTYPE="BUS" IS_PLACED="TRUE" MHS_INDEX="9" MODCLASS="BUS" MODTYPE="plb_v34">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 3.4</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <PARAMETER INDEX="11" MPD_INDEX="0" NAME="C_PLB_NUM_MASTERS" VALUE="4">
        <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="12" MPD_INDEX="1" NAME="C_PLB_NUM_SLAVES" VALUE="8">
        <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="2" NAME="C_PLB_MID_WIDTH" VALUE="2">
        <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="3" NAME="C_PLB_AWIDTH" VALUE="32">
        <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="4" NAME="C_PLB_DWIDTH" VALUE="64">
        <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="4" MPD_INDEX="5" NAME="C_DCR_INTFCE" VALUE="0">
        <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="0" MPD_INDEX="6" NAME="C_BASEADDR" VALUE="0b1111111111">
        <DESCRIPTION>DCR Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="7" NAME="C_HIGHADDR" VALUE="0b0000000000">
        <DESCRIPTION>DCR High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="8" NAME="C_DCR_AWIDTH" VALUE="10">
        <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="9" NAME="C_DCR_DWIDTH" VALUE="32">
        <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" VALUE="1">
        <DESCRIPTION>External Reset Active High </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="11" NAME="C_IRQ_ACTIVE" VALUE="1">
        <DESCRIPTION>IRQ Active State </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="12" NAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="5">
        <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_bus_reset"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0b1111111111" BASENAME="C_BASEADDR" BASEVALUE="1023" HIGH="0b0000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="8" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SDCR"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="1" TOTAL="23616" TYPE="Slices" USED="439"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="84"/>
        <RESOURCE PERCENT="1" TOTAL="47232" TYPE="4 input LUTs" USED="788"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="1818"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="175.917">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" HWVERSION="1.00.a" INSTANCE="reset_block" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="IP" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <PARAMETER INDEX="3" MPD_INDEX="0" NAME="C_EXT_RST_WIDTH" VALUE="4">
        <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="1" MPD_INDEX="1" NAME="C_AUX_RST_WIDTH" VALUE="4">
        <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="2" NAME="C_EXT_RESET_HIGH" VALUE="1">
        <DESCRIPTION>External Reset Active High </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="0" MPD_INDEX="3" NAME="C_AUX_RESET_HIGH" VALUE="1">
        <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="4" NAME="C_NUM_BUS_RST" VALUE="1">
        <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="5" NAME="C_NUM_PERP_RST" VALUE="1">
        <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="Core_Reset_Req" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="System_Reset_Req" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="O" INDEX="8" INMHS="TRUE" NAME="Rstc405resetchip" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="O" INDEX="9" INMHS="TRUE" NAME="Rstc405resetcore" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="O" INDEX="10" INMHS="TRUE" NAME="Rstc405resetsys" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="O" INDEX="11" INMHS="TRUE" NAME="Bus_Struct_Reset" SIGNAME="sys_bus_reset" VECFORMULA="[0:C_NUM_BUS_RST-1]"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="Dcm_locked" SIGNAME="dcm_2_lock"/>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="Chip_Reset_Req" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="I" INDEX="5" INMHS="TRUE" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="6" INMHS="TRUE" NAME="Ext_Reset_In" SIGNAME="net_gnd"/>
      <PORT DIR="I" INDEX="7" INMHS="TRUE" NAME="Aux_Reset_In" SIGNAME="net_gnd"/>
      <PORT DIR="O" INDEX="12" INMHS="TRUE" NAME="Peripheral_Reset" SIGNAME="sys_per_rst" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="30"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="53"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="46"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="12"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="248.016">
        <TIMECLK SIGNAME="Slowest_sync_clk"/>
      </TIMING>
    </MODULE>
    <MODULE GROUP="K" HWVERSION="1.00.a" INSTANCE="system_clk_0" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="IP" MODTYPE="system_clk">
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="clk_in_n" SIGNAME="LVPECLK_n"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="clk_in_p" SIGNAME="LVPECLK_p"/>
      <PORT DIR="O" INDEX="3" INMHS="TRUE" NAME="clk_out" SIGNAME="dcm_clk_s"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="14"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="27"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="27"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="94"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="2"/>
        <RESOURCE PERCENT="6" TOTAL="16" TYPE="GCLKs" USED="1"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="270.636">
        <TIMECLK SIGNAME="clk_in_p"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" GROUP="D" HWVERSION="1.00.a" INSTANCE="ddr_fb_dcm" IPTYPE="PERIPHERAL" MHS_INDEX="12" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER INDEX="20" MPD_INDEX="0" NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Digital Frequency Synthesizer Clock Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="1" NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Delay Locked Loop Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="23" MPD_INDEX="2" NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE">
        <DESCRIPTION>Duty Cycle Correction</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="3" NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE">
        <DESCRIPTION>CLKIN Divide By 2</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="4" NAME="C_CLK_FEEDBACK" VALUE="1X">
        <DESCRIPTION>Clock Feedback Input</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="5" NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE">
        <DESCRIPTION>Controls Use of Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="6" NAME="C_DSS_MODE" VALUE="NONE">
        <DESCRIPTION>DSS Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="26" MPD_INDEX="7" NAME="C_STARTUP_WAIT" VALUE="FALSE">
        <DESCRIPTION>Configuration Startup Wait</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="25" MPD_INDEX="8" NAME="C_PHASE_SHIFT" VALUE="0">
        <DESCRIPTION>Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="9" NAME="C_CLKFX_MULTIPLY" VALUE="4">
        <DESCRIPTION>Multiply Value of the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="10" NAME="C_CLKFX_DIVIDE" VALUE="1">
        <DESCRIPTION>Divisor for the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="11" NAME="C_CLKDV_DIVIDE" VALUE="2.0">
        <DESCRIPTION>CLKDV Divisor</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="16" MPD_INDEX="12" NAME="C_CLKIN_PERIOD" VALUE="10.000000">
        <DESCRIPTION>Input Clock Period</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="19" MPD_INDEX="13" NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS">
        <DESCRIPTION>Amount of Delay in the Feedback Path</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="14" NAME="C_CLKIN_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKIN</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="15" NAME="C_CLKFB_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFB</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="1" MPD_INDEX="16" NAME="C_CLK0_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK0</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="6" MPD_INDEX="17" NAME="C_CLK90_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK90</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="18" NAME="C_CLK180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="19" NAME="C_CLK270_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK270</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="20" NAME="C_CLKDV_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKDV</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="21" NAME="C_CLK2X_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="22" NAME="C_CLK2X180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="23" NAME="C_CLKFX_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFX</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="24" NAME="C_CLKFX180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFX180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="24" MPD_INDEX="25" NAME="C_EXT_RESET_HIGH" VALUE="0">
        <DESCRIPTION>Reset Polarity</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="26" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="ddr_feedback_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="O" INDEX="5" INMHS="TRUE" NAME="CLK270" SIGIS="CLK" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="O" INDEX="6" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="dcm_2_FB"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="CLKFB" SIGNAME="dcm_2_FB"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="RST" SIGNAME="dcm_1_lock"/>
      <PORT DIR="O" INDEX="7" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_2_lock"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="1"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="1"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="26"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="18" TOTAL="16" TYPE="GCLKs" USED="3"/>
        <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCMs" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" HWVERSION="1.00.a" INSTANCE="ddr90_dcm" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER INDEX="20" MPD_INDEX="0" NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Digital Frequency Synthesizer Clock Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="1" NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Delay Locked Loop Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="23" MPD_INDEX="2" NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE">
        <DESCRIPTION>Duty Cycle Correction</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="3" NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE">
        <DESCRIPTION>CLKIN Divide By 2</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="4" NAME="C_CLK_FEEDBACK" VALUE="1X">
        <DESCRIPTION>Clock Feedback Input</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="5" NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE">
        <DESCRIPTION>Controls Use of Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="6" NAME="C_DSS_MODE" VALUE="NONE">
        <DESCRIPTION>DSS Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="26" MPD_INDEX="7" NAME="C_STARTUP_WAIT" VALUE="FALSE">
        <DESCRIPTION>Configuration Startup Wait</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="25" MPD_INDEX="8" NAME="C_PHASE_SHIFT" VALUE="0">
        <DESCRIPTION>Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="9" NAME="C_CLKFX_MULTIPLY" VALUE="4">
        <DESCRIPTION>Multiply Value of the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="10" NAME="C_CLKFX_DIVIDE" VALUE="1">
        <DESCRIPTION>Divisor for the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="11" NAME="C_CLKDV_DIVIDE" VALUE="2.0">
        <DESCRIPTION>CLKDV Divisor</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="16" MPD_INDEX="12" NAME="C_CLKIN_PERIOD" VALUE="10.000000">
        <DESCRIPTION>Input Clock Period</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="19" MPD_INDEX="13" NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS">
        <DESCRIPTION>Amount of Delay in the Feedback Path</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="14" NAME="C_CLKIN_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKIN</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="15" NAME="C_CLKFB_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFB</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="1" MPD_INDEX="16" NAME="C_CLK0_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK0</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="6" MPD_INDEX="17" NAME="C_CLK90_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK90</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="2" MPD_INDEX="18" NAME="C_CLK180_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="19" NAME="C_CLK270_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK270</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="20" NAME="C_CLKDV_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKDV</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="21" NAME="C_CLK2X_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="22" NAME="C_CLK2X180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="23" NAME="C_CLKFX_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFX</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="24" NAME="C_CLKFX180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFX180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="24" MPD_INDEX="25" NAME="C_EXT_RESET_HIGH" VALUE="0">
        <DESCRIPTION>Reset Polarity</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="26" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="CLK90" SIGIS="CLK" SIGNAME="clk_90_s"/>
      <PORT DIR="O" INDEX="5" INMHS="TRUE" NAME="CLK180" SIGIS="CLK" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="O" INDEX="6" INMHS="TRUE" NAME="CLK270" SIGIS="CLK" SIGNAME="clk_90_n_s"/>
      <PORT DIR="O" INDEX="7" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="CLKFB" SIGNAME="dcm_1_FB"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="RST" SIGNAME="dcm_0_lock"/>
      <PORT DIR="O" INDEX="8" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_1_lock"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="1"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="1"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="26"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="25" TOTAL="16" TYPE="GCLKs" USED="4"/>
        <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCMs" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/doc/dcm_module.pdf" HWVERSION="1.00.a" INSTANCE="sys_dcm" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER INDEX="20" MPD_INDEX="0" NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Digital Frequency Synthesizer Clock Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="1" NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW">
        <DESCRIPTION>Delay Locked Loop Frequency Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="23" MPD_INDEX="2" NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE">
        <DESCRIPTION>Duty Cycle Correction</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="3" NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE">
        <DESCRIPTION>CLKIN Divide By 2</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="4" NAME="C_CLK_FEEDBACK" VALUE="1X">
        <DESCRIPTION>Clock Feedback Input</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="5" NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE">
        <DESCRIPTION>Controls Use of Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="6" NAME="C_DSS_MODE" VALUE="NONE">
        <DESCRIPTION>DSS Mode</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="26" MPD_INDEX="7" NAME="C_STARTUP_WAIT" VALUE="FALSE">
        <DESCRIPTION>Configuration Startup Wait</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="25" MPD_INDEX="8" NAME="C_PHASE_SHIFT" VALUE="0">
        <DESCRIPTION>Phase Shift</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="13" MPD_INDEX="9" NAME="C_CLKFX_MULTIPLY" VALUE="3">
        <DESCRIPTION>Multiply Value of the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="10" NAME="C_CLKFX_DIVIDE" VALUE="1">
        <DESCRIPTION>Divisor for the CLKFX Output</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="11" NAME="C_CLKDV_DIVIDE" VALUE="2.0">
        <DESCRIPTION>CLKDV Divisor</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="16" MPD_INDEX="12" NAME="C_CLKIN_PERIOD" VALUE="10.000000">
        <DESCRIPTION>Input Clock Period</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="19" MPD_INDEX="13" NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS">
        <DESCRIPTION>Amount of Delay in the Feedback Path</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="14" NAME="C_CLKIN_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKIN</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="15" NAME="C_CLKFB_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFB</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="1" MPD_INDEX="16" NAME="C_CLK0_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLK0</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="17" NAME="C_CLK90_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK90</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="18" NAME="C_CLK180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="19" NAME="C_CLK270_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK270</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="20" NAME="C_CLKDV_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKDV</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="21" NAME="C_CLK2X_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="22" NAME="C_CLK2X180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLK2X180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="11" MPD_INDEX="23" NAME="C_CLKFX_BUF" VALUE="TRUE">
        <DESCRIPTION>Insert a BUFG for CLKFX</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="24" NAME="C_CLKFX180_BUF" VALUE="FALSE">
        <DESCRIPTION>Insert a BUFG for CLKFX180</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="24" MPD_INDEX="25" NAME="C_EXT_RESET_HIGH" VALUE="1">
        <DESCRIPTION>Reset Polarity</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="26" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_0_lock"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="RST" SIGNAME="net_gnd"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="CLKFB" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="5" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
      <PORT DIR="O" INDEX="6" INMHS="TRUE" NAME="CLKFX" SIGIS="CLK" SIGNAME="cpu_clk"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="26"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="12" TOTAL="16" TYPE="GCLKs" USED="2"/>
        <RESOURCE PERCENT="12" TOTAL="8" TYPE="DCMs" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/emac_v1_00_e/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/doc/plb_ethernet.pdf" GROUP="J" HWVERSION="1.01.a" INSTANCE="plb_eth2_contr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="15" MODCLASS="PERIPHERAL" MODTYPE="plb_ethernet">
      <DESCRIPTION TYPE="SHORT">PLB 10/100 Ethernet MAC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'IEEE Std. 802.3 MII interface MAC with PLB interface, full implementation'</DESCRIPTION>
      <PARAMETER INDEX="3" MPD_INDEX="0" NAME="C_DEV_BLK_ID" VALUE="0">
        <DESCRIPTION>Device Block ID</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="1" NAME="C_PLB_CLK_PERIOD_PS" VALUE="10000">
        <DESCRIPTION>PLB Clock Period</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="0" MPD_INDEX="2" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="3" NAME="C_IPIF_FIFO_DEPTH" VALUE="131072">
        <DESCRIPTION>IPIF FIFO Depth </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="4" NAME="C_BASEADDR" VALUE="0x0B000000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="5" NAME="C_HIGHADDR" VALUE="0x0B00FFFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="6" NAME="C_DEV_MIR_ENABLE" VALUE="1">
        <DESCRIPTION>Enable Module Identification Register</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="7" NAME="C_RESET_PRESENT" VALUE="1">
        <DESCRIPTION>Support Software Reset </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="8" NAME="C_INCLUDE_DEV_PENCODER" VALUE="1">
        <DESCRIPTION>Enable Interrupt Device ID Encoder </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="9" NAME="C_DMA_PRESENT" VALUE="3">
        <DESCRIPTION>DMA Present</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="10" NAME="C_DMA_INTR_COALESCE" VALUE="1">
        <DESCRIPTION>Enable DMA Interrupt Coalescing Functionality </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="20" MPD_INDEX="11" NAME="C_PLB_NUM_MASTERS" VALUE="4">
        <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="19" MPD_INDEX="12" NAME="C_PLB_MID_WIDTH" VALUE="2">
        <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="13" NAME="C_PLB_AWIDTH" VALUE="32">
        <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="14" NAME="C_PLB_DWIDTH" VALUE="64">
        <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="15" NAME="C_MIIM_CLKDVD" VALUE="0b10011">
        <DESCRIPTION>MIIM Interface Clock Divide </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="16" NAME="C_SOURCE_ADDR_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_SOURCE_ADDR_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="17" NAME="C_PAD_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_PAD_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="18" NAME="C_FCS_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_FCS_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="19" NAME="C_MAC_FIFO_DEPTH" VALUE="64">
        <DESCRIPTION>MAC Length and FIFO Depth </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="20" NAME="C_HALF_DUPLEX_EXIST" VALUE="1">
        <DESCRIPTION>Support Half Duplex </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="21" NAME="C_ERR_COUNT_EXIST" VALUE="1">
        <DESCRIPTION>C_ERR_COUNT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="22" NAME="C_MII_EXIST" VALUE="1">
        <DESCRIPTION>C_MII_EXIST </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="11" INMHS="TRUE" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="eth_2_int"/>
      <PORT DIR="O" INDEX="12" INMHS="TRUE" NAME="PHY_rst_n" SIGNAME="Eth2_PHY_rst_n">
        <DESCRIPTION>Ethernet PHY Reset</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="PHY_crs" SIGNAME="Eth2_PHY_crs">
        <DESCRIPTION>Ethernet Carrier Input</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="PHY_col" SIGNAME="Eth2_PHY_col">
        <DESCRIPTION>Ethernet Collision</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="13" INMHS="TRUE" NAME="PHY_tx_data" SIGNAME="Eth2_PHY_tx_data" VECFORMULA="[3:0]">
        <DESCRIPTION>Ethernet Transmit Data</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="14" INMHS="TRUE" NAME="PHY_tx_en" SIGNAME="Eth2_PHY_tx_en">
        <DESCRIPTION>Ethernet Transmit Enable</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="PHY_tx_clk" SIGNAME="Eth2_PHY_tx_clk">
        <DESCRIPTION>Ethernet Transmit Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="15" INMHS="TRUE" NAME="PHY_tx_er" SIGNAME="Eth2_PHY_tx_er">
        <DESCRIPTION>Ethernet Transmit Error</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="5" INMHS="TRUE" NAME="PHY_rx_er" SIGNAME="Eth2_PHY_rx_er">
        <DESCRIPTION>Ethernet Receive Error</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="6" INMHS="TRUE" NAME="PHY_rx_clk" SIGNAME="Eth2_PHY_rx_clk">
        <DESCRIPTION>Ethernet Receive Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="7" INMHS="TRUE" NAME="PHY_dv" SIGNAME="Eth2_PHY_dv">
        <DESCRIPTION>Ethernet Receive Data Valid</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="8" INMHS="TRUE" NAME="PHY_rx_data" SIGNAME="Eth2_PHY_rx_data" VECFORMULA="[3:0]">
        <DESCRIPTION>Ethernet Receive Data</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="9" INMHS="TRUE" NAME="PHY_Mii_clk" SIGNAME="Eth2_PHY_Mii_clk">
        <DESCRIPTION>MII Management Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="10" INMHS="TRUE" NAME="PHY_Mii_data" SIGNAME="Eth2_PHY_Mii_data">
        <DESCRIPTION>MII Management Interface Data</DESCRIPTION>
      </PORT>
      <BUSINTERFACE BIFRANK="MASTER_SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="MSPLB"/>
      <LICENSEINFO EXPIRESON="Does not expire" STATE="VALID" TYPE="Bought"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x0B000000" BASENAME="C_BASEADDR" BASEVALUE="184549376" HIGH="0x0B00FFFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="184614911" MINSIZE="0x04000" SIZE="65536" SIZEABRV="64K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MSPLB"/>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="4"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="12" TOTAL="23616" TYPE="Slices" USED="2876"/>
        <RESOURCE PERCENT="6" TOTAL="47232" TYPE="Slice Flip Flops" USED="3224"/>
        <RESOURCE PERCENT="10" TOTAL="47232" TYPE="4 input LUTs" USED="4757"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="451"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="6" TOTAL="232" TYPE="BRAMs" USED="16"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="111.762">
        <TIMECLK SIGNAME="PLB_Clk"/>
        <TIMECLK SIGNAME="PHY_tx_clk"/>
        <TIMECLK SIGNAME="PHY_rx_clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/emac_v1_00_e/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ethernet_v1_01_a/doc/plb_ethernet.pdf" GROUP="I" HWVERSION="1.01.a" INSTANCE="plb_eth1_contr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="16" MODCLASS="PERIPHERAL" MODTYPE="plb_ethernet">
      <DESCRIPTION TYPE="SHORT">PLB 10/100 Ethernet MAC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'IEEE Std. 802.3 MII interface MAC with PLB interface, full implementation'</DESCRIPTION>
      <PARAMETER INDEX="3" MPD_INDEX="0" NAME="C_DEV_BLK_ID" VALUE="0">
        <DESCRIPTION>Device Block ID</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="1" NAME="C_PLB_CLK_PERIOD_PS" VALUE="10000">
        <DESCRIPTION>PLB Clock Period</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="0" MPD_INDEX="2" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="3" NAME="C_IPIF_FIFO_DEPTH" VALUE="131072">
        <DESCRIPTION>IPIF FIFO Depth </DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="4" NAME="C_BASEADDR" VALUE="0x0A000000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="5" NAME="C_HIGHADDR" VALUE="0x0A00FFFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="6" NAME="C_DEV_MIR_ENABLE" VALUE="1">
        <DESCRIPTION>Enable Module Identification Register</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="21" MPD_INDEX="7" NAME="C_RESET_PRESENT" VALUE="1">
        <DESCRIPTION>Support Software Reset </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="8" NAME="C_INCLUDE_DEV_PENCODER" VALUE="1">
        <DESCRIPTION>Enable Interrupt Device ID Encoder </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="9" NAME="C_DMA_PRESENT" VALUE="3">
        <DESCRIPTION>DMA Present</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="10" NAME="C_DMA_INTR_COALESCE" VALUE="1">
        <DESCRIPTION>Enable DMA Interrupt Coalescing Functionality </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="20" MPD_INDEX="11" NAME="C_PLB_NUM_MASTERS" VALUE="4">
        <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="19" MPD_INDEX="12" NAME="C_PLB_MID_WIDTH" VALUE="2">
        <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="13" NAME="C_PLB_AWIDTH" VALUE="32">
        <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="18" MPD_INDEX="14" NAME="C_PLB_DWIDTH" VALUE="64">
        <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="15" NAME="C_MIIM_CLKDVD" VALUE="0b10011">
        <DESCRIPTION>MIIM Interface Clock Divide </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="22" MPD_INDEX="16" NAME="C_SOURCE_ADDR_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_SOURCE_ADDR_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="17" NAME="C_PAD_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_PAD_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="18" NAME="C_FCS_INSERT_EXIST" VALUE="1">
        <DESCRIPTION>C_FCS_INSERT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="19" NAME="C_MAC_FIFO_DEPTH" VALUE="64">
        <DESCRIPTION>MAC Length and FIFO Depth </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="20" NAME="C_HALF_DUPLEX_EXIST" VALUE="1">
        <DESCRIPTION>Support Half Duplex </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="21" NAME="C_ERR_COUNT_EXIST" VALUE="1">
        <DESCRIPTION>C_ERR_COUNT_EXIST </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="22" NAME="C_MII_EXIST" VALUE="1">
        <DESCRIPTION>C_MII_EXIST </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="PHY_crs" SIGNAME="Eth1_PHY_crs">
        <DESCRIPTION>Ethernet Carrier Input</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="11" INMHS="TRUE" NAME="PHY_rst_n" SIGNAME="Eth1_PHY_rst_n">
        <DESCRIPTION>Ethernet PHY Reset</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="12" INMHS="TRUE" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="eth_1_int"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="PHY_col" SIGNAME="Eth1_PHY_col">
        <DESCRIPTION>Ethernet Collision</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="13" INMHS="TRUE" NAME="PHY_tx_data" SIGNAME="Eth1_PHY_tx_data" VECFORMULA="[3:0]">
        <DESCRIPTION>Ethernet Transmit Data</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="14" INMHS="TRUE" NAME="PHY_tx_en" SIGNAME="Eth1_PHY_tx_en">
        <DESCRIPTION>Ethernet Transmit Enable</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="PHY_tx_clk" SIGNAME="Eth1_PHY_tx_clk">
        <DESCRIPTION>Ethernet Transmit Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="15" INMHS="TRUE" NAME="PHY_tx_er" SIGNAME="Eth1_PHY_tx_er">
        <DESCRIPTION>Ethernet Transmit Error</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="5" INMHS="TRUE" NAME="PHY_rx_er" SIGNAME="Eth1_PHY_rx_er">
        <DESCRIPTION>Ethernet Receive Error</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="6" INMHS="TRUE" NAME="PHY_rx_clk" SIGNAME="Eth1_PHY_rx_clk">
        <DESCRIPTION>Ethernet Receive Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="7" INMHS="TRUE" NAME="PHY_dv" SIGNAME="Eth1_PHY_dv">
        <DESCRIPTION>Ethernet Receive Data Valid</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="8" INMHS="TRUE" NAME="PHY_rx_data" SIGNAME="Eth1_PHY_rx_data" VECFORMULA="[3:0]">
        <DESCRIPTION>Ethernet Receive Data</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="9" INMHS="TRUE" NAME="PHY_Mii_clk" SIGNAME="Eth1_PHY_Mii_clk">
        <DESCRIPTION>MII Management Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="10" INMHS="TRUE" NAME="PHY_Mii_data" SIGNAME="Eth1_PHY_Mii_data">
        <DESCRIPTION>MII Management Interface Data</DESCRIPTION>
      </PORT>
      <BUSINTERFACE BIFRANK="MASTER_SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="MSPLB"/>
      <LICENSEINFO EXPIRESON="Does not expire" STATE="VALID" TYPE="Bought"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x0A000000" BASENAME="C_BASEADDR" BASEVALUE="167772160" HIGH="0x0A00FFFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="167837695" MINSIZE="0x04000" SIZE="65536" SIZEABRV="64K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="MSPLB"/>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="5"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="12" TOTAL="23616" TYPE="Slices" USED="2876"/>
        <RESOURCE PERCENT="6" TOTAL="47232" TYPE="Slice Flip Flops" USED="3224"/>
        <RESOURCE PERCENT="10" TOTAL="47232" TYPE="4 input LUTs" USED="4756"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="451"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="6" TOTAL="232" TYPE="BRAMs" USED="16"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="111.762">
        <TIMECLK SIGNAME="PLB_Clk"/>
        <TIMECLK SIGNAME="PHY_tx_clk"/>
        <TIMECLK SIGNAME="PHY_rx_clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/doc/opb_intc.pdf" HWVERSION="1.00.c" INSTANCE="opb_intc_0" INTCINDEX="0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="17" MODCLASS="INTERRUPT_CNTLR" MODTYPE="opb_intc" PROCESSOR="ppc405_0">
      <DESCRIPTION TYPE="SHORT">OPB Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the Onchip Peripheral Bus (OPB)</DESCRIPTION>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="0" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="17" MPD_INDEX="1" NAME="C_Y" VALUE="0">
        <DESCRIPTION></DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="2" NAME="C_X" VALUE="0">
        <DESCRIPTION>C_X </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="3" NAME="C_U_SET" VALUE="intc">
        <DESCRIPTION>C_U_SET </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="4" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="5" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="6" NAME="C_BASEADDR" VALUE="0xFE030000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="7" NAME="C_HIGHADDR" VALUE="0xFE030FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="12" MPD_INDEX="8" NAME="C_NUM_INTR_INPUTS" VALUE="6">
        <DESCRIPTION>Number of Interrupt Inputs </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="10" MPD_INDEX="9" NAME="C_KIND_OF_INTR" VALUE="0b00000000000000000000000000111100">
        <DESCRIPTION>Type of Interrupt for Each Input </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="9" MPD_INDEX="10" NAME="C_KIND_OF_EDGE" VALUE="0b00000000000000000000000000111100">
        <DESCRIPTION>Type of Each Edge Senstive Interrupt </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="11" MPD_INDEX="11" NAME="C_KIND_OF_LVL" VALUE="0b00000000000000000000000000000011">
        <DESCRIPTION>Type of Each Level Sensitive Interrupt </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="12" NAME="C_HAS_IPR" VALUE="1">
        <DESCRIPTION>Support IPR </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="13" NAME="C_HAS_SIE" VALUE="1">
        <DESCRIPTION>Support SIE </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="14" NAME="C_HAS_CIE" VALUE="1">
        <DESCRIPTION>Support CIE </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="15" NAME="C_HAS_IVR" VALUE="1">
        <DESCRIPTION>Support IVR </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="16" NAME="C_IRQ_IS_LEVEL" VALUE="1">
        <DESCRIPTION>IRQ Output Use Level </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="17" NAME="C_IRQ_ACTIVE" VALUE="1">
        <DESCRIPTION>The Sense of IRQ Output </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="O" INDEX="2" INMHS="TRUE" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="EICC405EXTINPUTIRQ"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="Intr" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ft_fd_input_ft_int&amp;UART_TUTS_int&amp;rs232_2_int&amp;rs232_1_int&amp;eth_2_int&amp;eth_1_int" VECFORMULA="[C_NUM_INTR_INPUTS-1:0]"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFE030000" BASENAME="C_BASEADDR" BASEVALUE="4261609472" HIGH="0xFE030FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="4261613567" MINSIZE="0x20" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTSRCS>
        <INTRSRC INSTANCE="ft_fd_input" PRIORITY="0" SIGNAME="ft_fd_input_ft_int"/>
        <INTRSRC INSTANCE="UART_TUTS" PRIORITY="1" SIGNAME="UART_TUTS_int"/>
        <INTRSRC INSTANCE="RS232_2" PRIORITY="2" SIGNAME="rs232_2_int"/>
        <INTRSRC INSTANCE="RS232_1" PRIORITY="3" SIGNAME="rs232_1_int"/>
        <INTRSRC INSTANCE="plb_eth2_contr" PRIORITY="4" SIGNAME="eth_2_int"/>
        <INTRSRC INSTANCE="plb_eth1_contr" PRIORITY="5" SIGNAME="eth_1_int"/>
      </INTERRUPTSRCS>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="131"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="150"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="168"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="116"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="205.222">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" GROUP="G" HWVERSION="1.00.a" INSTANCE="opb_flash" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="18" MODCLASS="PERIPHERAL" MODTYPE="opb_flash_controller">
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="9" MPD_INDEX="0" NAME="OPB_FC_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="10" MPD_INDEX="1" NAME="OPB_FC_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="2" NAME="FL0_BASEADDR" VALUE="0xCC000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="3" NAME="FL0_HIGHADDR" VALUE="0xCFFFFFFF"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="3" MPD_INDEX="4" NAME="FL1_BASEADDR" VALUE="0xD0000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="4" MPD_INDEX="5" NAME="FL1_HIGHADDR" VALUE="0xD3FFFFFF"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="5" MPD_INDEX="6" NAME="FL2_BASEADDR" VALUE="0xD4000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="6" MPD_INDEX="7" NAME="FL2_HIGHADDR" VALUE="0xD7FFFFFF"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="7" MPD_INDEX="8" NAME="FL3_BASEADDR" VALUE="0xD8000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="8" MPD_INDEX="9" NAME="FL3_HIGHADDR" VALUE="0xDBFFFFFF"/>
      <PARAMETER INDEX="11" MPD_INDEX="10" NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="12" MPD_INDEX="11" NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER INDEX="0" MPD_INDEX="12" NAME="C_FAMILY" VALUE="virtex2p"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="Flash_A" SIGNAME="Flash_A" VECFORMULA="[0:31]"/>
      <PORT DIR="IO" INDEX="3" INMHS="TRUE" NAME="Flash_DQ" SIGNAME="Flash_DQ" VECFORMULA="[0:15]"/>
      <PORT DIR="O" INDEX="5" INMHS="TRUE" NAME="Flash_CEN" SIGNAME="Flash_CEN" VECFORMULA="[0:3]"/>
      <PORT DIR="O" INDEX="6" INMHS="TRUE" NAME="Flash_OEN" SIGNAME="Flash_OEN"/>
      <PORT DIR="O" INDEX="7" INMHS="TRUE" NAME="Flash_WEN" SIGNAME="Flash_WEN"/>
      <PORT DIR="O" INDEX="8" INMHS="TRUE" NAME="Flash_Rst" SIGNAME="Flash_Rst"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="periph_reset" SIGNAME="sys_per_rst"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xffffffff" BASENAME="OPB_FC_BASEADDR" BASEVALUE="4294967295" HIGH="0x00000000" HIGHNAME="OPB_FC_HIGHADDR" HIGHVALUE="0" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xCC000000" BASENAME="FL0_BASEADDR" BASEVALUE="3422552064" HIGH="0xCFFFFFFF" HIGHNAME="FL0_HIGHADDR" HIGHVALUE="3489660927" SIZE="67108864" SIZEABRV="64M">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xD0000000" BASENAME="FL1_BASEADDR" BASEVALUE="3489660928" HIGH="0xD3FFFFFF" HIGHNAME="FL1_HIGHADDR" HIGHVALUE="3556769791" SIZE="67108864" SIZEABRV="64M">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xD4000000" BASENAME="FL2_BASEADDR" BASEVALUE="3556769792" HIGH="0xD7FFFFFF" HIGHNAME="FL2_HIGHADDR" HIGHVALUE="3623878655" SIZE="67108864" SIZEABRV="64M">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0xD8000000" BASENAME="FL3_BASEADDR" BASEVALUE="3623878656" HIGH="0xDBFFFFFF" HIGHNAME="FL3_HIGHADDR" HIGHVALUE="3690987519" SIZE="67108864" SIZEABRV="64M">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="97"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="171"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="50"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="178"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="209.331">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/doc/opb_bram_if_cntlr.pdf" HWVERSION="1.00.a" INSTANCE="boot_ppc_cntrl" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="19" MODCLASS="MEMORY_CNTLR" MODTYPE="opb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">OPB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the OPB</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" INDEX="0" MPD_INDEX="0" NAME="c_baseaddr" VALUE="0xFFFF0000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" INDEX="1" MPD_INDEX="1" NAME="c_highaddr" VALUE="0xFFFFFFFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="2" NAME="c_include_burst_support" VALUE="0">
        <DESCRIPTION>Support OPB Burst</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="3" NAME="c_opb_dwidth" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="4" NAME="c_opb_awidth" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="4" MPD_INDEX="5" NAME="c_opb_clk_period_ps" VALUE="10000">
        <DESCRIPTION>OPB Clock Period</DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="boot_ppc_cntrl_port" BUSSTD="XIL" BUS_STD="XIL_BRAM" IS_INTCONN="TRUE" NAME="PORTA"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFFFF0000" BASENAME="C_BASEADDR" BASEVALUE="4294901760" HIGH="0xFFFFFFFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="4294967295" IS_CACHEABLE="TRUE" SIZE="65536" SIZEABRV="64K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="26"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="36"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="19"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="212"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="333.812">
        <TIMECLK SIGNAME="bram_clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="boot_ppc_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="20" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="1" MPD_INDEX="0" NAME="C_MEMSIZE" VALUE="0x10000">
        <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="1" NAME="C_PORT_DWIDTH" VALUE="32">
        <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="2" NAME="C_PORT_AWIDTH" VALUE="32">
        <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="2" MPD_INDEX="3" NAME="C_NUM_WE" VALUE="4">
        <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="4" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="boot_ppc_cntrl_port" BUSSTD="XIL" BUS_STD="XIL_BRAM" IS_INTCONN="TRUE" NAME="PORTA"/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="206"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="13" TOTAL="232" TYPE="BRAMs" USED="32"/>
      </RESOURCES>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_10_b/doc/html/api/index.html" DOC_IP="/home/atana/RTI/dnepr/hw/mm010_dd13/pcores/plb_ddr_v1_11_a/doc/plb_ddr.pdf" GROUP="H" HWVERSION="1.11.a" INSTANCE="plb_DDR_SDRAM" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="21" MODCLASS="MEMORY_CNTLR" MODTYPE="plb_ddr">
      <DESCRIPTION TYPE="SHORT">PLB DDR SDRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus Double Data Rate Synchronous DRAM (PLB DDR SDRAM) controller</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" INDEX="32" MPD_INDEX="0" NAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="1"/>
      <PARAMETER INDEX="43" MPD_INDEX="1" NAME="C_REG_DIMM" VALUE="0"/>
      <PARAMETER INDEX="36" MPD_INDEX="2" NAME="C_NUM_BANKS_MEM" VALUE="1"/>
      <PARAMETER INDEX="37" MPD_INDEX="3" NAME="C_NUM_CLK_PAIRS" VALUE="1"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="4" NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER INDEX="34" MPD_INDEX="5" NAME="C_INCLUDE_ECC_SUPPORT" VALUE="0"/>
      <PARAMETER INDEX="31" MPD_INDEX="6" NAME="C_ENABLE_ECC_REG" VALUE="1"/>
      <PARAMETER INDEX="28" MPD_INDEX="7" NAME="C_ECC_DEFAULT_ON" VALUE="1"/>
      <PARAMETER INDEX="33" MPD_INDEX="8" NAME="C_INCLUDE_ECC_INTR" VALUE="0"/>
      <PARAMETER INDEX="35" MPD_INDEX="9" NAME="C_INCLUDE_ECC_TEST" VALUE="0"/>
      <PARAMETER INDEX="30" MPD_INDEX="10" NAME="C_ECC_SEC_THRESHOLD" VALUE="1"/>
      <PARAMETER INDEX="27" MPD_INDEX="11" NAME="C_ECC_DEC_THRESHOLD" VALUE="1"/>
      <PARAMETER INDEX="29" MPD_INDEX="12" NAME="C_ECC_PEC_THRESHOLD" VALUE="1"/>
      <PARAMETER INDEX="45" MPD_INDEX="13" NAME="NUM_ECC_BITS" VALUE="7"/>
      <PARAMETER CHANGEDBY="USER" INDEX="16" MPD_INDEX="14" NAME="C_DDR_TMRD" VALUE="12000"/>
      <PARAMETER INDEX="25" MPD_INDEX="15" NAME="C_DDR_TWR" VALUE="15000"/>
      <PARAMETER INDEX="26" MPD_INDEX="16" NAME="C_DDR_TWTR" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" INDEX="17" MPD_INDEX="17" NAME="C_DDR_TRAS" VALUE="70000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="18" MPD_INDEX="18" NAME="C_DDR_TRC" VALUE="60000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="22" MPD_INDEX="19" NAME="C_DDR_TRFC" VALUE="100000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="19" MPD_INDEX="20" NAME="C_DDR_TRCD" VALUE="15000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="24" MPD_INDEX="21" NAME="C_DDR_TRRD" VALUE="12000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="20" MPD_INDEX="22" NAME="C_DDR_TREFC" VALUE="70300"/>
      <PARAMETER INDEX="21" MPD_INDEX="23" NAME="C_DDR_TREFI" VALUE="7800000"/>
      <PARAMETER CHANGEDBY="USER" INDEX="23" MPD_INDEX="24" NAME="C_DDR_TRP" VALUE="15000"/>
      <PARAMETER INDEX="13" MPD_INDEX="25" NAME="C_DDR_CAS_LAT" VALUE="2"/>
      <PARAMETER INDEX="15" MPD_INDEX="26" NAME="C_DDR_DWIDTH" VALUE="32"/>
      <PARAMETER INDEX="11" MPD_INDEX="27" NAME="C_DDR_AWIDTH" VALUE="13"/>
      <PARAMETER CHANGEDBY="USER" INDEX="14" MPD_INDEX="28" NAME="C_DDR_COL_AWIDTH" VALUE="10"/>
      <PARAMETER INDEX="12" MPD_INDEX="29" NAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" INDEX="3" MPD_INDEX="30" NAME="C_MEM0_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" INDEX="4" MPD_INDEX="31" NAME="C_MEM0_HIGHADDR" VALUE="0x07FFFFFF"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" INDEX="5" MPD_INDEX="32" NAME="C_MEM1_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" INDEX="6" MPD_INDEX="33" NAME="C_MEM1_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" INDEX="7" MPD_INDEX="34" NAME="C_MEM2_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" INDEX="8" MPD_INDEX="35" NAME="C_MEM2_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" INDEX="9" MPD_INDEX="36" NAME="C_MEM3_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" INDEX="10" MPD_INDEX="37" NAME="C_MEM3_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" INDEX="1" MPD_INDEX="38" NAME="C_ECC_BASEADDR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" INDEX="2" MPD_INDEX="39" NAME="C_ECC_HIGHADDR" VALUE="0b00000000000000000000000000000000"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="42" MPD_INDEX="40" NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="41" MPD_INDEX="41" NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER INDEX="38" MPD_INDEX="42" NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="40" MPD_INDEX="43" NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER INDEX="39" MPD_INDEX="44" NAME="C_PLB_CLK_PERIOD_PS" VALUE="10000"/>
      <PARAMETER INDEX="44" MPD_INDEX="45" NAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="DDR_Clk90_in_n" SIGNAME="ddr_clk_90_n_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="DDR_Clk90_in" SIGNAME="ddr_clk_90_s"/>
      <PORT DIR="I" INDEX="3" INMHS="TRUE" NAME="PLB_Clk_n" SIGNAME="sys_clk_n_s"/>
      <PORT DIR="I" INDEX="4" INMHS="TRUE" NAME="Clk90_in_n" SIGNAME="clk_90_n_s"/>
      <PORT DIR="I" INDEX="5" INMHS="TRUE" NAME="Clk90_in" SIGNAME="clk_90_s"/>
      <PORT DIR="O" INDEX="9" INMHS="TRUE" NAME="DDR_Clkn" SIGNAME="DDR_Clkn" VECFORMULA="[0:(C_NUM_CLK_PAIRS-1)]">
        <DESCRIPTION>DDR Inverted Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="10" INMHS="TRUE" NAME="DDR_Clk" SIGNAME="DDR_Clk" VECFORMULA="[0:(C_NUM_CLK_PAIRS-1)]">
        <DESCRIPTION>DDR Clock</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="7" INMHS="TRUE" NAME="DDR_DQ" SIGNAME="DDR_DQ" VECFORMULA="[0:(C_DDR_DWIDTH-1)]">
        <DESCRIPTION>DDR Data IO</DESCRIPTION>
      </PORT>
      <PORT DIR="IO" INDEX="8" INMHS="TRUE" NAME="DDR_DQS" SIGNAME="DDR_DQS" VECFORMULA="[0:((C_DDR_DWIDTH/8)-1)]">
        <DESCRIPTION>DDR Data Strobe</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="11" INMHS="TRUE" NAME="DDR_DM" SIGNAME="DDR_DM" VECFORMULA="[0:((C_DDR_DWIDTH/8)-1)]">
        <DESCRIPTION>DDR Data mask</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="12" INMHS="TRUE" NAME="DDR_WEn" SIGNAME="DDR_WEn">
        <DESCRIPTION>Active LOW DDR Write Enable</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="13" INMHS="TRUE" NAME="DDR_RASn" SIGNAME="DDR_RASn">
        <DESCRIPTION>Active LOW DDR Row Address Strobe</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="14" INMHS="TRUE" NAME="DDR_CSn" SIGNAME="DDR_CSn" VECFORMULA="[0:(C_NUM_BANKS_MEM-1)]">
        <DESCRIPTION>Active LOW DDR Chip Select</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="15" INMHS="TRUE" NAME="DDR_CKE" SIGNAME="DDR_CKE" VECFORMULA="[0:(C_NUM_BANKS_MEM-1)]">
        <DESCRIPTION>DDR Clock Enable</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="16" INMHS="TRUE" NAME="DDR_CASn" SIGNAME="DDR_CASn">
        <DESCRIPTION>Active LOW DDR Column Address Strobe</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="17" INMHS="TRUE" NAME="DDR_BankAddr" SIGNAME="DDR_BankAddr" VECFORMULA="[0:(C_DDR_BANK_AWIDTH-1)]">
        <DESCRIPTION>DDR Bank Address</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="18" INMHS="TRUE" NAME="DDR_Addr" SIGNAME="DDR_Addr" VECFORMULA="[0:(C_DDR_AWIDTH-1)]">
        <DESCRIPTION>DDR Address</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="6" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x00000000" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0" HIGH="0x07ffffff" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="134217727" IS_CACHEABLE="TRUE" MINSIZE="0x08" SIZE="134217728" SIZEABRV="128M">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b11111111111111111111111111111111" BASENAME="C_MEM1_BASEADDR" BASEVALUE="4294967295" HIGH="0b00000000000000000000000000000000" HIGHNAME="C_MEM1_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" IS_CACHEABLE="TRUE" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b11111111111111111111111111111111" BASENAME="C_MEM2_BASEADDR" BASEVALUE="4294967295" HIGH="0b00000000000000000000000000000000" HIGHNAME="C_MEM2_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" IS_CACHEABLE="TRUE" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b11111111111111111111111111111111" BASENAME="C_MEM3_BASEADDR" BASEVALUE="4294967295" HIGH="0b00000000000000000000000000000000" HIGHNAME="C_MEM3_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" IS_CACHEABLE="TRUE" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
        <MEMRANGE BASE="0b11111111111111111111111111111111" BASENAME="C_ECC_BASEADDR" BASEVALUE="4294967295" HIGH="0b00000000000000000000000000000000" HIGHNAME="C_ECC_HIGHADDR" HIGHVALUE="0" ISVALID="FALSE" MINSIZE="0x200" SIZE="0" SIZEABRV="U">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="2" TOTAL="23616" TYPE="Slices" USED="521"/>
        <RESOURCE PERCENT="1" TOTAL="47232" TYPE="Slice Flip Flops" USED="508"/>
        <RESOURCE PERCENT="1" TOTAL="47232" TYPE="4 input LUTs" USED="699"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="388"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="136.444">
        <TIMECLK SIGNAME="Clk90_in"/>
        <TIMECLK SIGNAME="Clk90_in_n"/>
        <TIMECLK SIGNAME="PLB_Clk"/>
        <TIMECLK SIGNAME="PLB_Clk_n"/>
        <TIMECLK SIGNAME="DDR_Clk90_in"/>
        <TIMECLK SIGNAME="DDR_Clk90_in_n"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="C" HWVERSION="1.00.b" INSTANCE="UART_TUTS" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="22" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="0" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xFE040000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0xFE040FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="2" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="3" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="4" NAME="C_DATA_BITS" VALUE="8">
        <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="5" NAME="C_CLK_FREQ" VALUE="100000000">
        <DESCRIPTION>OPB Clock Frequency </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="2" MPD_INDEX="6" NAME="C_BAUDRATE" VALUE="115200">
        <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="8" MPD_INDEX="7" NAME="C_USE_PARITY" VALUE="0">
        <DESCRIPTION>Use Parity </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="8" NAME="C_ODD_PARITY" VALUE="1">
        <DESCRIPTION>Parity Type </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="O" INDEX="3" INMHS="TRUE" NAME="TX" SIGNAME="UART_TUTS_TX">
        <DESCRIPTION>Serial Data Out</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="RX" SIGNAME="UART_TUTS_RX">
        <DESCRIPTION>Serial Data In</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="UART_TUTS_int"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFE040000" BASENAME="C_BASEADDR" BASEVALUE="4261675008" HIGH="0xFE040FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="4261679103" MINSIZE="0x100" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="1"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="51"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="60"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="96"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="112"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="207.082">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="A" HWVERSION="1.00.b" INSTANCE="RS232_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="23" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="0" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xFE010000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0xFE010FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="2" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="3" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="4" NAME="C_DATA_BITS" VALUE="8">
        <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="5" NAME="C_CLK_FREQ" VALUE="100000000">
        <DESCRIPTION>OPB Clock Frequency </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="2" MPD_INDEX="6" NAME="C_BAUDRATE" VALUE="115200">
        <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="8" MPD_INDEX="7" NAME="C_USE_PARITY" VALUE="0">
        <DESCRIPTION>Use Parity </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="8" NAME="C_ODD_PARITY" VALUE="1">
        <DESCRIPTION>Parity Type </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="O" INDEX="3" INMHS="TRUE" NAME="TX" SIGNAME="RS232_1_TX">
        <DESCRIPTION>Serial Data Out</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="RX" SIGNAME="RS232_1_RX">
        <DESCRIPTION>Serial Data In</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="rs232_1_int"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFE010000" BASENAME="C_BASEADDR" BASEVALUE="4261478400" HIGH="0xFE010FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="4261482495" MINSIZE="0x100" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="3"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="51"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="60"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="96"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="112"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="207.082">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="B" HWVERSION="1.00.b" INSTANCE="RS232_2" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="24" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="0" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xFE020000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0xFE020FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="7" MPD_INDEX="2" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="3" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="4" NAME="C_DATA_BITS" VALUE="8">
        <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="5" NAME="C_CLK_FREQ" VALUE="100000000">
        <DESCRIPTION>OPB Clock Frequency </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="2" MPD_INDEX="6" NAME="C_BAUDRATE" VALUE="115200">
        <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="8" MPD_INDEX="7" NAME="C_USE_PARITY" VALUE="0">
        <DESCRIPTION>Use Parity </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="8" NAME="C_ODD_PARITY" VALUE="1">
        <DESCRIPTION>Parity Type </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="RX" SIGNAME="RS232_2_RX">
        <DESCRIPTION>Serial Data In</DESCRIPTION>
      </PORT>
      <PORT DIR="O" INDEX="3" INMHS="TRUE" NAME="TX" SIGNAME="RS232_2_TX">
        <DESCRIPTION>Serial Data Out</DESCRIPTION>
      </PORT>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="4" INMHS="TRUE" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="rs232_2_int"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xFE020000" BASENAME="C_BASEADDR" BASEVALUE="4261543936" HIGH="0xFE020FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="4261548031" MINSIZE="0x100" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="2"/>
      </INTCCNTLRTRGS>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="51"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="60"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="96"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="112"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="207.082">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" GROUP="F" HWVERSION="3.01.b" INSTANCE="gpio_LEDS" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="25" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xE0000000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0xE0000FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="2" NAME="C_USER_ID_CODE" VALUE="3">
        <DESCRIPTION>User ID for The MIR Reset Register </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="3" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="4" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="5" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="7" MPD_INDEX="6" NAME="C_GPIO_WIDTH" VALUE="3">
        <DESCRIPTION>GPIO Data Bus Width </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="3" MPD_INDEX="7" NAME="C_ALL_INPUTS" VALUE="0">
        <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="8" NAME="C_INTERRUPT_PRESENT" VALUE="0">
        <DESCRIPTION>Support Interrupt </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="9" MPD_INDEX="9" NAME="C_IS_BIDIR" VALUE="1">
        <DESCRIPTION>Channel 1 is Bi-directional </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="10" NAME="C_DOUT_DEFAULT" VALUE="0x00000000">
        <DESCRIPTION>Channel 1 Data Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="11" NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Channel 1 Data Tri-state Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="12" NAME="C_IS_DUAL" VALUE="0">
        <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="13" NAME="C_ALL_INPUTS_2" VALUE="0">
        <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="14" NAME="C_IS_BIDIR_2" VALUE="1">
        <DESCRIPTION>Channel 2 is Bi-directional </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="15" NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000">
        <DESCRIPTION>Channel 2 Data Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="16" NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Channel 2 Data Tri-state Reset Value </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INDEX="2" INMHS="TRUE" NAME="GPIO_d_out" SIGNAME="LEDS" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
        <DESCRIPTION>GPIO1 Data Out</DESCRIPTION>
      </PORT>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xE0000000" BASENAME="C_BASEADDR" BASEVALUE="3758096384" HIGH="0xE0000FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="3758100479" MINSIZE="0x200" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="27"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="38"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="35"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="146"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="291.375">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/doc/html/api/index.html" DOC_IP="/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" HWVERSION="3.01.b" INSTANCE="freq_detect" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="26" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="0" NAME="C_BASEADDR" VALUE="0xE0001000">
        <DESCRIPTION>Base Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="1" NAME="C_HIGHADDR" VALUE="0xE0001FFF">
        <DESCRIPTION>High Address</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="16" MPD_INDEX="2" NAME="C_USER_ID_CODE" VALUE="3">
        <DESCRIPTION>User ID for The MIR Reset Register </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="12" MPD_INDEX="3" NAME="C_OPB_AWIDTH" VALUE="32">
        <DESCRIPTION>OPB Address Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="13" MPD_INDEX="4" NAME="C_OPB_DWIDTH" VALUE="32">
        <DESCRIPTION>OPB Data Bus Width</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="5" NAME="C_FAMILY" VALUE="virtex2p">
        <DESCRIPTION>Device Family</DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="7" MPD_INDEX="6" NAME="C_GPIO_WIDTH" VALUE="2">
        <DESCRIPTION>GPIO Data Bus Width </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="7" NAME="C_ALL_INPUTS" VALUE="1">
        <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="8" MPD_INDEX="8" NAME="C_INTERRUPT_PRESENT" VALUE="0">
        <DESCRIPTION>Support Interrupt </DESCRIPTION>
      </PARAMETER>
      <PARAMETER CHANGEDBY="USER" INDEX="9" MPD_INDEX="9" NAME="C_IS_BIDIR" VALUE="0">
        <DESCRIPTION>Channel 1 is Bi-directional </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="5" MPD_INDEX="10" NAME="C_DOUT_DEFAULT" VALUE="0x00000000">
        <DESCRIPTION>Channel 1 Data Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="14" MPD_INDEX="11" NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Channel 1 Data Tri-state Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="11" MPD_INDEX="12" NAME="C_IS_DUAL" VALUE="0">
        <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="4" MPD_INDEX="13" NAME="C_ALL_INPUTS_2" VALUE="0">
        <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="10" MPD_INDEX="14" NAME="C_IS_BIDIR_2" VALUE="1">
        <DESCRIPTION>Channel 2 is Bi-directional </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="6" MPD_INDEX="15" NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000">
        <DESCRIPTION>Channel 2 Data Reset Value </DESCRIPTION>
      </PARAMETER>
      <PARAMETER INDEX="15" MPD_INDEX="16" NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF">
        <DESCRIPTION>Channel 2 Data Tri-state Reset Value </DESCRIPTION>
      </PARAMETER>
      <PORT DIR="I" INDEX="1" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INDEX="2" INMHS="TRUE" NAME="GPIO_in" SIGNAME="ft_ok &amp; fd_ok" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
        <DESCRIPTION>GPIO1 Data In</DESCRIPTION>
      </PORT>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb" BUSSTD="OPB" BUS_STD="OPB" INDEX="0" NAME="SOPB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0xE0001000" BASENAME="C_BASEADDR" BASEVALUE="3758100480" HIGH="0xE0001FFF" HIGHNAME="C_HIGHADDR" HIGHVALUE="3758104575" MINSIZE="0x200" SIZE="4096" SIZEABRV="4K">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SOPB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="19"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="25"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="26"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="134"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="291.375">
        <TIMECLK SIGNAME="OPB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE DOC_DRIVER="/home/atana/RTI/dnepr/hw/mm010_dd13/drivers/plb34_reg_version_v1_00_a/doc/html/api/index.html" HWVERSION="1.00.a" INSTANCE="reg_version" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MHS_INDEX="27" MODCLASS="PERIPHERAL" MODTYPE="plb34_reg_version">
      <DESCRIPTION TYPE="SHORT">PLB34_REG_VERSION</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" INDEX="8" MPD_INDEX="0" NAME="C_VERSION" VALUE="0x14040700"/>
      <PARAMETER CHANGEDBY="USER" INDEX="3" MPD_INDEX="1" NAME="C_ID" VALUE="0x06107701"/>
      <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="1" MPD_INDEX="2" NAME="C_BASEADDR" VALUE="0x0D000000"/>
      <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" INDEX="2" MPD_INDEX="3" NAME="C_HIGHADDR" VALUE="0x0D00000F"/>
      <PARAMETER INDEX="4" MPD_INDEX="4" NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER INDEX="5" MPD_INDEX="5" NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="7" MPD_INDEX="6" NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="6" MPD_INDEX="7" NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER CHANGEDBY="SYSTEM" INDEX="0" MPD_INDEX="8" NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb" BUSSTD="PLB" BUS_STD="PLB" INDEX="0" NAME="SPLB"/>
      <MEMORYMAP>
        <MEMRANGE BASE="0x0D000000" BASENAME="C_BASEADDR" BASEVALUE="218103808" HIGH="0x0D00000F" HIGHNAME="C_HIGHADDR" HIGHVALUE="218103823" MINSIZE="4" SIZE="16" SIZEABRV="16">
          <MEMBUSINTERFACES>
            <MEMBUSINTERFACE NAME="SPLB"/>
          </MEMBUSINTERFACES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="23616" TYPE="Slices" USED="64"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="Slice Flip Flops" USED="94"/>
        <RESOURCE PERCENT="0" TOTAL="47232" TYPE="4 input LUTs" USED="72"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="222"/>
        <RESOURCE PERCENT="0" TOTAL="692" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="192.901">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
  </MODULES>

  <BLKDSHAPES STACK_HORIZ_WIDTH="6">
    <PROCSHAPES>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ppc405_1" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="4"/>
      <MODULE BIFS_H="2" BIFS_W="2" INSTANCE="ppc405_0" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="2"/>
    </PROCSHAPES>
    <IPBUCKET MODS_H="2" MODS_W="3">
      <MODULE INSTANCE="ft_fd_input" IS_PLACED="TRUE" MODTYPE="ft_fd_control"/>
      <MODULE INSTANCE="reset_block" IS_PLACED="TRUE" MODTYPE="proc_sys_reset"/>
      <MODULE INSTANCE="system_clk_0" IS_PLACED="TRUE" MODTYPE="system_clk"/>
      <MODULE INSTANCE="ddr_fb_dcm" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="ddr90_dcm" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
      <MODULE INSTANCE="sys_dcm" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="opb"/>
      <MODULE INSTANCE="plb"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSINDEX="1" BUSNAME="opb" BUSSTD="OPB" IS_BLWSBS="TRUE" MODS_H="3" MODS_W="3" SHAPE_VERTI_INDEX="2" STACK_HORIZ_INDEX="2">
        <MODULE INSTANCE="opb_intc_0" MODTYPE="opb_intc"/>
        <MODULE INSTANCE="opb_flash" MODTYPE="opb_flash_controller"/>
        <MODULE INSTANCE="UART_TUTS" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="RS232_1" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="RS232_2" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="gpio_LEDS" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="freq_detect" MODTYPE="opb_gpio"/>
      </SBSBUCKET>
      <SBSBUCKET BUSINDEX="0" BUSNAME="plb" BUSSTD="PLB" IS_BLWSBS="TRUE" MODS_H="2" MODS_W="3" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="2">
        <MODULE INSTANCE="dnepr" MODTYPE="dnepr_fu"/>
        <MODULE INSTANCE="grid_gen" MODTYPE="plb34_grid_generator125"/>
        <MODULE INSTANCE="delay_meter" MODTYPE="optical_delay_meter"/>
        <MODULE INSTANCE="plb_DDR_SDRAM" MODTYPE="plb_ddr"/>
        <MODULE INSTANCE="reg_version" MODTYPE="plb34_reg_version"/>
      </SBSBUCKET>
    </SBSBUCKETS>
    <BRIDGESHAPES>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb2opb" MASTER="plb" MODCLASS="BUS_BRIDGE" MODS_H="1" MODS_W="1" SLAVE="opb">
        <BUSCONNS BUSLANES_W="1" ORIENTED="WEST">
          <BUSCONN BIFRANK="SLAVE" BUSINDEX="0" BUSLANE_X="0" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
        <BUSCONNS BUSLANES_W="1" ORIENTED="EAST">
          <BUSCONN BIFRANK="MASTER" BUSINDEX="1" BUSLANE_X="0" BUSNAME="opb" BUSSTD="OPB" IS_SBSCONN="TRUE"/>
        </BUSCONNS>
      </MODULE>
    </BRIDGESHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="0" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="5">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="boot_ppc_cntrl" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="boot_ppc_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" IS_MULTISTK="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="1" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="3">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="2" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_eth2_contr" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="3" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_eth1_contr" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
    <BCLANESPACES>
      <BCLANESPACE BUSLANES_W="2" EAST="0"/>
      <BCLANESPACE BUSLANES_W="3" EAST="1" WEST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_ABVSBS="TRUE" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MSPLB" INSTANCE="plb_eth2_contr"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="5" EAST="2" WEST="1">
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="plb" BUSSTD="PLB" IS_BLWSBS="TRUE" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="DPLB" INSTANCE="ppc405_0" IS_PROCCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb" BUSSTD="OPB" IS_BKTCONN="TRUE" IS_BLWSBS="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SOPB"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="plb" BUSSTD="PLB" IS_BKTCONN="TRUE" IS_BLWSBS="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SPLB"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_ABVSBS="TRUE" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="1">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MSPLB" INSTANCE="plb_eth1_contr"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="4" EAST="3" WEST="2">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_BLWSBS="TRUE" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="IPLB" INSTANCE="ppc405_0" IS_PROCCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="jtagppc_0_0" BUSSTD="XIL" IS_BLWSBS="TRUE" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_0" IS_PROCCONN="TRUE"/>
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC0" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="4" WEST="3">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="jtagppc_0_1" BUSSTD="XIL" IS_BLWSBS="TRUE" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_1" IS_PROCCONN="TRUE"/>
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC1" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="5" WEST="4">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb" BUSSTD="OPB" IS_BLWSBS="TRUE" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="5">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SOPB" INSTANCE="boot_ppc_cntrl"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="2" WEST="5"/>
    </BCLANESPACES>
  </BLKDSHAPES>

</EDKSYSTEM>