// Seed: 4124502117
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_13 = 0;
  input wire id_1;
  logic id_3;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri0 id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output uwire id_16,
    input uwire id_17
);
  wire id_19;
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
