#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa077d31270 .scope module, "test_bench" "test_bench" 2 40;
 .timescale -9 -9;
v0x7fa077d4fb00_0 .var "access_complete", 0 0;
v0x7fa077d4fb90_0 .var "clock", 0 0;
v0x7fa077d4fc20_0 .net "dataadr", 31 0, v0x7fa077d472e0_0;  1 drivers
v0x7fa077d4fcb0_0 .var/i "idx", 31 0;
v0x7fa077d4fd40_0 .net "memwrite", 0 0, L_0x7fa077d504a0;  1 drivers
v0x7fa077d4fdd0_0 .var/i "play_time", 31 0;
v0x7fa077d4fe60_0 .var "printing", 0 0;
v0x7fa077d4fef0_0 .var "reset", 0 0;
v0x7fa077d50000_0 .var "sim_success", 0 0;
v0x7fa077d50110_0 .net "writedata", 31 0, L_0x7fa077d520e0;  1 drivers
E_0x7fa077d02f10 .event negedge, v0x7fa077d43fb0_0;
S_0x7fa077d2bee0 .scope module, "DUT" "m_main" 2 47, 2 180 0, S_0x7fa077d31270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x7fa077d4f580_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  1 drivers
v0x7fa077d4f610_0 .net "dataadr", 31 0, v0x7fa077d472e0_0;  alias, 1 drivers
v0x7fa077d4f6a0_0 .net "instr", 31 0, L_0x7fa077d532f0;  1 drivers
v0x7fa077d4f730_0 .net "memwrite", 0 0, L_0x7fa077d504a0;  alias, 1 drivers
v0x7fa077d4f7c0_0 .net "pc", 31 0, v0x7fa077d4bb30_0;  1 drivers
v0x7fa077d4f8d0_0 .net "readdata", 31 0, L_0x7fa077d536c0;  1 drivers
v0x7fa077d4f9e0_0 .net "reset", 0 0, v0x7fa077d4fef0_0;  1 drivers
v0x7fa077d4fa70_0 .net "writedata", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
L_0x7fa077d533a0 .part v0x7fa077d4bb30_0, 2, 6;
S_0x7fa077d2c050 .scope module, "dmem" "dynamic_memory" 2 195, 2 373 0, S_0x7fa077d2bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x7fa077d536c0 .functor BUFZ 32, L_0x7fa077d53440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa077d0d1f0 .array "RAM", 0 63, 31 0;
v0x7fa077d28e10_0 .net *"_ivl_0", 31 0, L_0x7fa077d53440;  1 drivers
v0x7fa077d43e40_0 .net *"_ivl_3", 29 0, L_0x7fa077d534e0;  1 drivers
v0x7fa077d43f00_0 .net "a", 31 0, v0x7fa077d472e0_0;  alias, 1 drivers
v0x7fa077d43fb0_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  alias, 1 drivers
v0x7fa077d44090_0 .net "rd", 31 0, L_0x7fa077d536c0;  alias, 1 drivers
v0x7fa077d44140_0 .net "wd", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
v0x7fa077d441f0_0 .net "we", 0 0, L_0x7fa077d504a0;  alias, 1 drivers
E_0x7fa077d24770 .event posedge, v0x7fa077d43fb0_0;
L_0x7fa077d53440 .array/port v0x7fa077d0d1f0, L_0x7fa077d534e0;
L_0x7fa077d534e0 .part v0x7fa077d472e0_0, 2, 30;
S_0x7fa077d44310 .scope module, "imem" "instruction_memory" 2 194, 2 316 0, S_0x7fa077d2bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x7fa077d532f0 .functor BUFZ 32, L_0x7fa077d531b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa077d444d0 .array "RAM", 0 63, 31 0;
v0x7fa077d44570_0 .net *"_ivl_0", 31 0, L_0x7fa077d531b0;  1 drivers
v0x7fa077d44620_0 .net *"_ivl_2", 7 0, L_0x7fa077d53250;  1 drivers
L_0x10e6933b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa077d446e0_0 .net *"_ivl_5", 1 0, L_0x10e6933b0;  1 drivers
v0x7fa077d44790_0 .net "a", 5 0, L_0x7fa077d533a0;  1 drivers
v0x7fa077d44880_0 .net "rd", 31 0, L_0x7fa077d532f0;  alias, 1 drivers
L_0x7fa077d531b0 .array/port v0x7fa077d444d0, L_0x7fa077d53250;
L_0x7fa077d53250 .concat [ 6 2 0 0], L_0x7fa077d533a0, L_0x10e6933b0;
S_0x7fa077d44960 .scope module, "mips" "mips_dp_cu" 2 193, 2 210 0, S_0x7fa077d2bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x7fa077d4e5e0_0 .net "alucontrol", 2 0, v0x7fa077d451e0_0;  1 drivers
v0x7fa077d4e670_0 .net "aluout", 31 0, v0x7fa077d472e0_0;  alias, 1 drivers
v0x7fa077d4e790_0 .net "alusrc", 0 0, L_0x7fa077d502e0;  1 drivers
v0x7fa077d4e8a0_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  alias, 1 drivers
v0x7fa077d4e9b0_0 .net "instr", 31 0, L_0x7fa077d532f0;  alias, 1 drivers
v0x7fa077d4ea40_0 .net "jump", 0 0, L_0x7fa077d50680;  1 drivers
v0x7fa077d4eb50_0 .net "memtoreg", 0 0, L_0x7fa077d50540;  1 drivers
v0x7fa077d4ec60_0 .net "memwrite", 0 0, L_0x7fa077d504a0;  alias, 1 drivers
v0x7fa077d4ecf0_0 .net "pc", 31 0, v0x7fa077d4bb30_0;  alias, 1 drivers
v0x7fa077d4ee00_0 .net "pcsrc", 0 0, L_0x7fa077d50910;  1 drivers
v0x7fa077d4ee90_0 .net "readdata", 31 0, L_0x7fa077d536c0;  alias, 1 drivers
v0x7fa077d4ef20_0 .net "regdst", 0 0, L_0x7fa077d50240;  1 drivers
v0x7fa077d4f030_0 .net "regwrite", 0 0, L_0x7fa077d501a0;  1 drivers
v0x7fa077d4f140_0 .net "reset", 0 0, v0x7fa077d4fef0_0;  alias, 1 drivers
v0x7fa077d4f1d0_0 .net "sig_ori", 0 0, L_0x7fa077d50820;  1 drivers
v0x7fa077d4f2e0_0 .net "writedata", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
v0x7fa077d4f3f0_0 .net "zero", 0 0, v0x7fa077d47480_0;  1 drivers
L_0x7fa077d50a80 .part L_0x7fa077d532f0, 26, 6;
L_0x7fa077d50ba0 .part L_0x7fa077d532f0, 0, 6;
S_0x7fa077d44c20 .scope module, "CU" "control_unit" 2 232, 2 412 0, S_0x7fa077d44960;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "sig_ori";
    .port_info 11 /OUTPUT 3 "alucontrol";
L_0x7fa077d50910 .functor AND 1, L_0x7fa077d50380, v0x7fa077d47480_0, C4<1>, C4<1>;
v0x7fa077d46100_0 .net "alucontrol", 2 0, v0x7fa077d451e0_0;  alias, 1 drivers
v0x7fa077d46190_0 .net "aluop", 1 0, L_0x7fa077d505e0;  1 drivers
v0x7fa077d46220_0 .net "alusrc", 0 0, L_0x7fa077d502e0;  alias, 1 drivers
v0x7fa077d462d0_0 .net "branch", 0 0, L_0x7fa077d50380;  1 drivers
v0x7fa077d46380_0 .net "funct", 5 0, L_0x7fa077d50ba0;  1 drivers
v0x7fa077d46450_0 .net "jump", 0 0, L_0x7fa077d50680;  alias, 1 drivers
v0x7fa077d46500_0 .net "memtoreg", 0 0, L_0x7fa077d50540;  alias, 1 drivers
v0x7fa077d465b0_0 .net "memwrite", 0 0, L_0x7fa077d504a0;  alias, 1 drivers
v0x7fa077d46680_0 .net "op", 5 0, L_0x7fa077d50a80;  1 drivers
v0x7fa077d46790_0 .net "pcsrc", 0 0, L_0x7fa077d50910;  alias, 1 drivers
v0x7fa077d46820_0 .net "regdst", 0 0, L_0x7fa077d50240;  alias, 1 drivers
v0x7fa077d468b0_0 .net "regwrite", 0 0, L_0x7fa077d501a0;  alias, 1 drivers
v0x7fa077d46940_0 .net "sig_ori", 0 0, L_0x7fa077d50820;  alias, 1 drivers
v0x7fa077d469f0_0 .net "zero", 0 0, v0x7fa077d47480_0;  alias, 1 drivers
S_0x7fa077d44f60 .scope module, "AD" "aludec" 2 443, 2 498 0, S_0x7fa077d44c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x7fa077d451e0_0 .var "alucontrol", 2 0;
v0x7fa077d452a0_0 .net "aluop", 1 0, L_0x7fa077d505e0;  alias, 1 drivers
v0x7fa077d45350_0 .net "funct", 5 0, L_0x7fa077d50ba0;  alias, 1 drivers
E_0x7fa077d45190 .event edge, v0x7fa077d452a0_0, v0x7fa077d45350_0;
S_0x7fa077d45460 .scope module, "MD" "maindec" 2 430, 2 457 0, S_0x7fa077d44c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "sig_ori";
    .port_info 9 /OUTPUT 2 "aluop";
v0x7fa077d457a0_0 .net *"_ivl_11", 9 0, v0x7fa077d45a50_0;  1 drivers
v0x7fa077d45850_0 .net "aluop", 1 0, L_0x7fa077d505e0;  alias, 1 drivers
v0x7fa077d45910_0 .net "alusrc", 0 0, L_0x7fa077d502e0;  alias, 1 drivers
v0x7fa077d459c0_0 .net "branch", 0 0, L_0x7fa077d50380;  alias, 1 drivers
v0x7fa077d45a50_0 .var "controls", 9 0;
v0x7fa077d45b40_0 .net "jump", 0 0, L_0x7fa077d50680;  alias, 1 drivers
v0x7fa077d45be0_0 .net "memtoreg", 0 0, L_0x7fa077d50540;  alias, 1 drivers
v0x7fa077d45c80_0 .net "memwrite", 0 0, L_0x7fa077d504a0;  alias, 1 drivers
v0x7fa077d45d10_0 .net "op", 5 0, L_0x7fa077d50a80;  alias, 1 drivers
v0x7fa077d45e30_0 .net "regdst", 0 0, L_0x7fa077d50240;  alias, 1 drivers
v0x7fa077d45ed0_0 .net "regwrite", 0 0, L_0x7fa077d501a0;  alias, 1 drivers
v0x7fa077d45f70_0 .net "sig_ori", 0 0, L_0x7fa077d50820;  alias, 1 drivers
E_0x7fa077d45770 .event edge, v0x7fa077d45d10_0;
L_0x7fa077d501a0 .part v0x7fa077d45a50_0, 9, 1;
L_0x7fa077d50240 .part v0x7fa077d45a50_0, 8, 1;
L_0x7fa077d502e0 .part v0x7fa077d45a50_0, 7, 1;
L_0x7fa077d50380 .part v0x7fa077d45a50_0, 6, 1;
L_0x7fa077d504a0 .part v0x7fa077d45a50_0, 5, 1;
L_0x7fa077d50540 .part v0x7fa077d45a50_0, 4, 1;
L_0x7fa077d505e0 .part v0x7fa077d45a50_0, 2, 2;
L_0x7fa077d50680 .part v0x7fa077d45a50_0, 1, 1;
L_0x7fa077d50820 .part v0x7fa077d45a50_0, 0, 1;
S_0x7fa077d46b30 .scope module, "DP" "data_path" 2 247, 2 539 0, S_0x7fa077d44960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "sig_ori";
    .port_info 9 /INPUT 3 "alucontrol";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /INPUT 32 "instr";
    .port_info 13 /OUTPUT 32 "aluout";
    .port_info 14 /OUTPUT 32 "writedata";
    .port_info 15 /INPUT 32 "readdata";
v0x7fa077d4ce90_0 .net *"_ivl_3", 3 0, L_0x7fa077d51420;  1 drivers
v0x7fa077d4cf50_0 .net *"_ivl_5", 25 0, L_0x7fa077d514c0;  1 drivers
L_0x10e6930e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa077d4cff0_0 .net/2u *"_ivl_6", 1 0, L_0x10e6930e0;  1 drivers
v0x7fa077d4d0a0_0 .net "alucontrol", 2 0, v0x7fa077d451e0_0;  alias, 1 drivers
v0x7fa077d4d140_0 .net "aluout", 31 0, v0x7fa077d472e0_0;  alias, 1 drivers
v0x7fa077d4d220_0 .net "alusrc", 0 0, L_0x7fa077d502e0;  alias, 1 drivers
v0x7fa077d4d2b0_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  alias, 1 drivers
v0x7fa077d4d340_0 .net "extend_mux_out", 31 0, L_0x7fa077d53090;  1 drivers
v0x7fa077d4d420_0 .net "instr", 31 0, L_0x7fa077d532f0;  alias, 1 drivers
v0x7fa077d4d530_0 .net "jump", 0 0, L_0x7fa077d50680;  alias, 1 drivers
v0x7fa077d4d5c0_0 .net "memtoreg", 0 0, L_0x7fa077d50540;  alias, 1 drivers
v0x7fa077d4d650_0 .net "pc", 31 0, v0x7fa077d4bb30_0;  alias, 1 drivers
v0x7fa077d4d6e0_0 .net "pcbranch", 31 0, L_0x7fa077d51060;  1 drivers
v0x7fa077d4d7b0_0 .net "pcnext", 31 0, L_0x7fa077d51300;  1 drivers
v0x7fa077d4d880_0 .net "pcnextbr", 31 0, L_0x7fa077d511e0;  1 drivers
v0x7fa077d4d950_0 .net "pcplus4", 31 0, L_0x7fa077d50c40;  1 drivers
v0x7fa077d4d9e0_0 .net "pcsrc", 0 0, L_0x7fa077d50910;  alias, 1 drivers
v0x7fa077d4dbb0_0 .net "readdata", 31 0, L_0x7fa077d536c0;  alias, 1 drivers
v0x7fa077d4dc40_0 .net "regdst", 0 0, L_0x7fa077d50240;  alias, 1 drivers
v0x7fa077d4dcd0_0 .net "regwrite", 0 0, L_0x7fa077d501a0;  alias, 1 drivers
v0x7fa077d4dd60_0 .net "reset", 0 0, v0x7fa077d4fef0_0;  alias, 1 drivers
v0x7fa077d4ddf0_0 .net "result", 31 0, L_0x7fa077d52690;  1 drivers
v0x7fa077d4de80_0 .net "sig_ori", 0 0, L_0x7fa077d50820;  alias, 1 drivers
v0x7fa077d4df10_0 .net "signimm", 31 0, L_0x7fa077d529c0;  1 drivers
v0x7fa077d4dfa0_0 .net "signimmsh", 31 0, L_0x7fa077d50f80;  1 drivers
v0x7fa077d4e070_0 .net "srca", 31 0, L_0x7fa077d51ac0;  1 drivers
v0x7fa077d4e140_0 .net "srcb", 31 0, L_0x7fa077d52ef0;  1 drivers
v0x7fa077d4e210_0 .net "writedata", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
v0x7fa077d4e2a0_0 .net "writereg", 4 0, L_0x7fa077d524b0;  1 drivers
v0x7fa077d4e370_0 .net "zero", 0 0, v0x7fa077d47480_0;  alias, 1 drivers
v0x7fa077d4e440_0 .net "zeroXimm", 31 0, L_0x7fa077d52d60;  1 drivers
L_0x7fa077d51420 .part L_0x7fa077d50c40, 28, 4;
L_0x7fa077d514c0 .part L_0x7fa077d532f0, 0, 26;
L_0x7fa077d51560 .concat [ 2 26 4 0], L_0x10e6930e0, L_0x7fa077d514c0, L_0x7fa077d51420;
L_0x7fa077d52240 .part L_0x7fa077d532f0, 21, 5;
L_0x7fa077d522e0 .part L_0x7fa077d532f0, 16, 5;
L_0x7fa077d52550 .part L_0x7fa077d532f0, 16, 5;
L_0x7fa077d525f0 .part L_0x7fa077d532f0, 11, 5;
L_0x7fa077d52cc0 .part L_0x7fa077d532f0, 0, 16;
L_0x7fa077d52e00 .part L_0x7fa077d532f0, 0, 16;
S_0x7fa077d46f00 .scope module, "ALU" "alu" 2 591, 2 729 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
v0x7fa077d47170_0 .net "a", 31 0, L_0x7fa077d51ac0;  alias, 1 drivers
v0x7fa077d47230_0 .net "b", 31 0, L_0x7fa077d52ef0;  alias, 1 drivers
v0x7fa077d472e0_0 .var "out", 31 0;
v0x7fa077d473b0_0 .net "sel", 2 0, v0x7fa077d451e0_0;  alias, 1 drivers
v0x7fa077d47480_0 .var "zero", 0 0;
E_0x7fa077d47120 .event edge, v0x7fa077d451e0_0, v0x7fa077d47170_0, v0x7fa077d47230_0, v0x7fa077d43f00_0;
S_0x7fa077d475a0 .scope module, "RF" "register_file" 2 580, 2 681 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x7fa077d47870_0 .net *"_ivl_0", 31 0, L_0x7fa077d51680;  1 drivers
v0x7fa077d47900_0 .net *"_ivl_10", 6 0, L_0x7fa077d51940;  1 drivers
L_0x10e6931b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa077d479a0_0 .net *"_ivl_13", 1 0, L_0x10e6931b8;  1 drivers
L_0x10e693200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d47a60_0 .net/2u *"_ivl_14", 31 0, L_0x10e693200;  1 drivers
v0x7fa077d47b10_0 .net *"_ivl_18", 31 0, L_0x7fa077d51c50;  1 drivers
L_0x10e693248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d47c00_0 .net *"_ivl_21", 26 0, L_0x10e693248;  1 drivers
L_0x10e693290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d47cb0_0 .net/2u *"_ivl_22", 31 0, L_0x10e693290;  1 drivers
v0x7fa077d47d60_0 .net *"_ivl_24", 0 0, L_0x7fa077d51db0;  1 drivers
v0x7fa077d47e00_0 .net *"_ivl_26", 31 0, L_0x7fa077d51ed0;  1 drivers
v0x7fa077d47f10_0 .net *"_ivl_28", 6 0, L_0x7fa077d51f70;  1 drivers
L_0x10e693128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d47fc0_0 .net *"_ivl_3", 26 0, L_0x10e693128;  1 drivers
L_0x10e6932d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa077d48070_0 .net *"_ivl_31", 1 0, L_0x10e6932d8;  1 drivers
L_0x10e693320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d48120_0 .net/2u *"_ivl_32", 31 0, L_0x10e693320;  1 drivers
L_0x10e693170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d481d0_0 .net/2u *"_ivl_4", 31 0, L_0x10e693170;  1 drivers
v0x7fa077d48280_0 .net *"_ivl_6", 0 0, L_0x7fa077d51760;  1 drivers
v0x7fa077d48320_0 .net *"_ivl_8", 31 0, L_0x7fa077d51880;  1 drivers
v0x7fa077d483d0_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  alias, 1 drivers
v0x7fa077d48560_0 .net "ra1", 4 0, L_0x7fa077d52240;  1 drivers
v0x7fa077d485f0_0 .net "ra2", 4 0, L_0x7fa077d522e0;  1 drivers
v0x7fa077d48680_0 .net "rd1", 31 0, L_0x7fa077d51ac0;  alias, 1 drivers
v0x7fa077d48710_0 .net "rd2", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
v0x7fa077d487a0 .array "rf", 0 31, 31 0;
v0x7fa077d48830_0 .net "wa3", 4 0, L_0x7fa077d524b0;  alias, 1 drivers
v0x7fa077d488c0_0 .net "wd3", 31 0, L_0x7fa077d52690;  alias, 1 drivers
v0x7fa077d48970_0 .net "we3", 0 0, L_0x7fa077d501a0;  alias, 1 drivers
L_0x7fa077d51680 .concat [ 5 27 0 0], L_0x7fa077d52240, L_0x10e693128;
L_0x7fa077d51760 .cmp/ne 32, L_0x7fa077d51680, L_0x10e693170;
L_0x7fa077d51880 .array/port v0x7fa077d487a0, L_0x7fa077d51940;
L_0x7fa077d51940 .concat [ 5 2 0 0], L_0x7fa077d52240, L_0x10e6931b8;
L_0x7fa077d51ac0 .functor MUXZ 32, L_0x10e693200, L_0x7fa077d51880, L_0x7fa077d51760, C4<>;
L_0x7fa077d51c50 .concat [ 5 27 0 0], L_0x7fa077d522e0, L_0x10e693248;
L_0x7fa077d51db0 .cmp/ne 32, L_0x7fa077d51c50, L_0x10e693290;
L_0x7fa077d51ed0 .array/port v0x7fa077d487a0, L_0x7fa077d51f70;
L_0x7fa077d51f70 .concat [ 5 2 0 0], L_0x7fa077d522e0, L_0x10e6932d8;
L_0x7fa077d520e0 .functor MUXZ 32, L_0x10e693320, L_0x7fa077d51ed0, L_0x7fa077d51db0, C4<>;
S_0x7fa077d48b00 .scope module, "SE" "sign_extend" 2 584, 2 713 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa077d48cc0_0 .net *"_ivl_1", 0 0, L_0x7fa077d52730;  1 drivers
v0x7fa077d48d70_0 .net *"_ivl_2", 15 0, L_0x7fa077d527d0;  1 drivers
v0x7fa077d48e20_0 .net "a", 15 0, L_0x7fa077d52cc0;  1 drivers
v0x7fa077d48ee0_0 .net "y", 31 0, L_0x7fa077d529c0;  alias, 1 drivers
L_0x7fa077d52730 .part L_0x7fa077d52cc0, 15, 1;
LS_0x7fa077d527d0_0_0 .concat [ 1 1 1 1], L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730;
LS_0x7fa077d527d0_0_4 .concat [ 1 1 1 1], L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730;
LS_0x7fa077d527d0_0_8 .concat [ 1 1 1 1], L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730;
LS_0x7fa077d527d0_0_12 .concat [ 1 1 1 1], L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730, L_0x7fa077d52730;
L_0x7fa077d527d0 .concat [ 4 4 4 4], LS_0x7fa077d527d0_0_0, LS_0x7fa077d527d0_0_4, LS_0x7fa077d527d0_0_8, LS_0x7fa077d527d0_0_12;
L_0x7fa077d529c0 .concat [ 16 16 0 0], L_0x7fa077d52cc0, L_0x7fa077d527d0;
S_0x7fa077d48fc0 .scope module, "ZE" "zero_extend" 2 585, 2 791 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
L_0x10e693368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d491b0_0 .net/2u *"_ivl_0", 15 0, L_0x10e693368;  1 drivers
v0x7fa077d49270_0 .net "a", 15 0, L_0x7fa077d52e00;  1 drivers
v0x7fa077d49320_0 .net "y", 31 0, L_0x7fa077d52d60;  alias, 1 drivers
L_0x7fa077d52d60 .concat [ 16 16 0 0], L_0x7fa077d52e00, L_0x10e693368;
S_0x7fa077d49410 .scope module, "extend_mux" "mux_2_to_1" 2 590, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa077d49610 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000100000>;
v0x7fa077d49790_0 .net "d0", 31 0, L_0x7fa077d529c0;  alias, 1 drivers
v0x7fa077d49850_0 .net "d1", 31 0, L_0x7fa077d52d60;  alias, 1 drivers
v0x7fa077d498e0_0 .net "s", 0 0, L_0x7fa077d50820;  alias, 1 drivers
v0x7fa077d49970_0 .net "y", 31 0, L_0x7fa077d53090;  alias, 1 drivers
L_0x7fa077d53090 .functor MUXZ 32, L_0x7fa077d529c0, L_0x7fa077d52d60, L_0x7fa077d50820, C4<>;
S_0x7fa077d49a40 .scope module, "immsh" "shift_left_2" 2 574, 2 641 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x7fa077d49c40_0 .net *"_ivl_1", 25 0, L_0x7fa077d50dc0;  1 drivers
L_0x10e693050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa077d49d00_0 .net/2u *"_ivl_2", 1 0, L_0x10e693050;  1 drivers
v0x7fa077d49da0_0 .net *"_ivl_4", 27 0, L_0x7fa077d50ee0;  1 drivers
L_0x10e693098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fa077d49e50_0 .net *"_ivl_9", 3 0, L_0x10e693098;  1 drivers
v0x7fa077d49f00_0 .net "a", 31 0, L_0x7fa077d529c0;  alias, 1 drivers
v0x7fa077d4a020_0 .net "y", 31 0, L_0x7fa077d50f80;  alias, 1 drivers
L_0x7fa077d50dc0 .part L_0x7fa077d529c0, 0, 26;
L_0x7fa077d50ee0 .concat [ 2 26 0 0], L_0x10e693050, L_0x7fa077d50dc0;
L_0x7fa077d50f80 .concat [ 28 4 0 0], L_0x7fa077d50ee0, L_0x10e693098;
S_0x7fa077d4a0e0 .scope module, "pcadd1" "adder" 2 573, 2 622 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa077d4a2f0_0 .net "a", 31 0, v0x7fa077d4bb30_0;  alias, 1 drivers
L_0x10e693008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa077d4a3a0_0 .net "b", 31 0, L_0x10e693008;  1 drivers
v0x7fa077d4a450_0 .net "y", 31 0, L_0x7fa077d50c40;  alias, 1 drivers
L_0x7fa077d50c40 .arith/sum 32, v0x7fa077d4bb30_0, L_0x10e693008;
S_0x7fa077d4a560 .scope module, "pcadd2" "adder" 2 575, 2 622 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x7fa077d4a770_0 .net "a", 31 0, L_0x7fa077d50c40;  alias, 1 drivers
v0x7fa077d4a840_0 .net "b", 31 0, L_0x7fa077d50f80;  alias, 1 drivers
v0x7fa077d4a8f0_0 .net "y", 31 0, L_0x7fa077d51060;  alias, 1 drivers
L_0x7fa077d51060 .arith/sum 32, L_0x7fa077d50c40, L_0x7fa077d50f80;
S_0x7fa077d4a9f0 .scope module, "pcbrmux" "mux_2_to_1" 2 576, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa077d495d0 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000100000>;
v0x7fa077d4ad70_0 .net "d0", 31 0, L_0x7fa077d50c40;  alias, 1 drivers
v0x7fa077d4ae60_0 .net "d1", 31 0, L_0x7fa077d51060;  alias, 1 drivers
v0x7fa077d4aef0_0 .net "s", 0 0, L_0x7fa077d50910;  alias, 1 drivers
v0x7fa077d4af80_0 .net "y", 31 0, L_0x7fa077d511e0;  alias, 1 drivers
L_0x7fa077d511e0 .functor MUXZ 32, L_0x7fa077d50c40, L_0x7fa077d51060, L_0x7fa077d50910, C4<>;
S_0x7fa077d4b030 .scope module, "pcmux" "mux_2_to_1" 2 577, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa077d4b1f0 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000100000>;
v0x7fa077d4b370_0 .net "d0", 31 0, L_0x7fa077d511e0;  alias, 1 drivers
v0x7fa077d4b440_0 .net "d1", 31 0, L_0x7fa077d51560;  1 drivers
v0x7fa077d4b4d0_0 .net "s", 0 0, L_0x7fa077d50680;  alias, 1 drivers
v0x7fa077d4b560_0 .net "y", 31 0, L_0x7fa077d51300;  alias, 1 drivers
L_0x7fa077d51300 .functor MUXZ 32, L_0x7fa077d511e0, L_0x7fa077d51560, L_0x7fa077d50680, C4<>;
S_0x7fa077d4b630 .scope module, "pcreg" "program_counter" 2 572, 2 602 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x7fa077d4b7f0 .param/l "WIDTH" 0 2 602, +C4<00000000000000000000000000100000>;
v0x7fa077d4b9c0_0 .net "clock", 0 0, v0x7fa077d4fb90_0;  alias, 1 drivers
v0x7fa077d4baa0_0 .net "d", 31 0, L_0x7fa077d51300;  alias, 1 drivers
v0x7fa077d4bb30_0 .var "q", 31 0;
v0x7fa077d4bbc0_0 .net "reset", 0 0, v0x7fa077d4fef0_0;  alias, 1 drivers
E_0x7fa077d4b970 .event posedge, v0x7fa077d4bbc0_0, v0x7fa077d43fb0_0;
S_0x7fa077d4bc70 .scope module, "resmux" "mux_2_to_1" 2 583, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa077d4be30 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000100000>;
v0x7fa077d4bfb0_0 .net "d0", 31 0, v0x7fa077d472e0_0;  alias, 1 drivers
v0x7fa077d4c0a0_0 .net "d1", 31 0, L_0x7fa077d536c0;  alias, 1 drivers
v0x7fa077d4c130_0 .net "s", 0 0, L_0x7fa077d50540;  alias, 1 drivers
v0x7fa077d4c1c0_0 .net "y", 31 0, L_0x7fa077d52690;  alias, 1 drivers
L_0x7fa077d52690 .functor MUXZ 32, v0x7fa077d472e0_0, L_0x7fa077d536c0, L_0x7fa077d50540, C4<>;
S_0x7fa077d4c280 .scope module, "srcbmux" "mux_2_to_1" 2 589, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x7fa077d4c440 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000100000>;
v0x7fa077d4c5c0_0 .net "d0", 31 0, L_0x7fa077d520e0;  alias, 1 drivers
v0x7fa077d4c6b0_0 .net "d1", 31 0, L_0x7fa077d53090;  alias, 1 drivers
v0x7fa077d4c740_0 .net "s", 0 0, L_0x7fa077d502e0;  alias, 1 drivers
v0x7fa077d4c7d0_0 .net "y", 31 0, L_0x7fa077d52ef0;  alias, 1 drivers
L_0x7fa077d52ef0 .functor MUXZ 32, L_0x7fa077d520e0, L_0x7fa077d53090, L_0x7fa077d502e0, C4<>;
S_0x7fa077d4c890 .scope module, "wrmux" "mux_2_to_1" 2 582, 2 660 0, S_0x7fa077d46b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x7fa077d4ca50 .param/l "WIDTH" 0 2 660, +C4<00000000000000000000000000000101>;
v0x7fa077d4cbd0_0 .net "d0", 4 0, L_0x7fa077d52550;  1 drivers
v0x7fa077d4cc90_0 .net "d1", 4 0, L_0x7fa077d525f0;  1 drivers
v0x7fa077d4cd30_0 .net "s", 0 0, L_0x7fa077d50240;  alias, 1 drivers
v0x7fa077d4cdc0_0 .net "y", 4 0, L_0x7fa077d524b0;  alias, 1 drivers
L_0x7fa077d524b0 .functor MUXZ 5, L_0x7fa077d52550, L_0x7fa077d525f0, L_0x7fa077d50240, C4<>;
    .scope S_0x7fa077d45460;
T_0 ;
    %wait E_0x7fa077d45770;
    %load/vec4 v0x7fa077d45d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 776, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 656, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 160, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 68, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 640, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 653, 0, 10;
    %assign/vec4 v0x7fa077d45a50_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa077d44f60;
T_1 ;
    %wait E_0x7fa077d45190;
    %load/vec4 v0x7fa077d452a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa077d452a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa077d452a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa077d45350_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa077d451e0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa077d4b630;
T_2 ;
    %wait E_0x7fa077d4b970;
    %load/vec4 v0x7fa077d4bbc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x7fa077d4baa0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x7fa077d4bb30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa077d475a0;
T_3 ;
    %wait E_0x7fa077d24770;
    %load/vec4 v0x7fa077d48970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa077d488c0_0;
    %load/vec4 v0x7fa077d48830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa077d487a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa077d46f00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fa077d46f00;
T_5 ;
    %wait E_0x7fa077d47120;
    %load/vec4 v0x7fa077d473b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fa077d47170_0;
    %load/vec4 v0x7fa077d47230_0;
    %and;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %load/vec4 v0x7fa077d472e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
T_5.7 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fa077d47170_0;
    %load/vec4 v0x7fa077d47230_0;
    %or;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %load/vec4 v0x7fa077d472e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fa077d47170_0;
    %load/vec4 v0x7fa077d47230_0;
    %sub;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %load/vec4 v0x7fa077d472e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fa077d47170_0;
    %load/vec4 v0x7fa077d47230_0;
    %add;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %load/vec4 v0x7fa077d472e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d47480_0, 0, 1;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fa077d47170_0;
    %load/vec4 v0x7fa077d47230_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa077d472e0_0, 0, 32;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa077d44310;
T_6 ;
    %vpi_call 2 338 "$readmemh", "ori_test.dat", v0x7fa077d444d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fa077d2c050;
T_7 ;
    %wait E_0x7fa077d24770;
    %load/vec4 v0x7fa077d441f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa077d44140_0;
    %load/vec4 v0x7fa077d43f00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa077d0d1f0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa077d31270;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d4fe60_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa077d4fcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d50000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d4fb00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa077d4fdd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa077d4fef0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa077d4fef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d4fe60_0, 0, 1;
    %vpi_call 2 73 "$write", "\012         PC      |    instr    | mw  |  data addr  |  data\012" {0 0 0};
    %vpi_call 2 74 "$write", " --------------------------------------------------------------\012" {0 0 0};
    %vpi_func 2 82 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 75 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fa077d4fcb0_0, &PV<v0x7fa077d4f7c0_0, 16, 16>, &PV<v0x7fa077d4f7c0_0, 0, 16>, &PV<v0x7fa077d4f6a0_0, 16, 16>, &PV<v0x7fa077d4f6a0_0, 0, 16>, v0x7fa077d4fd40_0, &PV<v0x7fa077d4fc20_0, 16, 16>, &PV<v0x7fa077d4fc20_0, 0, 16>, &PV<v0x7fa077d50110_0, 16, 16>, &PV<v0x7fa077d50110_0, 0, 16>, S<0,vec4,u64> {1 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fa077d31270;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa077d4fb90_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa077d4fb90_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fa077d31270;
T_10 ;
    %wait E_0x7fa077d02f10;
    %load/vec4 v0x7fa077d4fd40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa077d4fb00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa077d4fc20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fa077d50110_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d50000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa077d4fb00_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa077d50000_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa077d31270;
T_11 ;
    %wait E_0x7fa077d02f10;
    %delay 1, 0;
    %load/vec4 v0x7fa077d4fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fa077d4fcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa077d4fcb0_0, 0, 32;
    %vpi_func 2 150 "$time" 64 {0 0 0};
    %subi 1, 0, 64;
    %vpi_call 2 143 "$write", " %2d)  %4H_%4H  |  %4H_%4H  |  %1b  |  %4H_%4H  |  %4H_%4H        %6t ns\012", v0x7fa077d4fcb0_0, &PV<v0x7fa077d4f7c0_0, 16, 16>, &PV<v0x7fa077d4f7c0_0, 0, 16>, &PV<v0x7fa077d4f6a0_0, 16, 16>, &PV<v0x7fa077d4f6a0_0, 0, 16>, v0x7fa077d4fd40_0, &PV<v0x7fa077d4fc20_0, 16, 16>, &PV<v0x7fa077d4fc20_0, 0, 16>, &PV<v0x7fa077d50110_0, 16, 16>, &PV<v0x7fa077d50110_0, 0, 16>, S<0,vec4,u64> {1 0 0};
T_11.0 ;
    %load/vec4 v0x7fa077d4fb00_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x7fa077d4fdd0_0;
    %subi 1, 0, 32;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x7fa077d4fdd0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x7fa077d4fdd0_0, 0, 32;
    %load/vec4 v0x7fa077d4fdd0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v0x7fa077d4fcb0_0;
    %cmpi/s 26, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fa077d50000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 159 "$write", "\012\012\011Simulation SUCCESS\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 162 "$write", "\012\012\011Simulation FAIL\012" {0 0 0};
T_11.7 ;
    %vpi_call 2 164 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~    %9t ns\012\012", $time {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips_single.v";
