[{"no":"124383","lec_no":"27698","mb_no":"178","mb_nick":"\uc2dc\ub098\ubaa8\ub864","mb_stNum":"201017","eval_total":"4","eval_difficulty":"0","eval_studyTime":"0","eval_attendance":"5","eval_grade":"0","eval_achievement":"4","eval_content":"\uc544\uc2dc\uaca0\uc9c0\ub9c8\ub294, Quartus II (13.0)\uc73c\ub85c Verilog HDL \ucf54\ub4dc \uc9dc\uc11c FPGA \ubcf4\ub4dc\uc5d0 \uc62c\ub9ac\ub294\uac8c \uc2e4\ud5d8 \ub0b4\uc6a9\uc774\uace0, \ucc98\uc74c\uc5d0\ub294 \uadf8\ub0e5 \ub514\ucf54\ub354, \uc560\ub354 \uac19\uc740 \uac04\ub2e8\ud55c \ud68c\ub85c \uad6c\ud604\ud558\ub2e4\uac00 \ub9c8\uc9c0\ub9c9\uc5d0\ub294 Data Path + Control Unit : Simple Computer \uad6c\ud604\ud558\uace0, \uc790\uc720 \uc8fc\uc81c \ud504\ub85c\uc81d\ud2b8\ub97c \uc218\ud589\ud558\uac8c \ub429\ub2c8\ub2e4. \uc608\ube44\ubcf4\uace0\uc11c\ub791 \uacb0\uacfc\ubcf4\uace0\uc11c\ub294 \ub364(?!)\uc774\uad6c\uc694.\n\r\n\n\r\n\n\r\n\ubb50 \uc870\uc6d0 \uc911\uc5d0 \ud55c \uba85\ub9cc \uc798 \ub530\ub77c\uac00\ub354\ub77c\ub3c4 \ubb34\ub09c\ud558\uac8c \uc798 \ud560 \uc218 \uc788\uaca0\uc9c0\ub9cc - \uadf8\ub807\uc9c0 \uc54a\ub2e4\uba74 \uae00\uc384\uc694... Verilog HDL\uc774\ub77c\ub294 \uc5b8\uc5b4 \uc790\uccb4\ub294 \ub9ce\uc774\ub4e4 \uba3c\uc800 \ubc30\uc6cc \ub193\uc73c\uc168\uc744 C\/C++\uc774\ub791 \uac89\ubcf4\uae30\uc5d0\ub294 \ub9ce\uc774 \ub2e4\ub978\ub370, \ub9c9\uc0c1 \ud574 \ubcf4\ub2c8 \uc0c1\ub2f9\ud788 \ube44\uc2b7\ud558\ub354\uad70\uc694.","eval_like":"0","eval_comment":"0","eval_hide":"0","wr_term":"","wr_time":"2014-01-09 04:50:16","mod_time":"2014-01-09 04:50:16","eval_1":"125891","eval_2":"","eval_3":"","eval_4":"","eval_5":"","isLiked":false},{"no":"121802","lec_no":"27698","mb_no":"12828","mb_nick":"\uc804\uc804\uc804\uc5f4\ud608","mb_stNum":"201217","eval_total":"4","eval_difficulty":"0","eval_studyTime":"0","eval_attendance":"5","eval_grade":"0","eval_achievement":"3","eval_content":"\uae30\ub9d0\ud50c\uc81d \ube44\uc911\uc774 \uc880 \uc788\uc744\ub4ef. \uacb0\ubcf4\ub294 \uc870\ub2f91\uac1c \uc608\ubcf4\ub294 \uac1c\uc778. \ubbf8\ub9ac verilog \ubb38\ubc95 \uacf5\ubd80\ud574\ub450\uc2dc\uba74 \ud3b8\ud560\uac70\uac19\uc544\uc694.","eval_like":"0","eval_comment":"0","eval_hide":"0","wr_term":"","wr_time":"2014-01-04 13:29:11","mod_time":"2014-01-04 13:29:11","eval_1":"123297","eval_2":"","eval_3":"","eval_4":"","eval_5":"","isLiked":false},{"no":"119908","lec_no":"27698","mb_no":"1524","mb_nick":"stargazer00","mb_stNum":"201017","eval_total":"2","eval_difficulty":"0","eval_studyTime":"0","eval_attendance":"1","eval_grade":"0","eval_achievement":"2","eval_content":"\ubb54\uac00 \ubc30\uc6b4\ub2e4\uae30\ubcf4\ub2e4\ub294 \ub514\uc9c0\ud138\uc2dc\uc2a4\ud15c \uc218\uc5c5\ub4e4\uc740 \ub0b4\uc6a9\uc744 \uae30\ubc18\uc73c\ub85c \ubca0\ub9b4\ub85c\uadf8 \ucf54\ub4dc\ub97c \uc791\uc131\ud558\uace0 \uadf8\uac78 FPGA \ubcf4\ub4dc\uc5d0 \uc62c\ub824\uc11c \uad6c\ud604\uc2dc\ud0a4\ub294 \uc2dc\uac04\uc785\ub2c8\ub2e4. \uc800\ub294 \uc880 \uc5b4\ub835\ub354\uad70\uc694\n\r\n\uc608\ubcf4 \uacb0\ubcf4 \uc4f0\ub294\uac8c \uacfc\uc81c\ub77c\uba74 \uacfc\uc81c\uc774\uace0 \ub9c8\uc9c0\ub9c9\uc5d0\ub294 \ud30c\uc774\ub110 \ud504\ub85c\uc81d\ud2b8\ub77c\uace0 \ud574\uc11c \ubb34\uc5b8\uac00\ub97c \ub9cc\ub4e4\uc5b4\ub0b4\uc11c \uadf8\uac78 \uc124\uba85\ud558\uace0 \uad6c\ud604\ud574\uc57c\ud569\ub2c8\ub2e4.\n\r\n\ubaa8\ub4e0 \uc2e4\ud5d8\uacfc\ubaa9\uc774 \uadf8\ub807\uaca0\uc9c0\ub9cc \uc870\uad50\ub2d8\uc774 \ubaa8\ub4e0\uac78 \uc88c\uc6b0\ud558\ub294 \uac83 \uac19\uc2b5\ub2c8\ub2e4.","eval_like":"0","eval_comment":"0","eval_hide":"0","wr_term":"","wr_time":"2014-01-02 20:27:55","mod_time":"2014-01-02 20:27:55","eval_1":"121392","eval_2":"","eval_3":"","eval_4":"","eval_5":"","isLiked":false}]