<profile>

<section name = "Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_221_2'" level="0">
<item name = "Date">Thu Jan 26 10:27:39 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cl_2f</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_221_2">?, ?, 12, 3, 3, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 297, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">-, -, 208, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Len_3_fu_196_p2">+, 0, 0, 32, 32, 3</column>
<column name="add_ln223_fu_260_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln224_fu_190_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln225_fu_326_p2">+, 0, 0, 7, 7, 4</column>
<column name="add_ln226_fu_337_p2">+, 0, 0, 7, 7, 4</column>
<column name="add_ln227_fu_359_p2">+, 0, 0, 7, 7, 4</column>
<column name="add_ln228_fu_369_p2">+, 0, 0, 7, 7, 4</column>
<column name="add_ln229_fu_348_p2">+, 0, 0, 64, 64, 3</column>
<column name="sub_ln224_1_fu_229_p2">-, 0, 0, 30, 1, 30</column>
<column name="sub_ln224_fu_214_p2">-, 0, 0, 32, 1, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln221_fu_184_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="select_ln224_fu_244_p3">select, 0, 0, 30, 1, 30</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Len_fu_84">9, 2, 32, 64</column>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_Len_2">9, 2, 32, 64</column>
<column name="canIndex_fu_88">9, 2, 64, 128</column>
<column name="can_addr_blk_n_AR">9, 2, 1, 2</column>
<column name="can_addr_blk_n_R">9, 2, 1, 2</column>
<column name="can_frame_address0">13, 3, 7, 21</column>
<column name="can_frame_address1">13, 3, 7, 21</column>
<column name="can_frame_d0">13, 3, 8, 24</column>
<column name="can_frame_d1">13, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Len_fu_84">32, 0, 32, 0</column>
<column name="add_ln224_reg_402">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="canIndex_fu_88">64, 0, 64, 0</column>
<column name="icmp_ln221_reg_398">1, 0, 1, 0</column>
<column name="trunc_ln225_reg_440">7, 0, 7, 0</column>
<column name="trunc_ln228_reg_435">8, 0, 8, 0</column>
<column name="trunc_ln2_reg_420">8, 0, 8, 0</column>
<column name="trunc_ln3_reg_425">8, 0, 8, 0</column>
<column name="trunc_ln4_reg_430">8, 0, 8, 0</column>
<column name="trunc_ln_reg_409">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, recvFrame_logic.1_Pipeline_VITIS_LOOP_221_2, return value</column>
<column name="m_axi_can_addr_AWVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWADDR">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWLEN">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWSIZE">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWBURST">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWLOCK">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWCACHE">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWPROT">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWQOS">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWREGION">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_AWUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WDATA">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WSTRB">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WLAST">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_WUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARVALID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARREADY">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARADDR">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARID">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARLEN">out, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARSIZE">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARBURST">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARLOCK">out, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARCACHE">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARPROT">out, 3, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARQOS">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARREGION">out, 4, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_ARUSER">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RVALID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RREADY">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RDATA">in, 32, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RLAST">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RFIFONUM">in, 9, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RUSER">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_RRESP">in, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BVALID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BREADY">out, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BRESP">in, 2, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BID">in, 1, m_axi, can_addr, pointer</column>
<column name="m_axi_can_addr_BUSER">in, 1, m_axi, can_addr, pointer</column>
<column name="zext_ln26">in, 7, ap_none, zext_ln26, scalar</column>
<column name="zext_ln206">in, 15, ap_none, zext_ln206, scalar</column>
<column name="canbase">in, 32, ap_none, canbase, scalar</column>
<column name="can_frame_address0">out, 7, ap_memory, can_frame, array</column>
<column name="can_frame_ce0">out, 1, ap_memory, can_frame, array</column>
<column name="can_frame_we0">out, 1, ap_memory, can_frame, array</column>
<column name="can_frame_d0">out, 8, ap_memory, can_frame, array</column>
<column name="can_frame_address1">out, 7, ap_memory, can_frame, array</column>
<column name="can_frame_ce1">out, 1, ap_memory, can_frame, array</column>
<column name="can_frame_we1">out, 1, ap_memory, can_frame, array</column>
<column name="can_frame_d1">out, 8, ap_memory, can_frame, array</column>
</table>
</item>
</section>
</profile>
