{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 19:09:21 2017 " "Info: Processing started: Mon Jan 23 19:09:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c_ula -c c_ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c_ula -c c_ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_ula-rtl2 " "Info: Found design unit 1: c_ula-rtl2" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 c_ula " "Info: Found entity 1: c_ula" {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "c_ula " "Info: Elaborating entity \"c_ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0010\" 4 6 c_ula.vhd(44) " "Error (10324): VHDL Expression error at c_ula.vhd(44): expression \"\"0010\"\" has 4 elements ; expected 6 elements." {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 44 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100\" 4 6 c_ula.vhd(46) " "Error (10324): VHDL Expression error at c_ula.vhd(46): expression \"\"0100\"\" has 4 elements ; expected 6 elements." {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 46 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0101\" 4 6 c_ula.vhd(48) " "Error (10324): VHDL Expression error at c_ula.vhd(48): expression \"\"0101\"\" has 4 elements ; expected 6 elements." {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 48 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1010\" 4 6 c_ula.vhd(50) " "Error (10324): VHDL Expression error at c_ula.vhd(50): expression \"\"1010\"\" has 4 elements ; expected 6 elements." {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 50 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0111\" 4 6 c_ula.vhd(52) " "Error (10324): VHDL Expression error at c_ula.vhd(52): expression \"\"0111\"\" has 4 elements ; expected 6 elements." {  } { { "c_ula.vhd" "" { Text "C:/Users/MyPC/Desktop/c_ula/c_ula.vhd" 52 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Error: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 19:09:22 2017 " "Error: Processing ended: Mon Jan 23 19:09:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
