$comment
	File created using the following command:
		vcd file AU8.msim.vcd -direction
$end
$date
	Mon Apr 29 12:05:35 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module RippleCarryAdderStructural_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # add_subtract $end
$var wire 1 $ Cout $end
$var wire 1 % Neg $end
$var wire 1 & Ovr $end
$var wire 1 ' S [7] $end
$var wire 1 ( S [6] $end
$var wire 1 ) S [5] $end
$var wire 1 * S [4] $end
$var wire 1 + S [3] $end
$var wire 1 , S [2] $end
$var wire 1 - S [1] $end
$var wire 1 . S [0] $end
$var wire 1 / Zero $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 7 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 8 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 9 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 : S[0]~output_o $end
$var wire 1 ; S[1]~output_o $end
$var wire 1 < S[2]~output_o $end
$var wire 1 = S[3]~output_o $end
$var wire 1 > S[4]~output_o $end
$var wire 1 ? S[5]~output_o $end
$var wire 1 @ S[6]~output_o $end
$var wire 1 A S[7]~output_o $end
$var wire 1 B Cout~output_o $end
$var wire 1 C Ovr~output_o $end
$var wire 1 D Zero~output_o $end
$var wire 1 E Neg~output_o $end
$var wire 1 F A[0]~input_o $end
$var wire 1 G B[0]~input_o $end
$var wire 1 H s0|WideOr1~0_combout $end
$var wire 1 I add_subtract~input_o $end
$var wire 1 J s0|WideOr0~0_combout $end
$var wire 1 K B[1]~input_o $end
$var wire 1 L A[1]~input_o $end
$var wire 1 M s1|WideOr1~0_combout $end
$var wire 1 N A[2]~input_o $end
$var wire 1 O s1|WideOr0~0_combout $end
$var wire 1 P B[2]~input_o $end
$var wire 1 Q s2|WideOr1~0_combout $end
$var wire 1 R s2|WideOr0~0_combout $end
$var wire 1 S B[3]~input_o $end
$var wire 1 T A[3]~input_o $end
$var wire 1 U s3|WideOr1~0_combout $end
$var wire 1 V A[4]~input_o $end
$var wire 1 W s3|WideOr0~0_combout $end
$var wire 1 X B[4]~input_o $end
$var wire 1 Y s4|WideOr1~0_combout $end
$var wire 1 Z s4|WideOr0~0_combout $end
$var wire 1 [ B[5]~input_o $end
$var wire 1 \ A[5]~input_o $end
$var wire 1 ] s5|WideOr1~0_combout $end
$var wire 1 ^ s5|WideOr0~0_combout $end
$var wire 1 _ A[6]~input_o $end
$var wire 1 ` B[6]~input_o $end
$var wire 1 a s6|WideOr1~0_combout $end
$var wire 1 b B[7]~input_o $end
$var wire 1 c A[7]~input_o $end
$var wire 1 d s6|WideOr0~0_combout $end
$var wire 1 e s7|WideOr1~0_combout $end
$var wire 1 f s7|WideOr0~0_combout $end
$var wire 1 g Ovr~0_combout $end
$var wire 1 h Zero~0_combout $end
$var wire 1 i Zero~1_combout $end
$var wire 1 j Zero~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
b1111111 "
0#
1$
0%
0&
0.
1-
1,
1+
1*
1)
1(
0'
0/
00
11
x2
13
14
15
06
z7
z8
z9
0:
1;
1<
1=
1>
1?
1@
0A
1B
0C
0D
0E
1F
1G
0H
0I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
0b
1c
1d
0e
1f
0g
1h
1i
1j
$end
#1000000
