5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd elsif1.4.vcd -o elsif1.4.cdd -v elsif1.4.v
3 0 $root $root NA 0 0 1
3 0 main main elsif1.4.v 3 28 1
2 1 12 50008 1 0 20008 0 0 1 4 1
2 2 12 10001 0 1 400 0 0 a
2 3 12 10008 1 37 100a 1 2
2 4 13 50008 1 0 20004 0 0 1 4 0
2 5 13 10001 0 1 400 0 0 a
2 6 13 10008 1 37 6 4 5
2 7 15 50008 1 0 20004 0 0 1 4 0
2 8 15 10001 0 1 400 0 0 b
2 9 15 10008 1 37 6 7 8
2 10 16 50008 1 0 20008 0 0 1 4 1
2 11 16 10001 0 1 400 0 0 b
2 12 16 10008 1 37 a 10 11
1 a 5 830004 1 0 0 0 1 1 1002
1 b 5 830007 1 0 0 0 1 1 102
4 12 0 0
4 9 12 12
4 6 9 9
4 3 6 6
