--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml SyncRom_Main.twx SyncRom_Main.ncd -o SyncRom_Main.twr
SyncRom_Main.pcf -ucf SyncRom.ucf

Design file:              SyncRom_Main.ncd
Physical constraint file: SyncRom_Main.pcf
Device,package,speed:     xa3s500e,ftg256,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |    2.316(R)|    1.703(R)|clk_BUFGP         |   0.000|
address<1>  |    2.307(R)|    1.769(R)|clk_BUFGP         |   0.000|
address<2>  |    2.302(R)|    1.908(R)|clk_BUFGP         |   0.000|
address<3>  |    2.305(R)|    2.215(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data<0>     |    8.647(R)|clk_BUFGP         |   0.000|
data<1>     |    8.655(R)|clk_BUFGP         |   0.000|
data<2>     |    8.661(R)|clk_BUFGP         |   0.000|
data<3>     |    8.661(R)|clk_BUFGP         |   0.000|
segments<0> |   14.794(R)|clk_BUFGP         |   0.000|
segments<1> |   14.816(R)|clk_BUFGP         |   0.000|
segments<2> |   15.208(R)|clk_BUFGP         |   0.000|
segments<3> |   15.192(R)|clk_BUFGP         |   0.000|
segments<4> |   14.976(R)|clk_BUFGP         |   0.000|
segments<5> |   15.278(R)|clk_BUFGP         |   0.000|
segments<6> |   16.297(R)|clk_BUFGP         |   0.000|
segments<7> |   15.338(R)|clk_BUFGP         |   0.000|
segments<10>|   15.339(R)|clk_BUFGP         |   0.000|
segments<11>|   15.315(R)|clk_BUFGP         |   0.000|
segments<12>|   15.597(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Oct 25 10:40:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



