<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
F_ADDER_1/carry_2to3_s <= ((control_s AND B_number_i(1) AND NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT N_PZ_114 AND NOT B_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT N_PZ_114 AND NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(1) AND NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT B_number_i(0) AND NOT A_number_i(0) AND NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND NOT B_number_i(0) AND NOT A_number_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(1)));
</td></tr><tr><td>
</td></tr><tr><td>
F_ADDER_1/carry_4to5_s <= ((control_s AND B_number_i(3) AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(3) AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A_number_i(2) AND N_PZ_49 AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND NOT A_number_i(2) AND N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT A_number_i(2) AND N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(3)));
</td></tr><tr><td>
</td></tr><tr><td>
F_ADDER_1/carry_6to7_s <= ((control_s AND B_number_i(5) AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(5) AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A_number_i(4) AND N_PZ_50 AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND NOT A_number_i(4) AND N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT A_number_i(4) AND N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(5)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_103 <= ((control_s AND B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(7)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_104 <= (NOT F_ADDER_1/carry_6to7_s AND A_number_i(6));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_114 <= (B_number_i(0) AND A_number_i(0));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_124 <= S_number_o(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((S_number_o(1) AND S_number_o(2) AND S_number_o(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (S_number_o(1) AND NOT S_number_o(2) AND NOT S_number_o(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT S_number_o(1) AND S_number_o(2) AND NOT S_number_o(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT S_number_o(1) AND NOT S_number_o(2) AND S_number_o(3)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_127 <= status_o(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((S_number_o(4) AND NOT S_number_o(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT S_number_o(4) AND S_number_o(5)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_150 <= (F_ADDER_1/carry_6to7_s AND NOT A_number_i(6));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_49 <= ((F_ADDER_1/carry_2to3_s AND NOT A_number_i(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F_ADDER_1/carry_2to3_s AND A_number_i(2)));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_50 <= ((F_ADDER_1/carry_4to5_s AND NOT A_number_i(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F_ADDER_1/carry_4to5_s AND A_number_i(4)));
</td></tr><tr><td>
FDCPE_S_number_o0: FDCPE port map (S_number_o(0),S_number_o_D(0),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(0) <= NOT ((NOT instruction_i(1) AND control_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT instruction_i(1) AND N_PZ_114)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT B_number_i(0) AND NOT A_number_i(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND NOT N_PZ_114)));
</td></tr><tr><td>
FDCPE_S_number_o1: FDCPE port map (S_number_o(1),S_number_o_D(1),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(1) <= NOT (((instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT B_number_i(1) AND NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT A_number_i(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_2to3_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND B_number_i(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_2to3_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT N_PZ_114 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_2to3_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT B_number_i(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_2to3_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT B_number_i(0) AND NOT A_number_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_2to3_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT N_PZ_114 AND NOT B_number_i(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND NOT B_number_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(0) AND B_number_i(1) AND NOT A_number_i(1))));
</td></tr><tr><td>
FDCPE_S_number_o2: FDCPE port map (S_number_o(2),S_number_o_D(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(2) <= NOT (NOT B_number_i(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT instruction_i(1) AND control_s AND N_PZ_49)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT N_PZ_49)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(2) AND A_number_i(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(2) AND NOT A_number_i(2))));
</td></tr><tr><td>
FDCPE_S_number_o3: FDCPE port map (S_number_o(3),S_number_o_D(3),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(3) <= NOT (((instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT B_number_i(3) AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT A_number_i(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_4to5_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND B_number_i(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_4to5_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT B_number_i(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_4to5_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT A_number_i(2) AND N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_4to5_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT B_number_i(2) AND NOT N_PZ_49 AND NOT B_number_i(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(3) AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(3) AND A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT B_number_i(2) AND NOT N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(3) AND A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT A_number_i(2) AND N_PZ_49 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(3) AND NOT A_number_i(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND NOT A_number_i(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_49 AND B_number_i(3) AND NOT A_number_i(3))));
</td></tr><tr><td>
FDCPE_S_number_o4: FDCPE port map (S_number_o(4),S_number_o_D(4),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(4) <= NOT (NOT B_number_i(4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT instruction_i(1) AND control_s AND N_PZ_50)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT N_PZ_50)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(4) AND A_number_i(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(4) AND NOT A_number_i(4))));
</td></tr><tr><td>
FDCPE_S_number_o5: FDCPE port map (S_number_o(5),S_number_o_D(5),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(5) <= NOT (((instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT B_number_i(5) AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT A_number_i(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_6to7_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND B_number_i(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_6to7_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT B_number_i(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_6to7_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT A_number_i(4) AND N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT F_ADDER_1/carry_6to7_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT B_number_i(4) AND NOT N_PZ_50 AND NOT B_number_i(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(5) AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(5) AND A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT B_number_i(4) AND NOT N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(5) AND A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT A_number_i(4) AND N_PZ_50 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(5) AND NOT A_number_i(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND NOT A_number_i(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_50 AND B_number_i(5) AND NOT A_number_i(5))));
</td></tr><tr><td>
FDCPE_S_number_o6: FDCPE port map (S_number_o(6),S_number_o_D(6),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(6) <= NOT (NOT B_number_i(6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT instruction_i(1) AND control_s AND N_PZ_104)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND control_s AND N_PZ_150)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(6) AND A_number_i(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(6) AND NOT A_number_i(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT control_s AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_150)));
</td></tr><tr><td>
FDCPE_S_number_o7: FDCPE port map (S_number_o(7),S_number_o_D(7),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;S_number_o_D(7) <= A_number_i(7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((instruction_i(1) AND instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(7) AND B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A_number_i(7) AND NOT B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND N_PZ_104 AND N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND N_PZ_104 AND NOT N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT N_PZ_104 AND N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_150 AND NOT B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_150 AND B_number_i(7)));
</td></tr><tr><td>
FDCPE_control_s: FDCPE port map (control_s,control_s_D,clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;control_s_D <= NOT (((instruction_i(1) AND NOT control_s)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT instruction_i(0))));
</td></tr><tr><td>
</td></tr><tr><td>
status_o(0) <= NOT (((N_PZ_150 AND NOT A_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (N_PZ_150 AND N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A_number_i(7) AND N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (control_s AND B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT control_s AND NOT B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT B_number_i(7))));
</td></tr><tr><td>
</td></tr><tr><td>
status_o(1) <= (NOT status_o(2) AND NOT S_number_o(0) AND NOT S_number_o(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT S_number_o(2) AND NOT S_number_o(3) AND NOT S_number_o(4) AND NOT S_number_o(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT S_number_o(6));
</td></tr><tr><td>
FDCPE_status_o2: FDCPE port map (status_o(2),status_o_D(2),clk_i,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_o_D(2) <= A_number_i(7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((instruction_i(1) AND instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A_number_i(7) AND B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (instruction_i(1) AND NOT instruction_i(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A_number_i(7) AND NOT B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND N_PZ_104 AND N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND N_PZ_104 AND NOT N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT N_PZ_104 AND N_PZ_150 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_103)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_150 AND NOT B_number_i(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT instruction_i(1) AND NOT B_number_i(6) AND NOT N_PZ_104 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT N_PZ_150 AND B_number_i(7)));
</td></tr><tr><td>
</td></tr><tr><td>
status_o(3) <= ((A_number_i(7) AND N_PZ_103 AND status_o(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A_number_i(7) AND NOT N_PZ_103 AND NOT status_o(0)));
</td></tr><tr><td>
</td></tr><tr><td>
status_o(4) <= S_number_o(6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((N_PZ_124 AND NOT N_PZ_127)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_124 AND N_PZ_127));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
