static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nasm volatile ("mrc p15, 0, %0, c0, c0, 5" : "=r" (id));\r\nreturn V_1 & V_2 ;\r\n}\r\nstatic void F_2 ( void * V_3 )\r\n{\r\nunsigned V_4 , V_5 , V_6 ;\r\nlong volatile V_7 , * * V_8 = V_3 ;\r\nF_3 ( L_1 , V_9 ) ;\r\nV_4 = F_4 ( F_5 () ) ;\r\nV_5 = F_6 ( V_4 , 0 ) ;\r\nV_6 = F_6 ( V_4 , 1 ) ;\r\nif ( V_8 ) {\r\nV_7 = 0 ;\r\n* V_8 = & V_7 ;\r\n} else\r\nV_7 = - 1 ;\r\nF_7 ( V_5 , V_6 , V_10 ) ;\r\nF_8 () ;\r\nwhile ( ! V_7 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n}\r\nF_11 () ;\r\nF_12 () ;\r\n}\r\nstatic int F_13 ( unsigned long V_3 )\r\n{\r\nunsigned int V_11 = F_1 () ;\r\nunsigned int V_12 = F_6 ( V_11 , 1 ) ;\r\nvoid * V_13 = F_14 () + 1 ;\r\nV_13 = F_15 ( V_13 , V_14 ) ;\r\nV_13 += V_12 * V_15 + V_15 ;\r\nF_16 ( F_2 , ( void * ) V_3 , V_13 ) ;\r\nF_12 () ;\r\n}\r\nstatic int F_17 ( unsigned int V_16 )\r\n{\r\nunsigned int V_11 , V_17 , V_18 ;\r\nunsigned int V_19 , V_20 , V_21 , V_4 , V_5 , V_6 ;\r\nstruct V_22 V_23 ;\r\nstruct V_24 * V_25 ;\r\nenum V_26 V_27 ;\r\nlong volatile * V_8 ;\r\nint V_28 , V_29 ;\r\nV_17 = F_5 () ;\r\nV_19 = F_1 () ;\r\nV_20 = F_6 ( V_19 , 0 ) ;\r\nV_21 = F_6 ( V_19 , 1 ) ;\r\nF_18 ( F_4 ( V_17 ) != V_19 ) ;\r\nif ( V_16 == V_21 )\r\nreturn 0 ;\r\nV_18 = V_30 [ V_17 ] ;\r\nV_4 = F_4 ( V_18 ) ;\r\nV_5 = F_6 ( V_4 , 0 ) ;\r\nV_6 = F_6 ( V_4 , 1 ) ;\r\nF_3 ( L_2 ,\r\nV_17 , V_19 , V_4 ) ;\r\nV_17 = F_5 () ;\r\nF_7 ( V_20 , V_21 , NULL ) ;\r\nF_7 ( V_5 , V_6 , NULL ) ;\r\nF_19 ( & V_23 ) ;\r\nV_28 = F_20 ( & V_23 , V_17 ) ;\r\nV_28 |= ( ( 1 << 16 ) << V_31 [ V_20 ] [ V_21 ] ) ;\r\nF_21 ( V_5 , V_6 , F_22 () , V_28 ) ;\r\nV_29 = F_23 ( V_5 , V_6 ) ;\r\nif ( V_29 ) {\r\nF_24 ( L_3 , V_9 , V_29 ) ;\r\nreturn V_29 ;\r\n}\r\nF_25 ( V_31 [ V_5 ] [ V_6 ] , 0 ) ;\r\nF_26 ( & V_23 ) ;\r\nF_21 ( V_5 , V_6 , 0 , 0 ) ;\r\nF_27 () ;\r\nF_28 () ;\r\nF_29 ( F_30 () , V_19 ) ;\r\nF_31 ( V_31 [ V_5 ] [ V_6 ] ) ;\r\nV_25 = F_32 ( V_17 ) ;\r\nif ( V_25 && ! F_33 ( V_25 -> V_32 -> V_33 , F_34 ( V_17 ) ) )\r\nV_25 = NULL ;\r\nif ( V_25 ) {\r\nV_27 = V_25 -> V_32 -> V_34 ;\r\nF_35 ( V_25 -> V_32 , V_35 ) ;\r\n}\r\nV_29 = F_36 () ;\r\nif ( V_29 )\r\nF_37 ( L_4 , V_9 , V_29 ) ;\r\nF_4 ( V_17 ) = V_4 ;\r\nF_4 ( V_18 ) = V_19 ;\r\nV_29 = F_38 ( ( unsigned long ) & V_8 , F_13 ) ;\r\nif ( V_29 > 0 )\r\nF_37 ( L_5 , V_9 , V_29 ) ;\r\nV_11 = F_1 () ;\r\nF_3 ( L_6 , V_17 , V_11 ) ;\r\nF_18 ( V_11 != V_4 ) ;\r\nF_39 () ;\r\nV_29 = F_40 () ;\r\nif ( V_25 ) {\r\nF_35 ( V_25 -> V_32 , V_27 ) ;\r\nF_41 ( V_25 -> V_32 ,\r\nV_25 -> V_32 -> V_36 , 1 ) ;\r\n}\r\nF_42 ( F_30 () , V_4 ) ;\r\nF_43 () ;\r\nF_44 () ;\r\n* V_8 = 1 ;\r\nF_45 () ;\r\nif ( V_29 )\r\nF_24 ( L_7 , V_9 , V_29 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_46 ( void * V_37 )\r\n{\r\nstruct V_38 * V_39 = V_37 ;\r\nstruct V_40 V_41 = { . V_42 = 1 } ;\r\nint V_43 ;\r\nT_1 V_44 ;\r\nvoid * V_45 ;\r\nF_47 ( V_46 , V_47 , & V_41 ) ;\r\nF_48 ( & V_39 -> V_48 ) ;\r\ndo {\r\nif ( F_49 ( V_46 ) )\r\nF_50 ( V_46 ) ;\r\nF_51 ( V_39 -> V_49 ,\r\nV_39 -> V_50 != - 1 ||\r\nF_52 () ) ;\r\nF_53 ( & V_39 -> V_51 ) ;\r\nV_43 = V_39 -> V_50 ;\r\nV_44 = V_39 -> V_44 ;\r\nV_45 = V_39 -> V_45 ;\r\nV_39 -> V_50 = - 1 ;\r\nV_39 -> V_44 = NULL ;\r\nF_54 ( & V_39 -> V_51 ) ;\r\nif ( V_43 != - 1 ) {\r\nF_17 ( V_43 ) ;\r\nif ( V_44 )\r\nV_44 ( V_45 ) ;\r\n}\r\n} while ( ! F_52 () );\r\nreturn 0 ;\r\n}\r\nstatic struct V_52 * F_55 ( int V_53 , void * V_37 )\r\n{\r\nstruct V_52 * V_54 ;\r\nV_54 = F_56 ( F_46 , V_37 ,\r\nF_57 ( V_53 ) , L_8 , V_53 ) ;\r\nif ( ! F_58 ( V_54 ) ) {\r\nF_59 ( V_54 , V_53 ) ;\r\nF_60 ( V_54 ) ;\r\n} else\r\nF_24 ( L_9 , V_9 , V_53 ) ;\r\nreturn V_54 ;\r\n}\r\nint F_61 ( unsigned int V_53 , unsigned int V_16 ,\r\nT_1 V_44 ,\r\nvoid * V_45 )\r\n{\r\nstruct V_38 * V_39 ;\r\nif ( V_53 >= F_62 ( V_55 ) ) {\r\nF_24 ( L_10 , V_9 , V_53 ) ;\r\nreturn - V_56 ;\r\n}\r\nV_39 = & V_55 [ V_53 ] ;\r\nif ( F_58 ( V_39 -> V_54 ) )\r\nreturn F_63 ( V_39 -> V_54 ) ;\r\nif ( ! V_39 -> V_54 )\r\nreturn - V_57 ;\r\nF_53 ( & V_39 -> V_51 ) ;\r\nif ( V_39 -> V_44 ) {\r\nF_54 ( & V_39 -> V_51 ) ;\r\nreturn - V_58 ;\r\n}\r\nV_39 -> V_44 = V_44 ;\r\nV_39 -> V_45 = V_45 ;\r\nV_39 -> V_50 = V_16 ;\r\nF_54 ( & V_39 -> V_51 ) ;\r\nF_64 ( & V_39 -> V_49 ) ;\r\nreturn 0 ;\r\n}\r\nint F_65 ( struct V_59 * V_60 )\r\n{\r\nreturn F_66 ( & V_61 , V_60 ) ;\r\n}\r\nint F_67 ( struct V_59 * V_60 )\r\n{\r\nreturn F_68 ( & V_61 , V_60 ) ;\r\n}\r\nstatic int F_69 ( unsigned long V_62 )\r\n{\r\nint V_29 ;\r\nV_29 = F_70 ( & V_61 , V_62 , NULL ) ;\r\nif ( V_29 & V_63 )\r\nF_24 ( L_11 ,\r\nV_9 , V_29 ) ;\r\nreturn F_71 ( V_29 ) ;\r\n}\r\nstatic void F_72 ( void )\r\n{\r\nint V_64 ;\r\nF_73 (i, &bL_switcher_removed_logical_cpus) {\r\nstruct V_65 * V_66 = F_74 ( V_64 ) ;\r\nint V_29 = F_75 ( V_66 ) ;\r\nif ( V_29 )\r\nF_76 ( V_66 , L_12 ) ;\r\n}\r\n}\r\nstatic int F_77 ( void )\r\n{\r\nint V_64 , V_67 , V_68 , V_69 , V_29 ;\r\nunsigned int V_53 , V_43 , V_70 ;\r\nT_2 V_71 ;\r\nV_70 = 0 ;\r\nF_78 (i) {\r\nV_53 = F_6 ( F_4 ( V_64 ) , 0 ) ;\r\nV_43 = F_6 ( F_4 ( V_64 ) , 1 ) ;\r\nif ( V_43 >= 2 ) {\r\nF_24 ( L_13 , V_9 ) ;\r\nreturn - V_56 ;\r\n}\r\nif ( F_79 ( V_53 >= V_72 ) )\r\nreturn - V_56 ;\r\nV_70 |= ( 1 << V_43 ) ;\r\n}\r\nif ( V_70 != 3 ) {\r\nF_24 ( L_14 , V_9 ) ;\r\nreturn - V_56 ;\r\n}\r\nmemset ( V_30 , - 1 , sizeof( V_30 ) ) ;\r\nF_80 ( & V_71 , V_73 ) ;\r\nV_68 = - 1 ;\r\nF_73 (i, &available_cpus) {\r\nint V_74 = - 1 ;\r\nV_43 = F_6 ( F_4 ( V_64 ) , 1 ) ;\r\nif ( V_68 == - 1 )\r\nV_68 = V_43 ;\r\nif ( V_43 != V_68 )\r\ncontinue;\r\nF_81 ( V_64 , & V_71 ) ;\r\nF_73 (j, &available_cpus) {\r\nV_43 = F_6 ( F_4 ( V_67 ) , 1 ) ;\r\nif ( V_43 != V_68 )\r\nV_74 = V_67 ;\r\n}\r\nif ( V_74 != - 1 ) {\r\nV_30 [ V_64 ] = V_74 ;\r\nF_81 ( V_74 , & V_71 ) ;\r\nF_82 ( L_15 , V_64 , V_74 ) ;\r\n}\r\n}\r\nF_83 ( & V_75 ) ;\r\nF_78 (i) {\r\nV_53 = F_6 ( F_4 ( V_64 ) , 0 ) ;\r\nV_43 = F_6 ( F_4 ( V_64 ) , 1 ) ;\r\nV_69 = F_84 ( V_64 ) ;\r\nif ( V_69 < 0 ) {\r\nF_24 ( L_16 , V_9 , V_64 ) ;\r\nF_72 () ;\r\nreturn - V_56 ;\r\n}\r\nV_31 [ V_53 ] [ V_43 ] = V_69 ;\r\nF_82 ( L_17 ,\r\nV_53 , V_43 , V_69 ) ;\r\nif ( V_30 [ V_64 ] != - 1 ) {\r\nV_76 [ V_64 ] = V_43 ;\r\ncontinue;\r\n}\r\nV_29 = F_85 ( F_74 ( V_64 ) ) ;\r\nif ( V_29 ) {\r\nF_72 () ;\r\nreturn V_29 ;\r\n}\r\nF_86 ( V_64 , & V_75 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_87 ( T_3 V_11 )\r\n{\r\nint V_53 ;\r\nif ( ! V_77 )\r\nreturn - V_78 ;\r\nV_11 &= V_2 ;\r\nF_78 (cpu) {\r\nint V_79 = V_30 [ V_53 ] ;\r\nif ( V_79 == - 1 )\r\ncontinue;\r\nif ( ( V_11 == F_4 ( V_53 ) ) ||\r\n( V_11 == F_4 ( V_79 ) ) )\r\nreturn V_53 ;\r\n}\r\nreturn - V_56 ;\r\n}\r\nstatic void F_88 ( void * T_4 V_80 )\r\n{\r\nF_89 ( F_30 () , F_1 () ) ;\r\n}\r\nint F_90 ( void )\r\n{\r\nint V_29 ;\r\nF_91 () ;\r\nF_88 ( NULL ) ;\r\nV_29 = F_92 ( F_88 , NULL , true ) ;\r\nF_93 () ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_94 ( void )\r\n{\r\nint V_53 , V_29 ;\r\nF_95 ( & V_81 ) ;\r\nF_96 () ;\r\nif ( V_77 ) {\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\nreturn 0 ;\r\n}\r\nF_82 ( L_18 ) ;\r\nV_29 = F_69 ( V_82 ) ;\r\nif ( V_29 )\r\ngoto error;\r\nV_29 = F_77 () ;\r\nif ( V_29 )\r\ngoto error;\r\nF_90 () ;\r\nF_78 (cpu) {\r\nstruct V_38 * V_39 = & V_55 [ V_53 ] ;\r\nF_99 ( & V_39 -> V_51 ) ;\r\nF_100 ( & V_39 -> V_49 ) ;\r\nF_19 ( & V_39 -> V_48 ) ;\r\nV_39 -> V_50 = - 1 ;\r\nV_39 -> V_54 = F_55 ( V_53 , V_39 ) ;\r\n}\r\nV_77 = 1 ;\r\nF_69 ( V_83 ) ;\r\nF_82 ( L_19 ) ;\r\ngoto V_84;\r\nerror:\r\nF_101 ( L_20 ) ;\r\nF_69 ( V_85 ) ;\r\nV_84:\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic void F_102 ( void )\r\n{\r\nunsigned int V_53 , V_43 ;\r\nstruct V_38 * V_39 ;\r\nstruct V_52 * V_54 ;\r\nF_95 ( & V_81 ) ;\r\nF_96 () ;\r\nif ( ! V_77 )\r\ngoto V_84;\r\nif ( F_69 ( V_86 ) != 0 ) {\r\nF_69 ( V_83 ) ;\r\ngoto V_84;\r\n}\r\nV_77 = 0 ;\r\nF_78 (cpu) {\r\nV_39 = & V_55 [ V_53 ] ;\r\nV_54 = V_39 -> V_54 ;\r\nV_39 -> V_54 = NULL ;\r\nif ( ! V_54 || F_58 ( V_54 ) )\r\ncontinue;\r\nF_103 ( V_54 ) ;\r\nV_43 = F_6 ( F_4 ( V_53 ) , 1 ) ;\r\nif ( V_43 == V_76 [ V_53 ] )\r\ncontinue;\r\nF_19 ( & V_39 -> V_48 ) ;\r\nV_39 -> V_50 = V_76 [ V_53 ] ;\r\nV_54 = F_55 ( V_53 , V_39 ) ;\r\nif ( ! F_58 ( V_54 ) ) {\r\nF_26 ( & V_39 -> V_48 ) ;\r\nF_103 ( V_54 ) ;\r\nV_43 = F_6 ( F_4 ( V_53 ) , 1 ) ;\r\nif ( V_43 == V_76 [ V_53 ] )\r\ncontinue;\r\n}\r\nF_104 ( L_21 ,\r\nV_9 , V_53 ) ;\r\nF_104 ( L_22 ,\r\nV_9 , V_30 [ V_53 ] ) ;\r\nF_81 ( V_30 [ V_53 ] ,\r\n& V_75 ) ;\r\n}\r\nF_72 () ;\r\nF_90 () ;\r\nF_69 ( V_85 ) ;\r\nV_84:\r\nF_97 () ;\r\nF_98 ( & V_81 ) ;\r\n}\r\nstatic T_5 F_105 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , char * V_91 )\r\n{\r\nreturn sprintf ( V_91 , L_23 , V_77 ) ;\r\n}\r\nstatic T_5 F_106 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , const char * V_91 , T_6 V_92 )\r\n{\r\nint V_29 ;\r\nswitch ( V_91 [ 0 ] ) {\r\ncase '0' :\r\nF_102 () ;\r\nV_29 = 0 ;\r\nbreak;\r\ncase '1' :\r\nV_29 = F_94 () ;\r\nbreak;\r\ndefault:\r\nV_29 = - V_56 ;\r\n}\r\nreturn ( V_29 >= 0 ) ? V_92 : V_29 ;\r\n}\r\nstatic T_5 F_107 ( struct V_87 * V_88 ,\r\nstruct V_89 * V_90 , const char * V_91 , T_6 V_92 )\r\n{\r\nint V_29 = F_90 () ;\r\nreturn V_29 ? V_29 : V_92 ;\r\n}\r\nstatic int T_7 F_108 ( void )\r\n{\r\nint V_29 ;\r\nV_93 = F_109 ( L_24 , V_94 ) ;\r\nif ( ! V_93 )\r\nreturn - V_95 ;\r\nV_29 = F_110 ( V_93 , & V_96 ) ;\r\nif ( V_29 )\r\nF_111 ( V_93 ) ;\r\nreturn V_29 ;\r\n}\r\nbool F_112 ( void )\r\n{\r\nF_95 ( & V_81 ) ;\r\nreturn V_77 ;\r\n}\r\nvoid F_113 ( void )\r\n{\r\nF_98 ( & V_81 ) ;\r\n}\r\nstatic int F_114 ( struct V_59 * V_97 ,\r\nunsigned long V_98 , void * V_99 )\r\n{\r\nif ( V_77 ) {\r\nint V_79 = V_30 [ ( unsigned long ) V_99 ] ;\r\nswitch ( V_98 & 0xf ) {\r\ncase V_100 :\r\ncase V_101 :\r\nif ( V_79 == - 1 )\r\nreturn V_102 ;\r\n}\r\n}\r\nreturn V_103 ;\r\n}\r\nstatic int T_7 F_115 ( void )\r\n{\r\nint V_29 ;\r\nif ( ! F_116 () )\r\nreturn - V_104 ;\r\nF_117 ( F_114 , 0 ) ;\r\nif ( ! V_105 ) {\r\nV_29 = F_94 () ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\n}\r\n#ifdef F_118\r\nV_29 = F_108 () ;\r\nif ( V_29 )\r\nF_24 ( L_25 , V_9 ) ;\r\n#endif\r\nreturn 0 ;\r\n}
