verilog xil_defaultlib --include "../../../../smart_jtag_cable.srcs/sources_1/bd/processor/ipshared/ec67/hdl" --include "../../../../smart_jtag_cable.srcs/sources_1/bd/processor/ipshared/70cf/hdl" --include "../../../../smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_processing_system7_0_0" --include "../../../../smart_jtag_cable.srcs/sources_1/bd/processor/ipshared/85a3" \
"../../../bd/processor/ip/processor_processing_system7_0_0/sim/processor_processing_system7_0_0.v" \
"../../../bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0_clk_wiz.v" \
"../../../bd/processor/ip/processor_clk_wiz_0/processor_clk_wiz_0.v" \
"../../../bd/processor/ip/processor_auto_pc_0/sim/processor_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
