/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "qcom,msm8916-mtp", "qcom,msm8916", "qcom,mtp";
	interrupt-parent = <0x01>;
	model = "Qualcomm Technologies, Inc. MSM 8916 MTP";
	qcom,board-id = <0x08 0x00>;
	qcom,msm-id = <0xce 0x00>, <0xf8 0x00>, <0xf9 0x00>, <0xfa 0x00>;

	aliases {
		i2c0 = "/soc/i2c@78b6000";
		i2c4 = "/soc/i2c@78b8000";
		i2c5 = "/soc/i2c@78b9000";
		i2c6 = "/soc/i2c@78ba000";
		sdhc1 = "/soc/sdhci@07824000";
		sdhc2 = "/soc/sdhci@07864000";
		serial0 = "/soc/serial@78b0000";
		smd1 = "/soc/qcom,smdtty/qcom,smdtty-apps-fm";
		smd11 = "/soc/qcom,smdtty/qcom,smdtty-data11";
		smd2 = "/soc/qcom,smdtty/smdtty-apps-riva-bt-acl";
		smd21 = "/soc/qcom,smdtty/qcom,smdtty-data21";
		smd3 = "/soc/qcom,smdtty/qcom,smdtty-apps-riva-bt-cmd";
		smd36 = "/soc/qcom,smdtty/smdtty-loopback";
		smd4 = "/soc/qcom,smdtty/qcom,smdtty-mbalbridge";
		smd5 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-cmd";
		smd6 = "/soc/qcom,smdtty/smdtty-apps-riva-ant-data";
		smd7 = "/soc/qcom,smdtty/qcom,smdtty-data1";
		smd8 = "/soc/qcom,smdtty/qcom,smdtty-data4";
		spi0 = "/soc/spi@78b7000";
	};

	chosen {
		bootargs = "sched_enable_hmp=1";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		CPU0: cpu@0 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "qcom,arm-cortex-acc";
			next-level-cache = <0x03>;
			phandle = <0x34>;
			qcom,acc = <0x02>;
			reg = <0x00>;

			L2_0: l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				phandle = <0x03>;
				power-domain = <0x04>;
			};
		};

		CPU1: cpu@1 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "qcom,arm-cortex-acc";
			next-level-cache = <0x03>;
			phandle = <0x35>;
			qcom,acc = <0x05>;
			reg = <0x01>;
		};

		CPU2: cpu@2 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "qcom,arm-cortex-acc";
			next-level-cache = <0x03>;
			phandle = <0x36>;
			qcom,acc = <0x06>;
			reg = <0x02>;
		};

		CPU3: cpu@3 {
			compatible = "arm,armv8";
			device_type = "cpu";
			enable-method = "qcom,arm-cortex-acc";
			next-level-cache = <0x03>;
			phandle = <0x37>;
			qcom,acc = <0x07>;
			reg = <0x03>;
		};
	};

	memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;

		audio_mem: audio_region@0 {
			label = "audio_mem";
			linux,reserve-contiguous-region;
			phandle = <0x115>;
			reg = <0x00 0x00 0x00 0x314000>;
		};

		external_image_mem: external_image__region@0 {
			label = "external_image_mem";
			linux,remove-completely;
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x86000000 0x00 0x800000>;
		};

		modem_adsp_mem: modem_adsp_region@0 {
			label = "modem_adsp_mem";
			linux,remove-completely;
			linux,reserve-contiguous-region;
			linux,reserve-region;
			phandle = <0xff>;
			reg = <0x00 0x86800000 0x00 0x5500000>;
		};

		peripheral_mem: pheripheral_region@0 {
			label = "peripheral_mem";
			linux,remove-completely;
			linux,reserve-contiguous-region;
			linux,reserve-region;
			phandle = <0x106>;
			reg = <0x00 0x8bd00000 0x00 0x600000>;
		};

		secure_mem: secure_region@0 {
			label = "secure_mem";
			linux,reserve-contiguous-region;
			phandle = <0x114>;
			reg = <0x00 0x00 0x00 0x6d00000>;
		};

		cont_splash_mem: splash_region@83000000 {
			label = "cont_splash_mem";
			linux,reserve-contiguous-region;
			linux,reserve-region;
			phandle = <0x5d>;
			reg = <0x00 0x83000000 0x00 0x1200000>;
		};

		venus_qseecom_mem: venus_qseecom_region@0 {
			label = "venus_qseecom_mem";
			linux,memory-limit = <0x90000000>;
			linux,reserve-contiguous-region;
			phandle = <0xfb>;
			reg = <0x00 0x00 0x00 0x1200000>;
		};
	};

	mtp_batterydata: qcom,battery-data {
		phandle = <0xf8>;
		qcom,rpull-up-kohm = <0x64>;
		qcom,vref-batt-therm = <0x1b7740>;

		qcom,palladium-batterydata {
			qcom,batt-id-kohm = <0x4b>;
			qcom,battery-type = "palladium_1500mah";
			qcom,chg-term-ua = <0x186a0>;
			qcom,default-rbatt-mohm = <0xd2>;
			qcom,fcc-mah = <0x5dc>;
			qcom,flat-ocv-threshold-uv = <0x39fbc0>;
			qcom,max-voltage-uv = <0x401640>;
			qcom,rbatt-capacitive-mohm = <0x32>;
			qcom,v-cutoff-uv = <0x33e140>;

			qcom,fcc-temp-lut {
				qcom,lut-col-legend = <0xffffffec 0x00 0x19 0x28 0x3c>;
				qcom,lut-data = <0x5bb 0x5be 0x5c1 0x5c1 0x5be>;
			};

			qcom,ibat-acc-lut {
				qcom,lut-col-legend = <0xffffffec 0x00 0x19>;
				qcom,lut-data = <0x5be 0x5be 0x5c1>, <0x259 0x57e 0x596>, <0x59 0x4df 0x586>, <0x08 0x2fc 0x53a>;
				qcom,lut-row-legend = <0x00 0xfa 0x1f4 0x3e8>;
			};

			qcom,pc-temp-ocv-lut {
				qcom,lut-col-legend = <0xffffffec 0x00 0x19 0x28 0x3c>;
				qcom,lut-data = <0x104f 0x104d 0x1047 0x1042 0x103d>, <0x1001 0x100f 0x1010 0x100e 0x100b>, <0xfc7 0xfeb 0xfe8 0xfe4 0xfe0>, <0xf7b 0xfb1 0xfb9 0xfba 0xfb9>, <0xf50 0xf81 0xf90 0xf95 0xf94>, <0xf2f 0xf5c 0xf75 0xf76 0xf73>, <0xf10 0xf3a 0xf59 0xf58 0xf55>, <0xef6 0xf1c 0xf3c 0xf3d 0xf3a>, <0xee0 0xf03 0xf12 0xf17 0xf16>, <0xed1 0xeed 0xef3 0xef3 0xef3>, <0xec3 0xedb 0xedf 0xee0 0xedf>, <0xeb8 0xecc 0xed0 0xed1 0xed0>, <0xead 0xec3 0xec4 0xec4 0xec3>, <0xea2 0xebb 0xebc 0xeb8 0xeb8>, <0xe96 0xeb2 0xeb5 0xeaf 0xea5>, <0xe8a 0xea3 0xea9 0xea0 0xe92>, <0xe7b 0xe89 0xe93 0xe8a 0xe7d>, <0xe6d 0xe79 0xe78 0xe70 0xe63>, <0xe5e 0xe72 0xe67 0xe5e 0xe53>, <0xe50 0xe6d 0xe63 0xe5c 0xe51>, <0xe48 0xe6a 0xe62 0xe5b 0xe50>, <0xe3e 0xe67 0xe61 0xe5a 0xe4e>, <0xe32 0xe63 0xe60 0xe58 0xe4d>, <0xe22 0xe5d 0xe5c 0xe54 0xe48>, <0xe0f 0xe53 0xe53 0xe47 0xe37>, <0xdf5 0xe3d 0xe36 0xe27 0xe13>, <0xdd5 0xe17 0xe07 0xdf7 0xde2>, <0xda8 0xdde 0xdc8 0xdb7 0xda2>, <0xd64 0xd8d 0xd75 0xd5f 0xd48>, <0xcf0 0xd0e 0xcec 0xcd0 0xcb2>, <0xbb8 0xbb8 0xbb8 0xbb8 0xbb8>;
				qcom,lut-row-legend = <0x64 0x5f 0x5a 0x55 0x50>, <0x4b 0x46 0x41 0x3c 0x37>, <0x32 0x2d 0x28 0x23 0x1e>, <0x19 0x14 0x10 0x0d 0x0b>, <0x0a 0x09 0x08 0x07 0x06>, <0x05 0x04 0x03 0x02 0x01>, <0x00>;
			};

			qcom,rbatt-sf-lut {
				qcom,lut-col-legend = <0xffffffec 0x00 0x19 0x28 0x3c>;
				qcom,lut-data = <0x38d 0xd8 0x64 0x55 0x54>, <0x35b 0xee 0x6a 0x58 0x56>, <0x35c 0xed 0x69 0x58 0x56>, <0x328 0xef 0x6b 0x5a 0x58>, <0x321 0xea 0x6f 0x5e 0x5a>, <0x321 0xe6 0x76 0x61 0x5c>, <0x321 0xe0 0x7b 0x64 0x5f>, <0x327 0xdd 0x80 0x6a 0x63>, <0x332 0xdd 0x6f 0x65 0x61>, <0x349 0xe1 0x65 0x58 0x57>, <0x366 0xe5 0x65 0x58 0x57>, <0x38a 0xeb 0x67 0x5b 0x5a>, <0x3b6 0xf3 0x6a 0x5d 0x5d>, <0x3e6 0xfd 0x6e 0x5d 0x60>, <0x41b 0x107 0x71 0x5e 0x5a>, <0x45c 0x110 0x71 0x5b 0x58>, <0x4b0 0x113 0x6f 0x5b 0x58>, <0x520 0x12a 0x6c 0x5a 0x57>, <0x596 0x149 0x68 0x58 0x57>, <0x5cc 0x15f 0x6b 0x5b 0x59>, <0x5a6 0x159 0x6e 0x5d 0x5a>, <0x576 0x158 0x70 0x5e 0x5a>, <0x5ba 0x166 0x73 0x60 0x5b>, <0x5d2 0x165 0x75 0x60 0x5a>, <0x635 0x16d 0x75 0x5e 0x59>, <0x724 0x17b 0x6f 0x5b 0x58>, <0x867 0x18f 0x6f 0x5d 0x5b>, <0xa3d 0x1b4 0x75 0x62 0x5f>, <0xd4c 0x1f0 0x82 0x6a 0x64>, <0x2014 0x268 0x96 0x772 0x86>, <0x21053 0x1e80c 0xe6cf 0xc29c 0x73e8>;
				qcom,lut-row-legend = <0x64 0x5f 0x5a 0x55 0x50>, <0x4b 0x46 0x41 0x3c 0x37>, <0x32 0x2d 0x28 0x23 0x1e>, <0x19 0x14 0x10 0x0d 0x0b>, <0x0a 0x09 0x08 0x07 0x06>, <0x05 0x04 0x03 0x02 0x01>, <0x00>;
			};
		};
	};

	soc: soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		compatible = "simple-bus";
		ranges = <0x00 0x00 0x00 0xffffffff>;

		ad_hoc_bus: ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x580000 0x14000>, <0x400000 0x62000>, <0x500000 0x11000>;
			reg-names = "snoc-base", "bimc-base", "pnoc-base";

			bimc_snoc_mas: bimc-snoc-mas {
				cell-id = <0x2720>;
				label = "bimc_snoc_mas";
				phandle = <0x82>;
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x85>;
				qom,buswidth = <0x08>;
			};

			bimc_snoc_slv: bimc-snoc-slv {
				cell-id = <0x2721>;
				label = "bimc_snoc_slv";
				phandle = <0x85>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x73 0x7f>;
			};

			fab_bimc: fab-bimc {
				cell-id = <0x00>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x0a 0xd212feea>, < 0x0a 0x71d1a499>;
				coresight-child-list = <0x32>;
				coresight-child-ports = <0x03>;
				coresight-id = <0x37>;
				coresight-name = "coresight-bimc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				label = "fab-bimc";
				phandle = <0x84>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x02>;
				qcom,fab-dev;
			};

			fab_pnoc: fab-pnoc {
				cell-id = <0x1000>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x0a 0x2b53b688>, < 0x0a 0x9753a54f>;
				coresight-child-list = <0x32>;
				coresight-child-ports = <0x06>;
				coresight-id = <0x36>;
				coresight-name = "coresight-pnoc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				label = "fab-pnoc";
				phandle = <0x87>;
				qcom,base-name = "pnoc-base";
				qcom,base-offset = <0x7000>;
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,qos-delta = <0x1000>;
			};

			fab_snoc: fab-snoc {
				cell-id = <0x400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x0a 0xe6900bb6>, < 0x0a 0x5d4683bd>;
				coresight-child-list = <0x32>;
				coresight-child-ports = <0x05>;
				coresight-id = <0x32>;
				coresight-name = "coresight-snoc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				label = "fab-snoc";
				phandle = <0x6f>;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x7000>;
				qcom,bus-type = <0x01>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas_apss: mas-apss {
				cell-id = <0x01>;
				label = "mas-apss";
				phandle = <0xb1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81 0x82 0x83>;
				qcom,gp = <0x1388>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x00>;
				qcom,thmp = <0x32>;
				qcom,ws = <0x2710>;
				qom,buswidth = <0x08>;
			};

			mas_audio: mas-audio {
				cell-id = <0x0f>;
				label = "mas-audio";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0xae>;
			};

			mas_blsp_1: mas-blsp_1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0xad>;
			};

			mas_dehr: mas-dehr {
				cell-id = <0x4b>;
				label = "mas-dehr";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0xae>;
			};

			mas_gfx: mas-gfx {
				cell-id = <0x1a>;
				label = "mas-gfx";
				phandle = <0xb2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81 0x82 0x83>;
				qcom,gp = <0x1388>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x02>;
				qcom,thmp = <0x32>;
				qcom,ws = <0x2710>;
				qom,buswidth = <0x08>;
			};

			mas_jpeg: mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x6d 0x6e>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x06>;
			};

			mas_mdp: mas-mdp {
				cell-id = <0x16>;
				label = "mas-mdp";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x6d 0x6e>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x07>;
			};

			mas_pnoc_crypto_0: mas-pnoc-crypto-0 {
				cell-id = <0x37>;
				label = "mas-pnoc-crypto-0";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xaf>;
			};

			mas_pnoc_sdcc_1: mas-pnoc-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-pnoc-sdcc-1";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xaf>;
				qcom,qport = <0x07>;
			};

			mas_pnoc_sdcc_2: mas-pnoc-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-pnoc-sdcc-2";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xaf>;
				qcom,qport = <0x08>;
			};

			mas_qdss_bam: mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,connections = <0x71>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0b>;
				qom,buswidth = <0x04>;
			};

			mas_qdss_etr: mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,connections = <0x71>;
				qcom,prio0 = <0x01>;
				qcom,prio1 = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0a>;
				qom,buswidth = <0x08>;
			};

			mas_snoc_cfg: mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				qcom,bus-dev = <0x6f>;
				qcom,connections = <0x71>;
				qcom,mas-rpm-id = <0x14>;
				qcom,qos-mode = "bypass";
				qom,buswidth = <0x04>;
			};

			mas_spdm: mas-spdm {
				cell-id = <0x24>;
				label = "mas-spdm";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0xae>;
			};

			mas_tcu0: mas-tcu0 {
				cell-id = <0x68>;
				label = "mas-tcu0";
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81 0x82 0x83>;
				qcom,prio-lvl = <0x02>;
				qcom,prio-rd = <0x02>;
				qcom,prio-wr = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x05>;
				qom,buswidth = <0x08>;
			};

			mas_tcu1: mas-tcu1 {
				cell-id = <0x69>;
				label = "mas-tcu1";
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81 0x82 0x83>;
				qcom,prio-lvl = <0x02>;
				qcom,prio-rd = <0x02>;
				qcom,prio-wr = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x06>;
				qom,buswidth = <0x08>;
			};

			mas_usb_hs: mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0xad>;
			};

			mas_vfe: mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x70 0x6e>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x09>;
			};

			mas_video: mas-video {
				cell-id = <0x3f>;
				label = "mas-video";
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x6d 0x6e>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x08>;
			};

			mm_int_0: mm-int-0 {
				cell-id = <0x2710>;
				label = "mm-int-0";
				phandle = <0x6d>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x72>;
			};

			mm_int_1: mm-int-1 {
				cell-id = <0x2711>;
				label = "mm-int1";
				phandle = <0x70>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x72>;
			};

			mm_int_2: mm-int-2 {
				cell-id = <0x2712>;
				label = "mm-int2";
				phandle = <0x6e>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x73>;
			};

			mm_int_bimc: mm-int-bimc {
				cell-id = <0x2713>;
				label = "mm-int-bimc";
				phandle = <0x72>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x74>;
			};

			pnoc_int_0: pnoc-int-0 {
				cell-id = <0x271c>;
				label = "pnoc-int-0";
				phandle = <0x86>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f>;
				qom,buswidth = <0x08>;
			};

			pnoc_int_1: pnoc-int-1 {
				cell-id = <0x271d>;
				label = "pnoc-int-1";
				phandle = <0xaf>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x88>;
				qom,buswidth = <0x08>;
			};

			pnoc_m_0: pnoc-m-0 {
				cell-id = <0x271e>;
				label = "pnoc-m-0";
				phandle = <0xae>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x86>;
				qom,buswidth = <0x08>;
			};

			pnoc_m_1: pnoc-m-1 {
				cell-id = <0x271f>;
				label = "pnoc-m-1";
				phandle = <0xad>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x88>;
				qom,buswidth = <0x08>;
			};

			pnoc_s_0: pnoc-s-0 {
				cell-id = <0x2722>;
				label = "pnoc-s-0";
				phandle = <0x89>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x90 0x91 0x92 0x93 0x94>;
				qom,buswidth = <0x04>;
			};

			pnoc_s_1: pnoc-s-1 {
				cell-id = <0x2723>;
				label = "pnoc-s-1";
				phandle = <0x8a>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x95 0x96 0x97 0x98 0x99>;
				qom,buswidth = <0x04>;
			};

			pnoc_s_2: pnoc-s-2 {
				cell-id = <0x2724>;
				label = "pnoc-s-2";
				phandle = <0x8b>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x9a 0x9b 0x9c 0x9d 0x9e>;
				qom,buswidth = <0x04>;
			};

			pnoc_s_3: pnoc-s-3 {
				cell-id = <0x2725>;
				label = "pnoc-s-3";
				phandle = <0x8c>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0x9f 0xa0 0xa1 0xa2 0xa3>;
				qom,buswidth = <0x04>;
			};

			pnoc_s_4: pnoc-s-4 {
				cell-id = <0x2726>;
				label = "pnoc-s-4";
				phandle = <0x8d>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0xa4 0xa5 0xa6>;
			};

			pnoc_s_8: pnoc-s-8 {
				cell-id = <0x2727>;
				label = "pnoc-s-8";
				phandle = <0x8e>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0xa7 0xa8 0xa9>;
				qom,buswidth = <0x04>;
			};

			pnoc_s_9: pnoc-s-9 {
				cell-id = <0x2728>;
				label = "pnoc-s-9";
				phandle = <0x8f>;
				qcom,bus-dev = <0x87>;
				qcom,connections = <0xaa 0xab 0xac>;
				qom,buswidth = <0x04>;
			};

			pnoc_snoc_mas: pnoc-snoc-mas {
				cell-id = <0x271a>;
				label = "pnoc-snoc-mas";
				phandle = <0x88>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xb0>;
				qcom,mas-rpm-id = <0x1d>;
			};

			pnoc_snoc_slv: pnoc-snoc-slv {
				cell-id = <0x271b>;
				label = "snoc-pnoc";
				phandle = <0xb0>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x73 0x7e 0x7f>;
				qcom,slv-rpm-id = <0x2d>;
			};

			qdss_int: qdss-int {
				cell-id = <0x2719>;
				label = "qdss-int";
				phandle = <0x71>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x73 0x7e>;
			};

			slv_apps_l2: slv-apps-l2 {
				cell-id = <0x202>;
				label = "slv-apps-l2";
				phandle = <0x83>;
				qcom,bus-dev = <0x84>;
				qom,buswidth = <0x08>;
			};

			slv_apss: slv-apss {
				cell-id = <0x205>;
				label = "slv_apss";
				phandle = <0x78>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv_audio: slv-audio {
				cell-id = <0x20a>;
				label = "slv-audio";
				phandle = <0xab>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_bimc_cfg: slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				phandle = <0x9c>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_blsp_1: slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				phandle = <0xa9>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_boot_rom: slv-boot-rom {
				cell-id = <0x276>;
				label = "slv-boot-rom";
				phandle = <0x9b>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_camera_cfg: slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camer-cfg";
				phandle = <0xa5>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_cats_0: slv-cats-0 {
				cell-id = <0x297>;
				label = "slv-cats-0";
				phandle = <0x79>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x6a>;
			};

			slv_cats_1: slv-cats-1 {
				cell-id = <0x298>;
				label = "slv-cats-1";
				phandle = <0x7a>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x6b>;
			};

			slv_clk_ctl: slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				phandle = <0x90>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_crypto_0_cfg: slv-crypto-0-cfg {
				cell-id = <0x271>;
				label = "slv-crypto-0-cfg";
				phandle = <0x96>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_dehr_cfg: slv-dehr-cfg {
				cell-id = <0x27a>;
				label = "slv-dehr-cfg";
				phandle = <0xa3>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_display_cfg: slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				phandle = <0xa6>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_ebi_ch0: slv-ebi-ch0 {
				cell-id = <0x200>;
				label = "slv-ebi-ch0";
				phandle = <0x81>;
				qcom,bus-dev = <0x84>;
				qcom,slv-rpm-id = <0x00>;
				qom,buswidth = <0x08>;
			};

			slv_gfx_cfg: slv-gfx-cfg {
				cell-id = <0x256>;
				label = "slv-gfx-cfg";
				phandle = <0xac>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_imem: slv-imem {
				cell-id = <0x207>;
				label = "slv_imem";
				phandle = <0x76>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv_imem_cfg: slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				phandle = <0x95>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_mpm: slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				phandle = <0x9f>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_msg_ram: slv-msg-ram {
				cell-id = <0x217>;
				label = "slv-msg-ram";
				phandle = <0x97>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_mss: slv-mss {
				cell-id = <0x209>;
				label = "slv-mss";
				phandle = <0x94>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_pdm: slv-pdm {
				cell-id = <0x241>;
				label = "slv-pdm";
				phandle = <0x98>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_pmic_arb: slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				phandle = <0x9e>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_pnoc_cfg: slv-pnoc-cfg {
				cell-id = <0x281>;
				label = "slv-pnoc-cfg";
				phandle = <0x9d>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_prng: slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				phandle = <0x99>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_qdss_cfg: slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				phandle = <0xa2>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_qdss_stm: slv-qdss-stm {
				cell-id = <0x24c>;
				label = "snoc-qdss-stm";
				phandle = <0x75>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv_rbcpr_cfg: slv-rbcpr-cfg {
				cell-id = <0x27c>;
				label = "slv-rbcpr-cfg";
				phandle = <0xa1>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_sdcc_1: slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				phandle = <0xa8>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_sdcc_2: slv-sdcc-2 {
				cell-id = <0x261>;
				label = "slv-sdcc-2";
				phandle = <0xaa>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_security: slv-security {
				cell-id = <0x26e>;
				label = "slv-security";
				phandle = <0x93>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_snoc_cfg: slv-snoc-cfg {
				cell-id = <0x287>;
				label = "slv-snoc-cfg";
				phandle = <0xa0>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_spdm: slv-spdm {
				cell-id = <0x215>;
				label = "slv-spdm";
				phandle = <0x9a>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_srvc_snoc: slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "snoc-srvc-snoc";
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv_tcsr: slv-tcsr {
				cell-id = <0x243>;
				label = "slv-tcsr";
				phandle = <0x92>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_tlmm: slv-tlmm {
				cell-id = <0x270>;
				label = "slv-tlmm";
				phandle = <0x91>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_usb_hs: slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				phandle = <0xa7>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			slv_venus_cfg: slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				phandle = <0xa4>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x04>;
			};

			snoc_bimc_0_mas: snoc-bimc-0-mas {
				cell-id = <0x2717>;
				label = "snoc-bimc-0-mas";
				phandle = <0x7b>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x7c>;
				qcom,mas-rpm-id = <0x03>;
			};

			snoc_bimc_0_slv: snoc-bimc-0-slv {
				cell-id = <0x2729>;
				label = "snoc_bimc_0_slv";
				phandle = <0x7c>;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81>;
				qcom,slv-rpm-id = <0x18>;
				qom,buswidth = <0x08>;
			};

			snoc_bimc_1_mas: snoc-bimc-1-mas {
				cell-id = <0x2718>;
				label = "snoc-bimc-1-mas";
				phandle = <0x74>;
				qcom,ap-owned;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x7d>;
			};

			snoc_int_0: snoc-int-0 {
				cell-id = <0x2714>;
				label = "snoc-int-0";
				phandle = <0x73>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x75 0x76 0x77>;
				qcom,mas-rpm-id = <0x63>;
				qcom,slv-rpm-id = <0x82>;
			};

			snoc_int_1: snoc-int-1 {
				cell-id = <0x2715>;
				label = "snoc-int-1";
				phandle = <0x7f>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x78 0x79 0x7a>;
				qcom,mas-rpm-id = <0x64>;
				qcom,slv-rpm-id = <0x83>;
			};

			snoc_int_bimc: snoc-int-bmc {
				cell-id = <0x2716>;
				label = "snoc-bimc";
				phandle = <0x7e>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x7b>;
				qcom,mas-rpm-id = <0x65>;
				qcom,slv-rpm-id = <0x84>;
			};

			snoc_pnoc_mas: snoc-pnoc-mas {
				cell-id = <0x272b>;
				label = "snoc-pnoc-mas";
				phandle = <0x77>;
				qcom,bus-dev = <0x6f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x80>;
			};

			snoc_pnoc_slv: snoc-pnoc-slv {
				cell-id = <0x272c>;
				label = "snoc-pnoc-slv";
				phandle = <0x80>;
				qcom,bus-dev = <0x87>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x86>;
			};

			snoc_bimc_1_slv: snoc_bimc_1_slv {
				cell-id = <0x272a>;
				label = "snoc_bimc_1_slv";
				phandle = <0x7d>;
				qcom,ap-owned;
				qcom,bus-dev = <0x84>;
				qcom,connections = <0x81>;
				qom,buswidth = <0x08>;
			};
		};

		android_usb: android_usb@086000c8 {
			compatible = "qcom,android-usb";
			qcom,android-usb-uicc-nluns = [01];
			qcom,pm-qos-latency = <0x02 0x3e9 0x319d>;
			qcom,streaming-func = "mtp";
			reg = <0x86000c8 0xc8>;
		};

		bimc_sharedmem {
			compatible = "qcom,sharedmem-uio";
			reg = <0x400000 0x80000>;
			reg-names = "bimc";
		};

		l2ccc_0: clock-controller@b011000 {
			compatible = "qcom,8916-l2ccc";
			phandle = <0x04>;
			reg = <0xb011000 0x1000>;
		};

		acc0: clock-controller@b088000 {
			compatible = "qcom,arm-cortex-acc";
			phandle = <0x02>;
			reg = <0xb088000 0x1000>, <0xb008000 0x1000>;
		};

		acc1: clock-controller@b098000 {
			compatible = "qcom,arm-cortex-acc";
			phandle = <0x05>;
			reg = <0xb098000 0x1000>, <0xb008000 0x1000>;
		};

		acc2: clock-controller@b0a8000 {
			compatible = "qcom,arm-cortex-acc";
			phandle = <0x06>;
			reg = <0xb0a8000 0x1000>, <0xb008000 0x1000>;
		};

		acc3: clock-controller@b0b8000 {
			compatible = "qcom,arm-cortex-acc";
			phandle = <0x07>;
			reg = <0xb0b8000 0x1000>, <0xb008000 0x1000>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x07 0xf00>;
			qcom,irq-is-percpu;
		};

		csr: csr@801000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,coresight-csr";
			coresight-id = <0x09>;
			coresight-name = "coresight-csr";
			coresight-nr-inports = <0x00>;
			qcom,blk-size = <0x01>;
			reg = <0x801000 0x1000>;
			reg-names = "csr-base";
		};

		cti0: cti@810000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x11>;
			coresight-name = "coresight-cti0";
			coresight-nr-inports = <0x00>;
			phandle = <0x08>;
			reg = <0x810000 0x1000>;
			reg-names = "cti-base";
		};

		cti1: cti@811000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x12>;
			coresight-name = "coresight-cti1";
			coresight-nr-inports = <0x00>;
			reg = <0x811000 0x1000>;
			reg-names = "cti-base";
		};

		cti2: cti@812000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x13>;
			coresight-name = "coresight-cti2";
			coresight-nr-inports = <0x00>;
			reg = <0x812000 0x1000>;
			reg-names = "cti-base";
		};

		cti3: cti@813000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x14>;
			coresight-name = "coresight-cti3";
			coresight-nr-inports = <0x00>;
			reg = <0x813000 0x1000>;
			reg-names = "cti-base";
		};

		cti4: cti@814000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x15>;
			coresight-name = "coresight-cti4";
			coresight-nr-inports = <0x00>;
			reg = <0x814000 0x1000>;
			reg-names = "cti-base";
		};

		cti5: cti@815000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x16>;
			coresight-name = "coresight-cti5";
			coresight-nr-inports = <0x00>;
			reg = <0x815000 0x1000>;
			reg-names = "cti-base";
		};

		cti6: cti@816000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x17>;
			coresight-name = "coresight-cti6";
			coresight-nr-inports = <0x00>;
			reg = <0x816000 0x1000>;
			reg-names = "cti-base";
		};

		cti7: cti@817000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x18>;
			coresight-name = "coresight-cti7";
			coresight-nr-inports = <0x00>;
			reg = <0x817000 0x1000>;
			reg-names = "cti-base";
		};

		cti8: cti@818000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x19>;
			coresight-name = "coresight-cti8";
			coresight-nr-inports = <0x00>;
			phandle = <0x09>;
			reg = <0x818000 0x1000>;
			reg-names = "cti-base";
		};

		cti_video_cpu0: cti@830000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x1e>;
			coresight-name = "coresight-cti-video-cpu0";
			coresight-nr-inports = <0x00>;
			reg = <0x830000 0x1000>;
			reg-names = "cti-base";
		};

		cti_wcn_cpu0: cti@835000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x1f>;
			coresight-name = "coresight-cti-wcn-cpu0";
			coresight-nr-inports = <0x00>;
			reg = <0x835000 0x1000>;
			reg-names = "cti-base";
		};

		cti_modem_cpu0: cti@838000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x20>;
			coresight-name = "coresight-cti-modem-cpu0";
			coresight-nr-inports = <0x00>;
			reg = <0x838000 0x1000>;
			reg-names = "cti-base";
		};

		cti_rpm_cpu0: cti@83c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-id = <0x21>;
			coresight-name = "coresight-cti-rpm-cpu0";
			coresight-nr-inports = <0x00>;
			reg = <0x83c000 0x1000>;
			reg-names = "cti-base";
		};

		cti_cpu0: cti@858000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-cti-cpu = <0x34>;
			coresight-id = <0x1a>;
			coresight-name = "coresight-cti-cpu0";
			coresight-nr-inports = <0x00>;
			qcom,cti-save;
			reg = <0x858000 0x1000>;
			reg-names = "cti-base";
		};

		cti_cpu1: cti@859000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-cti-cpu = <0x35>;
			coresight-id = <0x1b>;
			coresight-name = "coresight-cti-cpu1";
			coresight-nr-inports = <0x00>;
			qcom,cti-save;
			reg = <0x859000 0x1000>;
			reg-names = "cti-base";
		};

		cti_cpu2: cti@85a000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-cti-cpu = <0x36>;
			coresight-id = <0x1c>;
			coresight-name = "coresight-cti-cpu2";
			coresight-nr-inports = <0x00>;
			qcom,cti-save;
			reg = <0x85a000 0x1000>;
			reg-names = "cti-base";
		};

		cti_cpu3: cti@85b000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-cti";
			coresight-cti-cpu = <0x37>;
			coresight-id = <0x1d>;
			coresight-name = "coresight-cti-cpu3";
			coresight-nr-inports = <0x00>;
			qcom,cti-save;
			reg = <0x85b000 0x1000>;
			reg-names = "cti-base";
		};

		devfreq-cpufreq {

			cpubw-cpufreq {
				cpu-to-dev-map = <0x61a80 0x2fa>, <0xc3500 0x5f5>, <0x10b300 0xbeb>, <0x119400 0xfe2>;
				target-dev = <0xb7>;
			};
		};

		etm0: etm@85c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-etmv4";
			coresight-child-list = <0x33>;
			coresight-child-ports = <0x00>;
			coresight-etm-cpu = <0x34>;
			coresight-id = <0x0a>;
			coresight-name = "coresight-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			reg = <0x85c000 0x1000>;
			reg-names = "etm-base";
		};

		etm1: etm@85d000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-etmv4";
			coresight-child-list = <0x33>;
			coresight-child-ports = <0x01>;
			coresight-etm-cpu = <0x35>;
			coresight-id = <0x0b>;
			coresight-name = "coresight-etm1";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			reg = <0x85d000 0x1000>;
			reg-names = "etm-base";
		};

		etm2: etm@85e000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-etmv4";
			coresight-child-list = <0x33>;
			coresight-child-ports = <0x02>;
			coresight-etm-cpu = <0x36>;
			coresight-id = <0x0c>;
			coresight-name = "coresight-etm2";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			reg = <0x85e000 0x1000>;
			reg-names = "etm-base";
		};

		etm3: etm@85f000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-etmv4";
			coresight-child-list = <0x33>;
			coresight-child-ports = <0x03>;
			coresight-etm-cpu = <0x37>;
			coresight-id = <0x0d>;
			coresight-name = "coresight-etm3";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			reg = <0x85f000 0x1000>;
			reg-names = "etm-base";
		};

		funnel_in0: funnel@821000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-funnel";
			coresight-child-list = <0x30>;
			coresight-child-ports = <0x00>;
			coresight-id = <0x04>;
			coresight-name = "coresight-funnel-in0";
			coresight-nr-inports = <0x08>;
			coresight-outports = <0x00>;
			phandle = <0x31>;
			reg = <0x821000 0x1000>;
			reg-names = "funnel-base";
		};

		funnel_apss: funnel@841000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-funnel";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x04>;
			coresight-id = <0x05>;
			coresight-name = "coresight-funnel-apss";
			coresight-nr-inports = <0x04>;
			coresight-outports = <0x00>;
			phandle = <0x33>;
			qcom,funnel-save-restore;
			reg = <0x841000 0x1000>;
			reg-names = "funnel-base";
		};

		funnel_in3: funnel@868000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-funnel";
			coresight-child-list = <0x32>;
			coresight-child-ports = <0x07>;
			coresight-id = <0x07>;
			coresight-name = "coresight-funnel-in3";
			coresight-nr-inports = <0x02>;
			coresight-outports = <0x00>;
			phandle = <0x38>;
			reg = <0x868000 0x1000>;
			reg-names = "funnel-base";
		};

		funnel_in2: funnel@869000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-funnel";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x06>;
			coresight-id = <0x06>;
			coresight-name = "coresight-funnel-in2";
			coresight-nr-inports = <0x08>;
			coresight-outports = <0x00>;
			phandle = <0x32>;
			reg = <0x869000 0x1000>;
			reg-names = "funnel-base";
		};

		fuse: fuse@5e01c {
			compatible = "arm,coresight-fuse-v2";
			coresight-id = <0x22>;
			coresight-name = "coresight-fuse";
			coresight-nr-inports = <0x00>;
			reg = <0x5e01c 0x08>, <0x58040 0x04>, <0x5e00c 0x04>;
			reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";
		};

		gen-vkeys {
			compatible = "qcom,gen-vkeys";
			label = "synaptics_rmi4_i2c";
			qcom,disp-maxx = <0x437>;
			qcom,disp-maxy = <0x77f>;
			qcom,key-codes = <0x9e 0x8b 0xac 0xd9>;
			qcom,panel-maxx = <0x437>;
			qcom,panel-maxy = <0x824>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			input-name = "gpio-keys";
			pinctrl-0 = <0x112>;
			pinctrl-1 = <0x113>;
			pinctrl-names = "tlmm_gpio_key_active", "tlmm_gpio_key_suspend";

			camera_focus {
				debounce-interval = <0x0f>;
				gpio-key,wakeup;
				gpios = <0x48 0x6c 0x01>;
				label = "camera_focus";
				linux,code = <0x210>;
				linux,input-type = <0x01>;
			};

			camera_snapshot {
				debounce-interval = <0x0f>;
				gpio-key,wakeup;
				gpios = <0x48 0x6d 0x01>;
				label = "camera_snapshot";
				linux,code = <0x2fe>;
				linux,input-type = <0x01>;
			};

			vol_up {
				debounce-interval = <0x0f>;
				gpio-key,wakeup;
				gpios = <0x48 0x6b 0x01>;
				label = "volume_up";
				linux,code = <0x73>;
				linux,input-type = <0x01>;
			};
		};

		hwevent: hwevent@86c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,coresight-hwevent";
			coresight-id = <0x23>;
			coresight-name = "coresight-hwevent";
			coresight-nr-inports = <0x00>;
			reg = <0x86c000 0x108>, <0x86cfb0 0x04>, <0x200c000 0x28>, <0x78c5010 0x04>, <0x7885010 0x04>;
			reg-names = "wrapper-mux", "wrapper-lockaccess", "spmi-mux", "usbbam-mux", "blsp-mux";
		};

		i2c_0: i2c@78b6000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x8caa5b4f>, < 0x42 0x1076f220>;
			compatible = "qcom,i2c-msm-v2";
			interrupt-names = "qup_irq", "bam_irq";
			interrupts = <0x00 0x60 0x00>, <0x00 0xee 0x00>;
			pinctrl-0 = <0xdd>;
			pinctrl-1 = <0xde>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,bam-pipe-idx-cons = <0x06>;
			qcom,bam-pipe-idx-prod = <0x07>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x186a0>;
			qcom,master-id = <0x56>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			reg = <0x78b6000 0x600>, <0x7884000 0x23000>;
			reg-names = "qup_phys_addr", "bam_phys_addr";

			akm@c {
				ak,auto-report;
				ak,layout = <0x06>;
				compatible = "ak,ak8963";
				interrupt-parent = <0x48>;
				interrupts = <0x45 0x02>;
				pinctrl-0 = <0xe4>;
				pinctrl-1 = <0xe5>;
				pinctrl-names = "ak8963_default", "ak8963_sleep";
				reg = <0x0c>;
				vdd-supply = <0x4d>;
				vio-supply = <0x4e>;
			};

			avago@39 {
				avago,als-B = <0xdf>;
				avago,als-C = <0x46>;
				avago,als-D = <0x8e>;
				avago,ga-value = <0x30>;
				avago,irq-gpio = <0x48 0x71 0x2002>;
				avago,ps-hysteresis-threshold = <0x1f4>;
				avago,ps-pgain = <0x00>;
				avago,ps-pulse = <0x08>;
				avago,ps-threshold = <0x258>;
				compatible = "avago,apds9900";
				interrupt-parent = <0x48>;
				interrupts = <0x71 0x2002>;
				pinctrl-0 = <0xe2>;
				pinctrl-1 = <0xe3>;
				pinctrl-names = "default", "sleep";
				reg = <0x39>;
				vdd-supply = <0x4d>;
				vio-supply = <0x4e>;
			};

			mpu6050@68 {
				compatible = "invn,mpu6050";
				interrupt-parent = <0x48>;
				interrupts = <0x73 0x02>;
				invn,gpio-int = <0x48 0x73 0x02>;
				invn,place = "Portrait Down Back Side";
				pinctrl-0 = <0xdf>;
				pinctrl-1 = <0xe0>;
				pinctrl-names = "mpu_default", "mpu_sleep";
				reg = <0x68>;
				vdd-supply = <0x4d>;
				vi2c-supply = <0x4e>;
				vlogic-supply = <0xe1>;
			};
		};

		i2c_4: i2c@78b8000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x8caa5b4f>, < 0x42 0xd7f40f6f>;
			compatible = "qcom,i2c-msm-v2";
			interrupt-names = "qup_irq", "bam_irq";
			interrupts = <0x00 0x62 0x00>, <0x00 0xee 0x00>;
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,bam-pipe-idx-cons = <0x0a>;
			qcom,bam-pipe-idx-prod = <0x0b>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			qcom,use-pinctrl;
			reg = <0x78b8000 0x1000>, <0x7884000 0x23f00>;
			reg-names = "qup_phys_addr", "bam_phys_addr";
		};

		i2c_5: i2c@78b9000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x8caa5b4f>, < 0x42 0xacae5604>;
			compatible = "qcom,i2c-msm-v2";
			interrupt-names = "qup_irq", "bam_irq";
			interrupts = <0x00 0x63 0x00>, <0x00 0xee 0x00>;
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,bam-pipe-idx-cons = <0x0c>;
			qcom,bam-pipe-idx-prod = <0x0d>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x186a0>;
			qcom,master-id = <0x56>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			reg = <0x78b9000 0x600>, <0x7884000 0x23000>;
			reg-names = "qup_phys_addr", "bam_phys_addr";

			focaltech@38 {
				compatible = "focaltech,5436";
				focaltech,button-map = <0x8b 0x66 0x9e>;
				focaltech,display-coords = <0x00 0x00 0x2d0 0x500>;
				focaltech,family-id = <0x12>;
				focaltech,fw-auto-cal;
				focaltech,fw-delay-55-ms = <0x1e>;
				focaltech,fw-delay-aa-ms = <0x1e>;
				focaltech,fw-delay-era-flsh-ms = <0x7d0>;
				focaltech,fw-delay-readid-ms = <0x0a>;
				focaltech,fw-upgrade-id1 = <0x11>;
				focaltech,fw-upgrade-id2 = <0x11>;
				focaltech,group-id = <0x01>;
				focaltech,hard-reset-delay-ms = <0x14>;
				focaltech,i2c-pull-up;
				focaltech,ignore-id-check;
				focaltech,irq-gpio = <0x48 0x0d 0x2008>;
				focaltech,name = "ft5436";
				focaltech,no-force-update;
				focaltech,num-max-touches = <0x05>;
				focaltech,panel-coords = <0x00 0x00 0x2d0 0x578>;
				focaltech,reset-gpio = <0x48 0x0c 0x00>;
				focaltech,soft-reset-delay-ms = <0xc8>;
				interrupt-parent = <0x48>;
				interrupts = <0x0d 0x2008>;
				pinctrl-0 = <0xe8 0xe9>;
				pinctrl-1 = <0xea 0xeb>;
				pinctrl-2 = <0xec>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				reg = <0x38>;
				vcc_i2c-supply = <0x4e>;
				vdd-supply = <0x4d>;
			};

			mstar@26 {
				compatible = "m-star,msg";
				interrupt-parent = <0x48>;
				interrupts = <0x0d 0x2008>;
				mstar,button-map = <0x9e 0x66 0x8b>;
				mstar,disp-maxx = <0x2d0>;
				mstar,disp-maxy = <0x500>;
				mstar,display-coords = <0x00 0x00 0x1e0 0x356>;
				mstar,family-id = <0x00>;
				mstar,i2c-pull-up;
				mstar,interrupt-gpios = <0x48 0x0d 0x2008>;
				mstar,key-codes = <0x9e 0x66 0x8b>;
				mstar,name = "Mstar-TS";
				mstar,no-force-update;
				mstar,pan-maxx = <0x21d>;
				mstar,pan-maxy = <0x424>;
				mstar,panel-coords = <0x00 0x00 0x21c 0x3c0>;
				mstar,reset-gpios = <0x48 0x0c 0x00>;
				mstar,y-offset = <0x00>;
				reg = <0x26>;
				vcc_i2c-supply = <0x4e>;
				vdd-supply = <0x4d>;
			};

			synaptics@20 {
				clock-names = "iface_clk", "core_clk";
				clocks = <0x42 0x8caa5b4f>, < 0x42 0xacae5604>;
				compatible = "synaptics,rmi4";
				interrupt-parent = <0x48>;
				interrupts = <0x0d 0x2008>;
				pinctrl-0 = <0xe8 0xe9>;
				pinctrl-1 = <0xea 0xeb>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
				reg = <0x20>;
				synaptics,disable-gpios;
				synaptics,display-coords = <0x00 0x00 0x437 0x77f>;
				synaptics,i2c-pull-up;
				synaptics,irq-gpio = <0x48 0x0d 0x2008>;
				synaptics,panel-coords = <0x00 0x00 0x437 0x824>;
				synaptics,power-down;
				synaptics,reset-gpio = <0x48 0x0c 0x00>;
				vcc_i2c-supply = <0x4e>;
				vdd-supply = <0x4d>;
			};
		};

		i2c_6: i2c@78ba000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cell-index = <0x06>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x8caa5b4f>, < 0x42 0x5c6ad820>;
			compatible = "qcom,i2c-msm-v2";
			interrupt-names = "qup_irq", "bam_irq";
			interrupts = <0x00 0x64 0x00>, <0x00 0xee 0x00>;
			pinctrl-0 = <0xed>;
			pinctrl-1 = <0xee>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			qcom,bam-pipe-idx-cons = <0x0e>;
			qcom,bam-pipe-idx-prod = <0x0f>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,master-id = <0x56>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			reg = <0x78ba000 0x1000>, <0x7884000 0x23000>;
			reg-names = "qup_phys_addr", "bam_phys_addr";

			nfc-nci@e {
				clock-names = "ref_clk";
				clocks = <0x0a 0x498938e5>;
				compatible = "qcom,nfc-nci";
				interrupt-names = "nfc_irq";
				interrupt-parent = <0x48>;
				interrupts = <0x15 0x00>;
				pinctrl-0 = <0xef 0xf0>;
				pinctrl-1 = <0xf1 0xf2>;
				pinctrl-names = "nfc_active", "nfc_suspend";
				qcom,clk-en-gpio = <0x48 0x00 0x00>;
				qcom,clk-gpio = <0xf3 0x02 0x00>;
				qcom,clk-src = "BBCLK2";
				qcom,dis-gpio = <0x48 0x14 0x00>;
				qcom,irq-gpio = <0x48 0x15 0x00>;
				reg = <0x0e>;
			};
		};

		intc: interrupt-controller@b000000 {
			#interrupt-cells = <0x03>;
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			phandle = <0x01>;
			reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
		};

		jtag_fuse: jtagfuse@5e01c {
			compatible = "qcom,jtag-fuse";
			reg = <0x5e01c 0x08>;
			reg-names = "fuse-base";
		};

		jtag_mm0: jtagmm@85c000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x34>;
			reg = <0x85c000 0x1000>, <0x850000 0x1000>;
			reg-names = "etm-base", "debug-base";
		};

		jtag_mm1: jtagmm@85d000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x35>;
			reg = <0x85d000 0x1000>, <0x852000 0x1000>;
			reg-names = "etm-base", "debug-base";
		};

		jtag_mm2: jtagmm@85e000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x36>;
			reg = <0x85e000 0x1000>, <0x854000 0x1000>;
			reg-names = "etm-base", "debug-base";
		};

		jtag_mm3: jtagmm@85f000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,jtagv8-mm";
			qcom,coresight-jtagmm-cpu = <0x37>;
			reg = <0x85f000 0x1000>, <0x856000 0x1000>;
			reg-names = "etm-base", "debug-base";
		};

		modem_etm0 {
			compatible = "qcom,coresight-modem-etm";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x02>;
			coresight-id = <0x10>;
			coresight-name = "coresight-modem-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
		};

		tlmm_pinmux: pinctrl@1000000 {
			compatible = "qcom,msm-tlmm-8916";
			interrupts = <0x00 0xd0 0x00>;
			reg = <0x1000000 0x300000>;

			ak8963_int_pin {
				label = "ak8963-irq";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x45>;

				ak8963_default: ak8963_default {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xe4>;
				};

				ak8963_sleep: ak8963_sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xe5>;
				};
			};

			apds99xx_int_pin {
				label = "apds99xx-irq";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x71>;

				apds99xx_default: apds99xx_default {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xe2>;
				};

				apds99xx_sleep: apds99xx_sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xe3>;
				};
			};

			blsp1_uart1_active {
				label = "blsp1_uart1_active";
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x00>, < 0x3f 0x01>, < 0x3f 0x02>, < 0x3f 0x03>;

				hsuart_active: default {
					bias-disable;
					drive-strength = <0x10>;
					phandle = <0xba>;
				};
			};

			blsp1_uart1_sleep {
				label = "blsp1_uart1_sleep";
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x00>, < 0x3f 0x01>, < 0x3f 0x02>, < 0x3f 0x03>;

				hsuart_sleep: sleep {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xb9>;
				};
			};

			button_backlight_pin {
				label = "button-backlight-pin";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x77>;

				button_backlight_off: button_backlight_off {
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_flash {
				label = "cam_sensor_flash";
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x24>, < 0x3f 0x1f>, < 0x3f 0x20>;

				cam_sensor_flash_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x4a>;
				};

				cam_sensor_flash_sleep: sleep {
					bias-pull-down = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x4b>;
				};
			};

			cam_sensor_front {
				label = "cam_sensor_front";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x1c>, < 0x3f 0x21>;

				cam_sensor_front_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x50>;
				};
			};

			cam_sensor_front_sleep {
				label = "cam-sensor-front-sleep";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x1c>, < 0x3f 0x21>;

				cam_sensor_front_sleep: sleep {
					bias-pull-down = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x52>;
				};
			};

			cam_sensor_mclk0 {
				label = "cam-sensor-mclk0";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x1a>;

				cam_sensor_mclk0_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x55>;
				};
			};

			cam_sensor_mclk0_sleep {
				label = "cam-sensor-mclk0-sleep";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x3f 0x1a>;

				cam_sensor_mclk0_sleep: sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0x57>;
				};
			};

			cam_sensor_mclk1 {
				label = "cam-sensor-mclk1";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x1b>;

				cam_sensor_mclk1_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x4f>;
				};
			};

			cam_sensor_mclk1_sleep {
				label = "cam-sensor-mclk1-sleep";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x3f 0x1b>;

				cam_sensor_mclk1_sleep: sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0x51>;
				};
			};

			cam_sensor_rear {
				label = "cam-sensor-rear";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x23>, < 0x3f 0x22>;

				cam_sensor_rear_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x56>;
				};
			};

			cam_sensor_rear_sleep {
				label = "cam-sensor-rear-sleep";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x23>, < 0x3f 0x22>;

				cam_sensor_rear_sleep: sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0x58>;
				};
			};

			cci0_pinmux {
				label = "cci0";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x1d>, < 0x3f 0x1e>;

				cci0_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x46>;
				};

				cci0_sleep: sleep {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0x47>;
				};
			};

			cdc-dmic-lines {
				label = "cdc-dmic-lines";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x04>;
				qcom,pins = <0x3f 0x00>, < 0x3f 0x01>;

				cdc_dmic_lines_sus: dmic_lines_off {
					bias-disable;
					drive-strength = <0x02>;
				};

				cdc_dmic_lines_act: dmic_lines_on {
					drive-strength = <0x08>;
				};
			};

			cdc-ext-pa-lines {
				label = "cdc-ext-pa-lines";
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x71>, < 0x3f 0x72>, < 0x3f 0x73>, < 0x3f 0x74>;

				cdc_ext_pa_sus: ext_pa_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0x10e>;
				};

				cdc_ext_pa_act: ext_pa_on {
					bias-pull-none;
					drive-strength = <0x08>;
					phandle = <0x10c>;
				};
			};

			cdc-ext-pa-ws-line {
				label = "cdc-ext-pa-ws-line";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x6e>;

				cdc_ext_pa_ws_sus: ext_pa_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0x10f>;
				};

				cdc_ext_pa_ws_act: ext_pa_on {
					bias-pull-none;
					drive-strength = <0x08>;
					phandle = <0x10d>;
				};
			};

			cdc-pdm-lines {
				label = "cdc-pdm-lines";
				qcom,num-grp-pins = <0x06>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x3f>, < 0x3f 0x40>, < 0x3f 0x41>, < 0x3f 0x42>, < 0x3f 0x43>, < 0x3f 0x44>;

				cdc_pdm_lines_sus: pdm_lines_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0x10b>;
				};

				cdc_pdm_lines_act: pdm_lines_on {
					bias-pull-none;
					drive-strength = <0x08>;
					phandle = <0x10a>;
				};
			};

			cross-conn-det {
				label = "cross-conn-det-sw";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x78>;

				cross_conn_det_sus: lines_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0x111>;
				};

				cross_conn_det_act: lines_on {
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
					phandle = <0x110>;
				};
			};

			ext-cdc-tlmm-lines {
				label = "ext-cdc-tlmm-lines";
				qcom,num-grp-pins = <0x05>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x74>, < 0x3f 0x70>, < 0x3f 0x75>, < 0x3f 0x76>, < 0x3f 0x77>;

				ext_cdc_tlmm_lines_sus: tlmm_lines_off {
					bias-disable;
					drive-strength = <0x02>;
				};

				ext_cdc_tlmm_lines_act: tlmm_lines_on {
					bias-pull-none;
					drive-strength = <0x08>;
				};
			};

			ext-codec-lines {
				label = "ext-codec-lines";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x43>;

				ext_codec_lines_sus: lines_off {
					bias-disable;
					drive-strength = <0x02>;
				};

				ext_codec_lines_act: lines_on {
					bias-disable;
					drive-strength = <0x08>;
					output-high;
				};
			};

			gp: gp {
				#qcom,pin-cells = <0x01>;
				phandle = <0x3f>;
				qcom,num-pins = <0x7a>;

				msm_gpio: msm_gpio {
					#gpio-cells = <0x02>;
					#interrupt-cells = <0x02>;
					compatible = "qcom,msm-tlmm-gp";
					gpio-controller;
					interrupt-controller;
					num_irqs = <0x7a>;
					phandle = <0x48>;
				};
			};

			gpio_led_pins {
				label = "gpio-led-pins";
				qcom,num-grp-pins = <0x03>;
				qcom,pins = <0x3f 0x08>, < 0x3f 0x09>, < 0x3f 0x0a>;

				gpio_led_off: led_off {
					bias-disable;
					drive-strength = <0x02>;
					output-low;
				};
			};

			ice40-spi-usb-pins {
				label = "ice40-spi-usb-pins";
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x00>, < 0x3f 0x01>, < 0x3f 0x03>, < 0x3f 0x72>;

				ice40_default: default {
					bias-disable;
					drive-strength = <0x08>;
					phandle = <0xdb>;
				};

				ice40_sleep: sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xdc>;
				};
			};

			mpu6050_int_pin {
				label = "mpu6050-irq";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x73>;

				mpu6050_default: mpu6050_default {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xdf>;
				};

				mpu6050_sleep: mpu6050_sleep {
					drive-strength = <0x02>;
					phandle = <0xe0>;
				};
			};

			pmx-uartconsole {
				label = "uart-console";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x04>, < 0x3f 0x05>;

				uart_console_sleep: uart-console {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xbb>;
				};
			};

			pmx_i2c_0 {
				label = "pmx_i2c_0";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x07>, < 0x3f 0x06>;

				i2c_0_active: i2c_0_active {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xdd>;
				};

				i2c_0_sleep: i2c_0_sleep {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xde>;
				};
			};

			pmx_i2c_4 {
				label = "pmx_i2c_4";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x0e>, < 0x3f 0x0f>;

				i2c_4_active: i2c_4_active {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xf4>;
				};

				i2c_4_sleep: i2c_4_sleep {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xf5>;
				};
			};

			pmx_i2c_5 {
				label = "pmx_i2c_5";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x13>, < 0x3f 0x12>;

				i2c_5_active: i2c_5_active {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xe6>;
				};

				i2c_5_sleep: i2c_5_sleep {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xe7>;
				};
			};

			pmx_i2c_6 {
				label = "pmx_i2c_6";
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x16>, < 0x3f 0x17>;

				i2c_6_active: i2c_6_active {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xed>;
				};

				i2c_6_sleep: i2c_6_sleep {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xee>;
				};
			};

			pmx_mdss: pmx_mdss {
				label = "mdss-pins";
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x61>, < 0x3f 0x19>, < 0x3f 0x62>;

				mdss_dsi_active: active {
					bias-disable = <0x00>;
					drive-strength = <0x08>;
					output-high;
					phandle = <0x64>;
				};

				mdss_dsi_suspend: suspend {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					phandle = <0x66>;
				};
			};

			pmx_mdss_te: pmx_mdss_te {
				label = "mdss-te-pin";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x18>;

				mdss_te_active: active {
					bias-pull-down;
					drive-strength = <0x02>;
					input-debounce = <0x00>;
					phandle = <0x65>;
				};

				mdss_te_suspend: suspend {
					bias-pull-down;
					drive-strength = <0x02>;
					input-debounce = <0x00>;
					phandle = <0x67>;
				};
			};

			pmx_nfc_reset {
				label = "pmx_nfc_disable";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x14>;

				nfc_disable_active: active {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xf0>;
				};

				nfc_disable_suspend: suspend {
					bias-disable;
					drive-strength = <0x06>;
					phandle = <0xf2>;
				};
			};

			pmx_qdsd_clk {
				label = "qdsd-clk";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x00>;

				qdsd_clk_sdcard: clk_sdcard {
					bias-disable;
					drive-strength = <0x07>;
					phandle = <0x0d>;
				};

				qdsd_clk_spmi: clk_spmi {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x29>;
				};

				qdsd_clk_swdtrc: clk_swdtrc {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x1e>;
				};

				qdsd_clk_trace: clk_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x13>;
				};
			};

			pmx_qdsd_cmd {
				label = "qdsd-cmd";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x01>;

				qdsd_cmd_jtag: cmd_jtag {
					bias-disable;
					drive-strength = <0x03>;
					phandle = <0x24>;
				};

				qdsd_cmd_sdcard: cmd_sdcard {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x0e>;
				};

				qdsd_cmd_spmi: cmd_spmi {
					bias-pull-down;
					drive-strength = <0x04>;
					phandle = <0x2a>;
				};

				qdsd_cmd_swdtrc: cmd_swdtrc {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x1f>;
				};

				qdsd_cmd_trace: cmd_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x14>;
				};

				qdsd_cmd_swduart: cmd_uart {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x19>;
				};
			};

			pmx_qdsd_data0 {
				label = "qdsd-data0";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x02>;

				qdsd_data0_jtag: data0_jtag {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x25>;
				};

				qdsd_data0_sdcard: data0_sdcard {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x0f>;
				};

				qdsd_data0_spmi: data0_spmi {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x2b>;
				};

				qdsd_data0_swdtrc: data0_swdtrc {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x20>;
				};

				qdsd_data0_trace: data0_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x15>;
				};

				qdsd_data0_swduart: data0_uart {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x1a>;
				};
			};

			pmx_qdsd_data1 {
				label = "qdsd-data1";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x03>;

				qdsd_data1_jtag: data1_jtag {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x26>;
				};

				qdsd_data1_sdcard: data1_sdcard {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x10>;
				};

				qdsd_data1_swdtrc: data1_swdtrc {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x21>;
				};

				qdsd_data1_trace: data1_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x16>;
				};

				qdsd_data1_swduart: data1_uart {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x1b>;
				};
			};

			pmx_qdsd_data2 {
				label = "qdsd-data2";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x04>;

				qdsd_data2_jtag: data2_jtag {
					bias-pull-up;
					drive-strength = <0x03>;
					phandle = <0x27>;
				};

				qdsd_data2_sdcard: data2_sdcard {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x11>;
				};

				qdsd_data2_swdtrc: data2_swdtrc {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x22>;
				};

				qdsd_data2_trace: data2_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x17>;
				};

				qdsd_data2_swduart: data2_uart {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x1c>;
				};
			};

			pmx_qdsd_data3 {
				label = "qdsd-data3";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x41 0x05>;

				qdsd_data3_jtag: data3_jtag {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x28>;
				};

				qdsd_data3_sdcard: data3_sdcard {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x12>;
				};

				qdsd_data3_spmi: data3_spmi {
					bias-pull-down;
					drive-strength = <0x03>;
					phandle = <0x2c>;
				};

				qdsd_data3_swdtrc: data3_swdtrc {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x23>;
				};

				qdsd_data3_trace: data3_trace {
					bias-pull-down;
					drive-strength = <0x00>;
					phandle = <0x18>;
				};

				qdsd_data3_swduart: data3_uart {
					bias-pull-up;
					drive-strength = <0x00>;
					phandle = <0x1d>;
				};
			};

			pmx_rd_nfc_int {
				label = "pmx_nfc_int";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x15>;

				nfc_int_active: active {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xef>;
				};

				nfc_int_suspend: suspend {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xf1>;
				};
			};

			pmx_sdc1_clk {
				label = "sdc1-clk";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x00>;

				sdc1_clk_off: clk_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xc3>;
				};

				sdc1_clk_on: clk_on {
					bias-disable;
					drive-strength = <0x10>;
					phandle = <0xc0>;
				};
			};

			pmx_sdc1_cmd {
				label = "sdc1-cmd";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x01>;

				sdc1_cmd_off: cmd_off {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0xc4>;
				};

				sdc1_cmd_on: cmd_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					phandle = <0xc1>;
				};
			};

			pmx_sdc1_data {
				label = "sdc1-data";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x02>;

				sdc1_data_off: data_off {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0xc5>;
				};

				sdc1_data_on: data_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					phandle = <0xc2>;
				};
			};

			pmx_sdc2_clk {
				label = "sdc2-clk";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x04>;

				sdc2_clk_off: clk_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xca>;
				};

				sdc2_clk_on: clk_on {
					bias-disable;
					drive-strength = <0x10>;
					phandle = <0xc6>;
				};
			};

			pmx_sdc2_cmd {
				label = "sdc2-cmd";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x05>;

				sdc2_cmd_off: cmd_off {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0xcb>;
				};

				sdc2_cmd_on: cmd_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					phandle = <0xc7>;
				};
			};

			pmx_sdc2_data {
				label = "sdc2-data";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x40 0x06>;

				sdc2_data_off: data_off {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0xcc>;
				};

				sdc2_data_on: data_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					phandle = <0xc8>;
				};
			};

			pmx_ts_int_active {
				label = "pmx_ts_int_active";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x0d>;

				ts_int_active: ts_int_active {
					bias-pull-up;
					drive-strength = <0x10>;
					phandle = <0xe8>;
				};
			};

			pmx_ts_int_suspend {
				label = "pmx_ts_int_suspend";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x0d>;

				ts_int_suspend: ts_int_suspend {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xea>;
				};
			};

			pmx_ts_release {
				label = "pmx_ts_release";
				qcom,num-grp-pins = <0x02>;
				qcom,pins = <0x3f 0x0d>, < 0x3f 0x0c>;

				ts_release: ts_release {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xec>;
				};
			};

			pmx_ts_reset_active {
				label = "pmx_ts_reset_active";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x0c>;

				ts_reset_active: ts_reset_active {
					bias-pull-up;
					drive-strength = <0x10>;
					phandle = <0xe9>;
				};
			};

			pmx_ts_reset_suspend {
				label = "pmx_ts_reset_suspend";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x0c>;

				ts_reset_suspend: ts_reset_suspend {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xeb>;
				};
			};

			qdsd: qdsd {
				#qcom,pin-cells = <0x01>;
				phandle = <0x41>;
				qcom,num-pins = <0x06>;
			};

			sdc: sdc {
				#qcom,pin-cells = <0x01>;
				phandle = <0x40>;
				qcom,num-pins = <0x07>;
			};

			sdhc2_cd_pin {
				label = "cd-gpio";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x26>;

				sdc2_cd_off: cd_off {
					bias-disable;
					drive-strength = <0x02>;
					phandle = <0xcd>;
				};

				sdc2_cd_on: cd_on {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0xc9>;
				};
			};

			smb_int_pin {
				label = "smb1360_int_gpio";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x3e>;

				smb_int_default: smb_int_default {
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			spi0_active {
				label = "spi0-active";
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x08>, < 0x3f 0x09>, < 0x3f 0x0b>;

				spi0_default: default {
					bias-disable = <0x00>;
					drive-strength = <0x0c>;
					phandle = <0xd7>;
				};
			};

			spi0_cs0_active {
				label = "spi0-cs0-active";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x0a>;

				spi0_cs0_active: cs0_active {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xd8>;
				};
			};

			spi0_cs0_suspend {
				label = "spi0-cs0-suspend";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x0a>;

				spi0_cs0_sleep: cs0_sleep {
					bias-disable = <0x00>;
					drive-strength = <0x02>;
					phandle = <0xda>;
				};
			};

			spi0_suspend {
				label = "spi0-suspend";
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x08>, < 0x3f 0x09>, < 0x3f 0x0b>;

				spi0_sleep: sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xd9>;
				};
			};

			tlmm_gpio_key {
				label = "tlmm_gpio_key";
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x6b>, < 0x3f 0x6c>, < 0x3f 0x6d>;

				gpio_key_active: gpio_key_active {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0x112>;
				};

				gpio_key_suspend: gpio_key_suspend {
					bias-pull-up;
					drive-strength = <0x02>;
					phandle = <0x113>;
				};
			};

			tpiu_seta_1 {
				label = "tpiu-seta-1";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x08>;

				seta_1: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_10 {
				label = "tpiu-seta-10";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x2e>;

				seta_10: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_11 {
				label = "tpiu-seta-11";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x2f>;

				seta_11: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_12 {
				label = "tpiu-seta-12";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x30>;

				seta_12: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_13 {
				label = "tpiu-seta-13";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x3e>;

				seta_13: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_14 {
				label = "tpiu-seta-14";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x45>;

				seta_14: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_15 {
				label = "tpiu-seta-15";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				qcom,pins = <0x3f 0x70>;

				seta_15: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_16 {
				label = "tpiu-seta-16";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x71>;

				seta_16: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_17 {
				label = "tpiu-seta-17";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				qcom,pins = <0x3f 0x72>;

				seta_17: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_18 {
				label = "tpiu-seta-18";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				qcom,pins = <0x3f 0x73>;

				seta_18: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_2 {
				label = "tpiu-seta-2";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x09>;

				seta_2: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_3 {
				label = "tpiu-seta-3";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x0a>;

				seta_3: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_4 {
				label = "tpiu-seta-4";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x27>;

				seta_4: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_5 {
				label = "tpiu-seta-5";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x28>;

				seta_5: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_6 {
				label = "tpiu-seta-6";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x29>;

				seta_6: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_7 {
				label = "tpiu-seta-7";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				qcom,pins = <0x3f 0x2a>;

				seta_7: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_8 {
				label = "tpiu-seta-8";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x2b>;

				seta_8: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_seta_9 {
				label = "tpiu-seta-9";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				qcom,pins = <0x3f 0x2d>;

				seta_9: seta {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_1 {
				label = "tpiu-setb-1";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				qcom,pins = <0x3f 0x04>;

				setb_1: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_10 {
				label = "tpiu-setb-10";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x21>;

				setb_10: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_11 {
				label = "tpiu-setb-11";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x22>;

				setb_11: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_12 {
				label = "tpiu-setb-12";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x23>;

				setb_12: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_13 {
				label = "tpiu-setb-13";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				qcom,pins = <0x3f 0x24>;

				setb_13: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_14 {
				label = "tpiu-setb-14";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				qcom,pins = <0x3f 0x25>;

				setb_14: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_15 {
				label = "tpiu-setb-15";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				qcom,pins = <0x3f 0x6e>;

				setb_15: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_16 {
				label = "tpiu-setb-16";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x6f>;

				setb_16: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_17 {
				label = "tpiu-setb-17";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0a>;
				qcom,pins = <0x3f 0x78>;

				setb_17: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_18 {
				label = "tpiu-setb-18";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0b>;
				qcom,pins = <0x3f 0x79>;

				setb_18: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_2 {
				label = "tpiu-setb-2";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				qcom,pins = <0x3f 0x05>;

				setb_2: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_3 {
				label = "tpiu-setb-3";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				qcom,pins = <0x3f 0x1a>;

				setb_3: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_4 {
				label = "tpiu-setb-4";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x1b>;

				setb_4: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_5 {
				label = "tpiu-setb-5";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				qcom,pins = <0x3f 0x1c>;

				setb_5: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_6 {
				label = "tpiu-setb-6";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				qcom,pins = <0x3f 0x1d>;

				setb_6: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_7 {
				label = "tpiu-setb-7";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				qcom,pins = <0x3f 0x1e>;

				setb_7: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_8 {
				label = "tpiu-setb-8";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0a>;
				qcom,pins = <0x3f 0x1f>;

				setb_8: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			tpiu_setb_9 {
				label = "tpiu-setb-9";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0a>;
				qcom,pins = <0x3f 0x20>;

				setb_9: setb {
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			usb-id-pin {
				label = "usb-id-pin";
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x6e>;

				usbid_default: default {
					bias-pull-up;
					drive-strength = <0x08>;
				};
			};

			wcnss_pmux_5wire: wcnss_pmux_5wire {
				label = "wcnss_5wire_pins";
				qcom,num-grp-pins = <0x05>;
				qcom,pin-func = <0x01>;
				qcom,pins = <0x3f 0x28>, < 0x3f 0x29>, < 0x3f 0x2a>, < 0x3f 0x2b>, < 0x3f 0x2c>;

				wcnss_default: wcnss_default {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xd2>;
				};

				wcnss_sleep: wcnss_sleep {
					bias-pull-down;
					drive-strength = <0x02>;
					phandle = <0xd3>;
				};
			};

			wcnss_pmux_gpio: wcnss_pmux_gpio {
				label = "wcnss_5gpio_pins";
				qcom,num-grp-pins = <0x05>;
				qcom,pin-func = <0x00>;
				qcom,pins = <0x3f 0x28>, < 0x3f 0x29>, < 0x3f 0x2a>, < 0x3f 0x2b>, < 0x3f 0x2c>;

				wcnss_gpio_default: wcnss_gpio_default {
					bias-pull-up;
					drive-strength = <0x06>;
					phandle = <0xd4>;
				};
			};
		};

		qcom_cedev: qcedev@720000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x42 0x37a21414>, < 0x42 0xd390d2>, < 0x42 0x94de4919>, < 0x42 0xd4415c9b>;
			compatible = "qcom,qcedev";
			interrupts = <0x00 0xcf 0x00>;
			qcom,bam-pipe-pair = <0x01>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0x5f5e100>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00>, <0x37 0x200 0x3c0f00 0x60180>;
			reg = <0x720000 0x20000>, <0x704000 0x20000>;
			reg-names = "crypto-base", "crypto-bam-base";
			status = "okay";
		};

		qcom,armbw-pm {
			compatible = "qcom,armbw-pm";
			interrupts = <0x01 0x07 0xf1>;
			qcom,bytes-per-beat = <0x10>;
		};

		qcom,avtimer {
			compatible = "qcom,avtimer";
			qcom,clk_div = <0x1b>;
			reg = <0x770600c 0x04>, <0x7706010 0x04>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,bam_dmux@4044000 {
			compatible = "qcom,bam_dmux";
			interrupts = <0x00 0x1d 0x01>;
			qcom,max-rx-mtu = <0x1000>;
			qcom,rx-ring-size = <0x20>;
			reg = <0x4044000 0x19000>;
		};

		clock_debug: qcom,cc-debug@1874000 {
			#clock-cells = <0x01>;
			clock-names = "rpm_debug_mux";
			clocks = <0x0a 0x25cd1f3a>;
			compatible = "qcom,cc-debug-8916";
			phandle = <0xd5>;
			reg = <0x1874000 0x04>, <0xb01101c 0x08>;
			reg-names = "cc_base", "meas";
		};

		cci: qcom,cci@1b0c000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			clock-names = "camss_top_ahb_clk", "cci_src_clk", "cci_ahb_clk", "cci_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0x822f3d97>, < 0x42 0xa81c11ba>, < 0x42 0xb7dd8824>, < 0x42 0x9894b414>;
			compatible = "qcom,cci";
			gpios = <0x48 0x1d 0x00>, < 0x48 0x1e 0x00>;
			interrupt-names = "cci";
			interrupts = <0x00 0x32 0x00>;
			pinctrl-0 = <0x46>;
			pinctrl-1 = <0x47>;
			pinctrl-names = "cci_default", "cci_suspend";
			qcom,clock-rates = <0x00 0x124f800 0x4c4b400 0x00 0x00>;
			qcom,gpio-tbl-flags = <0x01 0x01>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0";
			qcom,gpio-tbl-num = <0x00 0x01>;
			reg = <0x1b0c000 0x1000>;
			reg-names = "cci";

			actuator0: qcom,actuator@0 {
				cam_vaf-supply = <0x49>;
				cell-index = <0x00>;
				compatible = "qcom,actuator";
				phandle = <0x53>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-op-mode = <0x13880>;
				qcom,cam-vreg-type = <0x00>;
				qcom,cci-master = <0x00>;
				reg = <0x00>;
			};

			qcom,camera@0 {
				cam_vaf-supply = <0x49>;
				cam_vana-supply = <0x4d>;
				cam_vdig-supply = <0x4c>;
				cam_vio-supply = <0x4e>;
				cell-index = <0x00>;
				clock-names = "cam_src_clk", "cam_clk";
				clocks = <0x42 0x266b3853>, < 0x42 0x80902deb>;
				compatible = "qcom,camera";
				gpios = <0x48 0x1a 0x00>, < 0x48 0x23 0x00>, < 0x48 0x22 0x00>;
				pinctrl-0 = <0x55 0x56>;
				pinctrl-1 = <0x57 0x58>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,actuator-src = <0x53>;
				qcom,cam-vreg-max-voltage = <0x200b20 0x00 0x2b7cd0 0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x200b20 0x00 0x2b7cd0 0x2ab980>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
				qcom,cam-vreg-op-mode = <0x30d40 0x00 0x13880 0x186a0>;
				qcom,cam-vreg-type = <0x00 0x01 0x00 0x00>;
				qcom,cci-master = <0x00>;
				qcom,csid-sd-index = <0x00>;
				qcom,csiphy-sd-index = <0x00>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK", "CAM_RESET1", "CAM_STANDBY";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-standby = <0x02>;
				qcom,led-flash-src = <0x54>;
				qcom,mclk-23880000;
				qcom,mount-angle = <0x5a>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-position = <0x00>;
				reg = <0x00>;
				status = "ok";
			};

			qcom,camera@1 {
				cam_vana-supply = <0x4d>;
				cam_vdig-supply = <0x4c>;
				cam_vio-supply = <0x4e>;
				cell-index = <0x01>;
				clock-names = "cam_src_clk", "cam_clk";
				clocks = <0x42 0xa73cad0c>, < 0x42 0x5002d85f>;
				compatible = "qcom,camera";
				gpios = <0x48 0x1b 0x00>, < 0x48 0x1c 0x00>, < 0x48 0x21 0x00>;
				pinctrl-0 = <0x4f 0x50>;
				pinctrl-1 = <0x51 0x52>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,cam-vreg-max-voltage = <0x200b20 0x00 0x2b7cd0>;
				qcom,cam-vreg-min-voltage = <0x200b20 0x00 0x2b7cd0>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
				qcom,cam-vreg-op-mode = <0x30d40 0x00 0x13880>;
				qcom,cam-vreg-type = <0x00 0x01 0x00>;
				qcom,cci-master = <0x00>;
				qcom,csid-sd-index = <0x01>;
				qcom,csiphy-sd-index = <0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK", "CAM_RESET", "CAM_STANDBY";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-standby = <0x02>;
				qcom,mclk-23880000;
				qcom,mount-angle = <0x5a>;
				reg = <0x01>;
				status = "ok";
			};

			qcom,camera@78 {
				cam_vana-supply = <0x4d>;
				cam_vdig-supply = <0x4c>;
				cam_vio-supply = <0x4e>;
				clock-names = "cam_src_clk", "cam_clk";
				clocks = <0x42 0xa73cad0c>, < 0x42 0x5002d85f>;
				compatible = "ovti,ov5645";
				gpios = <0x48 0x1b 0x00>, < 0x48 0x1c 0x00>, < 0x48 0x21 0x00>;
				pinctrl-0 = <0x4f 0x50>;
				pinctrl-1 = <0x51 0x52>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,cam-vreg-max-voltage = <0x200b20 0x00 0x2ab980>;
				qcom,cam-vreg-min-voltage = <0x200b20 0x00 0x2ab980>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
				qcom,cam-vreg-op-mode = <0x30d40 0x00 0x13880>;
				qcom,cam-vreg-type = <0x00 0x01 0x00>;
				qcom,cci-master = <0x00>;
				qcom,csi-lane-assign = <0x4320>;
				qcom,csi-lane-mask = <0x03>;
				qcom,csid-sd-index = <0x01>;
				qcom,csiphy-sd-index = <0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK", "CAM_RESET", "CAM_STANDBY";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-set-tbl-delay = <0x3e8 0xfa0>;
				qcom,gpio-set-tbl-flags = <0x00 0x02>;
				qcom,gpio-set-tbl-num = <0x01 0x01>;
				qcom,gpio-standby = <0x02>;
				qcom,mclk-23880000;
				qcom,mount-angle = <0x5a>;
				qcom,sensor-mode = <0x00>;
				qcom,sensor-name = "ov5645";
				qcom,sensor-position = <0x01>;
				qcom,slave-id = <0x78 0x300a 0x5645>;
				reg = <0x78 0x00>;
			};

			i2c_freq_custom: qcom,i2c_custom_mode {
				qcom,hw-scl-stretch-en = <0x01>;
				qcom,hw-tbuf = <0x19>;
				qcom,hw-thd-dat = <0x0d>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-thigh = <0x0f>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-tsu-sto = <0x15>;
				status = "ok";
			};

			i2c_freq_400Khz: qcom,i2c_fast_mode {
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-tbuf = <0x20>;
				qcom,hw-thd-dat = <0x0d>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-thigh = <0x14>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-tsu-sto = <0x15>;
				status = "ok";
			};

			i2c_freq_100Khz: qcom,i2c_standard_mode {
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-tbuf = <0x76>;
				qcom,hw-thd-dat = <0x0a>;
				qcom,hw-thd-sta = <0x4d>;
				qcom,hw-thigh = <0x4e>;
				qcom,hw-tlow = <0x72>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x01>;
				qcom,hw-tsu-sta = <0x1c>;
				qcom,hw-tsu-sto = <0x1c>;
				status = "ok";
			};

			led_flash0: qcom,led-flash@0 {
				cell-index = <0x00>;
				compatible = "qcom,led-flash1";
				gpios = <0x48 0x24 0x00>, < 0x48 0x20 0x00>, < 0x48 0x1f 0x00>;
				label = "bd7710";
				phandle = <0x54>;
				pinctrl-0 = <0x4a>;
				pinctrl-1 = <0x4b>;
				pinctrl-names = "cam_flash_default", "cam_flash_suspend";
				qcom,cci-master = <0x00>;
				qcom,enable_pinctrl;
				qcom,flash-type = <0x01>;
				qcom,gpio-flash-en = <0x01>;
				qcom,gpio-flash-now = <0x02>;
				qcom,gpio-flash-reset = <0x00>;
				qcom,gpio-no-mux = <0x00>;
				qcom,gpio-req-tbl-flags = <0x00 0x00 0x00>;
				qcom,gpio-req-tbl-label = "FLASH_RST", "FLASH_EN", "FLASH_NOW";
				qcom,gpio-req-tbl-num = <0x00 0x01 0x02>;
				qcom,slave-id = <0x66 0x00 0x11>;
				reg = <0x66>;
			};
		};

		qcom,clock-a7@0b011050 {
			clock-names = "clk-4", "clk-5";
			clocks = <0x42 0x6b2fb034>, < 0x42 0xf761da94>;
			compatible = "qcom,clock-a53-8916";
			cpu-vdd-supply = <0xb6>;
			qcom,safe-freq = <0x17d78400>;
			qcom,speed0-bin-v0 = <0x00 0x00>, <0xbebc200 0x01>, <0x17d78400 0x02>, <0x1fca0408 0x03>, <0x2faf0800 0x04>, <0x3b826000 0x05>, <0x413b3800 0x06>, <0x44aa2000 0x07>, <0x48190800 0x08>;
			qcom,speed1-bin-v0 = <0x00 0x00>, <0xbebc200 0x01>, <0x17d78400 0x02>, <0x1fca0408 0x03>, <0x2faf0800 0x04>, <0x3b826000 0x05>, <0x413b3800 0x06>, <0x44aa2000 0x07>;
			reg = <0xb011050 0x08>, <0x5c004 0x08>;
			reg-names = "rcg-base", "efuse1";
		};

		qcom,cpp@1b04000 {
			cell-index = <0x00>;
			clock-names = "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk", "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0xa0c2bd8f>, < 0x42 0xaaa3cd97>, < 0x42 0x4050f47a>, < 0x42 0x7118a0de>, < 0x42 0x4ac95e14>, < 0x42 0x77fe2384>, < 0x42 0xfbbee8cf>, < 0x42 0x9894b414>;
			compatible = "qcom,cpp";
			interrupt-names = "cpp";
			interrupts = <0x00 0x31 0x00>;
			qcom,clock-rates = <0x00 0x1312d000 0x00 0x4c4b400 0x1312d000 0x00 0x00 0x00 0x00>;
			reg = <0x1b04000 0x100>, <0x1b40000 0x200>, <0x1b18000 0x18>;
			reg-names = "cpp", "cpp_vbif", "cpp_hw";
			vdd-supply = <0x44>;
		};

		qcom,cpu-sleep-status@b088008 {
			compatible = "qcom,cpu-sleep-status";
			qcom,cpu-alias-addr = <0x10000>;
			qcom,sleep-status-mask = <0x40000>;
			reg = <0xb088008 0x100>;
		};

		cpubw: qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "cpufreq";
			phandle = <0xb7>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa>, <0x5f5>, <0xbeb>, <0xfe2>;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,csid@1b08000 {
			cell-index = <0x00>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0x3c0a858f>, < 0x42 0x175d672a>, < 0x42 0x227e65bc>, < 0x42 0x6b01b3e1>, < 0x42 0x61a8a930>, < 0x42 0x7053c7ae>, < 0x42 0x9894b414>;
			compatible = "qcom,csid-v3.1", "qcom,csid";
			interrupt-names = "csid";
			interrupts = <0x00 0x33 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x43>;
			reg = <0x1b08000 0x100>;
			reg-names = "csid";
		};

		qcom,csid@1b08400 {
			cell-index = <0x01>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk", "csi_clk", "csi_pix_clk", "csi_rdi_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0x3c0a858f>, < 0x42 0x2c2dc261>, < 0x42 0x6a2a6c36>, < 0x42 0x1aba4a8c>, < 0x42 0x87fc98d8>, < 0x42 0x6ac996fe>, < 0x42 0x9894b414>;
			compatible = "qcom,csid-v3.1", "qcom,csid";
			interrupt-names = "csid";
			interrupts = <0x00 0x34 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x43>;
			reg = <0x1b08400 0x100>;
			reg-names = "csid";
		};

		qcom,csiphy@1b0ac00 {
			cell-index = <0x00>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "csi_phy_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0x3c0a858f>, < 0x42 0xc8a309be>, < 0x42 0xf8897589>, < 0x42 0xa68afe9c>, < 0x42 0x6a41ff7>, < 0x42 0x9894b414>;
			compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
			interrupt-names = "csiphy";
			interrupts = <0x00 0x4e 0x00>;
			qcom,clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00>;
			reg = <0x1b0ac00 0x200>, <0x1b00030 0x04>;
			reg-names = "csiphy", "csiphy_clk_mux";
		};

		qcom,csiphy@1b0b000 {
			cell-index = <0x01>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_src", "csi_phy_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0x3c0a858f>, < 0x42 0x7c0fe23a>, < 0x42 0x4d26438f>, < 0x42 0xa68afe9c>, < 0x42 0xfd1d1fa>, < 0x42 0x9894b414>;
			compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
			interrupt-names = "csiphy";
			interrupts = <0x00 0x4f 0x00>;
			qcom,clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00>;
			reg = <0x1b0b000 0x200>, <0x1b00038 0x04>;
			reg-names = "csiphy", "csiphy_clk_mux";
		};

		qcom,dsp_sharedmem@8e6e0000 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x11013ec>;
			reg = <0x867e0000 0x20000>;
			reg-names = "rfsa_dsp";
		};

		clock_gcc_mdss: qcom,gcc-mdss@1a98300 {
			#clock-cells = <0x01>;
			clock-names = "pixel_src", "byte_src";
			clocks = <0xb5 0x8b6f83d8>, < 0xb5 0x3a911c53>;
			compatible = "qcom,gcc-mdss-8916";
			phandle = <0x62>;
		};

		clock_gcc: qcom,gcc@1800000 {
			#clock-cells = <0x01>;
			clock-names = "xo", "xo_a";
			clocks = <0x0a 0x23f5649f>, < 0x0a 0x2fdd2c7c>;
			compatible = "qcom,gcc-8916";
			phandle = <0x42>;
			reg = <0x1800000 0x80000>, <0xb016000 0x40>;
			reg-names = "cc_base", "apcs_base";
			vdd_dig-supply = <0x5c>;
			vdd_sr2_dig-supply = <0xb3>;
			vdd_sr2_pll-supply = <0xb4>;
		};

		gdsc_venus: qcom,gdsc@184c018 {
			compatible = "qcom,gdsc";
			phandle = <0xfa>;
			reg = <0x184c018 0x04>;
			regulator-name = "gdsc_venus";
			status = "okay";
		};

		gdsc_venus_core0: qcom,gdsc@184c028 {
			compatible = "qcom,gdsc";
			reg = <0x184c028 0x04>;
			regulator-name = "gdsc_venus_core0";
			status = "disabled";
		};

		gdsc_venus_core1: qcom,gdsc@184c030 {
			compatible = "qcom,gdsc";
			reg = <0x184c030 0x04>;
			regulator-name = "gdsc_venus_core1";
			status = "disabled";
		};

		gdsc_mdss: qcom,gdsc@184d078 {
			compatible = "qcom,gdsc";
			phandle = <0x5b>;
			reg = <0x184d078 0x04>;
			regulator-name = "gdsc_mdss";
			status = "okay";
		};

		gdsc_jpeg: qcom,gdsc@185701c {
			compatible = "qcom,gdsc";
			phandle = <0x45>;
			reg = <0x185701c 0x04>;
			regulator-name = "gdsc_jpeg";
			status = "okay";
		};

		gdsc_vfe: qcom,gdsc@1858034 {
			compatible = "qcom,gdsc";
			phandle = <0x44>;
			reg = <0x1858034 0x04>;
			regulator-name = "gdsc_vfe";
			status = "okay";
		};

		gdsc_oxili_gx: qcom,gdsc@185901c {
			clock-names = "core_root_clk";
			clocks = <0x42 0x917f76ef>;
			compatible = "qcom,gdsc";
			phandle = <0x59>;
			qcom,enable-root-clk;
			reg = <0x185901c 0x04>;
			regulator-name = "gdsc_oxili_gx";
			status = "okay";
		};

		qcom,iommu-domains {
			compatible = "qcom,iommu-domains";

			venus_domain_ns: qcom,iommu-domain1 {
				label = "venus_ns";
				phandle = <0x100>;
				qcom,iommu-contexts = <0x69>;
				qcom,virtual-addr-pool = <0x5dc00000 0x7f000000 0xdcc00000 0x1000000>;
			};

			venus_domain_sec_bitstream: qcom,iommu-domain2 {
				label = "venus_sec_bitstream";
				phandle = <0x101>;
				qcom,iommu-contexts = <0x6a>;
				qcom,secure-domain;
				qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
			};

			venus_domain_sec_pixel: qcom,iommu-domain3 {
				label = "venus_sec_pixel";
				phandle = <0x102>;
				qcom,iommu-contexts = <0x6b>;
				qcom,secure-domain;
				qcom,virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_domain_sec_non_pixel: qcom,iommu-domain4 {
				label = "venus_sec_non_pixel";
				phandle = <0x103>;
				qcom,iommu-contexts = <0x6c>;
				qcom,secure-domain;
				qcom,virtual-addr-pool = <0x1000000 0x24800000>;
			};
		};

		apps_iommu: qcom,iommu@1e00000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x75eaefa5>, < 0x42 0xaf56a329>;
			compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
			interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
			interrupts = <0x00 0x2b 0x00>, <0x00 0x2a 0x00>;
			label = "apps_iommu";
			qcom,cb-base-offset = <0x20000>;
			qcom,iommu-secure-id = <0x11>;
			ranges;
			reg = <0x1e00000 0x40000 0x1ef0000 0x3000>;
			reg-names = "iommu_base", "smmu_local_base";
			status = "ok";

			qcom,iommu-ctx@1e22000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "jpeg_enc0";
				qcom,iommu-ctx-sids = <0x2000>;
				reg = <0x1e22000 0x1000>;
			};

			qcom,iommu-ctx@1e23000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "vfe";
				qcom,iommu-ctx-sids = <0x400>;
				reg = <0x1e23000 0x1000>;
			};

			qcom,iommu-ctx@1e24000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "mdp_0";
				qcom,iommu-ctx-sids = <0xc00>;
				reg = <0x1e24000 0x1000>;
			};

			venus_ns: qcom,iommu-ctx@1e25000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "venus_ns";
				phandle = <0x69>;
				qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803 0x804 0x805 0x807>;
				reg = <0x1e25000 0x1000>;
			};

			qcom,iommu-ctx@1e26000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "cpp";
				qcom,iommu-ctx-sids = <0x402>;
				reg = <0x1e26000 0x1000>;
			};

			qcom,iommu-ctx@1e27000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "mDSP";
				qcom,iommu-ctx-sids = <0x1000>;
				reg = <0x1e27000 0x1000>;
			};

			qcom,iommu-ctx@1e28000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "gss";
				qcom,iommu-ctx-sids = <0x1400>;
				reg = <0x1e28000 0x1000>;
			};

			qcom,iommu-ctx@1e29000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "a2";
				qcom,iommu-ctx-sids = <0x1800>;
				reg = <0x1e29000 0x1000>;
			};

			qcom,iommu-ctx@1e32000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "mdp_1";
				qcom,iommu-ctx-sids = <0xc01>;
				qcom,secure-context;
				reg = <0x1e32000 0x1000>;
			};

			venus_sec_pixel: qcom,iommu-ctx@1e33000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "venus_sec_pixel";
				phandle = <0x6b>;
				qcom,iommu-ctx-sids = <0x885>;
				qcom,secure-context;
				reg = <0x1e33000 0x1000>;
			};

			venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "venus_sec_bitstream";
				phandle = <0x6a>;
				qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
				qcom,secure-context;
				reg = <0x1e34000 0x1000>;
			};

			venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "venus_sec_non_pixel";
				phandle = <0x6c>;
				qcom,iommu-ctx-sids = <0x887 0x8a0>;
				qcom,secure-context;
				reg = <0x1e35000 0x1000>;
			};

			venus_fw: qcom,iommu-ctx@1e36000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "venus_fw";
				qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
				qcom,secure-context;
				reg = <0x1e36000 0x1000>;
			};

			periph_rpm: qcom,iommu-ctx@1e37000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>, <0x00 0x46 0x00>;
				label = "periph_rpm";
				qcom,iommu-ctx-sids = <0x40>;
				qcom,secure-context;
				reg = <0x1e37000 0x1000>;
			};

			qcom,iommu-ctx@1e38000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_CE";
				qcom,iommu-ctx-sids = <0xc0 0xc4 0xc8 0xcc 0xd0 0xd3 0xd4 0xd7 0xd8 0xdb 0xdc 0xdf 0xf0 0xf3 0xf4 0xf7 0xf8 0xfb 0xfc 0xff>;
				reg = <0x1e38000 0x1000>;
			};

			qcom,iommu-ctx@1e39000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_BLSP";
				qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288 0x28b 0x28c 0x28f 0x290 0x293 0x294 0x297 0x298 0x29b 0x29c 0x29f>;
				reg = <0x1e39000 0x1000>;
			};

			qcom,iommu-ctx@1e3a000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_SDC1";
				qcom,iommu-ctx-sids = <0x100>;
				reg = <0x1e3a000 0x1000>;
			};

			qcom,iommu-ctx@1e3b000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_SDC2";
				qcom,iommu-ctx-sids = <0x140>;
				reg = <0x1e3b000 0x1000>;
			};

			qcom,iommu-ctx@1e3c000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_audio";
				qcom,iommu-ctx-sids = <0x1c0>;
				reg = <0x1e3c000 0x1000>;
			};

			qcom,iommu-ctx@1e3d000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0x46 0x00>;
				label = "periph_USB_HS1";
				qcom,iommu-ctx-sids = <0x2c0>;
				reg = <0x1e3d000 0x1000>;
			};
		};

		gfx_iommu: qcom,iommu@1f00000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x75eaefa5>, < 0x42 0x59505e55>;
			compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
			interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
			interrupts = <0x00 0x2b 0x00>, <0x00 0x2a 0x00>;
			label = "gfx_iommu";
			phandle = <0x5a>;
			qcom,iommu-secure-id = <0x12>;
			ranges;
			reg = <0x1f00000 0x10000>;
			reg-names = "iommu_base";
			status = "ok";

			qcom,iommu-ctx@1f09000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0xf1 0x00>;
				label = "gfx3d_user";
				qcom,iommu-ctx-sids = <0x00>;
				reg = <0x1f09000 0x1000>;
			};

			qcom,iommu-ctx@1f0a000 {
				compatible = "qcom,msm-smmu-v2-ctx";
				interrupts = <0x00 0xf2 0x00>;
				label = "gfx3d_priv";
				qcom,iommu-ctx-sids = <0x01>;
				reg = <0x1f0a000 0x1000>;
			};
		};

		qcom,ion {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@21 {
				qcom,ion-heap-type = "SYSTEM_CONTIG";
				reg = <0x15>;
			};

			qcom,ion-heap@23 {
				compatible = "qcom,msm-ion-reserve";
				linux,contiguous-region = <0x106>;
				qcom,ion-heap-type = "DMA";
				reg = <0x17>;
			};

			qcom,ion-heap@25 {
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@26 {
				compatible = "qcom,msm-ion-reserve";
				linux,contiguous-region = <0xff>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1a>;
			};

			qcom,ion-heap@27 {
				compatible = "qcom,msm-ion-reserve";
				linux,contiguous-region = <0xfb>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@28 {
				compatible = "qcom,msm-ion-reserve";
				linux,contiguous-region = <0x115>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1c>;
			};

			qcom,ion-heap@8 {
				compatible = "qcom,msm-ion-reserve";
				linux,contiguous-region = <0x114>;
				qcom,heap-align = <0x1000>;
				qcom,ion-heap-type = "SECURE_DMA";
				reg = <0x08>;
			};
		};

		qcom,ipc-spinlock@1905000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			qcom,num-locks = <0x08>;
			reg = <0x1905000 0x8000>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x01>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_smd_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-remote = "modem";
			qcom,xprt-version = <0x01>;
		};

		qcom,ipc_router_wcnss_xprt {
			compatible = "qcom,ipc_router_smd_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,fragmented-data;
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-remote = "wcnss";
			qcom,xprt-version = <0x01>;
		};

		qcom,iris-fm {
			compatible = "qcom,iris_fm";
		};

		qcom,irqrouter@1b00000 {
			cell-index = <0x00>;
			compatible = "qcom,irqrouter";
			reg = <0x1b00000 0x100>;
			reg-names = "irqrouter";
		};

		qcom,ispif@1b0a000 {
			cell-index = <0x00>;
			clock-names = "ispif_ahb_clk", "camss_ahb_clk", "csi0_src_clk", "csi0_clk", "csi0_pix_clk", "csi0_rdi_clk", "csi1_src_clk", "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk", "csi2_src_clk", "csi2_clk", "csi2_pix_clk", "csi2_rdi_clk", "csi3_src_clk", "csi3_clk", "csi3_pix_clk", "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
			clocks = <0x42 0x3c0a858f>, < 0x42 0x9894b414>, < 0x42 0x227e65bc>, < 0x42 0x6b01b3e1>, < 0x42 0x61a8a930>, < 0x42 0x7053c7ae>, < 0x42 0x6a2a6c36>, < 0x42 0x1aba4a8c>, < 0x42 0x87fc98d8>, < 0x42 0x6ac996fe>, < 0x42 0x6a2a6c36>, < 0x42 0x1aba4a8c>, < 0x42 0x87fc98d8>, < 0x42 0x6ac996fe>, < 0x42 0x6a2a6c36>, < 0x42 0x1aba4a8c>, < 0x42 0x87fc98d8>, < 0x42 0x6ac996fe>, < 0x42 0xa0c2bd8f>, < 0x42 0xaaa3cd97>, < 0x42 0xcc73453c>, < 0x42 0xa0c2bd8f>, < 0x42 0xaaa3cd97>, < 0x42 0xcc73453c>;
			compatible = "qcom,ispif-v3.0", "qcom,ispif";
			interrupt-names = "ispif";
			interrupts = <0x00 0x37 0x00>;
			qcom,clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			reg = <0x1b0a000 0x500>, <0x1b00020 0x10>;
			reg-names = "ispif", "csi_clk_mux";
		};

		qcom,jpeg@1b1c000 {
			cell-index = <0x00>;
			clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
			clocks = <0x42 0x1ed3f032>, < 0x42 0x3bfa7603>, < 0x42 0x3e278896>, < 0x42 0x4e814a78>, < 0x42 0x9894b414>;
			compatible = "qcom,jpeg";
			interrupt-names = "jpeg";
			interrupts = <0x00 0x3b 0x00>;
			qcom,clock-rates = <0xfe50fb0 0x00 0x00 0x00 0x00>;
			reg = <0x1b1c000 0x400>, <0x1b60000 0xc30>;
			reg-names = "jpeg";
			vdd-supply = <0x45>;
		};

		msm_gpu: qcom,kgsl-3d0@01c00000 {
			clock-names = "core_clk", "iface_clk", "mem_clk", "mem_iface_clk", "alt_mem_iface_clk", "gtcu_iface_clk";
			clocks = <0x42 0x49a51fd9>, < 0x42 0xd15c8a00>, < 0x42 0x5620913a>, < 0x42 0x3edd69ad>, < 0x42 0x19922503>, < 0x42 0xb432168e>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x05>;
			coresight-id = <0x43>;
			coresight-name = "coresight-gfx";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x00 0x21 0x00>;
			iommu = <0x5a>;
			label = "kgsl-3d0";
			qcom,chipid = <0x3000600>;
			qcom,clk-map = <0x5e>;
			qcom,id = <0x00>;
			qcom,idle-timeout = <0x08>;
			qcom,initial-pwrlevel = <0x01>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00>, <0x1a 0x200 0x27100 0x186a00>, <0x1a 0x200 0xc3500 0x30d400>, <0x1a 0x200 0x104410 0x411040>;
			qcom,pm-qos-latency = <0x2bd>;
			qcom,strtstp-sleepwake;
			reg = <0x1c00000 0x10000 0x1c10000 0x10000>;
			reg-names = "kgsl_3d0_reg_memory", "kgsl_3d0_shader_memory";
			vdd-supply = <0x59>;

			qcom,gpu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					qcom,bus-freq = <0x03>;
					qcom,gpu-freq = <0x17d78400>;
					reg = <0x00>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,bus-freq = <0x02>;
					qcom,gpu-freq = <0x127a3980>;
					reg = <0x01>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,bus-freq = <0x01>;
					qcom,gpu-freq = <0xbebc200>;
					reg = <0x02>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,bus-freq = <0x00>;
					qcom,gpu-freq = <0x124f800>;
					reg = <0x03>;
				};
			};
		};

		qcom,lpm-levels {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "system";
				qcom,default-level = <0x00>;
				qcom,spm-device-names = "l2";
				reg = <0x00>;

				qcom,pm-cluster-level@0 {
					label = "l2-cache-active";
					qcom,energy-overhead = <0xea60>;
					qcom,latency-us = <0x0a>;
					qcom,spm-l2-mode = "active";
					qcom,ss-power = <0xbb8>;
					qcom,time-overhead = <0x6e>;
					reg = <0x00>;
				};

				qcom,pm-cluster-level@1 {
					label = "l2-gdhs";
					qcom,energy-overhead = <0x33450>;
					qcom,latency-us = <0xf0>;
					qcom,min-child-idx = <0x01>;
					qcom,spm-l2-mode = "gdhs";
					qcom,ss-power = <0x212>;
					qcom,time-overhead = <0x15e>;
					reg = <0x01>;
				};

				qcom,pm-cluster-level@2 {
					label = "l2-pc";
					qcom,energy-overhead = <0xed666>;
					qcom,latency-us = <0x2b16>;
					qcom,min-child-idx = <0x02>;
					qcom,notify-rpm;
					qcom,spm-l2-mode = "pc";
					qcom,ss-power = <0x1ea>;
					qcom,time-overhead = <0x62c>;
					reg = <0x02>;
				};

				qcom,pm-cpu {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,pm-cpu-level@0 {
						qcom,energy-overhead = <0x2ee0>;
						qcom,latency-us = <0x01>;
						qcom,spm-cpu-mode = "wfi";
						qcom,ss-power = <0x230>;
						qcom,time-overhead = <0x14>;
						reg = <0x00>;
					};

					qcom,pm-cpu-level@1 {
						qcom,energy-overhead = <0x27100>;
						qcom,latency-us = <0xb4>;
						qcom,spm-cpu-mode = "standalone_pc";
						qcom,ss-power = <0x226>;
						qcom,time-overhead = <0x118>;
						qcom,use-broadcast-timer;
						reg = <0x01>;
					};

					qcom,pm-cpu-level@2 {
						qcom,energy-overhead = <0x30d40>;
						qcom,latency-us = <0xe6>;
						qcom,spm-cpu-mode = "pc";
						qcom,ss-power = <0x217>;
						qcom,time-overhead = <0x14a>;
						qcom,use-broadcast-timer;
						reg = <0x02>;
					};
				};
			};
		};

		qcom,mdm_sharedmem@8e6e0000 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x11013ed>;
			reg = <0x867e0000 0x20000>;
			reg-names = "rfsa_mdm";
		};

		mdss_dsi0: qcom,mdss_dsi@1a98000 {
			cell-index = <0x00>;
			clock-names = "mdp_core_clk", "iface_clk", "bus_clk", "byte_clk", "pixel_clk", "core_clk";
			clocks = <0x42 0x22f3521f>, < 0x42 0xbfb92ed3>, < 0x42 0x668f51de>, < 0x62 0x35da7862>, < 0x62 0xcc5c5c77>, < 0x42 0xaec5cb25>;
			compatible = "qcom,mdss-dsi-ctrl";
			gdsc-supply = <0x5b>;
			label = "MDSS DSI CTRL->0";
			phandle = <0x5e>;
			pinctrl-0 = <0x64 0x65>;
			pinctrl-1 = <0x66 0x67>;
			pinctrl-names = "mdss_default", "mdss_sleep";
			qcom,dsi-pref-prim-pan = <0x63>;
			qcom,mdss-fb-map = <0x60>;
			qcom,mdss-mdp = <0x61>;
			qcom,mmss-phyreset-ctrl-offset = <0x24>;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
			qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
			qcom,platform-bklight-en-gpio = <0x48 0x62 0x00>;
			qcom,platform-enable-gpio = <0x48 0x61 0x00>;
			qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97 00 00 00 00 05 00 00 01 97 00 00 00 00 0a 00 00 01 97 00 00 00 00 0f 00 00 01 97 00 c0 00 00 00 00 00 01 bb];
			qcom,platform-regulator-settings = [07 09 03 00 20 00 01];
			qcom,platform-reset-gpio = <0x48 0x19 0x00>;
			qcom,platform-strength-ctrl = [ff 06];
			reg = <0x1a98000 0x25c>, <0x1a98500 0x2b0>, <0x193e000 0x30>;
			reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
			vdd-supply = <0x4d>;
			vdda-supply = <0x43>;
			vddio-supply = <0x4e>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x64>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda";
					qcom,supply-post-on-sleep = <0x14>;
					reg = <0x00>;
				};
			};

			qcom,panel-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,panel-supply-entry@0 {
					qcom,supply-disable-load = <0x64>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-max-voltage = <0x2b7cd0>;
					qcom,supply-min-voltage = <0x2b7cd0>;
					qcom,supply-name = "vdd";
					reg = <0x00>;
				};

				qcom,panel-supply-entry@1 {
					qcom,supply-disable-load = <0x64>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-name = "vddio";
					reg = <0x01>;
				};
			};
		};

		mdss_dsi0_pll: qcom,mdss_dsi_pll@1a98300 {
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			clocks = <0x42 0xbfb92ed3>;
			compatible = "qcom,mdss_dsi_pll_8916";
			gdsc-supply = <0x5b>;
			label = "MDSS DSI 0 PLL";
			phandle = <0xb5>;
			reg = <0x1a98300 0xd4>, <0x184d074 0x08>;
			reg-names = "pll_base", "gdsc_base";
			vddio-supply = <0x4e>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};

				qcom,platform-supply-entry@1 {
					qcom,supply-disable-load = <0x64>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-name = "vddio";
					reg = <0x01>;
				};
			};
		};

		mdss_mdp: qcom,mdss_mdp@1a00000 {
			clock-names = "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk";
			clocks = <0x42 0xbfb92ed3>, < 0x42 0x668f51de>, < 0x42 0x6dc1f8f1>, < 0x42 0x22f3521f>, < 0x42 0x32a09f1f>;
			compatible = "qcom,mdss_mdp";
			interrupts = <0x00 0x48 0x00>;
			phandle = <0x61>;
			qcom,max-bandwidth-high-kbps = <0x10c8e0>;
			qcom,max-bandwidth-low-kbps = <0x10c8e0>;
			qcom,max-clk-rate = <0x1312d000>;
			qcom,max-mixer-width = <0x800>;
			qcom,mdp-settings = <0x11e4 0x00>, <0x65048 0x08>, <0x65848 0x08>, <0x66048 0x08>;
			qcom,mdss-ab-factor = <0x01 0x01>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400>;
			qcom,mdss-dspp-off = <0x55000>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-non-scalar-rgb;
			qcom,mdss-ib-factor = <0x02 0x01>;
			qcom,mdss-intf-off = <0x00 0x6b800>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,mdss-mixer-intf-off = <0x45000>;
			qcom,mdss-mixer-wb-off = <0x48000>;
			qcom,mdss-no-hist-vote;
			qcom,mdss-pingpong-off = <0x71000>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x08 0x0c>;
			qcom,mdss-pipe-dma-fetch-id = <0x04>;
			qcom,mdss-pipe-dma-off = <0x25000>;
			qcom,mdss-pipe-dma-xin-id = <0x02>;
			qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 0x04 0x08>, <0x2b4 0x04 0x08>;
			qcom,mdss-pipe-rgb-fetch-id = <0x07 0x08>;
			qcom,mdss-pipe-rgb-off = <0x15000 0x17000>;
			qcom,mdss-pipe-rgb-xin-id = <0x01 0x05>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x00 0x00>;
			qcom,mdss-pipe-vig-fetch-id = <0x01>;
			qcom,mdss-pipe-vig-off = <0x5000>;
			qcom,mdss-pipe-vig-xin-id = <0x00>;
			qcom,mdss-pref-prim-intf = "dsi";
			qcom,mdss-prefill-fbc-lines = <0x00>;
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x400>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1000>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0x00>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x02>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x04>;
			qcom,mdss-prefill-y-buffer-bytes = <0x00>;
			qcom,mdss-rot-block-size = <0x40>;
			qcom,mdss-smp-data = <0x08 0x2000>;
			qcom,mdss-traffic-shaper-enabled;
			qcom,mdss-vbif-qos-nrt-setting = <0x01 0x01 0x01 0x01>;
			qcom,mdss-vbif-qos-rt-setting = <0x02 0x02 0x02 0x02>;
			qcom,mdss-wb-off = <0x65000 0x65800 0x66000>;
			qcom,mdss-wfd-mode = "dedicated";
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00>, <0x16 0x200 0x00 0x61a800>, <0x16 0x200 0x00 0x61a800>;
			reg = <0x1a00000 0x90000>, <0x1ac8000 0x3000>;
			reg-names = "mdp_phys", "vbif_phys";
			vdd-cx-supply = <0x5c>;
			vdd-supply = <0x5b>;

			dsi_hx8394a_hd_tdt_vid: qcom,mdss_dsi_hx8394a_hd_tdt_video {
				qcom,cont-splash-enabled;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-bank-select = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bl-pmic-pwm-frequency = <0x21>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3b>;
				qcom,mdss-dsi-h-front-porch = <0x4f>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x3c>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_3012";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 79 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94 15 01 00 00 00 00 02 ba 13 39 01 00 00 00 00 11 b1 7c 00 07 8a 01 11 11 38 3d 3f 3f 47 12 01 e6 e2 39 01 00 00 00 00 17 b4 80 06 32 10 03 32 15 08 32 10 08 33 04 43 05 37 04 3f 06 61 61 06 39 01 00 00 00 00 07 b2 00 c8 08 04 00 22 39 01 00 00 00 00 21 d5 00 00 00 00 0a 00 01 00 cc 00 00 00 88 88 88 88 88 88 88 88 88 88 01 67 45 23 01 23 88 88 88 88 39 01 00 00 00 00 05 c7 00 10 00 10 39 01 00 00 00 00 05 bf 06 02 10 04 15 01 00 00 00 00 02 cc 09 39 01 00 00 00 00 2b e0 00 04 06 2b 33 3f 14 34 0a 0e 0d 10 13 11 12 10 17 00 04 06 2b 33 3f 14 34 0a 0e 0d 10 13 11 12 10 17 0d 17 07 11 0d 17 07 11 39 01 00 00 00 00 80 c1 01 00 07 0e 15 1d 25 2d 34 3c 42 49 51 58 5f 67 6f 77 80 87 8f 98 9f a7 af b7 c1 cb d3 dd e6 ef f6 ff 16 25 7c 62 ca 3a c2 1f c0 00 07 0e 15 1d 25 2d 34 3c 42 49 51 58 5f 67 6f 77 80 87 8f 98 9f a7 af b7 c1 cb d3 dd e6 ef f6 ff 16 25 7c 62 ca 3a c2 1f c0 00 07 0e 15 1d 25 2d 34 3c 42 49 51 58 5f 67 6f 77 80 87 8f 98 9f a7 af b7 c1 cb d3 dd e6 ef f6 ff 16 25 7c 62 ca 3a c2 1f c0 15 01 00 00 00 00 02 b6 00 15 01 00 00 00 00 02 d4 32 15 01 00 00 00 00 02 35 00 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-clockrate = <0x1945ba00>;
				qcom,mdss-dsi-panel-controller = <0x5e>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x500>;
				qcom,mdss-dsi-panel-name = "hx8394a alto5 vdf tdt";
				qcom,mdss-dsi-panel-timings = [8d 24 19 00 34 34 1d 26 2a 03 04 00];
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-pwm-gpio = <0x5f 0x04 0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14>, <0x00 0x14>, <0x01 0x14>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x05>;
				qcom,mdss-dsi-t-clk-pre = <0x36>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x0a>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x07>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x6e>;
				qcom,mdss-pan-physical-width-dimension = <0x3e>;
			};

			dsi_hx8394a_hd_vid: qcom,mdss_dsi_hx8394a_hd_truly_video {
				phandle = <0x63>;
				qcom,cont-splash-enabled;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-pmic-bank-select = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bl-pmic-pwm-frequency = <0x21>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3b>;
				qcom,mdss-dsi-h-front-porch = <0x4f>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x3c>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_3012";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 79 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94 15 01 00 00 00 00 02 ba 13 39 01 00 00 00 00 11 b1 01 00 44 c7 02 12 fe 25 2f 3f 3f 47 12 00 e6 e2 39 01 00 00 00 00 07 b2 00 c8 05 07 00 22 39 01 00 00 00 00 17 b4 00 10 32 10 00 32 15 04 32 15 28 37 04 53 00 37 04 53 01 63 63 01 39 01 00 00 00 00 05 bf 06 02 10 04 15 01 00 00 00 00 02 b6 39 39 01 00 00 00 00 3f d5 00 00 00 00 0a 00 01 33 00 11 88 00 88 88 88 88 88 88 10 54 76 76 32 54 54 10 76 32 10 32 88 88 88 88 88 88 88 88 67 23 01 01 45 23 23 67 01 45 67 45 88 88 00 00 00 00 ee 44 00 00 00 00 15 01 00 00 00 00 02 cc 01 15 01 00 00 00 00 02 36 02 39 01 00 00 00 00 05 c7 00 10 00 10 39 01 00 00 00 00 03 c6 08 08 39 01 00 00 00 00 2b e0 00 1d 22 2f 31 3f 2c 44 07 0d 0f 12 14 13 14 12 18 00 1d 22 2f 31 3f 2c 45 06 0c 0e 12 14 11 13 11 18 0b 17 08 13 0a 18 06 13 15 01 00 00 00 00 02 d4 32 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-clockrate = <0x1945ba00>;
				qcom,mdss-dsi-panel-controller = <0x5e>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x500>;
				qcom,mdss-dsi-panel-name = "hx8394a alto5 vdf truly";
				qcom,mdss-dsi-panel-timings = [8d 24 19 00 34 34 1d 26 2a 03 04 00];
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-pwm-gpio = <0x5f 0x04 0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14>, <0x00 0x14>, <0x01 0x14>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-t-clk-post = <0x05>;
				qcom,mdss-dsi-t-clk-pre = <0x36>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x0a>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x07>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-pan-physical-height-dimension = <0x6e>;
				qcom,mdss-pan-physical-width-dimension = <0x3e>;
			};

			mdss_fb0: qcom,mdss_fb_primary {
				cell-index = <0x00>;
				compatible = "qcom,mdss-fb";
				phandle = <0x60>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x5d>;
				};
			};

			mdss_fb1: qcom,mdss_fb_wfd {
				cell-index = <0x01>;
				compatible = "qcom,mdss-fb";
				phandle = <0x68>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss-fb-map = <0x68>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss_pan_res = <0x500 0x2d0>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "memshare,peripheral";
				label = "modem";
				qcom,peripheral-size = <0x200000>;
			};
		};

		qcom,mpm2-sleep-counter@4a3000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4a3000 0x1000>;
		};

		qcom,mpm@601d0 {
			clock-names = "xo";
			clocks = <0x0a 0x2be48257>;
			compatible = "qcom,mpm-v2";
			interrupts = <0x00 0xab 0x01>;
			qcom,gic-map = <0x02 0xd8>, <0x32 0xac>, <0x35 0x68>, <0x3e 0xde>, <0xff 0x12>, <0xff 0x13>, <0xff 0x14>, <0xff 0x23>, <0xff 0x27>, <0xff 0x28>, <0xff 0x2f>, <0xff 0x38>, <0xff 0x39>, <0xff 0x3a>, <0xff 0x3b>, <0xff 0x3c>, <0xff 0x3d>, <0xff 0x41>, <0xff 0x4a>, <0xff 0x4b>, <0xff 0x4e>, <0xff 0x4f>, <0xff 0x61>, <0xff 0x66>, <0xff 0x83>, <0xff 0x8c>, <0xff 0x9b>, <0xff 0x9d>, <0xff 0xa6>, <0xff 0xaa>, <0xff 0xad>, <0xff 0xae>, <0xff 0xaf>, <0xff 0xb0>, <0xff 0xb1>, <0xff 0xb2>, <0xff 0xb3>, <0xff 0xb5>, <0xff 0xbc>, <0xff 0xbd>, <0xff 0xbe>, <0xff 0xbf>, <0xff 0xc0>, <0xff 0xc1>, <0xff 0xc2>, <0xff 0xc3>, <0xff 0xc4>, <0xff 0xc5>, <0xff 0xc6>, <0xff 0xc8>, <0xff 0xc9>, <0xff 0xca>, <0xff 0xcb>, <0xff 0xcc>, <0xff 0xcd>, <0xff 0xce>, <0xff 0xcf>, <0xff 0xef>, <0xff 0xf0>, <0xff 0xfd>, <0xff 0x10d>, <0xff 0x10e>, <0xff 0x113>, <0xff 0x114>;
			qcom,gic-parent = <0x01>;
			qcom,gpio-map = <0x03 0x6c>, <0x04 0x01>, <0x05 0x05>, <0x06 0x09>, <0x07 0x6b>, <0x08 0x62>, <0x09 0x61>, <0x0a 0x0b>, <0x0b 0x45>, <0x0c 0x0c>, <0x0d 0x0d>, <0x0e 0x14>, <0x0f 0x3e>, <0x10 0x36>, <0x11 0x15>, <0x12 0x34>, <0x13 0x19>, <0x14 0x33>, <0x15 0x32>, <0x16 0x1c>, <0x17 0x1f>, <0x18 0x22>, <0x19 0x23>, <0x1a 0x24>, <0x1b 0x25>, <0x1c 0x26>, <0x1d 0x31>, <0x1e 0x6d>, <0x1f 0x6e>, <0x20 0x6f>, <0x21 0x70>, <0x22 0x71>, <0x23 0x72>, <0x24 0x73>, <0x25 0x75>, <0x26 0x76>, <0x27 0x78>, <0x28 0x79>, <0x32 0x42>, <0x33 0x44>;
			qcom,gpio-parent = <0x48>;
			qcom,ipc-bit-offset = <0x01>;
			reg = <0x601d0 0x1000>, <0xb011008 0x04>;
			reg-names = "vmpm", "ipc";
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
			qcom,proc-img-to-load = "modem";
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
		};

		qcom,msm-cam@1800000 {
			compatible = "qcom,msm-cam";
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
		};

		qcom,msm-cpufreq@0 {
			compatible = "qcom,msm-cpufreq";
			qcom,cpufreq-table = <0x30d40>, <0x61a80>, <0x82352>, <0xc3500>, <0xf3c00>, <0x10b300>, <0x119400>, <0x127500>;
			reg = <0x00 0x04>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
		};

		qcom,msm-imem@8600000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,msm-imem";
			ranges = <0x00 0x8600000 0x1000>;
			reg = <0x8600000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-lpa {
			compatible = "qcom,msm-pcm-lpa";
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			qcom,vote-bms;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-auxpcm-data = <0x00>, <0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05>, <0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00>, <0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01>, <0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000>, <0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02>, <0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01>, <0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01>, <0x01>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
		};

		qcom,msm-thermal {
			compatible = "qcom,msm-thermal";
			qcom,core-control-mask = <0x0e>;
			qcom,core-limit-temp = <0x50>;
			qcom,core-temp-hysteresis = <0x0a>;
			qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor5", "tsens_tz_sensor4", "tsens_tz_sensor4";
			qcom,freq-control-mask = <0x0f>;
			qcom,freq-mitigation-control-mask = <0x01>;
			qcom,freq-mitigation-temp = <0x52>;
			qcom,freq-mitigation-temp-hysteresis = <0x0a>;
			qcom,freq-mitigation-value = <0x61a80>;
			qcom,freq-step = <0x02>;
			qcom,hotplug-temp = <0x52>;
			qcom,hotplug-temp-hysteresis = <0x0f>;
			qcom,limit-temp = <0x3c>;
			qcom,poll-ms = <0xfa>;
			qcom,sensor-id = <0x05>;
			qcom,temp-hysteresis = <0x0a>;
			qcom,vdd-restriction-temp = <0x05>;
			qcom,vdd-restriction-temp-hysteresis = <0x0a>;
			vdd-dig-supply = <0xfc>;

			qcom,vdd-apps-rstr {
				qcom,freq-req;
				qcom,levels = <0x82352 0xc3500 0xf3c00>;
				qcom,vdd-rstr-reg = "vdd-apps";
			};

			qcom,vdd-dig-rstr {
				qcom,levels = <0x05 0x07 0x07>;
				qcom,min-level = <0x01>;
				qcom,vdd-rstr-reg = "vdd-dig";
			};
		};

		qcom,msm-voice-svc {
			compatible = "qcom,msm-voice-svc";
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
		};

		qcom,mss@4080000 {
			clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
			clocks = <0x0a 0xe97a8354>, < 0x42 0x111cde81>, < 0x42 0x67544d62>, < 0x42 0xde2adeb1>;
			compatible = "qcom,pil-q6v56-mss";
			interrupts = <0x00 0x18 0x01>;
			linux,contiguous-region = <0xff>;
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";
			qcom,firmware-name = "modem";
			qcom,gpio-err-fatal = <0xfd 0x00 0x00>;
			qcom,gpio-err-ready = <0xfd 0x01 0x00>;
			qcom,gpio-force-stop = <0xfe 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0xfd 0x02 0x00>;
			qcom,gpio-ramdump-disable = <0xfd 0x0f 0x00>;
			qcom,gpio-stop-ack = <0xfd 0x03 0x00>;
			qcom,is-loadable;
			qcom,pil-self-auth;
			qcom,proxy-clock-names = "xo";
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x00>;
			qcom,vdd_pll = <0x1b7740>;
			reg = <0x4080000 0x100>, <0x4020000 0x40>, <0x1810000 0x04>, <0x194f000 0x10>, <0x1950000 0x08>, <0x1951000 0x08>;
			reg-names = "qdsp6_base", "rmb_base", "restart_reg_sec", "halt_q6", "halt_modem", "halt_nc";
			vdd_cx-supply = <0x5c>;
			vdd_mx-supply = <0xcf>;
			vdd_mx-uV = <0x100590>;
			vdd_pll-supply = <0xbc>;
		};

		qcom,pm@8600664 {
			compatible = "qcom,pm";
			qcom,pc-mode = "tz_l2_int";
			qcom,synced-clocks;
			qcom,use-sync-timer;
			reg = <0x8600664 0x40>;
		};

		qcom,pronto@a21b000 {
			clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			clocks = <0x0a 0x89dae6d0>, < 0x42 0xd390d2>, < 0x42 0x94de4919>, < 0x42 0xd4415c9b>, < 0x42 0x37a21414>;
			compatible = "qcom,pil-tz-generic";
			interrupts = <0x00 0x95 0x01>;
			linux,contiguous-region = <0x106>;
			qcom,firmware-name = "wcnss";
			qcom,gpio-err-fatal = <0x104 0x00 0x00>;
			qcom,gpio-err-ready = <0x104 0x01 0x00>;
			qcom,gpio-force-stop = <0x105 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0x104 0x02 0x00>;
			qcom,gpio-stop-ack = <0x104 0x03 0x00>;
			qcom,pas-id = <0x06>;
			qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-reg-names = "vdd_pronto_pll";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,scm_core_clk_src-freq = <0x4c4b400>;
			qcom,smem-id = <0x1a6>;
			qcom,ssctl-instance-id = <0x13>;
			qcom,sysmon-id = <0x06>;
			qcom,vdd_pronto_pll-uV-uA = <0x1b7740 0x4650>;
			reg = <0xa21b000 0x3000>;
			vdd_pronto_pll-supply = <0xbc>;
		};

		qcom,rmtfs_sharedmem@8e580000 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x01>;
			reg = <0x86680000 0x160000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-log@29dc00 {
			compatible = "qcom,rpm-log";
			qcom,offset-log-len = <0x28>;
			qcom,offset-log-len-mask = <0x2c>;
			qcom,offset-page-buffer-addr = <0x24>;
			qcom,offset-page-indices = <0x38>;
			qcom,offset-version = <0x04>;
			qcom,rpm-addr-phys = <0xfc000000>;
			reg = <0x29dc00 0x4000>;
		};

		qcom,rpm-master-stats@60150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x02>;
			qcom,masters = "APSS", "MPSS", "PRONTO";
			reg = <0x60150 0x2030>;
		};

		qcom,rpm-rbcpr-stats@0x29daa0 {
			compatible = "qcom,rpmrbcpr-stats";
			qcom,start-offset = <0x190010>;
			reg = <0x29daa0 0x1a0000>;
		};

		rpm_bus: qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0x0f>;

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l1: regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x12b128>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x12b128>;
					regulator-min-microvolt = <0x12b128>;
					regulator-name = "8916_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0a>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l10: regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x49>;
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "8916_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0b>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l11: regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x0b>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0c>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l12: regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x0c>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x1388>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0d>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l13: regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xbd>;
					qcom,init-voltage = <0x2eebb8>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2eebb8>;
					regulator-min-microvolt = <0x2eebb8>;
					regulator-name = "8916_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x1388>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0e>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l14: regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x1388>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0f>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l15: regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x1388>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l16: regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xe1>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l17: regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x4d>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2b7cd0>;
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-name = "8916_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l18: regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x2932e0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2932e0>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "8916_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l2: regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x43>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "8916_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l3: regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xcf>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x13a54c>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "8916_l3";
					status = "okay";
				};

				pm8916_l3_corner_ao: regulator-l3-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x108>;
					qcom,set = <0x01>;
					qcom,use-voltage-corner;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "8916_l3_corner_ao";
				};

				pm8916_l3_corner_so: regulator-l3-corner-so {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x01>;
					qcom,set = <0x02>;
					qcom,use-voltage-corner;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "8916_l3_corner_so";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l4: regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-voltage = <0x1f47d0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1f47d0>;
					regulator-min-microvolt = <0x1f47d0>;
					regulator-name = "8916_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x05>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l5: regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xbf>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x06>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l6: regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x4e>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x07>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l7: regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xbc>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l7";
					status = "okay";
				};

				pm8916_l7_ao: regulator-l7-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xb4>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x01>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l7_ao";
				};

				pm8916_l7_so: regulator-l7-so {
					compatible = "qcom,rpm-smd-regulator";
					qcom,init-enable = <0x00>;
					qcom,set = <0x02>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_l7_so";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x08>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l8: regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xbe>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2c4020>;
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-name = "8916_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x09>;
				qcom,resource-name = "ldoa";
				status = "okay";

				pm8916_l9: regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xd1>;
					qcom,init-voltage = <0x325aa0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "8916_l9";
					status = "okay";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "8916_s1";
					status = "disabled";
				};

				pm8916_s1_corner: regulator-s1-corner {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x5c>;
					qcom,set = <0x03>;
					qcom,use-voltage-corner;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "8916_s1_corner";
				};

				pm8916_s1_corner_ao: regulator-s1-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xb3>;
					qcom,set = <0x01>;
					qcom,use-voltage-corner;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "8916_s1_corner_ao";
				};

				pm8916_s1_floor_corner: regulator-s1-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xfc>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-corner;
					regulator-max-microvolt = <0x07>;
					regulator-min-microvolt = <0x01>;
					regulator-name = "8916_s1_floor_corner";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "8916_s2";
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "smpa";
				status = "okay";

				pm8916_s3: regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xd0>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "8916_s3";
					status = "okay";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "smpa";
				status = "okay";

				pm8916_s4: regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x4c>;
					qcom,init-voltage = <0x1b7740>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x200b20>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "8916_s4";
					status = "okay";
				};
			};
		};

		qcom,rpm-stats@29dba0 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x02>;
			reg = <0x29dba0 0x1000>;
			reg-names = "phys_addr_base";
		};

		clock_rpm: qcom,rpmcc@1800000 {
			#clock-cells = <0x01>;
			compatible = "qcom,rpmcc-8916";
			phandle = <0x0a>;
			reg = <0x1800000 0x80000>;
			reg-names = "cc_base";
		};

		qcom,smdpkt {
			compatible = "qcom,smdpkt";

			qcom,smdpkt-apr-apps2 {
				qcom,smdpkt-dev-name = "apr_apps2";
				qcom,smdpkt-port-name = "apr_apps2";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data12-cntl {
				qcom,smdpkt-dev-name = "smdcntl5";
				qcom,smdpkt-port-name = "DATA12_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data13-cntl {
				qcom,smdpkt-dev-name = "smdcntl6";
				qcom,smdpkt-port-name = "DATA13_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data14-cntl {
				qcom,smdpkt-dev-name = "smdcntl7";
				qcom,smdpkt-port-name = "DATA14_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data15-cntl {
				qcom,smdpkt-dev-name = "smdcntl9";
				qcom,smdpkt-port-name = "DATA15_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data16-cntl {
				qcom,smdpkt-dev-name = "smdcntl10";
				qcom,smdpkt-port-name = "DATA16_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data17-cntl {
				qcom,smdpkt-dev-name = "smdcntl11";
				qcom,smdpkt-port-name = "DATA17_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data22 {
				qcom,smdpkt-dev-name = "smd22";
				qcom,smdpkt-port-name = "DATA22";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data23-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev0";
				qcom,smdpkt-port-name = "DATA23_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data24-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev1";
				qcom,smdpkt-port-name = "DATA24_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data25-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev2";
				qcom,smdpkt-port-name = "DATA25_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data26-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev3";
				qcom,smdpkt-port-name = "DATA26_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data27-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev4";
				qcom,smdpkt-port-name = "DATA27_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data28-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev5";
				qcom,smdpkt-port-name = "DATA28_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data29-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev6";
				qcom,smdpkt-port-name = "DATA29_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data30-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev7";
				qcom,smdpkt-port-name = "DATA30_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data31-cntl {
				qcom,smdpkt-dev-name = "smdcnt_rev8";
				qcom,smdpkt-port-name = "DATA31_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data40-cntl {
				qcom,smdpkt-dev-name = "smdcntl8";
				qcom,smdpkt-port-name = "DATA40_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data5-cntl {
				qcom,smdpkt-dev-name = "smdcntl0";
				qcom,smdpkt-port-name = "DATA5_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data6-cntl {
				qcom,smdpkt-dev-name = "smdcntl1";
				qcom,smdpkt-port-name = "DATA6_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data7-cntl {
				qcom,smdpkt-dev-name = "smdcntl2";
				qcom,smdpkt-port-name = "DATA7_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data8-cntl {
				qcom,smdpkt-dev-name = "smdcntl3";
				qcom,smdpkt-port-name = "DATA8_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-data9-cntl {
				qcom,smdpkt-dev-name = "smdcntl4";
				qcom,smdpkt-port-name = "DATA9_CNTL";
				qcom,smdpkt-remote = "modem";
			};

			qcom,smdpkt-loopback {
				qcom,smdpkt-dev-name = "smd_pkt_loopback";
				qcom,smdpkt-port-name = "LOOPBACK";
				qcom,smdpkt-remote = "modem";
			};
		};

		qcom,smdtty {
			compatible = "qcom,smdtty";

			smdtty_apps_fm: qcom,smdtty-apps-fm {
				qcom,smdtty-port-name = "APPS_FM";
				qcom,smdtty-remote = "wcnss";
			};

			smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
				qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
				qcom,smdtty-remote = "wcnss";
			};

			smdtty_data1: qcom,smdtty-data1 {
				qcom,smdtty-port-name = "DATA1";
				qcom,smdtty-remote = "modem";
			};

			smdtty_data11: qcom,smdtty-data11 {
				qcom,smdtty-port-name = "DATA11";
				qcom,smdtty-remote = "modem";
			};

			smdtty_data21: qcom,smdtty-data21 {
				qcom,smdtty-port-name = "DATA21";
				qcom,smdtty-remote = "modem";
			};

			smdtty_data4: qcom,smdtty-data4 {
				qcom,smdtty-port-name = "DATA4";
				qcom,smdtty-remote = "modem";
			};

			smdtty_mbalbridge: qcom,smdtty-mbalbridge {
				qcom,smdtty-port-name = "MBALBRIDGE";
				qcom,smdtty-remote = "modem";
			};

			smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
				qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
				qcom,smdtty-remote = "wcnss";
			};

			smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
				qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
				qcom,smdtty-remote = "wcnss";
			};

			smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
				qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
				qcom,smdtty-remote = "wcnss";
			};

			smdtty_loopback: smdtty-loopback {
				qcom,smdtty-dev-name = "LOOPBACK_TTY";
				qcom,smdtty-port-name = "LOOPBACK";
				qcom,smdtty-remote = "modem";
			};
		};

		qcom,smem@86300000 {
			compatible = "qcom,smem";
			qcom,mpu-enabled;
			reg = <0x86300000 0x100000>, <0xb011008 0x04>, <0x60000 0x8000>, <0x193d000 0x08>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";

			qcom,smd-modem {
				compatible = "qcom,smd";
				interrupts = <0x00 0x19 0x01>;
				label = "modem";
				qcom,smd-edge = <0x00>;
				qcom,smd-irq-bitmask = <0x1000>;
				qcom,smd-irq-offset = <0x00>;
			};

			qcom,smd-rpm {
				compatible = "qcom,smd";
				interrupts = <0x00 0xa8 0x01>;
				label = "rpm";
				qcom,irq-no-suspend;
				qcom,not-loadable;
				qcom,smd-edge = <0x0f>;
				qcom,smd-irq-bitmask = <0x01>;
				qcom,smd-irq-offset = <0x00>;
			};

			qcom,smd-wcnss {
				compatible = "qcom,smd";
				interrupts = <0x00 0x8e 0x01>;
				label = "wcnss";
				qcom,smd-edge = <0x06>;
				qcom,smd-irq-bitmask = <0x20000>;
				qcom,smd-irq-offset = <0x00>;
			};

			qcom,smsm-modem {
				compatible = "qcom,smsm";
				interrupts = <0x00 0x1a 0x01>;
				qcom,smsm-edge = <0x00>;
				qcom,smsm-irq-bitmask = <0x2000>;
				qcom,smsm-irq-offset = <0x00>;
			};

			qcom,smsm-wcnss {
				compatible = "qcom,smsm";
				interrupts = <0x00 0x90 0x01>;
				qcom,smsm-edge = <0x06>;
				qcom,smsm-irq-bitmask = <0x80000>;
				qcom,smsm-irq-offset = <0x00>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x1b 0x01>;
			qcom,irq-bitmask = <0x4000>;
			qcom,remote-pid = <0x01>;
			reg = <0xb011008 0x04>;
		};

		qcom,smp2p-wcnss {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x8f 0x01>;
			qcom,irq-bitmask = <0x40000>;
			qcom,remote-pid = <0x04>;
			reg = <0xb011008 0x04>;
		};

		smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x3b>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x01>;
		};

		smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x3c>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
		};

		smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x3d>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x04>;
		};

		smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x3e>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x04>;
		};

		smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x39>;
			qcom,entry-name = "smp2p";
			qcom,is-inbound;
			qcom,remote-pid = <0x07>;
		};

		smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x3a>;
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x07>;
		};

		smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xfd>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x01>;
		};

		smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0xfe>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x01>;
		};

		smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x104>;
			qcom,entry-name = "slave-kernel";
			qcom,is-inbound;
			qcom,remote-pid = <0x04>;
		};

		smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,smp2pgpio";
			gpio-controller;
			interrupt-controller;
			phandle = <0x105>;
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x04>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x3b 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x3c 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_4_in {
			compatible = "qcom,smp2pgpio_test_smp2p_4_in";
			gpios = <0x3d 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_4_out {
			compatible = "qcom,smp2pgpio_test_smp2p_4_out";
			gpios = <0x3e 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_7_in {
			compatible = "qcom,smp2pgpio_test_smp2p_7_in";
			gpios = <0x39 0x00 0x00>;
		};

		qcom,smp2pgpio_test_smp2p_7_out {
			compatible = "qcom,smp2pgpio_test_smp2p_7_out";
			gpios = <0x3a 0x00 0x00>;
		};

		qcom,spm@b012000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,core-id = <0xffff>;
			qcom,cpu-vctl-mask = <0x0f>;
			qcom,name = "system-l2";
			qcom,pfm-port = <0x02>;
			qcom,phase-port = <0x01>;
			qcom,saw2-cfg = <0x1f>;
			qcom,saw2-pmic-data0 = <0x5030080>;
			qcom,saw2-pmic-data1 = <0x30000>;
			qcom,saw2-pmic-data4 = <0x10080>;
			qcom,saw2-pmic-data5 = <0x10000>;
			qcom,saw2-spm-cmd-gdhs = [00 20 32 6b c0 e0 d0 42 f0 03 50 4e 02 02 d0 e0 c0 22 6b 02 32 52 f0 0f];
			qcom,saw2-spm-cmd-pc = [00 32 b0 10 e0 d0 6b c0 42 51 11 07 01 41 b0 50 4e 02 02 c0 d0 12 e0 6b 02 32 50 0f];
			qcom,saw2-spm-cmd-ret = [00 03 00 0f];
			qcom,saw2-spm-ctl = <0x0e>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x00>;
			qcom,vctl-timeout-us = <0x32>;
			reg = <0xb012000 0x1000>;
		};

		qcom,spm@b089000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,core-id = <0x00>;
			qcom,name = "core0";
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
			qcom,saw2-spm-ctl = <0x0e>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-ver-reg = <0xfd0>;
			reg = <0xb089000 0x1000>;
		};

		qcom,spm@b099000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,core-id = <0x01>;
			qcom,name = "core1";
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
			qcom,saw2-spm-ctl = <0x0e>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-ver-reg = <0xfd0>;
			reg = <0xb099000 0x1000>;
		};

		qcom,spm@b0a9000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,core-id = <0x02>;
			qcom,name = "core2";
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
			qcom,saw2-spm-ctl = <0x0e>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-ver-reg = <0xfd0>;
			reg = <0xb0a9000 0x1000>;
		};

		qcom,spm@b0b9000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,spm-v2";
			qcom,core-id = <0x03>;
			qcom,name = "core3";
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76 0b 94 5b 80 10 26 30 0f];
			qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
			qcom,saw2-spm-ctl = <0x0e>;
			qcom,saw2-spm-dly = <0x3c102800>;
			qcom,saw2-ver-reg = <0xfd0>;
			reg = <0xb0b9000 0x1000>;
		};

		spmi_bus: qcom,spmi@200f000 {
			#address-cells = <0x01>;
			#interrupt-cells = <0x03>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupts = <0x00 0xbe 0x00>;
			phandle = <0xf9>;
			qcom,pmic-arb-channel = <0x00>;
			qcom,pmic-arb-ee = <0x00>;
			reg = <0x200f000 0x1000>, <0x2400000 0x400000>, <0x2c00000 0x400000>, <0x3800000 0x200000>, <0x200a000 0x2100>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm8916@0 {
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				reg = <0x00>;
				spmi-slave-container;

				pm8916_gpios: gpios {
					#address-cells = <0x01>;
					#gpio-cells = <0x02>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					label = "pm8916-gpio";
					phandle = <0xf3>;
					spmi-dev-container;

					gpio@c000 {
						qcom,pin-num = <0x01>;
						reg = <0xc000 0x100>;
						status = "disabled";
					};

					gpio@c100 {
						qcom,master-en = <0x01>;
						qcom,mode = <0x00>;
						qcom,pin-num = <0x02>;
						qcom,pull = <0x05>;
						qcom,src-sel = <0x02>;
						qcom,vin-sel = <0x02>;
						reg = <0xc100 0x100>;
					};

					gpio@c200 {
						qcom,pin-num = <0x03>;
						reg = <0xc200 0x100>;
						status = "disabled";
					};

					gpio@c300 {
						qcom,pin-num = <0x04>;
						reg = <0xc300 0x100>;
						status = "disabled";
					};
				};

				pm8916_mpps: mpps {
					#address-cells = <0x01>;
					#gpio-cells = <0x02>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					label = "pm8916-mpp";
					phandle = <0x5f>;
					spmi-dev-container;

					mpp@a000 {
						qcom,pin-num = <0x01>;
						reg = <0xa000 0x100>;
						status = "disabled";
					};

					mpp@a100 {
						qcom,pin-num = <0x02>;
						reg = <0xa100 0x100>;
						status = "disabled";
					};

					mpp@a200 {
						qcom,pin-num = <0x03>;
						reg = <0xa200 0x100>;
						status = "disabled";
					};

					mpp@a300 {
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
						qcom,mode = <0x01>;
						qcom,pin-num = <0x04>;
						qcom,src-sel = <0x04>;
						qcom,vin-sel = <0x00>;
						reg = <0xa300 0x100>;
					};
				};

				pm8916_chg: qcom,charger {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-linear-charger";
					qcom,batt-cold-percentage = <0x50>;
					qcom,batt-hot-percentage = <0x19>;
					qcom,chg-adc_tm = <0xd6>;
					qcom,chg-vadc = <0xf7>;
					qcom,cool-bat-decidegc = <0x64>;
					qcom,cool-bat-mv = <0x1004>;
					qcom,ibatmax-cool-ma = <0x168>;
					qcom,ibatmax-warm-ma = <0x168>;
					qcom,ibatsafe-ma = <0x5a0>;
					qcom,resume-soc = <0x63>;
					qcom,tchg-mins = <0xe8>;
					qcom,thermal-mitigation = <0x5a0 0x2d0 0x276 0x00>;
					qcom,vddmax-mv = <0x1068>;
					qcom,vddsafe-mv = <0x1068>;
					qcom,vinmin-mv = <0x10d4>;
					qcom,warm-bat-decidegc = <0x1c2>;
					qcom,warm-bat-mv = <0x1004>;
					spmi-dev-container;
					status = "ok";

					qcom,bat-if@1200 {
						interrupt-names = "bat-temp-ok", "batt-pres";
						interrupts = <0x00 0x12 0x01>, <0x00 0x12 0x00>;
						reg = <0x1200 0x100>;
					};

					qcom,chg-misc@1600 {
						reg = <0x1600 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chg-done", "chg-failed", "fast-chg-on", "vbat-det-lo";
						interrupts = <0x00 0x10 0x07>, <0x00 0x10 0x06>, <0x00 0x10 0x05>, <0x00 0x10 0x00>;
						reg = <0x1000 0x100>;
					};

					qcom,usb-chgpth@1300 {
						interrupt-names = "usb-over-temp", "chg-gone", "usbin-valid";
						interrupts = <0x00 0x13 0x04>, <0x00 0x13 0x02>, <0x00 0x13 0x01>;
						reg = <0x1300 0x100>;
					};
				};

				pm8916_leds: qcom,leds@a100 {
					compatible = "qcom,leds-qpnp";
					label = "mpp";
					reg = <0xa100 0x100>;
					status = "okay";

					qcom,led_mpp_2 {
						label = "mpp";
						linux,default-trigger = "none";
						linux,name = "button-backlight";
						qcom,current-setting = <0x05>;
						qcom,default-state = "off";
						qcom,id = <0x06>;
						qcom,max-current = <0x28>;
						qcom,mode = "manual";
						qcom,mode-ctrl = <0x60>;
						qcom,source-sel = <0x01>;
					};
				};

				pm8916_rtc: qcom,pm8916_rtc {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-rtc";
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					qcom,qpnp-rtc-write = <0x00>;
					spmi-dev-container;

					qcom,pm8916_rtc_alarm@6100 {
						interrupts = <0x00 0x61 0x01>;
						reg = <0x6100 0x100>;
					};

					qcom,pm8916_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};
				};

				pm8916_pon: qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin";
					interrupts = <0x00 0x08 0x00>, <0x00 0x08 0x01>;
					qcom,clear-warm-reset;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x2810>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x01>;
						qcom,support-reset = <0x01>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x01>;
						qcom,pull-up = <0x01>;
					};
				};

				pm8916_revid: qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0xf6>;
					reg = <0x100 0x100>;
				};

				pm8916_tz: qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					interrupts = <0x00 0x24 0x00>;
					label = "pm8916_tz";
					qcom,channel-num = <0x08>;
					qcom,temp_alarm-vadc = <0xf7>;
					qcom,threshold-set = <0x00>;
					reg = <0x2400 0x100>;
				};

				pm8916_bms: qcom,vmbms {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-vm-bms";
					qcom,battery-data = <0xf8>;
					qcom,bms-adc_tm = <0xd6>;
					qcom,bms-vadc = <0xf7>;
					qcom,calculate-soc-ms = <0x4e20>;
					qcom,force-s2-in-charging;
					qcom,force-s3-on-suspend;
					qcom,low-soc-calculate-soc-ms = <0x1388>;
					qcom,low-soc-calculate-soc-threshold = <0x0f>;
					qcom,low-soc-fifo-length = <0x02>;
					qcom,low-voltage-calculate-soc-ms = <0x3e8>;
					qcom,low-voltage-threshold = <0x34a490>;
					qcom,max-voltage-uv = <0x401640>;
					qcom,pmic-revid = <0xf6>;
					qcom,r-conn-mohm = <0x00>;
					qcom,report-charger-eoc;
					qcom,s2-fifo-length = <0x05>;
					qcom,s3-ocv-tolerence-uv = <0x4b0>;
					qcom,shutdown-soc-valid-limit = <0x64>;
					qcom,v-cutoff-uv = <0x33e140>;
					qcom,volatge-soc-timeout-ms = <0xea60>;
					spmi-dev-container;
					status = "ok";

					qcom,batt-pres-status@1208 {
						reg = <0x1208 0x01>;
					};

					qcom,qpnp-chg-pres@1008 {
						reg = <0x1008 0x01>;
					};

					qcom,vm-bms@4000 {
						interrupt-names = "leave_cv", "enter_cv", "good_ocv", "ocv_thr", "fifo_update_done", "fsm_state_change";
						interrupts = <0x00 0x40 0x00>, <0x00 0x40 0x01>, <0x00 0x40 0x02>, <0x00 0x40 0x03>, <0x00 0x40 0x04>, <0x00 0x40 0x05>;
						reg = <0x4000 0x100>;
					};
				};

				pm8916_vadc: vadc@3100 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,qpnp-vadc";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x00 0x31 0x00>;
					phandle = <0xf7>;
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,pmic-revid = <0xf6>;
					qcom,vadc-poll-eoc;
					reg = <0x3100 0x100>;

					chan@0 {
						label = "usb_in";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x07>;
						qcom,scale-function = <0x00>;
						reg = <0x00>;
					};

					chan@2 {
						label = "ireg_fb";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x06>;
						qcom,scale-function = <0x00>;
						reg = <0x02>;
					};

					chan@30 {
						label = "batt_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x0b>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x01>;
						reg = <0x30>;
					};

					chan@31 {
						label = "batt_id";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x0b>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x00>;
						reg = <0x31>;
					};

					chan@32 {
						label = "xo_therm";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x04>;
						reg = <0x32>;
					};

					chan@36 {
						label = "pa_therm0";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x02>;
						reg = <0x36>;
					};

					chan@3c {
						label = "xo_therm_buf";
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x02>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x04>;
						reg = <0x3c>;
					};

					chan@5 {
						label = "vcoin";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x05>;
					};

					chan@6 {
						label = "vbat_sns";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x06>;
					};

					chan@7 {
						label = "vph_pwr";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x07>;
					};

					chan@8 {
						label = "die_temp";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x03>;
						reg = <0x08>;
					};

					chan@9 {
						label = "ref_625mv";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x00>;
						reg = <0x09>;
					};

					chan@a {
						label = "ref_1250v";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x00>;
						reg = <0x0a>;
					};

					chan@b {
						label = "chg_temp";
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x03>;
						reg = <0x0b>;
					};
				};

				pm8916_adc_tm: vadc@3400 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,qpnp-adc-tm";
					interrupt-names = "eoc-int-en-set", "high-thr-en-set", "low-thr-en-set";
					interrupts = <0x00 0x34 0x00>, <0x00 0x34 0x03>, <0x00 0x34 0x04>;
					phandle = <0xd6>;
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,adc_tm-vadc = <0xf7>;
					reg = <0x3400 0x100>;

					chan@30 {
						label = "batt_therm";
						qcom,btm-channel-number = <0x48>;
						qcom,calibration-type = "ratiometric";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x03>;
						qcom,hw-settle-time = <0x0b>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,scale-function = <0x01>;
						reg = <0x30>;
					};

					chan@6 {
						label = "vbat_sns";
						qcom,btm-channel-number = <0x68>;
						qcom,calibration-type = "absolute";
						qcom,decimation = <0x00>;
						qcom,fast-avg-setup = <0x03>;
						qcom,hw-settle-time = <0x0b>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,scale-function = <0x00>;
						reg = <0x06>;
					};
				};
			};

			qcom,pm8916@1 {
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				reg = <0x01>;
				spmi-slave-container;

				pm8916_tombak_dig: msm8x16_wcd_codec@f000 {
					cdc-vdd-mic-bias-supply = <0xbd>;
					cdc-vdd-pa-supply = <0xbf>;
					cdc-vdd-px-supply = <0x4c>;
					cdc-vdda-cp-supply = <0x4c>;
					cdc-vdda-h-supply = <0xbf>;
					compatible = "qcom,wcd-spmi";
					interrupt-names = "spk_cnp_int", "spk_clip_int", "spk_ocp_int", "ins_rem_det1", "but_rel_det", "but_press_det", "ins_rem_det", "mbhc_int";
					interrupt-parent = <0xf9>;
					interrupts = <0x01 0xf0 0x00>, <0x01 0xf0 0x01>, <0x01 0xf0 0x02>, <0x01 0xf0 0x03>, <0x01 0xf0 0x04>, <0x01 0xf0 0x05>, <0x01 0xf0 0x06>, <0x01 0xf0 0x07>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
					qcom,cdc-static-supplies = "cdc-vdda-h", "cdc-vdd-px", "cdc-vdd-pa", "cdc-vdda-cp";
					qcom,cdc-vdd-mic-bias-current = <0x61a8>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2eebb8 0x2eebb8>;
					qcom,cdc-vdd-pa-current = <0x1388>;
					qcom,cdc-vdd-pa-voltage = <0x1b7740 0x1b7740>;
					qcom,cdc-vdd-px-current = <0xbbfd0>;
					qcom,cdc-vdd-px-voltage = <0x1b7740 0x2191c0>;
					qcom,cdc-vdda-cp-current = <0xbbfd0>;
					qcom,cdc-vdda-cp-voltage = <0x1b7740 0x2191c0>;
					qcom,cdc-vdda-h-current = <0x4e20>;
					qcom,cdc-vdda-h-voltage = <0x1b7740 0x1b7740>;
					reg = <0xf000 0x100>;
				};

				pm8916_tombak_analog: msm8x16_wcd_codec@f100 {
					compatible = "qcom,wcd-spmi";
					interrupt-names = "ear_ocp_int", "hphr_ocp_int", "hphl_ocp_det", "ear_cnp_int", "hphr_cnp_int", "hphl_cnp_int";
					interrupt-parent = <0xf9>;
					interrupts = <0x01 0xf1 0x00>, <0x01 0xf1 0x01>, <0x01 0xf1 0x02>, <0x01 0xf1 0x03>, <0x01 0xf1 0x04>, <0x01 0xf1 0x05>;
					reg = <0xf100 0x100>;
				};

				pm8916_pwm: pwm@bc00 {
					#pwm-cells = <0x02>;
					compatible = "qcom,qpnp-pwm";
					qcom,channel-id = <0x00>;
					qcom,supported-sizes = <0x06>, <0x09>;
					reg = <0xbc00 0x100>;
					reg-names = "qpnp-lpg-channel-base";
				};

				pm8916_vib: qcom,vibrator@c000 {
					compatible = "qcom,qpnp-vibrator";
					label = "vibrator";
					qcom,vib-timeout-ms = <0x3a98>;
					qcom,vib-vtg-level-mV = <0xc1c>;
					reg = <0xc000 0x100>;
					status = "okay";
				};

				pm8916_bcm: qpnp-buck-current-monitor@1800 {
					compatible = "qcom,qpnp-buck-current-monitor";
					interrupt-names = "iwarning", "icritical";
					interrupts = <0x01 0x18 0x00>, <0x01 0x18 0x01>;
					qcom,enable-current-monitor;
					qcom,icrit-init-threshold-pc = <0x5a>;
					qcom,icrit-polling-delay-msec = <0x3e8>;
					qcom,iwarn-init-threshold-pc = <0x46>;
					qcom,iwarn-polling-delay-msec = <0x7d0>;
					reg = <0x1800 0x100>;
					status = "disabled";
				};

				regulator@1400 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-regulator";
					reg = <0x1400 0x300>;
					regulator-name = "8916_s1";
					spmi-dev-container;
					status = "disabled";

					qcom,ctl@1400 {
						reg = <0x1400 0x100>;
					};

					qcom,freq@1600 {
						reg = <0x1600 0x100>;
					};

					qcom,ps@1500 {
						reg = <0x1500 0x100>;
					};
				};

				regulator@1700 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-regulator";
					reg = <0x1700 0x300>;
					regulator-name = "8916_s2";
					spmi-dev-container;
					status = "disabled";

					qcom,ctl@1700 {
						reg = <0x1700 0x100>;
					};

					qcom,freq@1900 {
						reg = <0x1900 0x100>;
					};

					qcom,ps@1800 {
						reg = <0x1800 0x100>;
					};
				};

				regulator@1a00 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-regulator";
					reg = <0x1a00 0x300>;
					regulator-name = "8916_s3";
					spmi-dev-container;
					status = "disabled";

					qcom,ctl@1a00 {
						reg = <0x1a00 0x100>;
					};

					qcom,freq@1c00 {
						reg = <0x1c00 0x100>;
					};

					qcom,ps@1b00 {
						reg = <0x1b00 0x100>;
					};
				};

				regulator@1d00 {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-regulator";
					reg = <0x1d00 0x300>;
					regulator-name = "8916_s4";
					spmi-dev-container;
					status = "disabled";

					qcom,ctl@1d00 {
						reg = <0x1d00 0x100>;
					};

					qcom,freq@1f00 {
						reg = <0x1f00 0x100>;
					};

					qcom,ps@1e00 {
						reg = <0x1e00 0x100>;
					};
				};

				regulator@4000 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4000 0x100>;
					regulator-name = "8916_l1";
					status = "disabled";
				};

				regulator@4100 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4100 0x100>;
					regulator-name = "8916_l2";
					status = "disabled";
				};

				regulator@4200 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4200 0x100>;
					regulator-name = "8916_l3";
					status = "disabled";
				};

				regulator@4300 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4300 0x100>;
					regulator-name = "8916_l4";
					status = "disabled";
				};

				regulator@4400 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4400 0x100>;
					regulator-name = "8916_l5";
					status = "disabled";
				};

				regulator@4500 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4500 0x100>;
					regulator-name = "8916_l6";
					status = "disabled";
				};

				regulator@4600 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4600 0x100>;
					regulator-name = "8916_l7";
					status = "disabled";
				};

				regulator@4700 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4700 0x100>;
					regulator-name = "8916_l8";
					status = "disabled";
				};

				regulator@4800 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4800 0x100>;
					regulator-name = "8916_l9";
					status = "disabled";
				};

				regulator@4900 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4900 0x100>;
					regulator-name = "8916_l10";
					status = "disabled";
				};

				regulator@4a00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4a00 0x100>;
					regulator-name = "8916_l11";
					status = "disabled";
				};

				regulator@4b00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4b00 0x100>;
					regulator-name = "8916_l12";
					status = "disabled";
				};

				regulator@4c00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4c00 0x100>;
					regulator-name = "8916_l13";
					status = "disabled";
				};

				regulator@4d00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4d00 0x100>;
					regulator-name = "8916_l14";
					status = "disabled";
				};

				regulator@4e00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4e00 0x100>;
					regulator-name = "8916_l15";
					status = "disabled";
				};

				regulator@4f00 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x4f00 0x100>;
					regulator-name = "8916_l16";
					status = "disabled";
				};

				regulator@5000 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x5000 0x100>;
					regulator-name = "8916_l17";
					status = "disabled";
				};

				regulator@5100 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x5100 0x100>;
					regulator-name = "8916_l18";
					status = "disabled";
				};

				pm8916_s2: spm-regulator@1700 {
					compatible = "qcom,spm-regulator";
					phandle = <0x107>;
					reg = <0x1700 0x100>;
					regulator-max-microvolt = <0x149970>;
					regulator-min-microvolt = <0x100590>;
					regulator-name = "8916_s2";
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,device-type = <0x03>;
			qcom,pipe-attr-ee;
		};

		qcom,usbbam@78c4000 {
			compatible = "qcom,usb-bam-msm";
			interrupt-names = "hsusb";
			interrupts = <0x00 0x87 0x00>;
			qcom,disable-clk-gating;
			qcom,ignore-core-reset-ack;
			qcom,usb-bam-fifo-baseaddr = <0x8603800>;
			qcom,usb-bam-num-pipes = <0x02>;
			reg = <0x78c4000 0x15000>;
			reg-names = "hsusb";

			qcom,pipe0 {
				label = "hsusb-qdss-in-0";
				qcom,bam-type = <0x01>;
				qcom,data-fifo-offset = <0x00>;
				qcom,data-fifo-size = <0x600>;
				qcom,descriptor-fifo-offset = <0x600>;
				qcom,descriptor-fifo-size = <0x200>;
				qcom,dir = <0x01>;
				qcom,dst-bam-physical-address = <0x78c4000>;
				qcom,dst-bam-pipe-index = <0x00>;
				qcom,peer-bam = <0x01>;
				qcom,pipe-num = <0x00>;
				qcom,reset-bam-on-connect;
				qcom,src-bam-physical-address = <0x884000>;
				qcom,src-bam-pipe-index = <0x00>;
				qcom,usb-bam-mem-type = <0x03>;
			};
		};

		qcom,venus@1de0000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			clocks = <0x42 0xf76a02bb>, < 0x42 0x8d778c6>, < 0x42 0xcdf4c8f6>, < 0x42 0xd390d2>, < 0x42 0x94de4919>, < 0x42 0xd4415c9b>, < 0x42 0x37a21414>;
			compatible = "qcom,pil-tz-generic";
			linux,contiguous-region = <0xfb>;
			qcom,firmware-name = "venus";
			qcom,pas-id = <0x09>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "scm_core_clk", "scm_iface_clk", "scm_bus_clk", "scm_core_clk_src";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x1388>;
			qcom,scm_core_clk_src-freq = <0x4c4b400>;
			reg = <0x1de0000 0x4000>;
			vdd-supply = <0xfa>;
		};

		qcom,vfe@1b10000 {
			cell-index = <0x00>;
			clock-names = "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk", "bus_clk", "camss_ahb_clk";
			clocks = <0x42 0x4e814a78>, < 0x42 0xa0c2bd8f>, < 0x42 0xaaa3cd97>, < 0x42 0xcc73453c>, < 0x42 0x4050f47a>, < 0x42 0x77fe2384>, < 0x42 0x9894b414>;
			compatible = "qcom,vfe40";
			interrupt-names = "vfe";
			interrupts = <0x00 0x39 0x00>;
			qcom,clock-rates = <0x00 0xfe50fb0 0x00 0x00 0x00 0x00 0x00>;
			qos-entries = <0x08>;
			qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8 0x2dc 0x2e0>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0x1aaa5>;
			reg = <0x1b10000 0x1000>, <0x1b40000 0x200>;
			reg-names = "vfe", "vfe_vbif";
			vdd-supply = <0x44>;
		};

		qcom,vidc@1d00000 {
			clock-names = "core_clk", "iface_clk", "bus_clk";
			clocks = <0x42 0xf76a02bb>, < 0x42 0x8d778c6>, < 0x42 0xcdf4c8f6>;
			compatible = "qcom,msm-vidc";
			interrupts = <0x00 0x2c 0x00>;
			qcom,clock-configs = <0x01 0x00 0x00>;
			qcom,clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,enable-idle-indicator;
			qcom,hfi = "venus";
			qcom,load-freq-tbl = <0x56220 0xd9fb390 0xffffffff>, <0x56220 0xd9fb390 0x55555555>, <0x3bc40 0x9896800 0xffffffff>, <0x3bc40 0x9896800 0x55555555>, <0x1a5e0 0x5f5e100 0xffffffff>, <0x1a5e0 0x5f5e100 0x55555555>;
			qcom,max-hw-load = <0x56220>;
			qcom,reg-presets = <0xe0020 0x5555556>, <0xe0024 0x5555556>, <0x80124 0x03>;
			qcom,sw-power-collapse;
			reg = <0x1d00000 0xff000>;
			venus-supply = <0xfa>;

			qcom,msm-bus-clients {

				qcom,msm-bus-client@0 {
					qcom,bus-configs = <0x1000414>;
					qcom,msm-bus,name = "venc-ddr";
					qcom,msm-bus,num-cases = <0x06>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00>, <0x3f 0x200 0x209e0 0xa4a60>, <0x3f 0x200 0x61e04 0x1076d8>, <0x3f 0x200 0x61e04 0x1076d8>, <0x3f 0x200 0xddd38 0x177640>, <0x3f 0x200 0xddd38 0x177640>;
				};

				qcom,msm-bus-client@1 {
					qcom,bus-configs = <0x30fcfff>;
					qcom,msm-bus,name = "vdec-ddr";
					qcom,msm-bus,num-cases = <0x06>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00>, <0x3f 0x200 0x18510 0xcb19c>, <0x3f 0x200 0x48f94 0xcb19c>, <0x3f 0x200 0x48f94 0xcb19c>, <0x3f 0x200 0xa56e0 0x144f38>, <0x3f 0x200 0xa56e0 0x144f38>;
				};
			};

			qcom,vidc-iommu-domains {

				qcom,domain-ns {
					qcom,vidc-domain-phandle = <0x100>;
					qcom,vidc-partition-buffer-types = <0x7ff>, <0x800>;
				};

				qcom,domain-sec-bs {
					qcom,vidc-domain-phandle = <0x101>;
					qcom,vidc-partition-buffer-types = <0x241>;
				};

				qcom,domain-sec-np {
					qcom,vidc-domain-phandle = <0x103>;
					qcom,vidc-partition-buffer-types = <0x480>;
				};

				qcom,domain-sec-px {
					qcom,vidc-domain-phandle = <0x102>;
					qcom,vidc-partition-buffer-types = <0x106>;
				};
			};
		};

		qcom,wcnss-wlan@0a000000 {
			clock-names = "xo", "rf_clk", "measure", "wcnss_debug";
			clocks = <0x0a 0x116b76f>, < 0x0a 0x24a30992>, < 0xd5 0x8121ac15>, < 0x42 0x709f430b>;
			compatible = "qcom,wcnss_wlan";
			gpios = <0x48 0x28 0x00>, < 0x48 0x29 0x00>, < 0x48 0x2a 0x00>, < 0x48 0x2b 0x00>, < 0x48 0x2c 0x00>;
			interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";
			interrupts = <0x00 0x91 0x00 0x00 0x92 0x00>;
			pinctrl-0 = <0xd2>;
			pinctrl-1 = <0xd3>;
			pinctrl-2 = <0xd4>;
			pinctrl-names = "wcnss_default", "wcnss_sleep", "wcnss_gpio_default";
			qcom,has-autodetect-xo;
			qcom,has-pronto-hw;
			qcom,iris-vdddig-supply = <0xbf>;
			qcom,iris-vddpa-supply = <0xd1>;
			qcom,iris-vddrfa-supply = <0xd0>;
			qcom,iris-vddxo-supply = <0xbc>;
			qcom,is-pronto-vt;
			qcom,pronto-vddcx-supply = <0x5c>;
			qcom,pronto-vddmx-supply = <0xcf>;
			qcom,pronto-vddpx-supply = <0xbc>;
			qcom,wcnss-adc_tm = <0xd6>;
			qcom,wlan-rx-buff-count = <0x200>;
			reg = <0xa000000 0x280000>, <0xb011008 0x04>, <0xa21b000 0x3000>, <0x3204000 0x100>, <0x3200800 0x200>, <0xa100400 0x200>, <0xa205050 0x200>, <0xa219000 0x20>, <0xa080488 0x08>, <0xa080fb0 0x08>, <0xa08040c 0x08>, <0xa0120a8 0x08>, <0xa012448 0x08>, <0xa080c00 0x01>;
			reg-names = "wcnss_mmio", "wcnss_fiq", "pronto_phy_base", "riva_phy_base", "riva_ccu_base", "pronto_a2xb_base", "pronto_ccpu_base", "pronto_saw2_base", "wlan_tx_phy_aborts", "wlan_brdg_err_source", "wlan_tx_status", "alarms_txctl", "alarms_tactl", "pronto_mcu_base";
		};

		qcom,wdt@b017000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x00 0x03 0x00>, <0x00 0x04 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2710>;
			reg = <0xb017000 0x1000>;
			reg-names = "wdt-base";
		};

		qcom_crypto: qcrypto@720000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x42 0x37a21414>, < 0x42 0xd390d2>, < 0x42 0x94de4919>, < 0x42 0xd4415c9b>;
			compatible = "qcom,qcrypto";
			interrupts = <0x00 0xcf 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-opp-freq = <0x5f5e100>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00>, <0x37 0x200 0x3c0f00 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			reg = <0x720000 0x20000>, <0x704000 0x20000>;
			reg-names = "crypto-base", "crypto-bam-base";
			status = "okay";
		};

		qpdi: qpdi@1941000 {
			compatible = "qcom,coresight-qpdi";
			coresight-id = <0x24>;
			coresight-name = "coresight-qpdi";
			coresight-nr-inports = <0x00>;
			qcom,vdd-current-level = <0x3a98 0x61a80>;
			qcom,vdd-io-current-level = <0xc8 0xc350>;
			qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			reg = <0x1941000 0x04>;
			reg-names = "qpdi-base";
			vdd-io-supply = <0x0c>;
			vdd-supply = <0x0b>;
		};

		qcom_rng: qrng@22000 {
			clock-names = "iface_clk";
			clocks = <0x42 0x397e7eaa>;
			compatible = "qcom,msm-rng";
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00>, <0x01 0x26a 0x00 0x320>;
			qcom,msm-rng-iface-clk;
			reg = <0x22000 0x200>;
			status = "okay";
		};

		qcom_seecom: qseecom@86000000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x42 0x37a21414>, < 0x42 0xd390d2>, < 0x42 0x94de4919>, < 0x42 0xd4415c9b>;
			compatible = "qcom,qseecom";
			qcom,ce-opp-freq = <0x5f5e100>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00>, <0x37 0x200 0x00 0x00>, <0x37 0x200 0x1d4c0 0x124f80>, <0x37 0x200 0x60180 0x3c0f00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,support-bus-scaling;
			qcom,support-fde;
			reg = <0x86000000 0x300000>;
			reg-names = "secapp-region";
			status = "okay";
		};

		mem_acc_vreg_corner: regulator@1946000 {
			compatible = "qcom,mem-acc-regulator";
			phandle = <0x109>;
			qcom,acc-sel-l1-bit-pos = <0x00>;
			qcom,acc-sel-l2-bit-pos = <0x08>;
			qcom,corner-acc-map = <0x00 0x01 0x01>;
			qcom,l1-config-skip-fuse-sel = <0x00 0x34 0x01 0x01 0x00>;
			reg = <0x1946000 0x04>, <0x1946000 0x04>, <0x58000 0x1000>;
			reg-names = "acc-sel-l1", "acc-sel-l2", "efuse_addr";
			regulator-max-microvolt = <0x03>;
			regulator-min-microvolt = <0x01>;
			regulator-name = "mem_acc_corner";
		};

		apc_vreg_corner: regulator@b018000 {
			compatible = "qcom,cpr-regulator";
			interrupts = <0x00 0x0f 0x00>;
			mem-acc-supply = <0x109>;
			phandle = <0xb6>;
			qcom,cpr-apc-volt-step = <0x30d4>;
			qcom,cpr-corner-frequency-map = <0x01 0xbebc200>, <0x02 0x17d78400>, <0x03 0x1fc9f850>, <0x04 0x2faf0800>, <0x05 0x3b826000>, <0x06 0x413b3800>, <0x07 0x44aa2000>, <0x08 0x48190800>;
			qcom,cpr-corner-map = <0x01 0x01 0x02 0x02 0x03 0x03 0x03 0x03>;
			qcom,cpr-down-threshold = <0x02>;
			qcom,cpr-enable;
			qcom,cpr-fuse-bp-cpr-disable = <0x39>;
			qcom,cpr-fuse-corners = <0x03>;
			qcom,cpr-fuse-init-voltage = <0x1b 0x24 0x06 0x00>, <0x1b 0x12 0x06 0x00>, <0x1b 0x00 0x06 0x00>;
			qcom,cpr-fuse-ro-sel = <0x36 0x36 0x36>;
			qcom,cpr-fuse-row = <0x1b 0x00>;
			qcom,cpr-fuse-target-quot = <0x2a 0x18 0x06>;
			qcom,cpr-gcnt-time = <0x01>;
			qcom,cpr-idle-clocks = <0x0f>;
			qcom,cpr-init-voltage-ref = <0x100590 0x118c30 0x149970>;
			qcom,cpr-init-voltage-step = <0x2710>;
			qcom,cpr-irq-line = <0x00>;
			qcom,cpr-quot-adjust-scaling-factor-max = <0x28a>;
			qcom,cpr-ref-clk = <0x4b00>;
			qcom,cpr-speed-bin-max-corners = <0x00 0x00 0x02 0x04 0x08>, <0x01 0x00 0x02 0x04 0x07>;
			qcom,cpr-step-quotient = <0x1a>;
			qcom,cpr-timer-cons-down = <0x02>;
			qcom,cpr-timer-cons-up = <0x00>;
			qcom,cpr-timer-delay = <0x1388>;
			qcom,cpr-up-threshold = <0x00>;
			qcom,cpr-voltage-ceiling = <0x100590 0x118c30 0x149970>;
			qcom,cpr-voltage-floor = <0x100590 0x100590 0x11bd04>;
			qcom,speed-bin-fuse-sel = <0x00 0x37 0x02 0x00>;
			qcom,vdd-apc-step-down-limit = <0x01>;
			qcom,vdd-apc-step-up-limit = <0x01>;
			qcom,vdd-mx-corner-map = <0x04 0x05 0x07>;
			qcom,vdd-mx-vmax = <0x07>;
			qcom,vdd-mx-vmin-method = <0x04>;
			reg = <0xb018000 0x1000>, <0xb011064 0x04>, <0x58000 0x1000>;
			reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
			regulator-max-microvolt = <0x08>;
			regulator-min-microvolt = <0x01>;
			regulator-name = "apc_corner";
			vdd-apc-supply = <0x107>;
			vdd-mx-supply = <0x108>;
		};

		replicator: replicator@824000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "qcom,coresight-replicator";
			coresight-child-list = <0x2d 0x2e>;
			coresight-child-ports = <0x00 0x00>;
			coresight-id = <0x02>;
			coresight-name = "coresight-replicator";
			coresight-nr-inports = <0x01>;
			coresight-outports = <0x00 0x01>;
			phandle = <0x2f>;
			reg = <0x824000 0x1000>;
			reg-names = "replicator-base";
		};

		restart@4ab000 {
			compatible = "qcom,pshold";
			reg = <0x4ab000 0x04>;
		};

		rpm_etm0 {
			compatible = "qcom,coresight-rpm-etm";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x00>;
			coresight-id = <0x0e>;
			coresight-name = "coresight-rpm-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
		};

		sdhc_1: sdhci@07824000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x691e0caa>, < 0x42 0x9ad6fb96>;
			compatible = "qcom,sdhci-msm";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x00 0x7b 0x00>, <0x00 0x8a 0x00>;
			pinctrl-0 = <0xc0 0xc1 0xc2>;
			pinctrl-1 = <0xc3 0xc4 0xc5>;
			pinctrl-names = "active", "sleep";
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
			qcom,bus-width = <0x08>;
			qcom,clk-rates = <0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xa988e10>;
			qcom,cpu-dma-latency-us = <0x2bd>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00>, <0x4e 0x200 0x640 0xc80>, <0x4e 0x200 0x13880 0x27100>, <0x4e 0x200 0x186a0 0x30d40>, <0x4e 0x200 0x30d40 0x61a80>, <0x4e 0x200 0x61a80 0xc3500>, <0x4e 0x200 0x61a80 0xc3500>, <0x4e 0x200 0x1f4000 0x3e8000>;
			qcom,nonremovable;
			qcom,vdd-current-level = <0xc8 0x61a80>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-current-level = <0xc8 0xea60>;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-voltage-level = <0x2c4020 0x2c4020>;
			reg = <0x7824900 0x11c>, <0x7824000 0x800>;
			reg-names = "hc_mem", "core_mem";
			status = "ok";
			vdd-io-supply = <0xbf>;
			vdd-supply = <0xbe>;
		};

		sdhc_2: sdhci@07864000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			cd-gpios = <0x48 0x26 0x01>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x23d5727f>, < 0x42 0x861b20ac>;
			compatible = "qcom,sdhci-msm";
			interrupt-map = <0x00 0x01 0x00 0x7d 0x00 0x01 0x01 0x00 0xdd 0x00 0x02 0x48 0x26 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "hc_irq", "pwr_irq", "status_irq";
			interrupt-parent = <0xce>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0xce>;
			pinctrl-0 = <0xc6 0xc7 0xc8 0xc9>;
			pinctrl-1 = <0xca 0xcb 0xcc 0xcd>;
			pinctrl-names = "active", "sleep";
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,bus-width = <0x04>;
			qcom,clk-rates = <0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,cpu-dma-latency-us = <0x2bd>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00>, <0x51 0x200 0x640 0xc80>, <0x51 0x200 0x13880 0x27100>, <0x51 0x200 0x186a0 0x30d40>, <0x51 0x200 0x30d40 0x61a80>, <0x51 0x200 0x61a80 0xc3500>, <0x51 0x200 0x61a80 0xc3500>, <0x51 0x200 0x1f4000 0x3e8000>;
			qcom,vdd-current-level = <0x3a98 0x61a80>;
			qcom,vdd-io-current-level = <0xc8 0xc350>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-voltage-level = <0x2ab980 0x2d0370>;
			reg = <0x7864900 0x11c>, <0x7864000 0x800>;
			reg-names = "hc_mem", "core_mem";
			status = "ok";
			vdd-io-supply = <0x0c>;
			vdd-supply = <0x0b>;
		};

		blsp1_uart2: serial@78b0000 {
			clock-names = "core_clk", "iface_clk";
			clocks = <0x42 0xf8a61c96>, < 0x42 0x8caa5b4f>;
			compatible = "qcom,msm-lsuart-v14";
			interrupts = <0x00 0x6c 0x00>;
			pinctrl-0 = <0xbb>;
			pinctrl-names = "default";
			reg = <0x78b0000 0x200>;
			status = "ok";
		};

		sound {
			compatible = "qcom,msm8x16-audio-codec";
			pinctrl-0 = <0x10a>;
			pinctrl-1 = <0x10b>;
			pinctrl-2 = <0x10a 0x10c 0x10d>;
			pinctrl-3 = <0x10b 0x10e 0x10f>;
			pinctrl-4 = <0x110>;
			pinctrl-5 = <0x111>;
			pinctrl-names = "cdc_lines_act", "cdc_lines_sus", "cdc_lines_sec_ext_act", "cdc_lines_sec_ext_sus", "cross_conn_det_act", "cross_conn_det_sus";
			qcom,audio-routing = "RX_BIAS", "MCLK", "SPK_RX_BIAS", "MCLK", "INT_LDO_H", "MCLK", "MIC BIAS External", "Handset Mic", "MIC BIAS Internal2", "Headset Mic", "MIC BIAS External", "Secondary Mic", "AMIC1", "MIC BIAS External", "AMIC2", "MIC BIAS Internal2", "AMIC3", "MIC BIAS External", "DMIC1", "MIC BIAS Internal1", "MIC BIAS Internal1", "Digital Mic1", "DMIC2", "MIC BIAS Internal1", "MIC BIAS Internal1", "Digital Mic2";
			qcom,model = "msm8x16-snd-card-mtp";
			qcom,msm-codec-type = "internal";
			qcom,msm-ext-pa = "primary";
			qcom,msm-hs-micbias-type = "internal";
			qcom,msm-mbhc-gnd-swh = <0x00>;
			qcom,msm-mbhc-hphl-swh = <0x01>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-micbias1-ext-cap;
			qcom,msm-snd-card-id = <0x00>;
		};

		spi_0: spi@78b7000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x42 0x8caa5b4f>, < 0x42 0xfb978880>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x00 0x61 0x00>, <0x00 0xee 0x00>;
			pinctrl-0 = <0xd7 0xd8>;
			pinctrl-1 = <0xd9 0xda>;
			pinctrl-names = "default", "sleep";
			qcom,bam-consumer-pipe-index = <0x08>;
			qcom,bam-producer-pipe-index = <0x09>;
			qcom,infinite-mode = <0x00>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0x78b7000 0x600>, <0x7884000 0x23000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;

			lattice,spi-usb@0 {
				clock-names = "xo";
				clocks = <0x0a 0x498938e5>;
				compatible = "lattice,ice40-spi-usb";
				core-vcc-supply = <0x43>;
				lattice,clk-en-gpio = <0x48 0x00 0x00>;
				lattice,config-done-gpio = <0x48 0x01 0x00>;
				lattice,reset-gpio = <0x48 0x03 0x00>;
				lattice,vcc-en-gpio = <0x48 0x72 0x00>;
				pinctrl-0 = <0xdb>;
				pinctrl-1 = <0xdc>;
				pinctrl-names = "default", "sleep";
				qcom,pm-qos-latency = <0x02>;
				reg = <0x00>;
				spi-cpha = <0x01>;
				spi-cpol = <0x01>;
				spi-max-frequency = <0x2faf080>;
				spi-vcc-supply = <0xbf>;
			};
		};

		static-rules {
			compatible = "qcom,msm-bus-static-bw-rules";

			rule0 {
				qcom,dest-bw = <0x927c0>;
				qcom,dest-node = <0xb1>;
				qcom,mode = <0x00>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb1>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x186a00>;
			};

			rule1 {
				qcom,dest-bw = <0x124f80>;
				qcom,dest-node = <0xb1>;
				qcom,mode = <0x00>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb1>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x30d400>;
			};

			rule2 {
				qcom,dest-node = <0xb1>;
				qcom,mode = <0x01>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb1>;
				qcom,src-op = <0x03>;
				qcom,thresh = <0x30d400>;
			};

			rule3 {
				qcom,dest-bw = <0x927c0>;
				qcom,dest-node = <0xb2>;
				qcom,mode = <0x00>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb2>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x186a00>;
			};

			rule4 {
				qcom,dest-bw = <0x124f80>;
				qcom,dest-node = <0xb2>;
				qcom,mode = <0x00>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb2>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x30d400>;
			};

			rule5 {
				qcom,dest-node = <0xb2>;
				qcom,mode = <0x01>;
				qcom,src-field = <0x00>;
				qcom,src-nodes = <0xb2>;
				qcom,src-op = <0x03>;
				qcom,thresh = <0x30d400>;
			};
		};

		stm: stm@802000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-stm";
			coresight-child-list = <0x31>;
			coresight-child-ports = <0x07>;
			coresight-id = <0x08>;
			coresight-name = "coresight-stm";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			reg = <0x802000 0x1000>, <0x9280000 0x180000>;
			reg-names = "stm-base", "stm-data-base";
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer";
			interrupts = <0x01 0x02 0xf08>, <0x01 0x03 0xf08>, <0x01 0x04 0xf08>, <0x01 0x01 0xf08>;
		};

		timer@b020000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0xb020000 0x1000>;

			frame@b021000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04>, <0x00 0x07 0x04>;
				reg = <0xb021000 0x1000>, <0xb022000 0x1000>;
			};

			frame@b023000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0xb023000 0x1000>;
				status = "disabled";
			};

			frame@b024000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0xb024000 0x1000>;
				status = "disabled";
			};

			frame@b025000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0xb025000 0x1000>;
				status = "disabled";
			};

			frame@b026000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0xb026000 0x1000>;
				status = "disabled";
			};

			frame@b027000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0xb027000 0x1000>;
				status = "disabled";
			};

			frame@b028000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0xb028000 0x1000>;
				status = "disabled";
			};
		};

		tmc_etf: tmc@825000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-tmc";
			coresight-child-list = <0x2f>;
			coresight-child-ports = <0x00>;
			coresight-ctis = <0x08 0x09>;
			coresight-default-sink;
			coresight-id = <0x03>;
			coresight-name = "coresight-tmc-etf";
			coresight-nr-inports = <0x01>;
			coresight-outports = <0x00>;
			phandle = <0x30>;
			qcom,tmc-flush-powerdown;
			reg = <0x825000 0x1000>;
			reg-names = "tmc-base";
		};

		tmc_etr: tmc@826000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-tmc";
			coresight-ctis = <0x08 0x09>;
			coresight-id = <0x00>;
			coresight-name = "coresight-tmc-etr";
			coresight-nr-inports = <0x01>;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x00 0xa6 0x00>;
			phandle = <0x2d>;
			qcom,memory-size = <0x100000>;
			qcom,tmc-flush-powerdown;
			reg = <0x826000 0x1000>, <0x884000 0x15000>;
			reg-names = "tmc-base", "bam-base";
		};

		tpiu: tpiu@820000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x0a 0x1492202a>, < 0x0a 0xdd121669>;
			compatible = "arm,coresight-tpiu";
			coresight-id = <0x01>;
			coresight-name = "coresight-tpiu";
			coresight-nr-inports = <0x01>;
			interrupt-names = "nidnt-irq";
			interrupts = <0x00 0x52 0x00>;
			nidnt-gpio = <0x26>;
			nidnt-gpio-polarity = <0x01>;
			phandle = <0x2e>;
			pinctrl-0 = <0x0d 0x0e 0x0f 0x10 0x11 0x12>;
			pinctrl-1 = <0x13 0x14 0x15 0x16 0x17 0x18>;
			pinctrl-2 = <0x19 0x1a 0x1b 0x1c 0x1d>;
			pinctrl-3 = <0x1e 0x1f 0x20 0x21 0x22 0x23>;
			pinctrl-4 = <0x24 0x25 0x26 0x27 0x28>;
			pinctrl-5 = <0x29 0x2a 0x2b 0x2c>;
			pinctrl-names = "sdcard", "trace", "swduart", "swdtrc", "jtag", "spmi";
			qcom,nidnt-jtag;
			qcom,nidnt-spmi;
			qcom,nidnt-swdtrc;
			qcom,nidnt-swduart;
			qcom,nidnthw;
			qcom,vdd-current-level = <0x3a98 0x61a80>;
			qcom,vdd-io-current-level = <0xc8 0xc350>;
			qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			reg = <0x820000 0x1000>, <0x1100000 0xb0000>;
			reg-names = "tpiu-base", "nidnt-base";
			vdd-io-supply = <0x0c>;
			vdd-supply = <0x0b>;
		};

		tsens: tsens@4a8000 {
			compatible = "qcom,msm8916-tsens";
			interrupt-names = "tsens-upper-lower";
			interrupts = <0x00 0xb8 0x00>;
			qcom,sensor-id = <0x00 0x01 0x02 0x04 0x05>;
			qcom,sensors = <0x05>;
			qcom,slope = <0xc80 0xc80 0xc80 0xc80 0xc80>;
			reg = <0x4a8000 0x2000>, <0x5c000 0x1000>;
			reg-names = "tsens_physical", "tsens_eeprom_physical";
		};

		qcom_tzlog: tz-log@8600720 {
			compatible = "qcom,tz-log";
			reg = <0x8600720 0x1000>;
			status = "okay";
		};

		blsp1_uart1: uart@78af000 {
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x42 0xc7c62f90>, < 0x42 0x8caa5b4f>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x00 0x01 0x00 0x6b 0x00 0x01 0x01 0x00 0xee 0x00 0x02 0x48 0x01 0x00>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0xb8>;
			interrupts = <0x00 0x01 0x02>;
			phandle = <0xb8>;
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x01>;
			qcom,bam-tx-ep-pipe-index = <0x00>;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "blsp1_uart1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x00 0x00>, <0x56 0x200 0x1f4 0x320>;
			reg = <0x78af000 0x200>, <0x7884000 0x23000>;
			reg-names = "core_mem", "bam_mem";
			status = "ok";
		};

		usb_otg: usb@78d9000 {
			HSUSB_1p8-supply = <0xbc>;
			HSUSB_3p3-supply = <0xbd>;
			clock-names = "iface_clk", "core_clk", "sleep_clk", "bimc_clk", "snoc_clk", "pcnoc_clk", "xo";
			clocks = <0x42 0x72ce8032>, < 0x42 0xa11972e5>, < 0x42 0x6caa736f>, < 0x0a 0xea410834>, < 0x0a 0x34b7821b>, < 0x0a 0x11d6a74e>, < 0x0a 0x79bca5cc>;
			compatible = "qcom,hsusb-otg";
			hsusb_vdd_dig-supply = <0x5c>;
			interrupt-names = "core_irq", "async_irq";
			interrupts = <0x00 0x86 0x00>, <0x00 0x8c 0x00>;
			qcom,bus-clk-rate = <0x17d78400 0xbebc200 0x5f5e100>;
			qcom,dp-manual-pullup;
			qcom,hsusb-otg-mode = <0x01>;
			qcom,hsusb-otg-mpm-dmsehv-int = <0x3a>;
			qcom,hsusb-otg-mpm-dpsehv-int = <0x31>;
			qcom,hsusb-otg-otg-control = <0x02>;
			qcom,hsusb-otg-phy-init-seq = <0x44 0x80 0x6b 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
			qcom,hsusb-otg-phy-type = <0x02>;
			qcom,msm-bus,name = "usb2";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x00 0x00>, <0x57 0x200 0x13880 0x00>, <0x57 0x200 0x1770 0x1770>;
			qcom,vdd-voltage-level = <0x01 0x05 0x07>;
			reg = <0x78d9000 0x400>;
			reg-names = "core";
		};

		wcd9xxx_intc: wcd9xxx_irq {
			#interrupt-cells = <0x01>;
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			interrupt-names = "cdc-int";
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x44 0x00>;
		};

		wcn_etm0 {
			compatible = "qcom,coresight-wcn-etm";
			coresight-child-list = <0x38>;
			coresight-child-ports = <0x00>;
			coresight-id = <0x0f>;
			coresight-name = "coresight-wcn-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
		};
	};
};
