Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/49530/Desktop/ISE/Lab13LEDP2S/P2S16b_sim_isim_beh.exe -prj C:/Users/49530/Desktop/ISE/Lab13LEDP2S/P2S16b_sim_beh.prj work.P2S16b_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab13LEDP2S/ShiftReg16b.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab13LEDP2S/RSLatch.vf" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab13LEDP2S/P2S16b.v" into library work
Analyzing Verilog file "C:/Users/49530/Desktop/ISE/Lab13LEDP2S/P2S16b_sim.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module NOR2
Compiling module RSLatch
Compiling module ShiftReg16b
Compiling module P2S16b
Compiling module P2S16b_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: ???????????, "isim\P2S16b_sim_isim_beh.exe.sim\libPortability.dll".
Compiled 6 Verilog Units
Built simulation executable C:/Users/49530/Desktop/ISE/Lab13LEDP2S/P2S16b_sim_isim_beh.exe
Fuse Memory Usage: 28792 KB
Fuse CPU Usage: 358 ms
