 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 100
        -max_paths 100
Design : Segway
Version: N-2017.09-SP5
Date   : Mon Dec 10 09:39:37 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3057/ZN (OAI22D4BWP)                                   0.04       0.18 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/D (DFCND1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_A2D_intf/rght_ld_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_steer_en/ld_add_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_A2D_intf/rght_ld_reg[0]/CP (DFCNQD1BWP)               0.00       0.00 r
  i_A2D_intf/rght_ld_reg[0]/Q (DFCNQD1BWP)                0.13       0.13 r
  U4126/ZN (OAI21D0BWP)                                   0.04       0.17 f
  i_Digital_core/i_steer_en/ld_add_reg[0]/D (DFCNQD1BWP)
                                                          0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_steer_en/ld_add_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_A2D_intf/spi_mstr/sclk_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_A2D_intf/spi_mstr/sclk_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_A2D_intf/spi_mstr/sclk_reg_reg[0]/CP (DFSNQD1BWP)     0.00       0.00 r
  i_A2D_intf/spi_mstr/sclk_reg_reg[0]/Q (DFSNQD1BWP)      0.11       0.11 r
  U3828/ZN (CKND0BWP)                                     0.03       0.14 f
  U2751/Z (CKBD1BWP)                                      0.04       0.17 f
  i_A2D_intf/spi_mstr/sclk_reg_reg[0]/D (DFSNQD1BWP)      0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_A2D_intf/spi_mstr/sclk_reg_reg[0]/CP (DFSNQD1BWP)     0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]/Q (DFSNQD1BWP)
                                                          0.11       0.11 r
  U3827/ZN (CKND0BWP)                                     0.03       0.14 f
  U2752/Z (CKBD1BWP)                                      0.04       0.17 f
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]/D (DFSNQD1BWP)
                                                          0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[0]/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[5]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2707/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[5]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[7]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2705/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[7]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[9]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[9]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2703/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[9]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[9]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: iRST/q1_reg/CPN
              (internal path startpoint clocked by clk)
  Endpoint: iRST/rst_n_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  input external delay                     0.00       1.25 f
  iRST/q1_reg/CPN (DFNCND1BWP)             0.00       1.25 f
  iRST/q1_reg/Q (DFNCND1BWP)               0.15       1.40 r
  U2684/Z (BUFFD0BWP)                      0.04       1.44 r
  iRST/rst_n_reg/D (DFNCND2BWP)            0.00       1.44 r
  data arrival time                                   1.44

  clock clk (fall edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                        0.15       1.40
  iRST/rst_n_reg/CPN (DFNCND2BWP)          0.00       1.40 f
  library hold time                        0.04       1.44
  data required time                                  1.44
  -----------------------------------------------------------
  data required time                                  1.44
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: i_Auth_blk/STATE_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/STATE_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.00 r
  i_Auth_blk/STATE_reg[0]/Q (DFCNQD1BWP)                  0.13       0.13 r
  U4113/ZN (IOA22D1BWP)                                   0.05       0.18 f
  i_Auth_blk/STATE_reg[0]/D (DFCNQD1BWP)                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/az_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[3]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[3]/Q (EDFCNQD1BWP)
                                                          0.12       0.12 f
  U2710/Z (CKBD0BWP)                                      0.04       0.17 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]/D (DFCNQD4BWP)
                                                          0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]/CP (DFCNQD4BWP)
                                                          0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/az_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[6]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[6]/Q (EDFCNQD1BWP)
                                                          0.12       0.12 f
  U2777/Z (CKBD0BWP)                                      0.04       0.17 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]/D (DFCNQD4BWP)
                                                          0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]/CP (DFCNQD4BWP)
                                                          0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Auth_blk/STATE_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/STATE_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.00 r
  i_Auth_blk/STATE_reg[0]/Q (DFCNQD1BWP)                  0.13       0.13 r
  U4113/ZN (IOA22D1BWP)                                   0.05       0.18 f
  i_Auth_blk/STATE_reg[0]/D (DFCNQD1BWP)                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Auth_blk/STATE_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/STATE_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.00 r
  i_Auth_blk/STATE_reg[0]/Q (DFCNQD1BWP)                  0.13       0.13 r
  U4113/ZN (IOA22D1BWP)                                   0.05       0.18 f
  i_Auth_blk/STATE_reg[0]/D (DFCNQD1BWP)                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/STATE_reg[0]/CP (DFCNQD1BWP)                 0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[4]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[4]/Q (DFSNQD1BWP)
                                                          0.13       0.13 f
  U2757/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1_reg/D (DFSNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/SCLK_ff1_reg/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azh_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/shft_reg_reg[7]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  i_Digital_core/i_inert_intr/azh_reg[7]/D (EDFCNQD1BWP)
                                                          0.00       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azh_reg[7]/CP (EDFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                      -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3057/ZN (OAI22D4BWP)                                   0.04       0.18 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/D (DFCND1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_A2D_intf/spi_mstr/sclk_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_A2D_intf/spi_mstr/SCLK_ff1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_A2D_intf/spi_mstr/sclk_reg_reg[4]/CP (DFSNQD1BWP)     0.00       0.00 r
  i_A2D_intf/spi_mstr/sclk_reg_reg[4]/Q (DFSNQD1BWP)      0.13       0.13 f
  U2763/Z (CKBD1BWP)                                      0.04       0.18 f
  i_A2D_intf/spi_mstr/SCLK_ff1_reg/D (DFSNQD1BWP)         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_A2D_intf/spi_mstr/SCLK_ff1_reg/CP (DFSNQD1BWP)        0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_balance_cntr/lft_shaped_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/lft_rev_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/lft_shaped_reg[15]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/lft_shaped_reg[15]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2696/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/lft_rev_reg/D (DFCNQD1BWP)               0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/lft_rev_reg/CP (DFCNQD1BWP)              0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_balance_cntr/rght_shaped_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/rght_rev_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/rght_shaped_reg[15]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/rght_shaped_reg[15]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2692/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/rght_rev_reg/D (DFCNQD1BWP)              0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/rght_rev_reg/CP (DFCNQD1BWP)             0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U3016/ZN (OAI22D1BWP)                                   0.03       0.18 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[10]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[10]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2702/Z (BUFFD0BWP)                                     0.05       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[10]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[10]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_balance_cntr/rght_torque_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/rght_shaped_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/rght_torque_reg[0]/CP (DFCNQD2BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/rght_torque_reg[0]/Q (DFCNQD2BWP)
                                                          0.14       0.14 f
  U2735/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Digital_core/i_balance_cntr/rght_shaped_reg[0]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/rght_shaped_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[4]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2708/Z (BUFFD0BWP)                                     0.05       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[4]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[8]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[8]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2704/Z (BUFFD0BWP)                                     0.05       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[8]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[8]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/Q (DFCNQD1BWP)
                                                          0.14       0.14 r
  U4030/ZN (OAI22D0BWP)                                   0.04       0.18 f
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/Q (DFCND1BWP)
                                                          0.13       0.13 r
  U2714/ZN (OAI22D0BWP)                                   0.05       0.18 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/D (DFCND1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_steer_en/ld_cell_diff_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/ld_cell_diff_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_steer_en/ld_cell_diff_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_steer_en/ld_cell_diff_reg[6]/Q (DFCNQD1BWP)
                                                          0.14       0.14 f
  U2706/Z (BUFFD0BWP)                                     0.05       0.18 f
  i_Digital_core/ld_cell_diff_reg_reg[6]/D (DFCNQD1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/ld_cell_diff_reg_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3077/ZN (OAI22D1BWP)                                   0.05       0.18 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/D (DFCND1BWP)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3057/ZN (OAI22D4BWP)                                   0.04       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[14]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[3]/Q (DFQD1BWP)               0.11       0.11 r
  U4668/ZN (OAI32D1BWP)                                   0.03       0.14 f
  U2743/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Auth_blk/rx/bit_cnt_reg[3]/D (DFQD1BWP)               0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: iRST/q1_reg/CPN
              (internal path startpoint clocked by clk)
  Endpoint: iRST/rst_n_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  input external delay                     0.00       1.25 f
  iRST/q1_reg/CPN (DFNCND1BWP)             0.00       1.25 f
  iRST/q1_reg/Q (DFNCND1BWP)               0.11       1.36 f
  U2684/Z (BUFFD0BWP)                      0.04       1.41 f
  iRST/rst_n_reg/D (DFNCND2BWP)            0.00       1.41 f
  data arrival time                                   1.41

  clock clk (fall edge)                    1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                        0.15       1.40
  iRST/rst_n_reg/CPN (DFNCND2BWP)          0.00       1.40 f
  library hold time                        0.00       1.40
  data required time                                  1.40
  -----------------------------------------------------------
  data required time                                  1.40
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U4162/ZN (OAI22D2BWP)                                   0.04       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[1]/Q (DFQD1BWP)               0.11       0.11 r
  U4658/ZN (OAI32D1BWP)                                   0.03       0.14 f
  U2739/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Auth_blk/rx/bit_cnt_reg[1]/D (DFQD1BWP)               0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U3016/ZN (OAI22D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[15]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[15]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U3777/Z (XOR2D0BWP)                                     0.06       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]/D (DFCNQD2BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]/CP (DFCNQD2BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U4162/ZN (OAI22D2BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/Q (DFCND1BWP)
                                                          0.15       0.15 r
  U2872/ZN (OAI32D1BWP)                                   0.04       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[7]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[7]/Q (EDFCNQD1BWP)
                                                          0.12       0.12 r
  U3856/ZN (CKND0BWP)                                     0.05       0.17 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[7]/D (DFCNQD4BWP)
                                                          0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[7]/CP (DFCNQD4BWP)
                                                          0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3077/ZN (OAI22D1BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[1]/Q (DFQD1BWP)               0.11       0.11 r
  U4658/ZN (OAI32D1BWP)                                   0.03       0.15 f
  U2739/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Auth_blk/rx/bit_cnt_reg[1]/D (DFQD1BWP)               0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U3016/ZN (OAI22D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_A2D_intf/spi_mstr/SS_n_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_A2D_intf/state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_A2D_intf/spi_mstr/SS_n_reg/CP (DFSNQD1BWP)            0.00       0.00 r
  i_A2D_intf/spi_mstr/SS_n_reg/Q (DFSNQD1BWP)             0.11       0.11 r
  U4646/ZN (OAI31D1BWP)                                   0.04       0.15 f
  U2698/Z (CKBD1BWP)                                      0.04       0.19 f
  i_A2D_intf/state_reg[0]/D (DFCNQD1BWP)                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_A2D_intf/state_reg[0]/CP (DFCNQD1BWP)                 0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[3]/Q (DFQD1BWP)               0.11       0.11 r
  U4668/ZN (OAI32D1BWP)                                   0.04       0.15 f
  U2743/Z (CKBD1BWP)                                      0.04       0.18 f
  i_Auth_blk/rx/bit_cnt_reg[3]/D (DFQD1BWP)               0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/Q (DFCNQD1BWP)
                                                          0.14       0.14 r
  U4030/ZN (OAI22D0BWP)                                   0.05       0.19 f
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[3]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[3]/Q (EDFCNQD1BWP)
                                                          0.11       0.11 r
  U2710/Z (CKBD0BWP)                                      0.04       0.15 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]/D (DFCNQD4BWP)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[3]/CP (DFCNQD4BWP)
                                                          0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[6]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[6]/Q (EDFCNQD1BWP)
                                                          0.11       0.11 r
  U2777/Z (CKBD0BWP)                                      0.04       0.15 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]/D (DFCNQD4BWP)
                                                          0.00       0.15 r
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[6]/CP (DFCNQD4BWP)
                                                          0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/Q (DFCND1BWP)
                                                          0.13       0.13 r
  U2714/ZN (OAI22D0BWP)                                   0.06       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[15]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[15]/Q (EDFCNQD1BWP)
                                                          0.11       0.11 r
  U3777/Z (XOR2D0BWP)                                     0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]/D (DFCNQD2BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[15]/CP (DFCNQD2BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[12]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[12]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2968/ZN (OAI22D0BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[12]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[12]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[13]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[13]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2966/ZN (OAI22D0BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[13]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[13]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3077/ZN (OAI22D1BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[4]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[4]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U2686/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[4]/D (DFCNQD2BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[4]/CP (DFCNQD2BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[2]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[2]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U2685/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[2]/D (DFCNQD2BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[2]/CP (DFCNQD2BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U4162/ZN (OAI22D2BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[15]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/stable_ff_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/RX_stable_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/stable_ff_reg/CP (DFSNQD1BWP)             0.00       0.00 r
  i_Auth_blk/rx/stable_ff_reg/Q (DFSNQD1BWP)              0.12       0.12 f
  U2756/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Auth_blk/rx/RX_stable_reg/D (DFSNQD1BWP)              0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/RX_stable_reg/CP (DFSNQD1BWP)             0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Auth_blk/rx/rx_shft_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/rx_shft_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/rx_shft_reg_reg[8]/CP (EDFQD1BWP)         0.00       0.00 r
  i_Auth_blk/rx/rx_shft_reg_reg[8]/Q (EDFQD1BWP)          0.12       0.12 f
  U2753/Z (CKBD1BWP)                                      0.03       0.15 f
  i_Auth_blk/rx/rx_shft_reg_reg[7]/D (EDFQD1BWP)          0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/rx_shft_reg_reg[7]/CP (EDFQD1BWP)         0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[5]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[5]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U2778/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[5]/D (DFCND2BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[5]/CP (DFCND2BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/az_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[0]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[0]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U2687/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/Q (DFCND1BWP)
                                                          0.13       0.13 r
  U2714/ZN (OAI22D0BWP)                                   0.06       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[11]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/Q (DFCNQD1BWP)
                                                          0.14       0.14 r
  U4030/ZN (OAI22D0BWP)                                   0.05       0.19 f
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/bit_cnt_reg_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/Q (DFCND1BWP)
                                                          0.15       0.15 r
  U2872/ZN (OAI32D1BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[3]/Q (DFQD1BWP)               0.11       0.11 r
  U4668/ZN (OAI32D1BWP)                                   0.04       0.15 f
  U2743/Z (CKBD1BWP)                                      0.04       0.19 f
  i_Auth_blk/rx/bit_cnt_reg[3]/D (DFQD1BWP)               0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[3]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U2872/ZN (OAI32D1BWP)                                   0.04       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[0]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Auth_blk/rx/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Auth_blk/rx/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.00 r
  i_Auth_blk/rx/bit_cnt_reg[1]/Q (DFQD1BWP)               0.11       0.11 r
  U4658/ZN (OAI32D1BWP)                                   0.04       0.15 f
  U2739/Z (CKBD1BWP)                                      0.04       0.19 f
  i_Auth_blk/rx/bit_cnt_reg[1]/D (DFQD1BWP)               0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Auth_blk/rx/bit_cnt_reg[1]/CP (DFQD1BWP)              0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/QN (DFCND1BWP)
                                                          0.16       0.16 r
  U3077/ZN (OAI22D1BWP)                                   0.03       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[16]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/az_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/az_reg[1]/CP (EDFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/az_reg[1]/Q (EDFCNQD1BWP)
                                                          0.13       0.13 f
  U2697/Z (DEL050D1BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[1]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_balance_cntr/integrator_reg_reg[9]/CP (DFCND1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[9]/Q (DFCND1BWP)
                                                          0.14       0.14 r
  U3078/ZN (OAI22D1BWP)                                   0.05       0.19 f
  i_Digital_core/i_balance_cntr/integrator_reg_reg[9]/D (DFCND1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_balance_cntr/integrator_reg_reg[9]/CP (DFCND1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[7]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4729/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[7]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[7]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4749/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[7]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[7]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4748/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[7]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[7]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[6]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4728/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[6]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[6]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4741/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[6]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[6]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4740/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[6]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[6]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[5]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4727/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[5]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[5]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4733/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[5]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[5]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4732/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[5]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[5]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[4]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4726/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[4]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[4]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4731/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[4]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[4]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4730/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[4]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[4]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[3]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4725/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[3]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[3]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4743/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[3]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[3]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4742/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[3]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[3]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[2]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4724/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[2]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4745/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[2]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4744/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[2]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[2]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[1]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4723/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[1]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[1]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4739/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[1]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/azl_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/azl_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/azl_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/azl_reg[1]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4738/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/azl_reg[1]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/azl_reg[1]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchl_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchl_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchl_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchl_reg[0]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4722/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchl_reg[0]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchl_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/ptchh_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/ptchh_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/ptchh_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/ptchh_reg[0]/Q (DFCNQD1BWP)
                                                          0.13       0.13 f
  U4734/ZN (MOAI22D0BWP)                                  0.06       0.19 f
  i_Digital_core/i_inert_intr/ptchh_reg[0]/D (DFCNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/ptchh_reg[0]/CP (DFCNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_A2D_intf/spi_mstr/sclk_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_A2D_intf/spi_mstr/sclk_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_A2D_intf/spi_mstr/sclk_reg_reg[1]/CP (DFSNQD1BWP)     0.00       0.00 r
  i_A2D_intf/spi_mstr/sclk_reg_reg[1]/Q (DFSNQD1BWP)      0.12       0.12 f
  U3836/ZN (IAO21D0BWP)                                   0.07       0.19 f
  i_A2D_intf/spi_mstr/sclk_reg_reg[1]/D (DFSNQD1BWP)      0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_A2D_intf/spi_mstr/sclk_reg_reg[1]/CP (DFSNQD1BWP)     0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]/Q (DFSNQD1BWP)
                                                          0.12       0.12 f
  U3835/ZN (IAO21D0BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]/D (DFSNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/inst_SPI/sclk_reg_reg[1]/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/timer_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/timer_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/timer_reg[4]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/timer_reg[4]/Q (DFSNQD1BWP)
                                                          0.12       0.12 f
  U3843/ZN (IAO21D0BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/timer_reg[4]/D (DFSNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/timer_reg[4]/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/timer_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/timer_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/timer_reg[5]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/timer_reg[5]/Q (DFSNQD1BWP)
                                                          0.12       0.12 f
  U3842/ZN (IAO21D0BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/timer_reg[5]/D (DFSNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/timer_reg[5]/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: i_Digital_core/i_inert_intr/timer_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/timer_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/timer_reg[6]/CP (DFSNQD1BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/timer_reg[6]/Q (DFSNQD1BWP)
                                                          0.12       0.12 f
  U3841/ZN (IAO21D0BWP)                                   0.07       0.19 f
  i_Digital_core/i_inert_intr/timer_reg[6]/D (DFSNQD1BWP)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  i_Digital_core/i_inert_intr/timer_reg[6]/CP (DFSNQD1BWP)
                                                          0.00       0.15 r
  library hold time                                       0.02       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
