{"vcs1":{"timestamp_begin":1679187989.996376390, "rt":2.33, "ut":1.01, "st":0.35}}
{"vcselab":{"timestamp_begin":1679187992.362438745, "rt":1.30, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1679187993.683255670, "rt":1.04, "ut":0.09, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679187989.696927823}
{"VCS_COMP_START_TIME": 1679187989.696927823}
{"VCS_COMP_END_TIME": 1679187996.929527292}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 366912}}
{"stitch_vcselab": {"peak_mem": 230988}}
