Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 01:13:45 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3382 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.779    -3773.165                   4451                13561        0.038        0.000                      0                13561        0.833        0.000                       0                  3388  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0_1  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0         -2.779    -3773.165                   4451                13498        0.099        0.000                      0                13498        0.833        0.000                       0                  3384  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0_1       -2.778    -3769.839                   4451                13498        0.099        0.000                      0                13498        0.833        0.000                       0                  3384  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0         -2.779    -3773.165                   4451                13498        0.038        0.000                      0                13498  
clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1       -2.779    -3773.165                   4451                13498        0.038        0.000                      0                13498  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0          0.756        0.000                      0                   63        0.503        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0          0.756        0.000                      0                   63        0.442        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1        0.756        0.000                      0                   63        0.442        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0_1        0.757        0.000                      0                   63        0.503        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :         4451  Failing Endpoints,  Worst Slack       -2.779ns,  Total Violation    -3773.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.108ns (31.018%)  route 4.688ns (68.982%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.083     3.490    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_2/O
                         net (fo=1, routed)           0.449     4.064    cpu0/mem_ctrl0/cache1/id_inst[26]_i_2_n_0
    SLICE_X24Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.188 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_1/O
                         net (fo=1, routed)           0.324     4.512    cpu0/if_id0/id_inst_reg[31]_3[26]
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X27Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[26]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.984ns (29.896%)  route 4.652ns (70.104%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.106     4.352    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X18Y112        FDRE (Setup_fdre_C_CE)      -0.205     1.579    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.984ns (30.076%)  route 4.613ns (69.924%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.066     4.312    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.609     2.262    cpu0/pc_reg0/clk_out6
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X17Y114        FDRE (Setup_fdre_C_CE)      -0.205     1.578    cpu0/pc_reg0/pc_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          1.578    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.585ns (38.510%)  route 4.128ns (61.490%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.722    -2.297    cpu0/id_ex0/clk_out6
    SLICE_X31Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=23, routed)          0.984    -0.857    cpu0/id_ex0/ex_reg1[2]
    SLICE_X26Y127        LUT2 (Prop_lut2_I0_O)        0.124    -0.733 r  cpu0/id_ex0/mem_rd_data[2]_i_22/O
                         net (fo=1, routed)           0.000    -0.733    cpu0/id_ex0/mem_rd_data[2]_i_22_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.335 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.335    cpu0/id_ex0/mem_rd_data_reg[2]_i_11_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.221 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.221    cpu0/id_ex0/mem_rd_data_reg[4]_i_12_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.107 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.107    cpu0/id_ex0/mem_rd_data_reg[10]_i_11_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.007 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.007    cpu0/id_ex0/mem_rd_data_reg[18]_i_23_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.121 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.121    cpu0/id_ex0/mem_rd_data_reg[18]_i_12_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.235 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.235    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.474 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__74_i_28/O[2]
                         net (fo=2, routed)           0.939     1.413    cpu0/id_ex0/ex0/data3[26]
    SLICE_X22Y137        LUT6 (Prop_lut6_I0_O)        0.302     1.715 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19/O
                         net (fo=2, routed)           0.451     2.166    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I0_O)        0.124     2.290 r  cpu0/id_ex0/mem_rd_data[26]_i_4/O
                         net (fo=1, routed)           0.159     2.449    cpu0/id_ex0/mem_rd_data[26]_i_4_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I3_O)        0.124     2.573 f  cpu0/id_ex0/mem_rd_data[26]_i_2/O
                         net (fo=2, routed)           0.472     3.044    cpu0/id_ex0/mem_rd_data[26]_i_2_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     3.168 r  cpu0/id_ex0/mem_rd_data[26]_i_1/O
                         net (fo=3, routed)           1.124     4.292    cpu0/if_id0/ex_rd_data[25]
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.416 r  cpu0/if_id0/ex_reg2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.416    cpu0/id_ex0/ex_reg2_reg[31]_0[25]
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/id_ex0/clk_out6
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.032     1.811    cpu0/id_ex0/ex_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.324ns (19.785%)  route 5.368ns (80.215%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.727    -2.292    cpu0/id_ex0/clk_out6
    SLICE_X32Y132        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.456    -1.836 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=99, routed)          1.475    -0.360    cpu0/id_ex0/ex_reg2[4]
    SLICE_X14Y130        LUT5 (Prop_lut5_I3_O)        0.124    -0.236 f  cpu0/id_ex0/mem_rd_data[8]_i_13/O
                         net (fo=3, routed)           0.710     0.473    cpu0/id_ex0/mem_rd_data[8]_i_13_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.597 f  cpu0/id_ex0/mem_rd_data[14]_i_9/O
                         net (fo=2, routed)           0.465     1.063    cpu0/id_ex0/mem_rd_data[14]_i_9_n_0
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.124     1.187 f  cpu0/id_ex0/mem_rd_data[14]_i_6/O
                         net (fo=2, routed)           0.437     1.624    cpu0/id_ex0/mem_rd_data[14]_i_6_n_0
    SLICE_X19Y131        LUT6 (Prop_lut6_I5_O)        0.124     1.748 f  cpu0/id_ex0/mem_rd_data[13]_i_9/O
                         net (fo=3, routed)           0.737     2.485    cpu0/id_ex0/mem_rd_data[13]_i_9_n_0
    SLICE_X22Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.609 f  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_comp_1/O
                         net (fo=1, routed)           0.922     3.530    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_n_0
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.124     3.654 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_4_comp/O
                         net (fo=1, routed)           0.622     4.276    cpu0/if_id0/ex_jmp_addr_reg[31]_bret_bret__111
    SLICE_X22Y124        LUT6 (Prop_lut6_I4_O)        0.124     4.400 r  cpu0/if_id0/ex_jmp_addr[31]_bret_bret__111_i_1/O
                         net (fo=1, routed)           0.000     4.400    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111_0
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.596     2.249    cpu0/id_ex0/clk_out6
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X22Y124        FDRE (Setup_fdre_C_D)        0.029     1.799    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111
  -------------------------------------------------------------------
                         required time                          1.799    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.984ns (31.847%)  route 4.246ns (68.153%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 2.259 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.488     2.896    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y118        LUT5 (Prop_lut5_I2_O)        0.124     3.020 r  cpu0/mem_ctrl0/cache1/id_pc[31]_i_1_comp/O
                         net (fo=64, routed)          0.926     3.945    cpu0/if_id0/SR[0]
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.606     2.259    cpu0/if_id0/clk_out6
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
                         clock pessimism             -0.418     1.841    
                         clock uncertainty           -0.061     1.780    
    SLICE_X29Y113        FDRE (Setup_fdre_C_R)       -0.429     1.351    cpu0/if_id0/id_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          1.351    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.108ns (31.963%)  route 4.487ns (68.037%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.910     3.317    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_2/O
                         net (fo=1, routed)           0.405     3.847    cpu0/mem_ctrl0/cache1/id_inst[18]_i_2_n_0
    SLICE_X25Y115        LUT5 (Prop_lut5_I0_O)        0.124     3.971 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_1/O
                         net (fo=1, routed)           0.340     4.311    cpu0/if_id0/id_inst_reg[31]_3[18]
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.953ns (30.340%)  route 4.484ns (69.660%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.115    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.239 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         0.915     4.155    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.608     2.261    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X22Y113        FDRE (Setup_fdre_C_CE)      -0.205     1.577    cpu0/pc_reg0/pc_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          1.577    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.077ns (31.142%)  route 4.592ns (68.858%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.163     3.564    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.124     3.688 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_2/O
                         net (fo=1, routed)           0.575     4.263    cpu0/mem_ctrl0/cache1/id_inst[30]_i_2_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.387 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_1/O
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/id_inst_reg[31]_3[30]
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X21Y117        FDRE (Setup_fdre_C_D)        0.031     1.810    cpu0/if_id0/id_inst_reg[30]
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.826ns (27.706%)  route 4.765ns (72.294%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.726    -2.293    cpu0/id_ex0/clk_out6
    SLICE_X25Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.837 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=24, routed)          1.055    -0.781    cpu0/id_ex0/ex_reg1[0]
    SLICE_X31Y129        LUT4 (Prop_lut4_I2_O)        0.124    -0.657 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_124/O
                         net (fo=1, routed)           0.000    -0.657    cpu0/id_ex0/npc[31]_bret_bret__0_i_124_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.125 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.125    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.011 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    -0.011    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.103 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.103    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.217 f  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5/CO[3]
                         net (fo=3, routed)           1.296     1.513    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.414     2.051    cpu0/id_ex0/npc[31]_bret_bret__0_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124     2.175 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_1/O
                         net (fo=130, routed)         1.043     3.218    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.342 r  cpu0/id_ex0/pc[3]_i_1/O
                         net (fo=5, routed)           0.956     4.298    cpu0/pc_reg0/D[3]
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.058     1.726    cpu0/pc_reg0/pc_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          1.726    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 -2.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.880%)  route 0.131ns (48.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.131    -0.295    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/DIB
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/WCLK
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.551    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.405    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.128    -0.298    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/DIB
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/WCLK
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.216    -0.554    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.408    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y24    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y15    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y25    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y26    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y102   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y102   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y91    hci0/io_in_fifo/q_data_array_reg_768_831_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y91    hci0/io_in_fifo/q_data_array_reg_768_831_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         4451  Failing Endpoints,  Worst Slack       -2.778ns,  Total Violation    -3769.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.108ns (31.018%)  route 4.688ns (68.982%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.083     3.490    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_2/O
                         net (fo=1, routed)           0.449     4.064    cpu0/mem_ctrl0/cache1/id_inst[26]_i_2_n_0
    SLICE_X24Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.188 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_1/O
                         net (fo=1, routed)           0.324     4.512    cpu0/if_id0/id_inst_reg[31]_3[26]
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.060     1.780    
    SLICE_X27Y116        FDRE (Setup_fdre_C_D)       -0.047     1.733    cpu0/if_id0/id_inst_reg[26]
  -------------------------------------------------------------------
                         required time                          1.733    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.984ns (29.896%)  route 4.652ns (70.104%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.106     4.352    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.060     1.785    
    SLICE_X18Y112        FDRE (Setup_fdre_C_CE)      -0.205     1.580    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.580    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.733ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.984ns (30.076%)  route 4.613ns (69.924%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.066     4.312    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.609     2.262    cpu0/pc_reg0/clk_out6
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.060     1.784    
    SLICE_X17Y114        FDRE (Setup_fdre_C_CE)      -0.205     1.579    cpu0/pc_reg0/pc_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 -2.733    

Slack (VIOLATED) :        -2.604ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.585ns (38.510%)  route 4.128ns (61.490%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.722    -2.297    cpu0/id_ex0/clk_out6
    SLICE_X31Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=23, routed)          0.984    -0.857    cpu0/id_ex0/ex_reg1[2]
    SLICE_X26Y127        LUT2 (Prop_lut2_I0_O)        0.124    -0.733 r  cpu0/id_ex0/mem_rd_data[2]_i_22/O
                         net (fo=1, routed)           0.000    -0.733    cpu0/id_ex0/mem_rd_data[2]_i_22_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.335 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.335    cpu0/id_ex0/mem_rd_data_reg[2]_i_11_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.221 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.221    cpu0/id_ex0/mem_rd_data_reg[4]_i_12_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.107 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.107    cpu0/id_ex0/mem_rd_data_reg[10]_i_11_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.007 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.007    cpu0/id_ex0/mem_rd_data_reg[18]_i_23_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.121 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.121    cpu0/id_ex0/mem_rd_data_reg[18]_i_12_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.235 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.235    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.474 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__74_i_28/O[2]
                         net (fo=2, routed)           0.939     1.413    cpu0/id_ex0/ex0/data3[26]
    SLICE_X22Y137        LUT6 (Prop_lut6_I0_O)        0.302     1.715 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19/O
                         net (fo=2, routed)           0.451     2.166    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I0_O)        0.124     2.290 r  cpu0/id_ex0/mem_rd_data[26]_i_4/O
                         net (fo=1, routed)           0.159     2.449    cpu0/id_ex0/mem_rd_data[26]_i_4_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I3_O)        0.124     2.573 f  cpu0/id_ex0/mem_rd_data[26]_i_2/O
                         net (fo=2, routed)           0.472     3.044    cpu0/id_ex0/mem_rd_data[26]_i_2_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     3.168 r  cpu0/id_ex0/mem_rd_data[26]_i_1/O
                         net (fo=3, routed)           1.124     4.292    cpu0/if_id0/ex_rd_data[25]
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.416 r  cpu0/if_id0/ex_reg2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.416    cpu0/id_ex0/ex_reg2_reg[31]_0[25]
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/id_ex0/clk_out6
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.060     1.780    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.032     1.812    cpu0/id_ex0/ex_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -2.604    

Slack (VIOLATED) :        -2.600ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.324ns (19.785%)  route 5.368ns (80.215%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.727    -2.292    cpu0/id_ex0/clk_out6
    SLICE_X32Y132        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.456    -1.836 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=99, routed)          1.475    -0.360    cpu0/id_ex0/ex_reg2[4]
    SLICE_X14Y130        LUT5 (Prop_lut5_I3_O)        0.124    -0.236 f  cpu0/id_ex0/mem_rd_data[8]_i_13/O
                         net (fo=3, routed)           0.710     0.473    cpu0/id_ex0/mem_rd_data[8]_i_13_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.597 f  cpu0/id_ex0/mem_rd_data[14]_i_9/O
                         net (fo=2, routed)           0.465     1.063    cpu0/id_ex0/mem_rd_data[14]_i_9_n_0
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.124     1.187 f  cpu0/id_ex0/mem_rd_data[14]_i_6/O
                         net (fo=2, routed)           0.437     1.624    cpu0/id_ex0/mem_rd_data[14]_i_6_n_0
    SLICE_X19Y131        LUT6 (Prop_lut6_I5_O)        0.124     1.748 f  cpu0/id_ex0/mem_rd_data[13]_i_9/O
                         net (fo=3, routed)           0.737     2.485    cpu0/id_ex0/mem_rd_data[13]_i_9_n_0
    SLICE_X22Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.609 f  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_comp_1/O
                         net (fo=1, routed)           0.922     3.530    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_n_0
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.124     3.654 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_4_comp/O
                         net (fo=1, routed)           0.622     4.276    cpu0/if_id0/ex_jmp_addr_reg[31]_bret_bret__111
    SLICE_X22Y124        LUT6 (Prop_lut6_I4_O)        0.124     4.400 r  cpu0/if_id0/ex_jmp_addr[31]_bret_bret__111_i_1/O
                         net (fo=1, routed)           0.000     4.400    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111_0
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.596     2.249    cpu0/id_ex0/clk_out6
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.060     1.771    
    SLICE_X22Y124        FDRE (Setup_fdre_C_D)        0.029     1.800    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.600    

Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.984ns (31.847%)  route 4.246ns (68.153%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 2.259 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.488     2.896    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y118        LUT5 (Prop_lut5_I2_O)        0.124     3.020 r  cpu0/mem_ctrl0/cache1/id_pc[31]_i_1_comp/O
                         net (fo=64, routed)          0.926     3.945    cpu0/if_id0/SR[0]
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.606     2.259    cpu0/if_id0/clk_out6
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
                         clock pessimism             -0.418     1.841    
                         clock uncertainty           -0.060     1.781    
    SLICE_X29Y113        FDRE (Setup_fdre_C_R)       -0.429     1.352    cpu0/if_id0/id_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          1.352    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.108ns (31.963%)  route 4.487ns (68.037%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.910     3.317    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_2/O
                         net (fo=1, routed)           0.405     3.847    cpu0/mem_ctrl0/cache1/id_inst[18]_i_2_n_0
    SLICE_X25Y115        LUT5 (Prop_lut5_I0_O)        0.124     3.971 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_1/O
                         net (fo=1, routed)           0.340     4.311    cpu0/if_id0/id_inst_reg[31]_3[18]
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.060     1.780    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)       -0.047     1.733    cpu0/if_id0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          1.733    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.953ns (30.340%)  route 4.484ns (69.660%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.115    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.239 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         0.915     4.155    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.608     2.261    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.060     1.783    
    SLICE_X22Y113        FDRE (Setup_fdre_C_CE)      -0.205     1.578    cpu0/pc_reg0/pc_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          1.578    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.077ns (31.142%)  route 4.592ns (68.858%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.163     3.564    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.124     3.688 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_2/O
                         net (fo=1, routed)           0.575     4.263    cpu0/mem_ctrl0/cache1/id_inst[30]_i_2_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.387 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_1/O
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/id_inst_reg[31]_3[30]
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.060     1.780    
    SLICE_X21Y117        FDRE (Setup_fdre_C_D)        0.031     1.811    cpu0/if_id0/id_inst_reg[30]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.826ns (27.706%)  route 4.765ns (72.294%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.726    -2.293    cpu0/id_ex0/clk_out6
    SLICE_X25Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.837 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=24, routed)          1.055    -0.781    cpu0/id_ex0/ex_reg1[0]
    SLICE_X31Y129        LUT4 (Prop_lut4_I2_O)        0.124    -0.657 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_124/O
                         net (fo=1, routed)           0.000    -0.657    cpu0/id_ex0/npc[31]_bret_bret__0_i_124_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.125 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.125    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.011 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    -0.011    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.103 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.103    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.217 f  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5/CO[3]
                         net (fo=3, routed)           1.296     1.513    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.414     2.051    cpu0/id_ex0/npc[31]_bret_bret__0_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124     2.175 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_1/O
                         net (fo=130, routed)         1.043     3.218    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.342 r  cpu0/id_ex0/pc[3]_i_1/O
                         net (fo=5, routed)           0.956     4.298    cpu0/pc_reg0/D[3]
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.060     1.785    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.058     1.727    cpu0/pc_reg0/pc_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          1.727    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 -2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism              0.034    -0.300    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.060    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.880%)  route 0.131ns (48.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.131    -0.295    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/DIB
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/WCLK
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.551    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.405    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.128    -0.298    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/DIB
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/WCLK
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.216    -0.554    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.408    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.223    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y24    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y15    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y25    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y26    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y115   cpu0/mem_ctrl0/cache0/entry_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y101   hci0/io_in_fifo/q_data_array_reg_192_255_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y102   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y102   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X14Y118   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X10Y100   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y91    hci0/io_in_fifo/q_data_array_reg_768_831_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y91    hci0/io_in_fifo/q_data_array_reg_768_831_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :         4451  Failing Endpoints,  Worst Slack       -2.779ns,  Total Violation    -3773.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.108ns (31.018%)  route 4.688ns (68.982%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.083     3.490    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_2/O
                         net (fo=1, routed)           0.449     4.064    cpu0/mem_ctrl0/cache1/id_inst[26]_i_2_n_0
    SLICE_X24Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.188 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_1/O
                         net (fo=1, routed)           0.324     4.512    cpu0/if_id0/id_inst_reg[31]_3[26]
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X27Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[26]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.984ns (29.896%)  route 4.652ns (70.104%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.106     4.352    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X18Y112        FDRE (Setup_fdre_C_CE)      -0.205     1.579    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.984ns (30.076%)  route 4.613ns (69.924%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.066     4.312    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.609     2.262    cpu0/pc_reg0/clk_out6
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X17Y114        FDRE (Setup_fdre_C_CE)      -0.205     1.578    cpu0/pc_reg0/pc_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          1.578    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.585ns (38.510%)  route 4.128ns (61.490%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.722    -2.297    cpu0/id_ex0/clk_out6
    SLICE_X31Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=23, routed)          0.984    -0.857    cpu0/id_ex0/ex_reg1[2]
    SLICE_X26Y127        LUT2 (Prop_lut2_I0_O)        0.124    -0.733 r  cpu0/id_ex0/mem_rd_data[2]_i_22/O
                         net (fo=1, routed)           0.000    -0.733    cpu0/id_ex0/mem_rd_data[2]_i_22_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.335 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.335    cpu0/id_ex0/mem_rd_data_reg[2]_i_11_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.221 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.221    cpu0/id_ex0/mem_rd_data_reg[4]_i_12_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.107 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.107    cpu0/id_ex0/mem_rd_data_reg[10]_i_11_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.007 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.007    cpu0/id_ex0/mem_rd_data_reg[18]_i_23_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.121 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.121    cpu0/id_ex0/mem_rd_data_reg[18]_i_12_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.235 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.235    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.474 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__74_i_28/O[2]
                         net (fo=2, routed)           0.939     1.413    cpu0/id_ex0/ex0/data3[26]
    SLICE_X22Y137        LUT6 (Prop_lut6_I0_O)        0.302     1.715 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19/O
                         net (fo=2, routed)           0.451     2.166    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I0_O)        0.124     2.290 r  cpu0/id_ex0/mem_rd_data[26]_i_4/O
                         net (fo=1, routed)           0.159     2.449    cpu0/id_ex0/mem_rd_data[26]_i_4_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I3_O)        0.124     2.573 f  cpu0/id_ex0/mem_rd_data[26]_i_2/O
                         net (fo=2, routed)           0.472     3.044    cpu0/id_ex0/mem_rd_data[26]_i_2_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     3.168 r  cpu0/id_ex0/mem_rd_data[26]_i_1/O
                         net (fo=3, routed)           1.124     4.292    cpu0/if_id0/ex_rd_data[25]
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.416 r  cpu0/if_id0/ex_reg2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.416    cpu0/id_ex0/ex_reg2_reg[31]_0[25]
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/id_ex0/clk_out6
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.032     1.811    cpu0/id_ex0/ex_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.324ns (19.785%)  route 5.368ns (80.215%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.727    -2.292    cpu0/id_ex0/clk_out6
    SLICE_X32Y132        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.456    -1.836 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=99, routed)          1.475    -0.360    cpu0/id_ex0/ex_reg2[4]
    SLICE_X14Y130        LUT5 (Prop_lut5_I3_O)        0.124    -0.236 f  cpu0/id_ex0/mem_rd_data[8]_i_13/O
                         net (fo=3, routed)           0.710     0.473    cpu0/id_ex0/mem_rd_data[8]_i_13_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.597 f  cpu0/id_ex0/mem_rd_data[14]_i_9/O
                         net (fo=2, routed)           0.465     1.063    cpu0/id_ex0/mem_rd_data[14]_i_9_n_0
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.124     1.187 f  cpu0/id_ex0/mem_rd_data[14]_i_6/O
                         net (fo=2, routed)           0.437     1.624    cpu0/id_ex0/mem_rd_data[14]_i_6_n_0
    SLICE_X19Y131        LUT6 (Prop_lut6_I5_O)        0.124     1.748 f  cpu0/id_ex0/mem_rd_data[13]_i_9/O
                         net (fo=3, routed)           0.737     2.485    cpu0/id_ex0/mem_rd_data[13]_i_9_n_0
    SLICE_X22Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.609 f  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_comp_1/O
                         net (fo=1, routed)           0.922     3.530    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_n_0
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.124     3.654 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_4_comp/O
                         net (fo=1, routed)           0.622     4.276    cpu0/if_id0/ex_jmp_addr_reg[31]_bret_bret__111
    SLICE_X22Y124        LUT6 (Prop_lut6_I4_O)        0.124     4.400 r  cpu0/if_id0/ex_jmp_addr[31]_bret_bret__111_i_1/O
                         net (fo=1, routed)           0.000     4.400    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111_0
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.596     2.249    cpu0/id_ex0/clk_out6
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X22Y124        FDRE (Setup_fdre_C_D)        0.029     1.799    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111
  -------------------------------------------------------------------
                         required time                          1.799    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.984ns (31.847%)  route 4.246ns (68.153%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 2.259 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.488     2.896    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y118        LUT5 (Prop_lut5_I2_O)        0.124     3.020 r  cpu0/mem_ctrl0/cache1/id_pc[31]_i_1_comp/O
                         net (fo=64, routed)          0.926     3.945    cpu0/if_id0/SR[0]
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.606     2.259    cpu0/if_id0/clk_out6
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
                         clock pessimism             -0.418     1.841    
                         clock uncertainty           -0.061     1.780    
    SLICE_X29Y113        FDRE (Setup_fdre_C_R)       -0.429     1.351    cpu0/if_id0/id_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          1.351    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.108ns (31.963%)  route 4.487ns (68.037%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.910     3.317    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_2/O
                         net (fo=1, routed)           0.405     3.847    cpu0/mem_ctrl0/cache1/id_inst[18]_i_2_n_0
    SLICE_X25Y115        LUT5 (Prop_lut5_I0_O)        0.124     3.971 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_1/O
                         net (fo=1, routed)           0.340     4.311    cpu0/if_id0/id_inst_reg[31]_3[18]
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.953ns (30.340%)  route 4.484ns (69.660%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.115    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.239 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         0.915     4.155    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.608     2.261    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X22Y113        FDRE (Setup_fdre_C_CE)      -0.205     1.577    cpu0/pc_reg0/pc_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          1.577    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.077ns (31.142%)  route 4.592ns (68.858%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.163     3.564    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.124     3.688 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_2/O
                         net (fo=1, routed)           0.575     4.263    cpu0/mem_ctrl0/cache1/id_inst[30]_i_2_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.387 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_1/O
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/id_inst_reg[31]_3[30]
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X21Y117        FDRE (Setup_fdre_C_D)        0.031     1.810    cpu0/if_id0/id_inst_reg[30]
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.826ns (27.706%)  route 4.765ns (72.294%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.726    -2.293    cpu0/id_ex0/clk_out6
    SLICE_X25Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.837 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=24, routed)          1.055    -0.781    cpu0/id_ex0/ex_reg1[0]
    SLICE_X31Y129        LUT4 (Prop_lut4_I2_O)        0.124    -0.657 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_124/O
                         net (fo=1, routed)           0.000    -0.657    cpu0/id_ex0/npc[31]_bret_bret__0_i_124_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.125 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.125    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.011 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    -0.011    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.103 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.103    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.217 f  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5/CO[3]
                         net (fo=3, routed)           1.296     1.513    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.414     2.051    cpu0/id_ex0/npc[31]_bret_bret__0_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124     2.175 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_1/O
                         net (fo=130, routed)         1.043     3.218    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.342 r  cpu0/id_ex0/pc[3]_i_1/O
                         net (fo=5, routed)           0.956     4.298    cpu0/pc_reg0/D[3]
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.058     1.726    cpu0/pc_reg0/pc_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          1.726    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 -2.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.880%)  route 0.131ns (48.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.131    -0.295    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/DIB
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/WCLK
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.551    
                         clock uncertainty            0.061    -0.491    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.345    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.128    -0.298    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/DIB
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/WCLK
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.061    -0.494    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.348    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         4451  Failing Endpoints,  Worst Slack       -2.779ns,  Total Violation    -3773.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.108ns (31.018%)  route 4.688ns (68.982%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.083     3.490    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_2/O
                         net (fo=1, routed)           0.449     4.064    cpu0/mem_ctrl0/cache1/id_inst[26]_i_2_n_0
    SLICE_X24Y115        LUT5 (Prop_lut5_I0_O)        0.124     4.188 r  cpu0/mem_ctrl0/cache1/id_inst[26]_i_1/O
                         net (fo=1, routed)           0.324     4.512    cpu0/if_id0/id_inst_reg[31]_3[26]
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X27Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X27Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[26]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.984ns (29.896%)  route 4.652ns (70.104%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.106     4.352    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X18Y112        FDRE (Setup_fdre_C_CE)      -0.205     1.579    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.984ns (30.076%)  route 4.613ns (69.924%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 2.262 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.122    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.246 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         1.066     4.312    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.609     2.262    cpu0/pc_reg0/clk_out6
    SLICE_X17Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__0/C
                         clock pessimism             -0.418     1.844    
                         clock uncertainty           -0.061     1.783    
    SLICE_X17Y114        FDRE (Setup_fdre_C_CE)      -0.205     1.578    cpu0/pc_reg0/pc_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          1.578    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.585ns (38.510%)  route 4.128ns (61.490%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.297ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.722    -2.297    cpu0/id_ex0/clk_out6
    SLICE_X31Y128        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.841 r  cpu0/id_ex0/ex_reg1_reg[2]/Q
                         net (fo=23, routed)          0.984    -0.857    cpu0/id_ex0/ex_reg1[2]
    SLICE_X26Y127        LUT2 (Prop_lut2_I0_O)        0.124    -0.733 r  cpu0/id_ex0/mem_rd_data[2]_i_22/O
                         net (fo=1, routed)           0.000    -0.733    cpu0/id_ex0/mem_rd_data[2]_i_22_n_0
    SLICE_X26Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.335 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.335    cpu0/id_ex0/mem_rd_data_reg[2]_i_11_n_0
    SLICE_X26Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.221 r  cpu0/id_ex0/mem_rd_data_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.221    cpu0/id_ex0/mem_rd_data_reg[4]_i_12_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.107 r  cpu0/id_ex0/mem_rd_data_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.107    cpu0/id_ex0/mem_rd_data_reg[10]_i_11_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.007 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.007    cpu0/id_ex0/mem_rd_data_reg[18]_i_23_n_0
    SLICE_X26Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.121 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.121    cpu0/id_ex0/mem_rd_data_reg[18]_i_12_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.235 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.235    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__88_i_18_n_0
    SLICE_X26Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.474 r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__74_i_28/O[2]
                         net (fo=2, routed)           0.939     1.413    cpu0/id_ex0/ex0/data3[26]
    SLICE_X22Y137        LUT6 (Prop_lut6_I0_O)        0.302     1.715 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19/O
                         net (fo=2, routed)           0.451     2.166    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__74_i_19_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I0_O)        0.124     2.290 r  cpu0/id_ex0/mem_rd_data[26]_i_4/O
                         net (fo=1, routed)           0.159     2.449    cpu0/id_ex0/mem_rd_data[26]_i_4_n_0
    SLICE_X18Y137        LUT6 (Prop_lut6_I3_O)        0.124     2.573 f  cpu0/id_ex0/mem_rd_data[26]_i_2/O
                         net (fo=2, routed)           0.472     3.044    cpu0/id_ex0/mem_rd_data[26]_i_2_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     3.168 r  cpu0/id_ex0/mem_rd_data[26]_i_1/O
                         net (fo=3, routed)           1.124     4.292    cpu0/if_id0/ex_rd_data[25]
    SLICE_X28Y134        LUT6 (Prop_lut6_I3_O)        0.124     4.416 r  cpu0/if_id0/ex_reg2[26]_i_1/O
                         net (fo=1, routed)           0.000     4.416    cpu0/id_ex0/ex_reg2_reg[31]_0[25]
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/id_ex0/clk_out6
    SLICE_X28Y134        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[26]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X28Y134        FDRE (Setup_fdre_C_D)        0.032     1.811    cpu0/id_ex0/ex_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                          1.811    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.324ns (19.785%)  route 5.368ns (80.215%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 2.249 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.292ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.727    -2.292    cpu0/id_ex0/clk_out6
    SLICE_X32Y132        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.456    -1.836 r  cpu0/id_ex0/ex_reg2_reg[4]/Q
                         net (fo=99, routed)          1.475    -0.360    cpu0/id_ex0/ex_reg2[4]
    SLICE_X14Y130        LUT5 (Prop_lut5_I3_O)        0.124    -0.236 f  cpu0/id_ex0/mem_rd_data[8]_i_13/O
                         net (fo=3, routed)           0.710     0.473    cpu0/id_ex0/mem_rd_data[8]_i_13_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124     0.597 f  cpu0/id_ex0/mem_rd_data[14]_i_9/O
                         net (fo=2, routed)           0.465     1.063    cpu0/id_ex0/mem_rd_data[14]_i_9_n_0
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.124     1.187 f  cpu0/id_ex0/mem_rd_data[14]_i_6/O
                         net (fo=2, routed)           0.437     1.624    cpu0/id_ex0/mem_rd_data[14]_i_6_n_0
    SLICE_X19Y131        LUT6 (Prop_lut6_I5_O)        0.124     1.748 f  cpu0/id_ex0/mem_rd_data[13]_i_9/O
                         net (fo=3, routed)           0.737     2.485    cpu0/id_ex0/mem_rd_data[13]_i_9_n_0
    SLICE_X22Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.609 f  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_comp_1/O
                         net (fo=1, routed)           0.922     3.530    cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_6_n_0
    SLICE_X21Y125        LUT6 (Prop_lut6_I3_O)        0.124     3.654 r  cpu0/id_ex0/ex_jmp_addr[31]_bret_bret__111_i_4_comp/O
                         net (fo=1, routed)           0.622     4.276    cpu0/if_id0/ex_jmp_addr_reg[31]_bret_bret__111
    SLICE_X22Y124        LUT6 (Prop_lut6_I4_O)        0.124     4.400 r  cpu0/if_id0/ex_jmp_addr[31]_bret_bret__111_i_1/O
                         net (fo=1, routed)           0.000     4.400    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111_0
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.596     2.249    cpu0/id_ex0/clk_out6
    SLICE_X22Y124        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111/C
                         clock pessimism             -0.418     1.831    
                         clock uncertainty           -0.061     1.770    
    SLICE_X22Y124        FDRE (Setup_fdre_C_D)        0.029     1.799    cpu0/id_ex0/ex_jmp_addr_reg[31]_bret_bret__111
  -------------------------------------------------------------------
                         required time                          1.799    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                 -2.601    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.984ns (31.847%)  route 4.246ns (68.153%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 2.259 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.488     2.896    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y118        LUT5 (Prop_lut5_I2_O)        0.124     3.020 r  cpu0/mem_ctrl0/cache1/id_pc[31]_i_1_comp/O
                         net (fo=64, routed)          0.926     3.945    cpu0/if_id0/SR[0]
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.606     2.259    cpu0/if_id0/clk_out6
    SLICE_X29Y113        FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
                         clock pessimism             -0.418     1.841    
                         clock uncertainty           -0.061     1.780    
    SLICE_X29Y113        FDRE (Setup_fdre_C_R)       -0.429     1.351    cpu0/if_id0/id_inst_reg[3]
  -------------------------------------------------------------------
                         required time                          1.351    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.108ns (31.963%)  route 4.487ns (68.037%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.734    -2.285    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.829 r  cpu0/pc_reg0/pc_reg[3]_replica/Q
                         net (fo=12, routed)          1.340    -0.489    cpu0/mem_ctrl0/cache0/Q[3]_repN_alias
    SLICE_X22Y107        LUT6 (Prop_lut6_I2_O)        0.124    -0.365 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_101/O
                         net (fo=1, routed)           0.000    -0.365    cpu0/mem_ctrl0/cache0/_inst[31]_i_101_n_0
    SLICE_X22Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.127 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000    -0.127    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X22Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.023 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.624     0.601    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I3_O)        0.316     0.917 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    cpu0/mem_ctrl0/cache0/_inst[31]_i_11_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     1.129 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.129    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.223 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.091    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.407 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.910     3.317    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_2/O
                         net (fo=1, routed)           0.405     3.847    cpu0/mem_ctrl0/cache1/id_inst[18]_i_2_n_0
    SLICE_X25Y115        LUT5 (Prop_lut5_I0_O)        0.124     3.971 r  cpu0/mem_ctrl0/cache1/id_inst[18]_i_1/O
                         net (fo=1, routed)           0.340     4.311    cpu0/if_id0/id_inst_reg[31]_3[18]
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X26Y116        FDRE                                         r  cpu0/if_id0/id_inst_reg[18]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)       -0.047     1.732    cpu0/if_id0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                          1.732    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.953ns (30.340%)  route 4.484ns (69.660%))
  Logic Levels:           8  (LUT5=2 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 2.261 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          0.715     3.115    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X23Y116        LUT5 (Prop_lut5_I2_O)        0.124     3.239 r  cpu0/mem_ctrl0/cache1/pc[31]_i_1_comp/O
                         net (fo=120, routed)         0.915     4.155    cpu0/pc_reg0/enable_pc_reg_0
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.608     2.261    cpu0/pc_reg0/clk_out6
    SLICE_X22Y113        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica/C
                         clock pessimism             -0.418     1.843    
                         clock uncertainty           -0.061     1.782    
    SLICE_X22Y113        FDRE (Setup_fdre_C_CE)      -0.205     1.577    cpu0/pc_reg0/pc_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          1.577    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/if_id0/id_inst_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 2.077ns (31.142%)  route 4.592ns (68.858%))
  Logic Levels:           9  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 2.258 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.736    -2.283    cpu0/pc_reg0/clk_out6
    SLICE_X18Y112        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=98, routed)          1.177    -0.649    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X24Y111        LUT6 (Prop_lut6_I2_O)        0.124    -0.525 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000    -0.525    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X24Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.313 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000    -0.313    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X24Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    -0.219 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26/O
                         net (fo=1, routed)           0.809     0.590    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_26_n_0
    SLICE_X20Y114        LUT6 (Prop_lut6_I1_O)        0.316     0.906 f  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     0.906    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X20Y114        MUXF7 (Prop_muxf7_I1_O)      0.217     1.123 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     1.123    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X20Y114        MUXF8 (Prop_muxf8_I1_O)      0.094     1.217 f  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.868     2.085    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X22Y117        LUT5 (Prop_lut5_I3_O)        0.316     2.401 r  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=40, routed)          1.163     3.564    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.124     3.688 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_2/O
                         net (fo=1, routed)           0.575     4.263    cpu0/mem_ctrl0/cache1/id_inst[30]_i_2_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I0_O)        0.124     4.387 r  cpu0/mem_ctrl0/cache1/id_inst[30]_i_1/O
                         net (fo=1, routed)           0.000     4.387    cpu0/if_id0/id_inst_reg[31]_3[30]
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.605     2.258    cpu0/if_id0/clk_out6
    SLICE_X21Y117        FDRE                                         r  cpu0/if_id0/id_inst_reg[30]/C
                         clock pessimism             -0.418     1.840    
                         clock uncertainty           -0.061     1.779    
    SLICE_X21Y117        FDRE (Setup_fdre_C_D)        0.031     1.810    cpu0/if_id0/id_inst_reg[30]
  -------------------------------------------------------------------
                         required time                          1.810    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.826ns (27.706%)  route 4.765ns (72.294%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 2.263 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.726    -2.293    cpu0/id_ex0/clk_out6
    SLICE_X25Y130        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.837 r  cpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=24, routed)          1.055    -0.781    cpu0/id_ex0/ex_reg1[0]
    SLICE_X31Y129        LUT4 (Prop_lut4_I2_O)        0.124    -0.657 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_124/O
                         net (fo=1, routed)           0.000    -0.657    cpu0/id_ex0/npc[31]_bret_bret__0_i_124_n_0
    SLICE_X31Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.125 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.125    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_82_n_0
    SLICE_X31Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.011 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    -0.011    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_45_n_0
    SLICE_X31Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.103 r  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.103    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_10_n_0
    SLICE_X31Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.217 f  cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5/CO[3]
                         net (fo=3, routed)           1.296     1.513    cpu0/id_ex0/npc_reg[31]_bret_bret__0_i_5_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I0_O)        0.124     1.637 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_2/O
                         net (fo=2, routed)           0.414     2.051    cpu0/id_ex0/npc[31]_bret_bret__0_i_2_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124     2.175 r  cpu0/id_ex0/npc[31]_bret_bret__0_i_1/O
                         net (fo=130, routed)         1.043     3.218    cpu0/id_ex0/jmp_enable
    SLICE_X27Y112        LUT3 (Prop_lut3_I1_O)        0.124     3.342 r  cpu0/id_ex0/pc[3]_i_1/O
                         net (fo=5, routed)           0.956     4.298    cpu0/pc_reg0/D[3]
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.610     2.263    cpu0/pc_reg0/clk_out6
    SLICE_X15Y114        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_replica_2/C
                         clock pessimism             -0.418     1.845    
                         clock uncertainty           -0.061     1.784    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)       -0.058     1.726    cpu0/pc_reg0/pc_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          1.726    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 -2.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.509%)  route 0.356ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.647    -0.482    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X14Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.356     0.039    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.833    -0.335    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X12Y93         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism              0.034    -0.300    
                         clock uncertainty            0.061    -0.240    
    SLICE_X12Y93         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.000    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.880%)  route 0.131ns (48.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.131    -0.295    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/DIB
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/WCLK
    SLICE_X30Y98         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.551    
                         clock uncertainty            0.061    -0.491    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.345    hci0/io_in_fifo/q_data_array_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.562    -0.567    hci0/clk_out6
    SLICE_X31Y99         FDRE                                         r  hci0/q_io_in_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hci0/q_io_in_wr_data_reg[4]/Q
                         net (fo=16, routed)          0.128    -0.298    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/DIB
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.830    -0.338    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/WCLK
    SLICE_X30Y99         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.061    -0.494    
    SLICE_X30Y99         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.348    hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.950%)  route 0.315ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.561    -0.568    hci0/uart_blk/uart_rx_fifo/clk_out6
    SLICE_X28Y95         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=21, routed)          0.315    -0.113    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD0
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y96         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.061    -0.473    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.163    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X8Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X8Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319     1.470    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.470    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.435%)  route 0.308ns (68.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.308    -0.037    hci0/uart_blk/rst_repN_5_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.284%)  route 0.492ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.492     0.148    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X12Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X12Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.298%)  route 0.491ns (77.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.491     0.146    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X17Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.146%)  route 0.496ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.496     0.151    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X16Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X16Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.531%)  route 0.546ns (79.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.546     0.201    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X17Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.565     0.221    hci0/uart_blk/uart_rx_blk/rst_repN_2_alias
    SLICE_X13Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X13Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X13Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.243%)  route 0.632ns (81.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.632     0.288    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.801    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X8Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X8Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319     1.470    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.470    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.435%)  route 0.308ns (68.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.308    -0.037    hci0/uart_blk/rst_repN_5_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.284%)  route 0.492ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.492     0.148    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X12Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X12Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.298%)  route 0.491ns (77.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.491     0.146    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X17Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.146%)  route 0.496ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.496     0.151    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X16Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X16Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.531%)  route 0.546ns (79.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.546     0.201    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X17Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.565     0.221    hci0/uart_blk/uart_rx_blk/rst_repN_2_alias
    SLICE_X13Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X13Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X13Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.243%)  route 0.632ns (81.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.632     0.288    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.384    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.384    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X8Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X8Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.061     1.789    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319     1.470    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.470    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.435%)  route 0.308ns (68.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.308    -0.037    hci0/uart_blk/rst_repN_5_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.284%)  route 0.492ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.492     0.148    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X12Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X12Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.298%)  route 0.491ns (77.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.491     0.146    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X17Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.146%)  route 0.496ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.496     0.151    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X16Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.448    
                         clock uncertainty            0.061    -0.387    
    SLICE_X16Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.531%)  route 0.546ns (79.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.546     0.201    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X17Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.565     0.221    hci0/uart_blk/uart_rx_blk/rst_repN_2_alias
    SLICE_X13Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X13Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.447    
                         clock uncertainty            0.061    -0.386    
    SLICE_X13Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.243%)  route 0.632ns (81.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.632     0.288    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.199    -0.446    
                         clock uncertainty            0.061    -0.385    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X9Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X9Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X9Y103         FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.674%)  route 2.453ns (84.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.453     0.628    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X18Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X18Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.456ns (15.697%)  route 2.449ns (84.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.737    -2.282    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.826 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          2.449     0.623    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X19Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X19Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X19Y102        FDCE (Recov_fdce_C_CLR)     -0.405     1.385    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.385    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.456ns (15.675%)  route 2.453ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 2.268 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.738    -2.281    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.456    -1.825 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         2.453     0.629    hci0/uart_blk/uart_tx_blk/rst_repN_2_alias
    SLICE_X8Y103         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        1.615     2.268    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X8Y103         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.418     1.850    
                         clock uncertainty           -0.060     1.790    
    SLICE_X8Y103         FDCE (Recov_fdce_C_CLR)     -0.319     1.471    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.471    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.435%)  route 0.308ns (68.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.308    -0.037    hci0/uart_blk/rst_repN_5_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.284%)  route 0.492ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.492     0.148    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X12Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X12Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X12Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.298%)  route 0.491ns (77.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.491     0.146    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X17Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.146%)  route 0.496ns (77.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.496     0.151    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X16Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.919    -0.249    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X16Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.548     0.205    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y105        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y105        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y105        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.531%)  route 0.546ns (79.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.643    -0.486    clk
    SLICE_X28Y106        FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_5/Q
                         net (fo=97, routed)          0.546     0.201    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X17Y102        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y102        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X17Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.565     0.221    hci0/uart_blk/uart_rx_blk/rst_repN_2_alias
    SLICE_X13Y103        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.920    -0.248    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X13Y103        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.199    -0.447    
    SLICE_X13Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.539    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 rst_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.243%)  route 0.632ns (81.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.644    -0.485    clk
    SLICE_X25Y105        FDPE                                         r  rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.344 f  rst_reg_replica_2/Q
                         net (fo=107, routed)         0.632     0.288    hci0/uart_blk/uart_baud_clk_blk/rst_repN_2_alias
    SLICE_X10Y104        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3382, routed)        0.921    -0.247    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X10Y104        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.199    -0.446    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.801    





