<profile>

<section name = "Vivado HLS Report for 'conv_last'" level="0">
<item name = "Date">Sat Dec 15 03:40:54 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9540609, 9540609, 9540609, 9540609, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">9540608, 9540608, 18634, -, -, 512, no</column>
<column name=" + Loop 1.1">18632, 18632, 4658, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">4656, 4656, 1164, -, -, 4, no</column>
<column name="   +++ Loop 1.1.1.1">1152, 1152, 6, -, -, 192, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 577, 426</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 179</column>
<column name="Register">-, -, 291, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_96_fu_420_p2">*, 0, 0, 62, 8, 8</column>
<column name="ci_8_fu_373_p2">+, 0, 29, 13, 8, 1</column>
<column name="co_23_fu_233_p2">+, 0, 35, 15, 10, 1</column>
<column name="h_22_fu_292_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_Val2_94_fu_650_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_Val2_97_fu_446_p2">+, 0, 53, 21, 16, 16</column>
<column name="p_Val2_99_fu_480_p2">+, 0, 29, 13, 8, 8</column>
<column name="result_V_fu_664_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_287_fu_348_p2">+, 0, 104, 38, 33, 33</column>
<column name="tmp_341_fu_306_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_342_fu_335_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_344_fu_391_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_345_fu_404_p2">+, 0, 44, 18, 13, 13</column>
<column name="w_22_fu_325_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_339_fu_268_p2">-, 0, 62, 24, 19, 19</column>
<column name="brmerge40_demorgan_i_fu_585_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_fu_500_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_579_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i_fu_558_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i_fu_546_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_14_fu_683_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_602_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_523_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="Range1_all_zeros_fu_528_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="exitcond1_fu_319_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="exitcond8_fu_227_p2">icmp, 0, 0, 6, 10, 11</column>
<column name="exitcond9_fu_286_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="exitcond_fu_367_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_197_fu_728_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="brmerge9_fu_697_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i5_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_607_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_demorgan_fu_590_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_613_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_617_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_551_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_533_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_104_mux_fu_622_p3">select, 0, 0, 8, 1, 7</column>
<column name="p_Val2_s_95_fu_628_p3">select, 0, 0, 9, 1, 9</column>
<column name="p_result_V_fu_709_p3">select, 0, 0, 9, 1, 9</column>
<column name="p_s_fu_734_p3">select, 0, 0, 7, 1, 7</column>
<column name="result_1_fu_716_p3">select, 0, 0, 8, 1, 8</column>
<column name="result_V_mux_fu_702_p3">select, 0, 0, 8, 1, 7</column>
<column name="sum_V_fu_634_p3">select, 0, 0, 8, 1, 8</column>
<column name="brmerge_i_i_fu_688_p2">xor, 0, 0, 2, 1, 1</column>
<column name="isneg_not_fu_692_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_i_i_fu_563_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp2_fu_596_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_196_fu_678_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_201_fu_494_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_202_fu_540_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_203_fu_574_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">107, 21, 1, 21</column>
<column name="ap_sig_ioackin_m_axi_weight_V_ARREADY">9, 2, 1, 2</column>
<column name="ci_reg_212">9, 2, 8, 16</column>
<column name="co_reg_166">9, 2, 10, 20</column>
<column name="h_reg_177">9, 2, 3, 6</column>
<column name="p_Val2_s_reg_200">9, 2, 8, 16</column>
<column name="w_reg_188">9, 2, 3, 6</column>
<column name="weight_V_blk_n_AR">9, 2, 1, 2</column>
<column name="weight_V_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_reg_ioackin_m_axi_weight_V_ARREADY">1, 0, 1, 0</column>
<column name="bias_V_addr_reg_768">9, 0, 9, 0</column>
<column name="brmerge40_demorgan_i_reg_895">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_reg_905">1, 0, 1, 0</column>
<column name="carry_reg_872">1, 0, 1, 0</column>
<column name="ci_8_reg_818">8, 0, 8, 0</column>
<column name="ci_reg_212">8, 0, 8, 0</column>
<column name="co_23_reg_753">10, 0, 10, 0</column>
<column name="co_reg_166">10, 0, 10, 0</column>
<column name="h_22_reg_776">3, 0, 3, 0</column>
<column name="h_reg_177">3, 0, 3, 0</column>
<column name="input_V_load_reg_833">8, 0, 8, 0</column>
<column name="isneg_reg_915">1, 0, 1, 0</column>
<column name="newsignbit_14_reg_928">1, 0, 1, 0</column>
<column name="newsignbit_reg_866">1, 0, 1, 0</column>
<column name="output_V_addr_reg_799">13, 0, 13, 0</column>
<column name="p_38_i_i_reg_885">1, 0, 1, 0</column>
<column name="p_Val2_96_reg_838">16, 0, 16, 0</column>
<column name="p_Val2_97_reg_848">16, 0, 16, 0</column>
<column name="p_Val2_99_reg_860">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_200">8, 0, 8, 0</column>
<column name="result_V_reg_922">8, 0, 8, 0</column>
<column name="sext_cast_reg_745">33, 0, 33, 0</column>
<column name="signbit_reg_853">1, 0, 1, 0</column>
<column name="tmp_182_reg_879">2, 0, 2, 0</column>
<column name="tmp_193_cast1_reg_810">3, 0, 13, 10</column>
<column name="tmp_197_reg_940">1, 0, 1, 0</column>
<column name="tmp_203_reg_890">1, 0, 1, 0</column>
<column name="tmp_291_reg_935">7, 0, 7, 0</column>
<column name="tmp_293_reg_843">1, 0, 1, 0</column>
<column name="tmp_339_reg_758">13, 0, 19, 6</column>
<column name="tmp_422_cast_reg_763">10, 0, 13, 3</column>
<column name="tmp_425_cast_reg_786">13, 0, 15, 2</column>
<column name="tmp_cast1_reg_781">3, 0, 11, 8</column>
<column name="underflow_reg_900">1, 0, 1, 0</column>
<column name="w_22_reg_794">3, 0, 3, 0</column>
<column name="w_reg_188">3, 0, 3, 0</column>
<column name="weight_V_addr_read_reg_828">8, 0, 8, 0</column>
<column name="weight_V_addr_reg_804">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_last, return value</column>
<column name="input_V_address0">out, 12, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 8, ap_memory, input_V, array</column>
<column name="m_axi_weight_V_AWVALID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWREADY">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWADDR">out, 32, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWLEN">out, 32, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWSIZE">out, 3, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWBURST">out, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWLOCK">out, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWCACHE">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWPROT">out, 3, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWQOS">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWREGION">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_AWUSER">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WVALID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WREADY">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WDATA">out, 8, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WSTRB">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WLAST">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_WUSER">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARVALID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARREADY">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARADDR">out, 32, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARID">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARLEN">out, 32, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARSIZE">out, 3, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARBURST">out, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARLOCK">out, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARCACHE">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARPROT">out, 3, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARQOS">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARREGION">out, 4, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_ARUSER">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RVALID">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RREADY">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RDATA">in, 8, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RLAST">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RID">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RUSER">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_RRESP">in, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_BVALID">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_BREADY">out, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_BRESP">in, 2, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_BID">in, 1, m_axi, weight_V, pointer</column>
<column name="m_axi_weight_V_BUSER">in, 1, m_axi, weight_V, pointer</column>
<column name="conv_last_weight_V9">in, 32, ap_none, conv_last_weight_V9, scalar</column>
<column name="bias_V_address0">out, 9, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
</table>
</item>
</section>
</profile>
