
<html><head><title>How can I map generic device terminal names in my PDK?</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-08-01" />
<meta name="CreateTime" content="1690888964" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="Virtuoso Power Manager Task Assistant" />
<meta name="DocType" content="Getting Started" />
<meta name="FileTitle" content="How can I map generic device terminal names in my PDK?" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="powermanagerTA" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-01" />
<meta name="ModifiedTime" content="1690888964" />
<meta name="NextFile" content="How_can_I_set_up_in-design_checking_for_violations_in_my_design_.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design," />
<meta name="PrevFile" content="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor,Virtuoso Layout Suite," />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor,Virtuoso Layout Suite," />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor,Virtuoso Layout Suite," />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager Task Assistant -- How can I map generic device terminal names in my PDK?" />
<meta name="Version" content="IC23.1" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="schematicauditorTA" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.002" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="powermanagerTATOC.html">Contents</a></li><li><a class="prev" href="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_.html" title="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_">How_do_I_register_logic_gate__ ...</a></li><li style="float: right;"><a class="viewPrint" href="powermanagerTA.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="How_can_I_set_up_in-design_checking_for_violations_in_my_design_.html" title="How_can_I_set_up_in-design_checking_for_violations_in_my_design_">How_can_I_set_up_in-design_che ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Virtuoso Power Manager Task Assistant<br />Product Version IC23.1, June 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>How can I map generic device terminal names in my PDK?</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span style="text-decoration: none;">If, you do not have generic device terminal names in your PDK, map the terminal names to the corresponding terminal type for your PDK devices. This is required by Power Manager to read and perform the supply tracing accordingly. </span></p>

<p><span style="text-decoration: none;">The information can be provided in the <em>Terminals</em> section of the <em>Devices</em> tab in Virtuoso Power Manager Setup form as follows: </span></p>
<ol><li><span style="text-decoration: none;">Select the device by supplying the library information. When <span style="text-decoration: none;">the device terminals <span style="text-decoration: none;"> are</span> </span>selected, the terminals appear in the&#160;<span style="text-decoration: none;"><em>Terminals</em> section</span>.</span></li><li><span style="text-decoration: none;">Select a terminal and map it to the corresponding terminal type on the right.</span></li></ol><h3 id="HowcanImapgenericdeviceterminalnamesinmyPDK?-RelatedTopics">Related Topics</h3>
<ul><li><a href="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_.html" rel="nofollow">How to register logic gate, custom logic, stack transistor, or single rail cells?</a></li><li><a href="How_do_I_ignore_a_cell_during_the_design_extraction_.html" rel="nofollow">How to ignore a cell during the design extraction?</a></li><li><a href="How_do_I_register_a_three-terminal_resistor_as_a_connector_.html" rel="nofollow">How to register a three-terminal resistor as a connector?</a></li></ul>
<p><br /></p>

<p><br /></p>

<p><span style="text-decoration: none;"><br /></span></p>
<!--TASK_ASSISTANT_CONTENT_END-->
<p><span style="text-decoration: none;"><br /></span></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_.html" id="prev" title="How_do_I_register_logic_gate__custom_logic__stack_transistor__or_single_rail_cells_">How_do_I_register_logic_gate__ ...</a></em></b><b><em><a href="How_can_I_set_up_in-design_checking_for_violations_in_my_design_.html" id="nex" title="How_can_I_set_up_in-design_checking_for_violations_in_my_design_">How_can_I_set_up_in-design_che ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>