C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis  -sap  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.sap  -otap  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.tap  -omap  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synlog\report\teste_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  teste  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.vm   -freq 100.000   -tcl  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\designer\teste\synthesis.fdc  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synwork\teste_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\syntmp\teste.plg  -osyn  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\teste.srm  -prjdir  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\  -prjname  teste_syn  -log  C:\Users\Lucas\Documents\Nascerr\design_depois_isp\synthesis\synlog\teste_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\teste.sap -otap ..\teste.tap -omap ..\teste.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\teste_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module teste -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\teste.vm -freq 100.000 -tcl ..\..\designer\teste\synthesis.fdc ..\synwork\teste_prem.srd -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam teste.plg -osyn ..\teste.srm -prjdir ..\ -prjname teste_syn -log ..\synlog\teste_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\teste.sap|io:o|time:1748879743|size:4852|exec:0|csum:
file:..\teste.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\teste.map|io:o|time:1748879749|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1748641446|size:6624|exec:0|csum:
file:..\teste.vm|io:o|time:1748879748|size:357664|exec:0|csum:
file:..\..\designer\teste\synthesis.fdc|io:i|time:1748879730|size:64|exec:0|csum:07A747B1F01878721ECDBEE6A2DFC45B
file:..\synwork\teste_prem.srd|io:i|time:1748879742|size:215305|exec:0|csum:FD1138BD0F94800BF823B129C4E01547
file:..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:teste.plg|io:o|time:1748879749|size:1589|exec:0|csum:
file:..\teste.srm|io:o|time:1748879747|size:15142|exec:0|csum:
file:..\synlog\teste_fpga_mapper.srr|io:o|time:1748879749|size:96012|exec:0|csum:
file:..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
