// Seed: 3770226296
module module_0;
  always @(posedge 1) id_1 = 1'b0;
  supply0 id_3 = ((1));
endmodule
module module_0 (
    input uwire module_1,
    input tri1 id_1,
    output tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8
);
  assign id_3 = id_4 ? 1 : 1;
  assign id_2 = 1;
  module_0();
  wire id_10;
  wire id_11;
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    output tri id_11,
    inout supply1 id_12,
    input supply0 id_13
);
  wire id_15;
  module_0();
  assign id_12 = 1 == id_3;
endmodule
