/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_8z;
  reg [18:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [19:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_12z ? celloutsig_1_9z : celloutsig_1_6z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_5z[0] | celloutsig_0_5z[5]) & celloutsig_0_8z[0]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | in_data[128]) & celloutsig_1_7z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_4z[5]) & (celloutsig_1_4z[0] | celloutsig_1_2z));
  assign celloutsig_1_15z = ~(celloutsig_1_5z ^ celloutsig_1_0z[7]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z ^ celloutsig_1_8z[3]);
  assign celloutsig_1_13z = in_data[145:143] + { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_4z = { celloutsig_0_2z[6:4], celloutsig_0_3z } <= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_2z = ! celloutsig_1_0z[6:1];
  assign celloutsig_1_0z = in_data[143:136] % { 1'h1, in_data[116:110] };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] != in_data[149:143];
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, in_data[187:181] };
  assign celloutsig_0_14z = & { celloutsig_0_8z, in_data[2:0] };
  assign celloutsig_0_3z = | in_data[45:24];
  assign celloutsig_1_4z = in_data[157:150] >> { celloutsig_1_0z[7:2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[2:0], celloutsig_1_6z } >> { in_data[113:111], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_0z[4:0] >> { celloutsig_1_4z[4:1], celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_18z[18:15] << { celloutsig_1_7z[2:0], celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[63:62], celloutsig_0_4z } << celloutsig_0_5z[9:7];
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } << { celloutsig_1_0z[4:2], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_4z[6:2], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_7z } ^ { in_data[169:153], celloutsig_1_13z };
  assign celloutsig_0_5z = in_data[80:62] ^ in_data[79:61];
  assign celloutsig_0_17z = { celloutsig_0_9z[17:7], celloutsig_0_14z } ^ celloutsig_0_5z[15:4];
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z[2]) | celloutsig_1_2z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[52:49];
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 19'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_9z = celloutsig_0_5z;
  assign celloutsig_0_2z[7:4] = ~ celloutsig_0_0z;
  assign celloutsig_0_2z[3:0] = celloutsig_0_2z[7:4];
  assign { out_data[147:128], out_data[99:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
