{"Source Block": ["hdl/library/util_cic/cic_int.v@51:61@HdlIdDef", "wire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n  localparam j = NUM_STAGES - i - 1;\n  localparam H = DATA_WIDTH - STAGE_WIDTH * i - 1;\n  localparam L = j == 0 ? 0 : DATA_WIDTH - STAGE_WIDTH * (i+1);\n"], "Clone Blocks": [["hdl/library/util_cic/cic_int.v@48:58", "\nreg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n"], ["hdl/library/util_cic/cic_int.v@49:59", "reg [DATA_WIDTH-1:0] state = 'h00;\nwire [DATA_WIDTH-1:0] sum;\nwire [DATA_WIDTH-1:0] mask;\n\nassign data_out = state;\nassign sum = (data_in & mask) + (state & mask);\ngenerate\ngenvar i;\n\nfor (i = 0; i < NUM_STAGES; i = i + 1) begin\n  localparam j = NUM_STAGES - i - 1;\n"]], "Diff Content": {"Delete": [[56, "genvar i;\n"]], "Add": [[56, "  assign data_out = state;\n"], [56, "  assign sum = (data_in & mask) + (state & mask);\n"], [56, "  generate\n"], [56, "  genvar i;\n"]]}}