
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009254  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08009434  08009434  0000a434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009598  08009598  0000b124  2**0
                  CONTENTS
  4 .ARM          00000008  08009598  08009598  0000a598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095a0  080095a0  0000b124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095a0  080095a0  0000a5a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095a4  080095a4  0000a5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  080095a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  20000124  080096cc  0000b124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  080096cc  0000b630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a513  00000000  00000000  0000b154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000362e  00000000  00000000  00025667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001600  00000000  00000000  00028c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001103  00000000  00000000  0002a298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a200  00000000  00000000  0002b39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b37c  00000000  00000000  0005559b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001145fb  00000000  00000000  00070917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00184f12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006878  00000000  00000000  00184f58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0018b7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000124 	.word	0x20000124
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800941c 	.word	0x0800941c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000128 	.word	0x20000128
 800021c:	0800941c 	.word	0x0800941c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	@ 0x30
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2220      	movs	r2, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f007 fe62 	bl	80082c2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005fe:	4b32      	ldr	r3, [pc, #200]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000600:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000604:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000606:	4b30      	ldr	r3, [pc, #192]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000608:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060e:	4b2e      	ldr	r3, [pc, #184]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000614:	4b2c      	ldr	r3, [pc, #176]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800061a:	4b2b      	ldr	r3, [pc, #172]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000620:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000628:	2204      	movs	r2, #4
 800062a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000632:	4b25      	ldr	r3, [pc, #148]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000634:	2200      	movs	r2, #0
 8000636:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000638:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800063a:	2201      	movs	r2, #1
 800063c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b22      	ldr	r3, [pc, #136]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800064c:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065a:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800065c:	2200      	movs	r2, #0
 800065e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4817      	ldr	r0, [pc, #92]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800066a:	f001 fb43 	bl	8001cf4 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000674:	f000 fada 	bl	8000c2c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000680:	4619      	mov	r1, r3
 8000682:	4811      	ldr	r0, [pc, #68]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000684:	f002 f95e 	bl	8002944 <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800068e:	f000 facd 	bl	8000c2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_ADC1_Init+0xec>)
 8000694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	237f      	movs	r3, #127	@ 0x7f
 80006a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a2:	2304      	movs	r3, #4
 80006a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4619      	mov	r1, r3
 80006ae:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 80006b0:	f001 fce2 	bl	8002078 <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006ba:	f000 fab7 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	3730      	adds	r7, #48	@ 0x30
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000140 	.word	0x20000140
 80006cc:	21800100 	.word	0x21800100

080006d0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006d6:	463b      	mov	r3, r7
 80006d8:	2220      	movs	r2, #32
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f007 fdf0 	bl	80082c2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006e4:	4a2b      	ldr	r2, [pc, #172]	@ (8000794 <MX_ADC2_Init+0xc4>)
 80006e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006e8:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006ea:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006ee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006f0:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006fc:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b21      	ldr	r3, [pc, #132]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000714:	4b1e      	ldr	r3, [pc, #120]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000716:	2200      	movs	r2, #0
 8000718:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800071c:	2201      	movs	r2, #1
 800071e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b19      	ldr	r3, [pc, #100]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000734:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800073c:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800073e:	2200      	movs	r2, #0
 8000740:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000742:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800074a:	4811      	ldr	r0, [pc, #68]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800074c:	f001 fad2 	bl	8001cf4 <HAL_ADC_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000756:	f000 fa69 	bl	8000c2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_ADC2_Init+0xc8>)
 800075c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800075e:	2306      	movs	r3, #6
 8000760:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000766:	237f      	movs	r3, #127	@ 0x7f
 8000768:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800076a:	2304      	movs	r3, #4
 800076c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000772:	463b      	mov	r3, r7
 8000774:	4619      	mov	r1, r3
 8000776:	4806      	ldr	r0, [pc, #24]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000778:	f001 fc7e 	bl	8002078 <HAL_ADC_ConfigChannel>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000782:	f000 fa53 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200001ac 	.word	0x200001ac
 8000794:	50000100 	.word	0x50000100
 8000798:	19200040 	.word	0x19200040

0800079c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b0a4      	sub	sp, #144	@ 0x90
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007b8:	2254      	movs	r2, #84	@ 0x54
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f007 fd80 	bl	80082c2 <memset>
  if(adcHandle->Instance==ADC1)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007ca:	d174      	bne.n	80008b6 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007d2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80007d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 fb31 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007e8:	f000 fa20 	bl	8000c2c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007ec:	4b63      	ldr	r3, [pc, #396]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a62      	ldr	r2, [pc, #392]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80007f6:	4b61      	ldr	r3, [pc, #388]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d10b      	bne.n	8000816 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80007fe:	4b60      	ldr	r3, [pc, #384]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a5f      	ldr	r2, [pc, #380]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000804:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b5d      	ldr	r3, [pc, #372]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a59      	ldr	r2, [pc, #356]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b57      	ldr	r3, [pc, #348]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
 8000844:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	4b4e      	ldr	r3, [pc, #312]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a4d      	ldr	r2, [pc, #308]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b4b      	ldr	r3, [pc, #300]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800085e:	2304      	movs	r3, #4
 8000860:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000862:	2303      	movs	r3, #3
 8000864:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000872:	4619      	mov	r1, r3
 8000874:	4843      	ldr	r0, [pc, #268]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000876:	f002 fb0d 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 800087a:	2302      	movs	r3, #2
 800087c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800087e:	2303      	movs	r3, #3
 8000880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800088e:	4619      	mov	r1, r3
 8000890:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000894:	f002 fafe 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000898:	2303      	movs	r3, #3
 800089a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800089c:	2303      	movs	r3, #3
 800089e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ac:	4619      	mov	r1, r3
 80008ae:	4836      	ldr	r0, [pc, #216]	@ (8000988 <HAL_ADC_MspInit+0x1ec>)
 80008b0:	f002 faf0 	bl	8002e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008b4:	e05e      	b.n	8000974 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a34      	ldr	r2, [pc, #208]	@ (800098c <HAL_ADC_MspInit+0x1f0>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d159      	bne.n	8000974 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d0:	4618      	mov	r0, r3
 80008d2:	f003 fab7 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008dc:	f000 f9a6 	bl	8000c2c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008e0:	4b26      	ldr	r3, [pc, #152]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	4a25      	ldr	r2, [pc, #148]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008ea:	4b24      	ldr	r3, [pc, #144]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d10b      	bne.n	800090a <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008f2:	4b23      	ldr	r3, [pc, #140]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	4a22      	ldr	r2, [pc, #136]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008fe:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	4a1c      	ldr	r2, [pc, #112]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000916:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	4a16      	ldr	r2, [pc, #88]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800093a:	230b      	movs	r3, #11
 800093c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093e:	2303      	movs	r3, #3
 8000940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800094e:	4619      	mov	r1, r3
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000952:	f002 fa9f 	bl	8002e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000956:	2301      	movs	r3, #1
 8000958:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095a:	2303      	movs	r3, #3
 800095c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f002 fa90 	bl	8002e94 <HAL_GPIO_Init>
}
 8000974:	bf00      	nop
 8000976:	3790      	adds	r7, #144	@ 0x90
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000218 	.word	0x20000218
 8000980:	40021000 	.word	0x40021000
 8000984:	48000800 	.word	0x48000800
 8000988:	48000400 	.word	0x48000400
 800098c:	50000100 	.word	0x50000100

08000990 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009be:	4b39      	ldr	r3, [pc, #228]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a38      	ldr	r2, [pc, #224]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c4:	f043 0320 	orr.w	r3, r3, #32
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0320 	and.w	r3, r3, #32
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009da:	4a32      	ldr	r2, [pc, #200]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e2:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f2:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	4a26      	ldr	r2, [pc, #152]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a0c:	f043 0308 	orr.w	r3, r3, #8
 8000a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a12:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	f003 0308 	and.w	r3, r3, #8
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2120      	movs	r1, #32
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a26:	f002 fbb7 	bl	8003198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2104      	movs	r1, #4
 8000a2e:	481e      	ldr	r0, [pc, #120]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a30:	f002 fbb2 	bl	8003198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4818      	ldr	r0, [pc, #96]	@ (8000aac <MX_GPIO_Init+0x11c>)
 8000a4c:	f002 fa22 	bl	8002e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a50:	2320      	movs	r3, #32
 8000a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	2301      	movs	r3, #1
 8000a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a6a:	f002 fa13 	bl	8002e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a86:	f002 fa05 	bl	8002e94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2028      	movs	r0, #40	@ 0x28
 8000a90:	f002 f918 	bl	8002cc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a94:	2028      	movs	r0, #40	@ 0x28
 8000a96:	f002 f92f 	bl	8002cf8 <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	48000c00 	.word	0x48000c00
 8000aac:	48000800 	.word	0x48000800

08000ab0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000ab8:	1d39      	adds	r1, r7, #4
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4803      	ldr	r0, [pc, #12]	@ (8000ad0 <__io_putchar+0x20>)
 8000ac2:	f005 fa9e 	bl	8006002 <HAL_UART_Transmit>

	return ch;
 8000ac6:	687b      	ldr	r3, [r7, #4]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000304 	.word	0x20000304

08000ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ada:	f000 fefa 	bl	80018d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ade:	f000 f849 	bl	8000b74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae2:	f7ff ff55 	bl	8000990 <MX_GPIO_Init>
  MX_ADC2_Init();
 8000ae6:	f7ff fdf3 	bl	80006d0 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000aea:	f7ff fd79 	bl	80005e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000aee:	f000 fa61 	bl	8000fb4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000af2:	f000 fb2d 	bl	8001150 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000af6:	f000 fc61 	bl	80013bc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000afa:	f000 fcab 	bl	8001454 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	Shell_Init();
 8000afe:	f000 fd9d 	bl	800163c <Shell_Init>
	uint32_t pulseValue1 = (htim1.Instance->CCR1);
 8000b02:	4b1b      	ldr	r3, [pc, #108]	@ (8000b70 <main+0x9c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b08:	607b      	str	r3, [r7, #4]
	uint32_t pulseValue2 = (htim1.Instance->CCR2);
 8000b0a:	4b19      	ldr	r3, [pc, #100]	@ (8000b70 <main+0x9c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b10:	603b      	str	r3, [r7, #0]

	/* Configuration des PWM sur TIM1 Channel 1 et 2 */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulseValue1);
 8000b12:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <main+0x9c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulseValue2);
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <main+0x9c>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	683a      	ldr	r2, [r7, #0]
 8000b20:	639a      	str	r2, [r3, #56]	@ 0x38

	/* Démarrage des PWM */
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 8000b22:	2100      	movs	r1, #0
 8000b24:	4812      	ldr	r0, [pc, #72]	@ (8000b70 <main+0x9c>)
 8000b26:	f003 fd0d 	bl	8004544 <HAL_TIM_PWM_Start>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <main+0x60>
		Error_Handler();
 8000b30:	f000 f87c 	bl	8000c2c <Error_Handler>
	}
	if (HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) {
 8000b34:	2100      	movs	r1, #0
 8000b36:	480e      	ldr	r0, [pc, #56]	@ (8000b70 <main+0x9c>)
 8000b38:	f004 ff9e 	bl	8005a78 <HAL_TIMEx_PWMN_Start>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <main+0x72>
		Error_Handler();
 8000b42:	f000 f873 	bl	8000c2c <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) {
 8000b46:	2104      	movs	r1, #4
 8000b48:	4809      	ldr	r0, [pc, #36]	@ (8000b70 <main+0x9c>)
 8000b4a:	f003 fcfb 	bl	8004544 <HAL_TIM_PWM_Start>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <main+0x84>
		Error_Handler();
 8000b54:	f000 f86a 	bl	8000c2c <Error_Handler>
	}
	if (HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) {
 8000b58:	2104      	movs	r1, #4
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <main+0x9c>)
 8000b5c:	f004 ff8c 	bl	8005a78 <HAL_TIMEx_PWMN_Start>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <main+0x96>
		Error_Handler();
 8000b66:	f000 f861 	bl	8000c2c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8000b6a:	f000 fda7 	bl	80016bc <Shell_Loop>
 8000b6e:	e7fc      	b.n	8000b6a <main+0x96>
 8000b70:	2000026c 	.word	0x2000026c

08000b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b094      	sub	sp, #80	@ 0x50
 8000b78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b7a:	f107 0318 	add.w	r3, r7, #24
 8000b7e:	2238      	movs	r2, #56	@ 0x38
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f007 fb9d 	bl	80082c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	60da      	str	r2, [r3, #12]
 8000b94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f002 fb3a 	bl	8003210 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ba0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ba4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000baa:	2303      	movs	r3, #3
 8000bac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000bae:	2306      	movs	r3, #6
 8000bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000bb2:	2355      	movs	r3, #85	@ 0x55
 8000bb4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc2:	f107 0318 	add.w	r3, r7, #24
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f002 fbd6 	bl	8003378 <HAL_RCC_OscConfig>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000bd2:	f000 f82b 	bl	8000c2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd6:	230f      	movs	r3, #15
 8000bd8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	2104      	movs	r1, #4
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f002 feda 	bl	80039a8 <HAL_RCC_ClockConfig>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000bfa:	f000 f817 	bl	8000c2c <Error_Handler>
  }
}
 8000bfe:	bf00      	nop
 8000c00:	3750      	adds	r7, #80	@ 0x50
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d101      	bne.n	8000c1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c1a:	f000 fe73 	bl	8001904 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40001000 	.word	0x40001000

08000c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c30:	b672      	cpsid	i
}
 8000c32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <Error_Handler+0x8>

08000c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c42:	4a0e      	ldr	r2, [pc, #56]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c5a:	4a08      	ldr	r2, [pc, #32]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_MspInit+0x44>)
 8000c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c6e:	f002 fb73 	bl	8003358 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40021000 	.word	0x40021000

08000c80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08c      	sub	sp, #48	@ 0x30
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c90:	4b2c      	ldr	r3, [pc, #176]	@ (8000d44 <HAL_InitTick+0xc4>)
 8000c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c94:	4a2b      	ldr	r2, [pc, #172]	@ (8000d44 <HAL_InitTick+0xc4>)
 8000c96:	f043 0310 	orr.w	r3, r3, #16
 8000c9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c9c:	4b29      	ldr	r3, [pc, #164]	@ (8000d44 <HAL_InitTick+0xc4>)
 8000c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ca0:	f003 0310 	and.w	r3, r3, #16
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ca8:	f107 020c 	add.w	r2, r7, #12
 8000cac:	f107 0310 	add.w	r3, r7, #16
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 f84e 	bl	8003d54 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cb8:	f003 f820 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8000cbc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cc0:	4a21      	ldr	r2, [pc, #132]	@ (8000d48 <HAL_InitTick+0xc8>)
 8000cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc6:	0c9b      	lsrs	r3, r3, #18
 8000cc8:	3b01      	subs	r3, #1
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000cce:	4a20      	ldr	r2, [pc, #128]	@ (8000d50 <HAL_InitTick+0xd0>)
 8000cd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000cd4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cd8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cda:	4a1c      	ldr	r2, [pc, #112]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cde:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000cec:	4817      	ldr	r0, [pc, #92]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000cee:	f003 faf7 	bl	80042e0 <HAL_TIM_Base_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d11b      	bne.n	8000d38 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d00:	4812      	ldr	r0, [pc, #72]	@ (8000d4c <HAL_InitTick+0xcc>)
 8000d02:	f003 fb45 	bl	8004390 <HAL_TIM_Base_Start_IT>
 8000d06:	4603      	mov	r3, r0
 8000d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d111      	bne.n	8000d38 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d14:	2036      	movs	r0, #54	@ 0x36
 8000d16:	f001 ffef 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	d808      	bhi.n	8000d32 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d20:	2200      	movs	r2, #0
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	2036      	movs	r0, #54	@ 0x36
 8000d26:	f001 ffcd 	bl	8002cc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d54 <HAL_InitTick+0xd4>)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	e002      	b.n	8000d38 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000d38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3730      	adds	r7, #48	@ 0x30
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40021000 	.word	0x40021000
 8000d48:	431bde83 	.word	0x431bde83
 8000d4c:	2000021c 	.word	0x2000021c
 8000d50:	40001000 	.word	0x40001000
 8000d54:	200000c0 	.word	0x200000c0

08000d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <NMI_Handler+0x4>

08000d60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <HardFault_Handler+0x4>

08000d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <MemManage_Handler+0x4>

08000d70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <BusFault_Handler+0x4>

08000d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <UsageFault_Handler+0x4>

08000d80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dbc:	4802      	ldr	r0, [pc, #8]	@ (8000dc8 <USART2_IRQHandler+0x10>)
 8000dbe:	f005 fa0d 	bl	80061dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000304 	.word	0x20000304

08000dcc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000dd0:	4802      	ldr	r0, [pc, #8]	@ (8000ddc <USART3_IRQHandler+0x10>)
 8000dd2:	f005 fa03 	bl	80061dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000394 	.word	0x20000394

08000de0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000de4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000de8:	f002 f9ee 	bl	80031c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000df4:	4802      	ldr	r0, [pc, #8]	@ (8000e00 <TIM6_DAC_IRQHandler+0x10>)
 8000df6:	f003 fcb7 	bl	8004768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	2000021c 	.word	0x2000021c

08000e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return 1;
 8000e08:	2301      	movs	r3, #1
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <_kill>:

int _kill(int pid, int sig)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e1e:	f007 fafb 	bl	8008418 <__errno>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2216      	movs	r2, #22
 8000e26:	601a      	str	r2, [r3, #0]
  return -1;
 8000e28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <_exit>:

void _exit (int status)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ffe7 	bl	8000e14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e46:	bf00      	nop
 8000e48:	e7fd      	b.n	8000e46 <_exit+0x12>

08000e4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b086      	sub	sp, #24
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	60f8      	str	r0, [r7, #12]
 8000e52:	60b9      	str	r1, [r7, #8]
 8000e54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
 8000e5a:	e00a      	b.n	8000e72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e5c:	f3af 8000 	nop.w
 8000e60:	4601      	mov	r1, r0
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	1c5a      	adds	r2, r3, #1
 8000e66:	60ba      	str	r2, [r7, #8]
 8000e68:	b2ca      	uxtb	r2, r1
 8000e6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	3301      	adds	r3, #1
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	429a      	cmp	r2, r3
 8000e78:	dbf0      	blt.n	8000e5c <_read+0x12>
  }

  return len;
 8000e7a:	687b      	ldr	r3, [r7, #4]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e009      	b.n	8000eaa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	60ba      	str	r2, [r7, #8]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fe06 	bl	8000ab0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	dbf1      	blt.n	8000e96 <_write+0x12>
  }
  return len;
 8000eb2:	687b      	ldr	r3, [r7, #4]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <_close>:

int _close(int file)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ec4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <_isatty>:

int _isatty(int file)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b085      	sub	sp, #20
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f2c:	4a14      	ldr	r2, [pc, #80]	@ (8000f80 <_sbrk+0x5c>)
 8000f2e:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <_sbrk+0x60>)
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f38:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d102      	bne.n	8000f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f40:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <_sbrk+0x64>)
 8000f42:	4a12      	ldr	r2, [pc, #72]	@ (8000f8c <_sbrk+0x68>)
 8000f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <_sbrk+0x64>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d207      	bcs.n	8000f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f54:	f007 fa60 	bl	8008418 <__errno>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f62:	e009      	b.n	8000f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6a:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	4a05      	ldr	r2, [pc, #20]	@ (8000f88 <_sbrk+0x64>)
 8000f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f76:	68fb      	ldr	r3, [r7, #12]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20020000 	.word	0x20020000
 8000f84:	00000400 	.word	0x00000400
 8000f88:	20000268 	.word	0x20000268
 8000f8c:	20000630 	.word	0x20000630

08000f90 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <SystemInit+0x20>)
 8000f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f9a:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <SystemInit+0x20>)
 8000f9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b09c      	sub	sp, #112	@ 0x70
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fd4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
 8000fe4:	615a      	str	r2, [r3, #20]
 8000fe6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2234      	movs	r2, #52	@ 0x34
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f007 f967 	bl	80082c2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ff4:	4b54      	ldr	r3, [pc, #336]	@ (8001148 <MX_TIM1_Init+0x194>)
 8000ff6:	4a55      	ldr	r2, [pc, #340]	@ (800114c <MX_TIM1_Init+0x198>)
 8000ff8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ffa:	4b53      	ldr	r3, [pc, #332]	@ (8001148 <MX_TIM1_Init+0x194>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001000:	4b51      	ldr	r3, [pc, #324]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001002:	2220      	movs	r2, #32
 8001004:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8001006:	4b50      	ldr	r3, [pc, #320]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001008:	f241 0299 	movw	r2, #4249	@ 0x1099
 800100c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100e:	4b4e      	ldr	r3, [pc, #312]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001014:	4b4c      	ldr	r3, [pc, #304]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001016:	2200      	movs	r2, #0
 8001018:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800101a:	4b4b      	ldr	r3, [pc, #300]	@ (8001148 <MX_TIM1_Init+0x194>)
 800101c:	2200      	movs	r2, #0
 800101e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001020:	4849      	ldr	r0, [pc, #292]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001022:	f003 f95d 	bl	80042e0 <HAL_TIM_Base_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800102c:	f7ff fdfe 	bl	8000c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001034:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001036:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800103a:	4619      	mov	r1, r3
 800103c:	4842      	ldr	r0, [pc, #264]	@ (8001148 <MX_TIM1_Init+0x194>)
 800103e:	f003 fe27 	bl	8004c90 <HAL_TIM_ConfigClockSource>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001048:	f7ff fdf0 	bl	8000c2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800104c:	483e      	ldr	r0, [pc, #248]	@ (8001148 <MX_TIM1_Init+0x194>)
 800104e:	f003 fa17 	bl	8004480 <HAL_TIM_PWM_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001058:	f7ff fde8 	bl	8000c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800105c:	2300      	movs	r3, #0
 800105e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001060:	2300      	movs	r3, #0
 8001062:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001064:	2300      	movs	r3, #0
 8001066:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001068:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800106c:	4619      	mov	r1, r3
 800106e:	4836      	ldr	r0, [pc, #216]	@ (8001148 <MX_TIM1_Init+0x194>)
 8001070:	f004 fdc4 	bl	8005bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800107a:	f7ff fdd7 	bl	8000c2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800107e:	2360      	movs	r3, #96	@ 0x60
 8001080:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2550;
 8001082:	f640 13f6 	movw	r3, #2550	@ 0x9f6
 8001086:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001088:	2300      	movs	r3, #0
 800108a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800108c:	2300      	movs	r3, #0
 800108e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001090:	2300      	movs	r3, #0
 8001092:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001094:	2300      	movs	r3, #0
 8001096:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001098:	2300      	movs	r3, #0
 800109a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800109c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4828      	ldr	r0, [pc, #160]	@ (8001148 <MX_TIM1_Init+0x194>)
 80010a6:	f003 fcdf 	bl	8004a68 <HAL_TIM_PWM_ConfigChannel>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80010b0:	f7ff fdbc 	bl	8000c2c <Error_Handler>
  }
  sConfigOC.Pulse = 1600;
 80010b4:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80010b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010be:	2204      	movs	r2, #4
 80010c0:	4619      	mov	r1, r3
 80010c2:	4821      	ldr	r0, [pc, #132]	@ (8001148 <MX_TIM1_Init+0x194>)
 80010c4:	f003 fcd0 	bl	8004a68 <HAL_TIM_PWM_ConfigChannel>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 80010ce:	f7ff fdad 	bl	8000c2c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010da:	2208      	movs	r2, #8
 80010dc:	4619      	mov	r1, r3
 80010de:	481a      	ldr	r0, [pc, #104]	@ (8001148 <MX_TIM1_Init+0x194>)
 80010e0:	f003 fcc2 	bl	8004a68 <HAL_TIM_PWM_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80010ea:	f7ff fd9f 	bl	8000c2c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 17;
 80010fa:	2311      	movs	r3, #17
 80010fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001102:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001106:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001114:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001118:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800111e:	2300      	movs	r3, #0
 8001120:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001122:	2300      	movs	r3, #0
 8001124:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	4619      	mov	r1, r3
 800112a:	4807      	ldr	r0, [pc, #28]	@ (8001148 <MX_TIM1_Init+0x194>)
 800112c:	f004 fdfc 	bl	8005d28 <HAL_TIMEx_ConfigBreakDeadTime>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8001136:	f7ff fd79 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800113a:	4803      	ldr	r0, [pc, #12]	@ (8001148 <MX_TIM1_Init+0x194>)
 800113c:	f000 f8d6 	bl	80012ec <HAL_TIM_MspPostInit>

}
 8001140:	bf00      	nop
 8001142:	3770      	adds	r7, #112	@ 0x70
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	2000026c 	.word	0x2000026c
 800114c:	40012c00 	.word	0x40012c00

08001150 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001156:	f107 0310 	add.w	r3, r7, #16
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800116e:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <MX_TIM3_Init+0x90>)
 8001170:	4a1c      	ldr	r2, [pc, #112]	@ (80011e4 <MX_TIM3_Init+0x94>)
 8001172:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001174:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <MX_TIM3_Init+0x90>)
 8001176:	2200      	movs	r2, #0
 8001178:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <MX_TIM3_Init+0x90>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <MX_TIM3_Init+0x90>)
 8001182:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001186:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001188:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_TIM3_Init+0x90>)
 800118a:	2200      	movs	r2, #0
 800118c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800118e:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <MX_TIM3_Init+0x90>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	4619      	mov	r1, r3
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <MX_TIM3_Init+0x90>)
 80011ac:	f004 fbb5 	bl	800591a <HAL_TIMEx_HallSensor_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80011b6:	f7ff fd39 	bl	8000c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80011ba:	2350      	movs	r3, #80	@ 0x50
 80011bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	4619      	mov	r1, r3
 80011c6:	4806      	ldr	r0, [pc, #24]	@ (80011e0 <MX_TIM3_Init+0x90>)
 80011c8:	f004 fd18 	bl	8005bfc <HAL_TIMEx_MasterConfigSynchronization>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80011d2:	f7ff fd2b 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	3720      	adds	r7, #32
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200002b8 	.word	0x200002b8
 80011e4:	40000400 	.word	0x40000400

080011e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <HAL_TIM_Base_MspInit+0x38>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d10b      	bne.n	8001212 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <HAL_TIM_Base_MspInit+0x3c>)
 80011fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011fe:	4a09      	ldr	r2, [pc, #36]	@ (8001224 <HAL_TIM_Base_MspInit+0x3c>)
 8001200:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001204:	6613      	str	r3, [r2, #96]	@ 0x60
 8001206:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <HAL_TIM_Base_MspInit+0x3c>)
 8001208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800120a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40012c00 	.word	0x40012c00
 8001224:	40021000 	.word	0x40021000

08001228 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	@ 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a26      	ldr	r2, [pc, #152]	@ (80012e0 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d145      	bne.n	80012d6 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800124a:	4b26      	ldr	r3, [pc, #152]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800124c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800124e:	4a25      	ldr	r2, [pc, #148]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	6593      	str	r3, [r2, #88]	@ 0x58
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	613b      	str	r3, [r7, #16]
 8001260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001262:	4b20      	ldr	r3, [pc, #128]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	4a1f      	ldr	r2, [pc, #124]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800127a:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	4a19      	ldr	r2, [pc, #100]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001286:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001292:	2350      	movs	r3, #80	@ 0x50
 8001294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012a2:	2302      	movs	r3, #2
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	4619      	mov	r1, r3
 80012ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b0:	f001 fdf0 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012c6:	2302      	movs	r3, #2
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80012d2:	f001 fddf 	bl	8002e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	@ 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40000400 	.word	0x40000400
 80012e4:	40021000 	.word	0x40021000
 80012e8:	48000800 	.word	0x48000800

080012ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	@ 0x28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a29      	ldr	r2, [pc, #164]	@ (80013b0 <HAL_TIM_MspPostInit+0xc4>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d14b      	bne.n	80013a6 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	4a28      	ldr	r2, [pc, #160]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131a:	4b26      	ldr	r3, [pc, #152]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132a:	4a22      	ldr	r2, [pc, #136]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001332:	4b20      	ldr	r3, [pc, #128]	@ (80013b4 <HAL_TIM_MspPostInit+0xc8>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800133e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134c:	2300      	movs	r3, #0
 800134e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001350:	2306      	movs	r3, #6
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4619      	mov	r1, r3
 800135a:	4817      	ldr	r0, [pc, #92]	@ (80013b8 <HAL_TIM_MspPostInit+0xcc>)
 800135c:	f001 fd9a 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001360:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001366:	2302      	movs	r3, #2
 8001368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001372:	2304      	movs	r3, #4
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	4619      	mov	r1, r3
 800137c:	480e      	ldr	r0, [pc, #56]	@ (80013b8 <HAL_TIM_MspPostInit+0xcc>)
 800137e:	f001 fd89 	bl	8002e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001382:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001386:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001388:	2302      	movs	r3, #2
 800138a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001394:	2306      	movs	r3, #6
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	4619      	mov	r1, r3
 800139e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013a2:	f001 fd77 	bl	8002e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	@ 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40012c00 	.word	0x40012c00
 80013b4:	40021000 	.word	0x40021000
 80013b8:	48000400 	.word	0x48000400

080013bc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013c2:	4a23      	ldr	r2, [pc, #140]	@ (8001450 <MX_USART2_UART_Init+0x94>)
 80013c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013c6:	4b21      	ldr	r3, [pc, #132]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ce:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013d4:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013e0:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013e2:	220c      	movs	r2, #12
 80013e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ec:	4b17      	ldr	r3, [pc, #92]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013f2:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_USART2_UART_Init+0x90>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013fe:	4b13      	ldr	r3, [pc, #76]	@ (800144c <MX_USART2_UART_Init+0x90>)
 8001400:	2200      	movs	r2, #0
 8001402:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001404:	4811      	ldr	r0, [pc, #68]	@ (800144c <MX_USART2_UART_Init+0x90>)
 8001406:	f004 fdac 	bl	8005f62 <HAL_UART_Init>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001410:	f7ff fc0c 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001414:	2100      	movs	r1, #0
 8001416:	480d      	ldr	r0, [pc, #52]	@ (800144c <MX_USART2_UART_Init+0x90>)
 8001418:	f006 fd4f 	bl	8007eba <HAL_UARTEx_SetTxFifoThreshold>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001422:	f7ff fc03 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001426:	2100      	movs	r1, #0
 8001428:	4808      	ldr	r0, [pc, #32]	@ (800144c <MX_USART2_UART_Init+0x90>)
 800142a:	f006 fd84 	bl	8007f36 <HAL_UARTEx_SetRxFifoThreshold>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001434:	f7ff fbfa 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001438:	4804      	ldr	r0, [pc, #16]	@ (800144c <MX_USART2_UART_Init+0x90>)
 800143a:	f006 fd05 	bl	8007e48 <HAL_UARTEx_DisableFifoMode>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001444:	f7ff fbf2 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000304 	.word	0x20000304
 8001450:	40004400 	.word	0x40004400

08001454 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001458:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 800145a:	4a23      	ldr	r2, [pc, #140]	@ (80014e8 <MX_USART3_UART_Init+0x94>)
 800145c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800145e:	4b21      	ldr	r3, [pc, #132]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001460:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001464:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001466:	4b1f      	ldr	r3, [pc, #124]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800146c:	4b1d      	ldr	r3, [pc, #116]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 800146e:	2200      	movs	r2, #0
 8001470:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001472:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001478:	4b1a      	ldr	r3, [pc, #104]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 800147a:	220c      	movs	r2, #12
 800147c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147e:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001484:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800148a:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001492:	2200      	movs	r2, #0
 8001494:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001496:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 8001498:	2200      	movs	r2, #0
 800149a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800149c:	4811      	ldr	r0, [pc, #68]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 800149e:	f004 fd60 	bl	8005f62 <HAL_UART_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014a8:	f7ff fbc0 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ac:	2100      	movs	r1, #0
 80014ae:	480d      	ldr	r0, [pc, #52]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 80014b0:	f006 fd03 	bl	8007eba <HAL_UARTEx_SetTxFifoThreshold>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80014ba:	f7ff fbb7 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014be:	2100      	movs	r1, #0
 80014c0:	4808      	ldr	r0, [pc, #32]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 80014c2:	f006 fd38 	bl	8007f36 <HAL_UARTEx_SetRxFifoThreshold>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80014cc:	f7ff fbae 	bl	8000c2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80014d0:	4804      	ldr	r0, [pc, #16]	@ (80014e4 <MX_USART3_UART_Init+0x90>)
 80014d2:	f006 fcb9 	bl	8007e48 <HAL_UARTEx_DisableFifoMode>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80014dc:	f7ff fba6 	bl	8000c2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000394 	.word	0x20000394
 80014e8:	40004800 	.word	0x40004800

080014ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b0a0      	sub	sp, #128	@ 0x80
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001504:	f107 0318 	add.w	r3, r7, #24
 8001508:	2254      	movs	r2, #84	@ 0x54
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f006 fed8 	bl	80082c2 <memset>
  if(uartHandle->Instance==USART2)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a45      	ldr	r2, [pc, #276]	@ (800162c <HAL_UART_MspInit+0x140>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d13f      	bne.n	800159c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800151c:	2302      	movs	r3, #2
 800151e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	4618      	mov	r0, r3
 800152a:	f002 fc8b 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001534:	f7ff fb7a 	bl	8000c2c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001538:	4b3d      	ldr	r3, [pc, #244]	@ (8001630 <HAL_UART_MspInit+0x144>)
 800153a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153c:	4a3c      	ldr	r2, [pc, #240]	@ (8001630 <HAL_UART_MspInit+0x144>)
 800153e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001542:	6593      	str	r3, [r2, #88]	@ 0x58
 8001544:	4b3a      	ldr	r3, [pc, #232]	@ (8001630 <HAL_UART_MspInit+0x144>)
 8001546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	4b37      	ldr	r3, [pc, #220]	@ (8001630 <HAL_UART_MspInit+0x144>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	4a36      	ldr	r2, [pc, #216]	@ (8001630 <HAL_UART_MspInit+0x144>)
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155c:	4b34      	ldr	r3, [pc, #208]	@ (8001630 <HAL_UART_MspInit+0x144>)
 800155e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001568:	230c      	movs	r3, #12
 800156a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156c:	2302      	movs	r3, #2
 800156e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001578:	2307      	movs	r3, #7
 800157a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001580:	4619      	mov	r1, r3
 8001582:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001586:	f001 fc85 	bl	8002e94 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2026      	movs	r0, #38	@ 0x26
 8001590:	f001 fb98 	bl	8002cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001594:	2026      	movs	r0, #38	@ 0x26
 8001596:	f001 fbaf 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800159a:	e043      	b.n	8001624 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a24      	ldr	r2, [pc, #144]	@ (8001634 <HAL_UART_MspInit+0x148>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d13e      	bne.n	8001624 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015a6:	2304      	movs	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015aa:	2300      	movs	r3, #0
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	4618      	mov	r0, r3
 80015b4:	f002 fc46 	bl	8003e44 <HAL_RCCEx_PeriphCLKConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80015be:	f7ff fb35 	bl	8000c2c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ce:	4b18      	ldr	r3, [pc, #96]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	4b15      	ldr	r3, [pc, #84]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a14      	ldr	r2, [pc, #80]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <HAL_UART_MspInit+0x144>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015f2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	2300      	movs	r3, #0
 8001602:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001604:	2307      	movs	r3, #7
 8001606:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001608:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800160c:	4619      	mov	r1, r3
 800160e:	480a      	ldr	r0, [pc, #40]	@ (8001638 <HAL_UART_MspInit+0x14c>)
 8001610:	f001 fc40 	bl	8002e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	2027      	movs	r0, #39	@ 0x27
 800161a:	f001 fb53 	bl	8002cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800161e:	2027      	movs	r0, #39	@ 0x27
 8001620:	f001 fb6a 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
}
 8001624:	bf00      	nop
 8001626:	3780      	adds	r7, #128	@ 0x80
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40004400 	.word	0x40004400
 8001630:	40021000 	.word	0x40021000
 8001634:	40004800 	.word	0x40004800
 8001638:	48000800 	.word	0x48000800

0800163c <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 8001640:	2224      	movs	r2, #36	@ 0x24
 8001642:	2100      	movs	r1, #0
 8001644:	4816      	ldr	r0, [pc, #88]	@ (80016a0 <Shell_Init+0x64>)
 8001646:	f006 fe3c 	bl	80082c2 <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 800164a:	2240      	movs	r2, #64	@ 0x40
 800164c:	2100      	movs	r1, #0
 800164e:	4815      	ldr	r0, [pc, #84]	@ (80016a4 <Shell_Init+0x68>)
 8001650:	f006 fe37 	bl	80082c2 <memset>
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
 8001654:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <Shell_Init+0x6c>)
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 800165a:	2240      	movs	r2, #64	@ 0x40
 800165c:	2100      	movs	r1, #0
 800165e:	4813      	ldr	r0, [pc, #76]	@ (80016ac <Shell_Init+0x70>)
 8001660:	f006 fe2f 	bl	80082c2 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001664:	2201      	movs	r2, #1
 8001666:	4910      	ldr	r1, [pc, #64]	@ (80016a8 <Shell_Init+0x6c>)
 8001668:	4811      	ldr	r0, [pc, #68]	@ (80016b0 <Shell_Init+0x74>)
 800166a:	f004 fd61 	bl	8006130 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 800166e:	4811      	ldr	r0, [pc, #68]	@ (80016b4 <Shell_Init+0x78>)
 8001670:	f7fe fde0 	bl	8000234 <strlen>
 8001674:	4603      	mov	r3, r0
 8001676:	b29a      	uxth	r2, r3
 8001678:	f04f 33ff 	mov.w	r3, #4294967295
 800167c:	490d      	ldr	r1, [pc, #52]	@ (80016b4 <Shell_Init+0x78>)
 800167e:	480c      	ldr	r0, [pc, #48]	@ (80016b0 <Shell_Init+0x74>)
 8001680:	f004 fcbf 	bl	8006002 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 8001684:	480c      	ldr	r0, [pc, #48]	@ (80016b8 <Shell_Init+0x7c>)
 8001686:	f7fe fdd5 	bl	8000234 <strlen>
 800168a:	4603      	mov	r3, r0
 800168c:	b29a      	uxth	r2, r3
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	4909      	ldr	r1, [pc, #36]	@ (80016b8 <Shell_Init+0x7c>)
 8001694:	4806      	ldr	r0, [pc, #24]	@ (80016b0 <Shell_Init+0x74>)
 8001696:	f004 fcb4 	bl	8006002 <HAL_UART_Transmit>
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200004b0 	.word	0x200004b0
 80016a4:	2000046c 	.word	0x2000046c
 80016a8:	20000428 	.word	0x20000428
 80016ac:	2000042c 	.word	0x2000042c
 80016b0:	20000304 	.word	0x20000304
 80016b4:	20000020 	.word	0x20000020
 80016b8:	20000004 	.word	0x20000004

080016bc <Shell_Loop>:

void Shell_Loop(void){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 80016c2:	4b51      	ldr	r3, [pc, #324]	@ (8001808 <Shell_Loop+0x14c>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d05b      	beq.n	8001782 <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 80016ca:	4b50      	ldr	r3, [pc, #320]	@ (800180c <Shell_Loop+0x150>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d034      	beq.n	800173c <Shell_Loop+0x80>
 80016d2:	2b0d      	cmp	r3, #13
 80016d4:	d142      	bne.n	800175c <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction à traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	2203      	movs	r2, #3
 80016dc:	494c      	ldr	r1, [pc, #304]	@ (8001810 <Shell_Loop+0x154>)
 80016de:	484d      	ldr	r0, [pc, #308]	@ (8001814 <Shell_Loop+0x158>)
 80016e0:	f004 fc8f 	bl	8006002 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 80016e4:	4b4c      	ldr	r3, [pc, #304]	@ (8001818 <Shell_Loop+0x15c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a4c      	ldr	r2, [pc, #304]	@ (800181c <Shell_Loop+0x160>)
 80016ea:	2100      	movs	r1, #0
 80016ec:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 80016ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001820 <Shell_Loop+0x164>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 80016f4:	494b      	ldr	r1, [pc, #300]	@ (8001824 <Shell_Loop+0x168>)
 80016f6:	4849      	ldr	r0, [pc, #292]	@ (800181c <Shell_Loop+0x160>)
 80016f8:	f006 fdec 	bl	80082d4 <strtok>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4a4a      	ldr	r2, [pc, #296]	@ (8001828 <Shell_Loop+0x16c>)
 8001700:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001702:	e010      	b.n	8001726 <Shell_Loop+0x6a>
				argv[argc++] = token;
 8001704:	4b46      	ldr	r3, [pc, #280]	@ (8001820 <Shell_Loop+0x164>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	4945      	ldr	r1, [pc, #276]	@ (8001820 <Shell_Loop+0x164>)
 800170c:	600a      	str	r2, [r1, #0]
 800170e:	4a46      	ldr	r2, [pc, #280]	@ (8001828 <Shell_Loop+0x16c>)
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	4946      	ldr	r1, [pc, #280]	@ (800182c <Shell_Loop+0x170>)
 8001714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8001718:	4942      	ldr	r1, [pc, #264]	@ (8001824 <Shell_Loop+0x168>)
 800171a:	2000      	movs	r0, #0
 800171c:	f006 fdda 	bl	80082d4 <strtok>
 8001720:	4603      	mov	r3, r0
 8001722:	4a41      	ldr	r2, [pc, #260]	@ (8001828 <Shell_Loop+0x16c>)
 8001724:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001726:	4b40      	ldr	r3, [pc, #256]	@ (8001828 <Shell_Loop+0x16c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1ea      	bne.n	8001704 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 800172e:	4b3a      	ldr	r3, [pc, #232]	@ (8001818 <Shell_Loop+0x15c>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 8001734:	4b3e      	ldr	r3, [pc, #248]	@ (8001830 <Shell_Loop+0x174>)
 8001736:	2201      	movs	r2, #1
 8001738:	601a      	str	r2, [r3, #0]
			break;
 800173a:	e01f      	b.n	800177c <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractère
			cmdBuffer[idx_cmd--] = '\0';
 800173c:	4b36      	ldr	r3, [pc, #216]	@ (8001818 <Shell_Loop+0x15c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	1e5a      	subs	r2, r3, #1
 8001742:	4935      	ldr	r1, [pc, #212]	@ (8001818 <Shell_Loop+0x15c>)
 8001744:	600a      	str	r2, [r1, #0]
 8001746:	4a35      	ldr	r2, [pc, #212]	@ (800181c <Shell_Loop+0x160>)
 8001748:	2100      	movs	r1, #0
 800174a:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 800174c:	f04f 33ff 	mov.w	r3, #4294967295
 8001750:	2204      	movs	r2, #4
 8001752:	4938      	ldr	r1, [pc, #224]	@ (8001834 <Shell_Loop+0x178>)
 8001754:	482f      	ldr	r0, [pc, #188]	@ (8001814 <Shell_Loop+0x158>)
 8001756:	f004 fc54 	bl	8006002 <HAL_UART_Transmit>
			break;
 800175a:	e00f      	b.n	800177c <Shell_Loop+0xc0>

		default: // Nouveau caractère
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 800175c:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <Shell_Loop+0x15c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	492d      	ldr	r1, [pc, #180]	@ (8001818 <Shell_Loop+0x15c>)
 8001764:	600a      	str	r2, [r1, #0]
 8001766:	4a29      	ldr	r2, [pc, #164]	@ (800180c <Shell_Loop+0x150>)
 8001768:	7811      	ldrb	r1, [r2, #0]
 800176a:	4a2c      	ldr	r2, [pc, #176]	@ (800181c <Shell_Loop+0x160>)
 800176c:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800176e:	f04f 33ff 	mov.w	r3, #4294967295
 8001772:	2201      	movs	r2, #1
 8001774:	4925      	ldr	r1, [pc, #148]	@ (800180c <Shell_Loop+0x150>)
 8001776:	4827      	ldr	r0, [pc, #156]	@ (8001814 <Shell_Loop+0x158>)
 8001778:	f004 fc43 	bl	8006002 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 800177c:	4b22      	ldr	r3, [pc, #136]	@ (8001808 <Shell_Loop+0x14c>)
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 8001782:	4b2b      	ldr	r3, [pc, #172]	@ (8001830 <Shell_Loop+0x174>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d039      	beq.n	80017fe <Shell_Loop+0x142>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 800178a:	4b28      	ldr	r3, [pc, #160]	@ (800182c <Shell_Loop+0x170>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	492a      	ldr	r1, [pc, #168]	@ (8001838 <Shell_Loop+0x17c>)
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fd45 	bl	8000220 <strcmp>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d107      	bne.n	80017ac <Shell_Loop+0xf0>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 800179c:	f04f 33ff 	mov.w	r3, #4294967295
 80017a0:	221a      	movs	r2, #26
 80017a2:	4926      	ldr	r1, [pc, #152]	@ (800183c <Shell_Loop+0x180>)
 80017a4:	481b      	ldr	r0, [pc, #108]	@ (8001814 <Shell_Loop+0x158>)
 80017a6:	f004 fc2c 	bl	8006002 <HAL_UART_Transmit>
 80017aa:	e01e      	b.n	80017ea <Shell_Loop+0x12e>
		}
		else if(strcmp(argv[0],"help")==0){
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <Shell_Loop+0x170>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4923      	ldr	r1, [pc, #140]	@ (8001840 <Shell_Loop+0x184>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fd34 	bl	8000220 <strcmp>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10e      	bne.n	80017dc <Shell_Loop+0x120>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 80017be:	4a21      	ldr	r2, [pc, #132]	@ (8001844 <Shell_Loop+0x188>)
 80017c0:	2140      	movs	r1, #64	@ 0x40
 80017c2:	4821      	ldr	r0, [pc, #132]	@ (8001848 <Shell_Loop+0x18c>)
 80017c4:	f006 fd06 	bl	80081d4 <sniprintf>
 80017c8:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
 80017d2:	491d      	ldr	r1, [pc, #116]	@ (8001848 <Shell_Loop+0x18c>)
 80017d4:	480f      	ldr	r0, [pc, #60]	@ (8001814 <Shell_Loop+0x158>)
 80017d6:	f004 fc14 	bl	8006002 <HAL_UART_Transmit>
 80017da:	e006      	b.n	80017ea <Shell_Loop+0x12e>
		}
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
 80017e0:	2214      	movs	r2, #20
 80017e2:	491a      	ldr	r1, [pc, #104]	@ (800184c <Shell_Loop+0x190>)
 80017e4:	480b      	ldr	r0, [pc, #44]	@ (8001814 <Shell_Loop+0x158>)
 80017e6:	f004 fc0c 	bl	8006002 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	221c      	movs	r2, #28
 80017f0:	4917      	ldr	r1, [pc, #92]	@ (8001850 <Shell_Loop+0x194>)
 80017f2:	4808      	ldr	r0, [pc, #32]	@ (8001814 <Shell_Loop+0x158>)
 80017f4:	f004 fc05 	bl	8006002 <HAL_UART_Transmit>
		newCmdReady = 0;
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <Shell_Loop+0x174>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
	}
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000424 	.word	0x20000424
 800180c:	20000428 	.word	0x20000428
 8001810:	20000088 	.word	0x20000088
 8001814:	20000304 	.word	0x20000304
 8001818:	200004ac 	.word	0x200004ac
 800181c:	2000046c 	.word	0x2000046c
 8001820:	200004d4 	.word	0x200004d4
 8001824:	08009434 	.word	0x08009434
 8001828:	200004d8 	.word	0x200004d8
 800182c:	200004b0 	.word	0x200004b0
 8001830:	200004dc 	.word	0x200004dc
 8001834:	2000008c 	.word	0x2000008c
 8001838:	08009438 	.word	0x08009438
 800183c:	200000a4 	.word	0x200000a4
 8001840:	08009448 	.word	0x08009448
 8001844:	08009450 	.word	0x08009450
 8001848:	2000042c 	.word	0x2000042c
 800184c:	20000090 	.word	0x20000090
 8001850:	20000004 	.word	0x20000004

08001854 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <HAL_UART_RxCpltCallback+0x20>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001862:	2201      	movs	r2, #1
 8001864:	4904      	ldr	r1, [pc, #16]	@ (8001878 <HAL_UART_RxCpltCallback+0x24>)
 8001866:	4805      	ldr	r0, [pc, #20]	@ (800187c <HAL_UART_RxCpltCallback+0x28>)
 8001868:	f004 fc62 	bl	8006130 <HAL_UART_Receive_IT>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000424 	.word	0x20000424
 8001878:	20000428 	.word	0x20000428
 800187c:	20000304 	.word	0x20000304

08001880 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001880:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001882:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480d      	ldr	r0, [pc, #52]	@ (80018bc <LoopForever+0x6>)
  ldr r1, =_edata
 8001886:	490e      	ldr	r1, [pc, #56]	@ (80018c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001888:	4a0e      	ldr	r2, [pc, #56]	@ (80018c4 <LoopForever+0xe>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800189c:	4c0b      	ldr	r4, [pc, #44]	@ (80018cc <LoopForever+0x16>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018aa:	f7ff fb71 	bl	8000f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ae:	f006 fdb9 	bl	8008424 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018b2:	f7ff f90f 	bl	8000ad4 <main>

080018b6 <LoopForever>:

LoopForever:
    b LoopForever
 80018b6:	e7fe      	b.n	80018b6 <LoopForever>
  ldr   r0, =_estack
 80018b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c0:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 80018c4:	080095a8 	.word	0x080095a8
  ldr r2, =_sbss
 80018c8:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 80018cc:	20000630 	.word	0x20000630

080018d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018d0:	e7fe      	b.n	80018d0 <ADC1_2_IRQHandler>

080018d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018dc:	2003      	movs	r0, #3
 80018de:	f001 f9e6 	bl	8002cae <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018e2:	200f      	movs	r0, #15
 80018e4:	f7ff f9cc 	bl	8000c80 <HAL_InitTick>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d002      	beq.n	80018f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	71fb      	strb	r3, [r7, #7]
 80018f2:	e001      	b.n	80018f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018f4:	f7ff f9a0 	bl	8000c38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018f8:	79fb      	ldrb	r3, [r7, #7]

}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <HAL_IncTick+0x1c>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_IncTick+0x20>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4413      	add	r3, r2
 8001912:	4a03      	ldr	r2, [pc, #12]	@ (8001920 <HAL_IncTick+0x1c>)
 8001914:	6013      	str	r3, [r2, #0]
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	200004e0 	.word	0x200004e0
 8001924:	200000c4 	.word	0x200000c4

08001928 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return uwTick;
 800192c:	4b03      	ldr	r3, [pc, #12]	@ (800193c <HAL_GetTick+0x14>)
 800192e:	681b      	ldr	r3, [r3, #0]
}
 8001930:	4618      	mov	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	200004e0 	.word	0x200004e0

08001940 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	431a      	orrs	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	609a      	str	r2, [r3, #8]
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	609a      	str	r2, [r3, #8]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b087      	sub	sp, #28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
 80019b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3360      	adds	r3, #96	@ 0x60
 80019ba:	461a      	mov	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <LL_ADC_SetOffset+0x44>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	430a      	orrs	r2, r1
 80019d6:	4313      	orrs	r3, r2
 80019d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80019e0:	bf00      	nop
 80019e2:	371c      	adds	r7, #28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	03fff000 	.word	0x03fff000

080019f0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3360      	adds	r3, #96	@ 0x60
 80019fe:	461a      	mov	r2, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b087      	sub	sp, #28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	3360      	adds	r3, #96	@ 0x60
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	4413      	add	r3, r2
 8001a34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	431a      	orrs	r2, r3
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a46:	bf00      	nop
 8001a48:	371c      	adds	r7, #28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b087      	sub	sp, #28
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	60f8      	str	r0, [r7, #12]
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	3360      	adds	r3, #96	@ 0x60
 8001a62:	461a      	mov	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	431a      	orrs	r2, r3
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001a7c:	bf00      	nop
 8001a7e:	371c      	adds	r7, #28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b087      	sub	sp, #28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3360      	adds	r3, #96	@ 0x60
 8001a98:	461a      	mov	r2, r3
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	615a      	str	r2, [r3, #20]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3330      	adds	r3, #48	@ 0x30
 8001af4:	461a      	mov	r2, r3
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	f003 030c 	and.w	r3, r3, #12
 8001b00:	4413      	add	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	211f      	movs	r1, #31
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	401a      	ands	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	0e9b      	lsrs	r3, r3, #26
 8001b1c:	f003 011f 	and.w	r1, r3, #31
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	f003 031f 	and.w	r3, r3, #31
 8001b26:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b30:	bf00      	nop
 8001b32:	371c      	adds	r7, #28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	3314      	adds	r3, #20
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	0e5b      	lsrs	r3, r3, #25
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	4413      	add	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	0d1b      	lsrs	r3, r3, #20
 8001b64:	f003 031f 	and.w	r3, r3, #31
 8001b68:	2107      	movs	r1, #7
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	401a      	ands	r2, r3
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	0d1b      	lsrs	r3, r3, #20
 8001b76:	f003 031f 	and.w	r3, r3, #31
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b80:	431a      	orrs	r2, r3
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b86:	bf00      	nop
 8001b88:	371c      	adds	r7, #28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a0f      	ldr	r2, [pc, #60]	@ (8001be0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d10a      	bne.n	8001bbe <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb4:	431a      	orrs	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001bbc:	e00a      	b.n	8001bd4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	401a      	ands	r2, r3
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8001bd4:	bf00      	nop
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	407f0000 	.word	0x407f0000

08001be4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001bf4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	6093      	str	r3, [r2, #8]
}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c1c:	d101      	bne.n	8001c22 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001c40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c44:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001c6c:	d101      	bne.n	8001c72 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d101      	bne.n	8001c98 <LL_ADC_IsEnabled+0x18>
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <LL_ADC_IsEnabled+0x1a>
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 0304 	and.w	r3, r3, #4
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d101      	bne.n	8001cbe <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d101      	bne.n	8001ce4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b089      	sub	sp, #36	@ 0x24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e1af      	b.n	800206e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d109      	bne.n	8001d30 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7fe fd3d 	bl	800079c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff ff67 	bl	8001c08 <LL_ADC_IsDeepPowerDownEnabled>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d004      	beq.n	8001d4a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff4d 	bl	8001be4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff82 	bl	8001c58 <LL_ADC_IsInternalRegulatorEnabled>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d115      	bne.n	8001d86 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff ff66 	bl	8001c30 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d64:	4b9f      	ldr	r3, [pc, #636]	@ (8001fe4 <HAL_ADC_Init+0x2f0>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	099b      	lsrs	r3, r3, #6
 8001d6a:	4a9f      	ldr	r2, [pc, #636]	@ (8001fe8 <HAL_ADC_Init+0x2f4>)
 8001d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	3301      	adds	r3, #1
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d78:	e002      	b.n	8001d80 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f9      	bne.n	8001d7a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff64 	bl	8001c58 <LL_ADC_IsInternalRegulatorEnabled>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10d      	bne.n	8001db2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9a:	f043 0210 	orr.w	r2, r3, #16
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da6:	f043 0201 	orr.w	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff ff75 	bl	8001ca6 <LL_ADC_REG_IsConversionOngoing>
 8001dbc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc2:	f003 0310 	and.w	r3, r3, #16
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f040 8148 	bne.w	800205c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 8144 	bne.w	800205c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ddc:	f043 0202 	orr.w	r2, r3, #2
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff49 	bl	8001c80 <LL_ADC_IsEnabled>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d141      	bne.n	8001e78 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dfc:	d004      	beq.n	8001e08 <HAL_ADC_Init+0x114>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a7a      	ldr	r2, [pc, #488]	@ (8001fec <HAL_ADC_Init+0x2f8>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d10f      	bne.n	8001e28 <HAL_ADC_Init+0x134>
 8001e08:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e0c:	f7ff ff38 	bl	8001c80 <LL_ADC_IsEnabled>
 8001e10:	4604      	mov	r4, r0
 8001e12:	4876      	ldr	r0, [pc, #472]	@ (8001fec <HAL_ADC_Init+0x2f8>)
 8001e14:	f7ff ff34 	bl	8001c80 <LL_ADC_IsEnabled>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	4323      	orrs	r3, r4
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	bf0c      	ite	eq
 8001e20:	2301      	moveq	r3, #1
 8001e22:	2300      	movne	r3, #0
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	e012      	b.n	8001e4e <HAL_ADC_Init+0x15a>
 8001e28:	4871      	ldr	r0, [pc, #452]	@ (8001ff0 <HAL_ADC_Init+0x2fc>)
 8001e2a:	f7ff ff29 	bl	8001c80 <LL_ADC_IsEnabled>
 8001e2e:	4604      	mov	r4, r0
 8001e30:	4870      	ldr	r0, [pc, #448]	@ (8001ff4 <HAL_ADC_Init+0x300>)
 8001e32:	f7ff ff25 	bl	8001c80 <LL_ADC_IsEnabled>
 8001e36:	4603      	mov	r3, r0
 8001e38:	431c      	orrs	r4, r3
 8001e3a:	486f      	ldr	r0, [pc, #444]	@ (8001ff8 <HAL_ADC_Init+0x304>)
 8001e3c:	f7ff ff20 	bl	8001c80 <LL_ADC_IsEnabled>
 8001e40:	4603      	mov	r3, r0
 8001e42:	4323      	orrs	r3, r4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	bf0c      	ite	eq
 8001e48:	2301      	moveq	r3, #1
 8001e4a:	2300      	movne	r3, #0
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d012      	beq.n	8001e78 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e5a:	d004      	beq.n	8001e66 <HAL_ADC_Init+0x172>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_ADC_Init+0x2f8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_ADC_Init+0x176>
 8001e66:	4a65      	ldr	r2, [pc, #404]	@ (8001ffc <HAL_ADC_Init+0x308>)
 8001e68:	e000      	b.n	8001e6c <HAL_ADC_Init+0x178>
 8001e6a:	4a65      	ldr	r2, [pc, #404]	@ (8002000 <HAL_ADC_Init+0x30c>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	4619      	mov	r1, r3
 8001e72:	4610      	mov	r0, r2
 8001e74:	f7ff fd64 	bl	8001940 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	7f5b      	ldrb	r3, [r3, #29]
 8001e7c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e82:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001e88:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001e8e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e96:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d106      	bne.n	8001eb4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	045b      	lsls	r3, r3, #17
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d009      	beq.n	8001ed0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	4b4b      	ldr	r3, [pc, #300]	@ (8002004 <HAL_ADC_Init+0x310>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	69b9      	ldr	r1, [r7, #24]
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fed1 	bl	8001ca6 <LL_ADC_REG_IsConversionOngoing>
 8001f04:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fede 	bl	8001ccc <LL_ADC_INJ_IsConversionOngoing>
 8001f10:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d17f      	bne.n	8002018 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d17c      	bne.n	8002018 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f22:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001f2a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f3a:	f023 0302 	bic.w	r3, r3, #2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	69b9      	ldr	r1, [r7, #24]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d017      	beq.n	8001f80 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	691a      	ldr	r2, [r3, #16]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001f5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001f68:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001f6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6911      	ldr	r1, [r2, #16]
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	6812      	ldr	r2, [r2, #0]
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001f7e:	e013      	b.n	8001fa8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	691a      	ldr	r2, [r3, #16]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001f8e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001fa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fa4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d12a      	bne.n	8002008 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001fbc:	f023 0304 	bic.w	r3, r3, #4
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001fc8:	4311      	orrs	r1, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001fce:	4311      	orrs	r1, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f042 0201 	orr.w	r2, r2, #1
 8001fe0:	611a      	str	r2, [r3, #16]
 8001fe2:	e019      	b.n	8002018 <HAL_ADC_Init+0x324>
 8001fe4:	20000000 	.word	0x20000000
 8001fe8:	053e2d63 	.word	0x053e2d63
 8001fec:	50000100 	.word	0x50000100
 8001ff0:	50000400 	.word	0x50000400
 8001ff4:	50000500 	.word	0x50000500
 8001ff8:	50000600 	.word	0x50000600
 8001ffc:	50000300 	.word	0x50000300
 8002000:	50000700 	.word	0x50000700
 8002004:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	691a      	ldr	r2, [r3, #16]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d10c      	bne.n	800203a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002026:	f023 010f 	bic.w	r1, r3, #15
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	1e5a      	subs	r2, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	631a      	str	r2, [r3, #48]	@ 0x30
 8002038:	e007      	b.n	800204a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 020f 	bic.w	r2, r2, #15
 8002048:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800204e:	f023 0303 	bic.w	r3, r3, #3
 8002052:	f043 0201 	orr.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	65da      	str	r2, [r3, #92]	@ 0x5c
 800205a:	e007      	b.n	800206c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002060:	f043 0210 	orr.w	r2, r3, #16
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800206c:	7ffb      	ldrb	r3, [r7, #31]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3724      	adds	r7, #36	@ 0x24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd90      	pop	{r4, r7, pc}
 8002076:	bf00      	nop

08002078 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b0b6      	sub	sp, #216	@ 0xd8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002092:	2b01      	cmp	r3, #1
 8002094:	d102      	bne.n	800209c <HAL_ADC_ConfigChannel+0x24>
 8002096:	2302      	movs	r3, #2
 8002098:	f000 bc13 	b.w	80028c2 <HAL_ADC_ConfigChannel+0x84a>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff fdfc 	bl	8001ca6 <LL_ADC_REG_IsConversionOngoing>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f040 83f3 	bne.w	800289c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6818      	ldr	r0, [r3, #0]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	6859      	ldr	r1, [r3, #4]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	f7ff fd0e 	bl	8001ae4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fdea 	bl	8001ca6 <LL_ADC_REG_IsConversionOngoing>
 80020d2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fdf6 	bl	8001ccc <LL_ADC_INJ_IsConversionOngoing>
 80020e0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f040 81d9 	bne.w	80024a0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 81d4 	bne.w	80024a0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002100:	d10f      	bne.n	8002122 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	4619      	mov	r1, r3
 800210e:	f7ff fd15 	bl	8001b3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fccf 	bl	8001abe <LL_ADC_SetSamplingTimeCommonConfig>
 8002120:	e00e      	b.n	8002140 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6818      	ldr	r0, [r3, #0]
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	6819      	ldr	r1, [r3, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	461a      	mov	r2, r3
 8002130:	f7ff fd04 	bl	8001b3c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff fcbf 	bl	8001abe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	2b04      	cmp	r3, #4
 8002160:	d022      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6818      	ldr	r0, [r3, #0]
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	6919      	ldr	r1, [r3, #16]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002172:	f7ff fc19 	bl	80019a8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	6919      	ldr	r1, [r3, #16]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	461a      	mov	r2, r3
 8002184:	f7ff fc65 	bl	8001a52 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6818      	ldr	r0, [r3, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	6919      	ldr	r1, [r3, #16]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	7f1b      	ldrb	r3, [r3, #28]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d102      	bne.n	800219e <HAL_ADC_ConfigChannel+0x126>
 8002198:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800219c:	e000      	b.n	80021a0 <HAL_ADC_ConfigChannel+0x128>
 800219e:	2300      	movs	r3, #0
 80021a0:	461a      	mov	r2, r3
 80021a2:	f7ff fc71 	bl	8001a88 <LL_ADC_SetOffsetSaturation>
 80021a6:	e17b      	b.n	80024a0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2100      	movs	r1, #0
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fc1e 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 80021b4:	4603      	mov	r3, r0
 80021b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10a      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x15c>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff fc13 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 80021ca:	4603      	mov	r3, r0
 80021cc:	0e9b      	lsrs	r3, r3, #26
 80021ce:	f003 021f 	and.w	r2, r3, #31
 80021d2:	e01e      	b.n	8002212 <HAL_ADC_ConfigChannel+0x19a>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff fc08 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 80021e0:	4603      	mov	r3, r0
 80021e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80021ea:	fa93 f3a3 	rbit	r3, r3
 80021ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80021f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002202:	2320      	movs	r3, #32
 8002204:	e004      	b.n	8002210 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002206:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800220a:	fab3 f383 	clz	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221a:	2b00      	cmp	r3, #0
 800221c:	d105      	bne.n	800222a <HAL_ADC_ConfigChannel+0x1b2>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	0e9b      	lsrs	r3, r3, #26
 8002224:	f003 031f 	and.w	r3, r3, #31
 8002228:	e018      	b.n	800225c <HAL_ADC_ConfigChannel+0x1e4>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002236:	fa93 f3a3 	rbit	r3, r3
 800223a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800223e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002242:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002246:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800224e:	2320      	movs	r3, #32
 8002250:	e004      	b.n	800225c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002252:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800225c:	429a      	cmp	r2, r3
 800225e:	d106      	bne.n	800226e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fbd7 	bl	8001a1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2101      	movs	r1, #1
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fbbb 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 800227a:	4603      	mov	r3, r0
 800227c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10a      	bne.n	800229a <HAL_ADC_ConfigChannel+0x222>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2101      	movs	r1, #1
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fbb0 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 8002290:	4603      	mov	r3, r0
 8002292:	0e9b      	lsrs	r3, r3, #26
 8002294:	f003 021f 	and.w	r2, r3, #31
 8002298:	e01e      	b.n	80022d8 <HAL_ADC_ConfigChannel+0x260>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2101      	movs	r1, #1
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fba5 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80022b0:	fa93 f3a3 	rbit	r3, r3
 80022b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80022b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80022bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80022c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80022c8:	2320      	movs	r3, #32
 80022ca:	e004      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80022cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022d0:	fab3 f383 	clz	r3, r3
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d105      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x278>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	0e9b      	lsrs	r3, r3, #26
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	e018      	b.n	8002322 <HAL_ADC_ConfigChannel+0x2aa>
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002304:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002308:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800230c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002314:	2320      	movs	r3, #32
 8002316:	e004      	b.n	8002322 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002318:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800231c:	fab3 f383 	clz	r3, r3
 8002320:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002322:	429a      	cmp	r2, r3
 8002324:	d106      	bne.n	8002334 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2200      	movs	r2, #0
 800232c:	2101      	movs	r1, #1
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fb74 	bl	8001a1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2102      	movs	r1, #2
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff fb58 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 8002340:	4603      	mov	r3, r0
 8002342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10a      	bne.n	8002360 <HAL_ADC_ConfigChannel+0x2e8>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2102      	movs	r1, #2
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fb4d 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 8002356:	4603      	mov	r3, r0
 8002358:	0e9b      	lsrs	r3, r3, #26
 800235a:	f003 021f 	and.w	r2, r3, #31
 800235e:	e01e      	b.n	800239e <HAL_ADC_ConfigChannel+0x326>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2102      	movs	r1, #2
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff fb42 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 800236c:	4603      	mov	r3, r0
 800236e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002376:	fa93 f3a3 	rbit	r3, r3
 800237a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800237e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002386:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800238e:	2320      	movs	r3, #32
 8002390:	e004      	b.n	800239c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002392:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002396:	fab3 f383 	clz	r3, r3
 800239a:	b2db      	uxtb	r3, r3
 800239c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d105      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x33e>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	0e9b      	lsrs	r3, r3, #26
 80023b0:	f003 031f 	and.w	r3, r3, #31
 80023b4:	e016      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x36c>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80023c2:	fa93 f3a3 	rbit	r3, r3
 80023c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80023c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80023ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80023ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80023d6:	2320      	movs	r3, #32
 80023d8:	e004      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80023da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80023de:	fab3 f383 	clz	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d106      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2200      	movs	r2, #0
 80023ee:	2102      	movs	r1, #2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff fb13 	bl	8001a1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2103      	movs	r1, #3
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff faf7 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 8002402:	4603      	mov	r3, r0
 8002404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10a      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x3aa>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2103      	movs	r1, #3
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff faec 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 8002418:	4603      	mov	r3, r0
 800241a:	0e9b      	lsrs	r3, r3, #26
 800241c:	f003 021f 	and.w	r2, r3, #31
 8002420:	e017      	b.n	8002452 <HAL_ADC_ConfigChannel+0x3da>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2103      	movs	r1, #3
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fae1 	bl	80019f0 <LL_ADC_GetOffsetChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002432:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002434:	fa93 f3a3 	rbit	r3, r3
 8002438:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800243a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800243c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800243e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002444:	2320      	movs	r3, #32
 8002446:	e003      	b.n	8002450 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002448:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800244a:	fab3 f383 	clz	r3, r3
 800244e:	b2db      	uxtb	r3, r3
 8002450:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800245a:	2b00      	cmp	r3, #0
 800245c:	d105      	bne.n	800246a <HAL_ADC_ConfigChannel+0x3f2>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	0e9b      	lsrs	r3, r3, #26
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	e011      	b.n	800248e <HAL_ADC_ConfigChannel+0x416>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002472:	fa93 f3a3 	rbit	r3, r3
 8002476:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002478:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800247a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800247c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002482:	2320      	movs	r3, #32
 8002484:	e003      	b.n	800248e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002488:	fab3 f383 	clz	r3, r3
 800248c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800248e:	429a      	cmp	r2, r3
 8002490:	d106      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2200      	movs	r2, #0
 8002498:	2103      	movs	r1, #3
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fabe 	bl	8001a1c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fbeb 	bl	8001c80 <LL_ADC_IsEnabled>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f040 813d 	bne.w	800272c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6819      	ldr	r1, [r3, #0]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	461a      	mov	r2, r3
 80024c0:	f7ff fb68 	bl	8001b94 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	4aa2      	ldr	r2, [pc, #648]	@ (8002754 <HAL_ADC_ConfigChannel+0x6dc>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	f040 812e 	bne.w	800272c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10b      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x480>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	0e9b      	lsrs	r3, r3, #26
 80024e6:	3301      	adds	r3, #1
 80024e8:	f003 031f 	and.w	r3, r3, #31
 80024ec:	2b09      	cmp	r3, #9
 80024ee:	bf94      	ite	ls
 80024f0:	2301      	movls	r3, #1
 80024f2:	2300      	movhi	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	e019      	b.n	800252c <HAL_ADC_ConfigChannel+0x4b4>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002500:	fa93 f3a3 	rbit	r3, r3
 8002504:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002508:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800250a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002510:	2320      	movs	r3, #32
 8002512:	e003      	b.n	800251c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002516:	fab3 f383 	clz	r3, r3
 800251a:	b2db      	uxtb	r3, r3
 800251c:	3301      	adds	r3, #1
 800251e:	f003 031f 	and.w	r3, r3, #31
 8002522:	2b09      	cmp	r3, #9
 8002524:	bf94      	ite	ls
 8002526:	2301      	movls	r3, #1
 8002528:	2300      	movhi	r3, #0
 800252a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800252c:	2b00      	cmp	r3, #0
 800252e:	d079      	beq.n	8002624 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <HAL_ADC_ConfigChannel+0x4d4>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	0e9b      	lsrs	r3, r3, #26
 8002542:	3301      	adds	r3, #1
 8002544:	069b      	lsls	r3, r3, #26
 8002546:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800254a:	e015      	b.n	8002578 <HAL_ADC_ConfigChannel+0x500>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002554:	fa93 f3a3 	rbit	r3, r3
 8002558:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800255a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800255c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800255e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002564:	2320      	movs	r3, #32
 8002566:	e003      	b.n	8002570 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800256a:	fab3 f383 	clz	r3, r3
 800256e:	b2db      	uxtb	r3, r3
 8002570:	3301      	adds	r3, #1
 8002572:	069b      	lsls	r3, r3, #26
 8002574:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002580:	2b00      	cmp	r3, #0
 8002582:	d109      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x520>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	0e9b      	lsrs	r3, r3, #26
 800258a:	3301      	adds	r3, #1
 800258c:	f003 031f 	and.w	r3, r3, #31
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f303 	lsl.w	r3, r1, r3
 8002596:	e017      	b.n	80025c8 <HAL_ADC_ConfigChannel+0x550>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80025a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80025aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80025b0:	2320      	movs	r3, #32
 80025b2:	e003      	b.n	80025bc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80025b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025b6:	fab3 f383 	clz	r3, r3
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	3301      	adds	r3, #1
 80025be:	f003 031f 	and.w	r3, r3, #31
 80025c2:	2101      	movs	r1, #1
 80025c4:	fa01 f303 	lsl.w	r3, r1, r3
 80025c8:	ea42 0103 	orr.w	r1, r2, r3
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10a      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x576>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	0e9b      	lsrs	r3, r3, #26
 80025de:	3301      	adds	r3, #1
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	051b      	lsls	r3, r3, #20
 80025ec:	e018      	b.n	8002620 <HAL_ADC_ConfigChannel+0x5a8>
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025f6:	fa93 f3a3 	rbit	r3, r3
 80025fa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80025fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002606:	2320      	movs	r3, #32
 8002608:	e003      	b.n	8002612 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800260a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800260c:	fab3 f383 	clz	r3, r3
 8002610:	b2db      	uxtb	r3, r3
 8002612:	3301      	adds	r3, #1
 8002614:	f003 021f 	and.w	r2, r3, #31
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002620:	430b      	orrs	r3, r1
 8002622:	e07e      	b.n	8002722 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262c:	2b00      	cmp	r3, #0
 800262e:	d107      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x5c8>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	0e9b      	lsrs	r3, r3, #26
 8002636:	3301      	adds	r3, #1
 8002638:	069b      	lsls	r3, r3, #26
 800263a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800263e:	e015      	b.n	800266c <HAL_ADC_ConfigChannel+0x5f4>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800264e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002650:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002654:	2b00      	cmp	r3, #0
 8002656:	d101      	bne.n	800265c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002658:	2320      	movs	r3, #32
 800265a:	e003      	b.n	8002664 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800265c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800265e:	fab3 f383 	clz	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	3301      	adds	r3, #1
 8002666:	069b      	lsls	r3, r3, #26
 8002668:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002674:	2b00      	cmp	r3, #0
 8002676:	d109      	bne.n	800268c <HAL_ADC_ConfigChannel+0x614>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	0e9b      	lsrs	r3, r3, #26
 800267e:	3301      	adds	r3, #1
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	2101      	movs	r1, #1
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	e017      	b.n	80026bc <HAL_ADC_ConfigChannel+0x644>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	fa93 f3a3 	rbit	r3, r3
 8002698:	61fb      	str	r3, [r7, #28]
  return result;
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80026a4:	2320      	movs	r3, #32
 80026a6:	e003      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	fab3 f383 	clz	r3, r3
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	3301      	adds	r3, #1
 80026b2:	f003 031f 	and.w	r3, r3, #31
 80026b6:	2101      	movs	r1, #1
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	ea42 0103 	orr.w	r1, r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10d      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x670>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	0e9b      	lsrs	r3, r3, #26
 80026d2:	3301      	adds	r3, #1
 80026d4:	f003 021f 	and.w	r2, r3, #31
 80026d8:	4613      	mov	r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	4413      	add	r3, r2
 80026de:	3b1e      	subs	r3, #30
 80026e0:	051b      	lsls	r3, r3, #20
 80026e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80026e6:	e01b      	b.n	8002720 <HAL_ADC_ConfigChannel+0x6a8>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	fa93 f3a3 	rbit	r3, r3
 80026f4:	613b      	str	r3, [r7, #16]
  return result;
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002700:	2320      	movs	r3, #32
 8002702:	e003      	b.n	800270c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fab3 f383 	clz	r3, r3
 800270a:	b2db      	uxtb	r3, r3
 800270c:	3301      	adds	r3, #1
 800270e:	f003 021f 	and.w	r2, r3, #31
 8002712:	4613      	mov	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	4413      	add	r3, r2
 8002718:	3b1e      	subs	r3, #30
 800271a:	051b      	lsls	r3, r3, #20
 800271c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002720:	430b      	orrs	r3, r1
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	6892      	ldr	r2, [r2, #8]
 8002726:	4619      	mov	r1, r3
 8002728:	f7ff fa08 	bl	8001b3c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <HAL_ADC_ConfigChannel+0x6e0>)
 8002732:	4013      	ands	r3, r2
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80be 	beq.w	80028b6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002742:	d004      	beq.n	800274e <HAL_ADC_ConfigChannel+0x6d6>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a04      	ldr	r2, [pc, #16]	@ (800275c <HAL_ADC_ConfigChannel+0x6e4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d10a      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x6ec>
 800274e:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <HAL_ADC_ConfigChannel+0x6e8>)
 8002750:	e009      	b.n	8002766 <HAL_ADC_ConfigChannel+0x6ee>
 8002752:	bf00      	nop
 8002754:	407f0000 	.word	0x407f0000
 8002758:	80080000 	.word	0x80080000
 800275c:	50000100 	.word	0x50000100
 8002760:	50000300 	.word	0x50000300
 8002764:	4b59      	ldr	r3, [pc, #356]	@ (80028cc <HAL_ADC_ConfigChannel+0x854>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff f910 	bl	800198c <LL_ADC_GetCommonPathInternalCh>
 800276c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a56      	ldr	r2, [pc, #344]	@ (80028d0 <HAL_ADC_ConfigChannel+0x858>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d004      	beq.n	8002784 <HAL_ADC_ConfigChannel+0x70c>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a55      	ldr	r2, [pc, #340]	@ (80028d4 <HAL_ADC_ConfigChannel+0x85c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d13a      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002784:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002788:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d134      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002798:	d005      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x72e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a4e      	ldr	r2, [pc, #312]	@ (80028d8 <HAL_ADC_ConfigChannel+0x860>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	f040 8085 	bne.w	80028b0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027ae:	d004      	beq.n	80027ba <HAL_ADC_ConfigChannel+0x742>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a49      	ldr	r2, [pc, #292]	@ (80028dc <HAL_ADC_ConfigChannel+0x864>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d101      	bne.n	80027be <HAL_ADC_ConfigChannel+0x746>
 80027ba:	4a49      	ldr	r2, [pc, #292]	@ (80028e0 <HAL_ADC_ConfigChannel+0x868>)
 80027bc:	e000      	b.n	80027c0 <HAL_ADC_ConfigChannel+0x748>
 80027be:	4a43      	ldr	r2, [pc, #268]	@ (80028cc <HAL_ADC_ConfigChannel+0x854>)
 80027c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027c8:	4619      	mov	r1, r3
 80027ca:	4610      	mov	r0, r2
 80027cc:	f7ff f8cb 	bl	8001966 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027d0:	4b44      	ldr	r3, [pc, #272]	@ (80028e4 <HAL_ADC_ConfigChannel+0x86c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	4a44      	ldr	r2, [pc, #272]	@ (80028e8 <HAL_ADC_ConfigChannel+0x870>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	099b      	lsrs	r3, r3, #6
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027ea:	e002      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f9      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027f8:	e05a      	b.n	80028b0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a3b      	ldr	r2, [pc, #236]	@ (80028ec <HAL_ADC_ConfigChannel+0x874>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d125      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x7d8>
 8002804:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d11f      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a31      	ldr	r2, [pc, #196]	@ (80028dc <HAL_ADC_ConfigChannel+0x864>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d104      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x7ac>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a34      	ldr	r2, [pc, #208]	@ (80028f0 <HAL_ADC_ConfigChannel+0x878>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d047      	beq.n	80028b4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800282c:	d004      	beq.n	8002838 <HAL_ADC_ConfigChannel+0x7c0>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a2a      	ldr	r2, [pc, #168]	@ (80028dc <HAL_ADC_ConfigChannel+0x864>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d101      	bne.n	800283c <HAL_ADC_ConfigChannel+0x7c4>
 8002838:	4a29      	ldr	r2, [pc, #164]	@ (80028e0 <HAL_ADC_ConfigChannel+0x868>)
 800283a:	e000      	b.n	800283e <HAL_ADC_ConfigChannel+0x7c6>
 800283c:	4a23      	ldr	r2, [pc, #140]	@ (80028cc <HAL_ADC_ConfigChannel+0x854>)
 800283e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7ff f88c 	bl	8001966 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800284e:	e031      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a27      	ldr	r2, [pc, #156]	@ (80028f4 <HAL_ADC_ConfigChannel+0x87c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d12d      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800285a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800285e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d127      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a1c      	ldr	r2, [pc, #112]	@ (80028dc <HAL_ADC_ConfigChannel+0x864>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d022      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002878:	d004      	beq.n	8002884 <HAL_ADC_ConfigChannel+0x80c>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a17      	ldr	r2, [pc, #92]	@ (80028dc <HAL_ADC_ConfigChannel+0x864>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d101      	bne.n	8002888 <HAL_ADC_ConfigChannel+0x810>
 8002884:	4a16      	ldr	r2, [pc, #88]	@ (80028e0 <HAL_ADC_ConfigChannel+0x868>)
 8002886:	e000      	b.n	800288a <HAL_ADC_ConfigChannel+0x812>
 8002888:	4a10      	ldr	r2, [pc, #64]	@ (80028cc <HAL_ADC_ConfigChannel+0x854>)
 800288a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800288e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002892:	4619      	mov	r1, r3
 8002894:	4610      	mov	r0, r2
 8002896:	f7ff f866 	bl	8001966 <LL_ADC_SetCommonPathInternalCh>
 800289a:	e00c      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	f043 0220 	orr.w	r2, r3, #32
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80028ae:	e002      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028b0:	bf00      	nop
 80028b2:	e000      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80028be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	37d8      	adds	r7, #216	@ 0xd8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	50000700 	.word	0x50000700
 80028d0:	c3210000 	.word	0xc3210000
 80028d4:	90c00010 	.word	0x90c00010
 80028d8:	50000600 	.word	0x50000600
 80028dc:	50000100 	.word	0x50000100
 80028e0:	50000300 	.word	0x50000300
 80028e4:	20000000 	.word	0x20000000
 80028e8:	053e2d63 	.word	0x053e2d63
 80028ec:	c7520000 	.word	0xc7520000
 80028f0:	50000500 	.word	0x50000500
 80028f4:	cb840000 	.word	0xcb840000

080028f8 <LL_ADC_IsEnabled>:
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <LL_ADC_IsEnabled+0x18>
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <LL_ADC_IsEnabled+0x1a>
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <LL_ADC_REG_IsConversionOngoing>:
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d101      	bne.n	8002936 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b0a1      	sub	sp, #132	@ 0x84
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800295a:	2b01      	cmp	r3, #1
 800295c:	d101      	bne.n	8002962 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800295e:	2302      	movs	r3, #2
 8002960:	e0e7      	b.n	8002b32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800296a:	2300      	movs	r3, #0
 800296c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800296e:	2300      	movs	r3, #0
 8002970:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800297a:	d102      	bne.n	8002982 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800297c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	e009      	b.n	8002996 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a6e      	ldr	r2, [pc, #440]	@ (8002b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d102      	bne.n	8002992 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800298c:	4b6d      	ldr	r3, [pc, #436]	@ (8002b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	e001      	b.n	8002996 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002992:	2300      	movs	r3, #0
 8002994:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10b      	bne.n	80029b4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e0be      	b.n	8002b32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff ffb1 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 80029bc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff ffab 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f040 80a0 	bne.w	8002b10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80029d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f040 809c 	bne.w	8002b10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029e0:	d004      	beq.n	80029ec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a55      	ldr	r2, [pc, #340]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d101      	bne.n	80029f0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80029ec:	4b56      	ldr	r3, [pc, #344]	@ (8002b48 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80029ee:	e000      	b.n	80029f2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80029f0:	4b56      	ldr	r3, [pc, #344]	@ (8002b4c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80029f2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d04b      	beq.n	8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80029fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	6859      	ldr	r1, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a0e:	035b      	lsls	r3, r3, #13
 8002a10:	430b      	orrs	r3, r1
 8002a12:	431a      	orrs	r2, r3
 8002a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a20:	d004      	beq.n	8002a2c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a45      	ldr	r2, [pc, #276]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d10f      	bne.n	8002a4c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002a2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a30:	f7ff ff62 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a34:	4604      	mov	r4, r0
 8002a36:	4841      	ldr	r0, [pc, #260]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002a38:	f7ff ff5e 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4323      	orrs	r3, r4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bf0c      	ite	eq
 8002a44:	2301      	moveq	r3, #1
 8002a46:	2300      	movne	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	e012      	b.n	8002a72 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002a4c:	483c      	ldr	r0, [pc, #240]	@ (8002b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002a4e:	f7ff ff53 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a52:	4604      	mov	r4, r0
 8002a54:	483b      	ldr	r0, [pc, #236]	@ (8002b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002a56:	f7ff ff4f 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	431c      	orrs	r4, r3
 8002a5e:	483c      	ldr	r0, [pc, #240]	@ (8002b50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002a60:	f7ff ff4a 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a64:	4603      	mov	r3, r0
 8002a66:	4323      	orrs	r3, r4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	bf0c      	ite	eq
 8002a6c:	2301      	moveq	r3, #1
 8002a6e:	2300      	movne	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d056      	beq.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002a7e:	f023 030f 	bic.w	r3, r3, #15
 8002a82:	683a      	ldr	r2, [r7, #0]
 8002a84:	6811      	ldr	r1, [r2, #0]
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	6892      	ldr	r2, [r2, #8]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a90:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a92:	e047      	b.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002aa8:	d004      	beq.n	8002ab4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a23      	ldr	r2, [pc, #140]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d10f      	bne.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002ab4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ab8:	f7ff ff1e 	bl	80028f8 <LL_ADC_IsEnabled>
 8002abc:	4604      	mov	r4, r0
 8002abe:	481f      	ldr	r0, [pc, #124]	@ (8002b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ac0:	f7ff ff1a 	bl	80028f8 <LL_ADC_IsEnabled>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4323      	orrs	r3, r4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bf0c      	ite	eq
 8002acc:	2301      	moveq	r3, #1
 8002ace:	2300      	movne	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	e012      	b.n	8002afa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002ad4:	481a      	ldr	r0, [pc, #104]	@ (8002b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002ad6:	f7ff ff0f 	bl	80028f8 <LL_ADC_IsEnabled>
 8002ada:	4604      	mov	r4, r0
 8002adc:	4819      	ldr	r0, [pc, #100]	@ (8002b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002ade:	f7ff ff0b 	bl	80028f8 <LL_ADC_IsEnabled>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	431c      	orrs	r4, r3
 8002ae6:	481a      	ldr	r0, [pc, #104]	@ (8002b50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002ae8:	f7ff ff06 	bl	80028f8 <LL_ADC_IsEnabled>
 8002aec:	4603      	mov	r3, r0
 8002aee:	4323      	orrs	r3, r4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	bf0c      	ite	eq
 8002af4:	2301      	moveq	r3, #1
 8002af6:	2300      	movne	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d012      	beq.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002b06:	f023 030f 	bic.w	r3, r3, #15
 8002b0a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002b0c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b0e:	e009      	b.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002b22:	e000      	b.n	8002b26 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b24:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002b2e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3784      	adds	r7, #132	@ 0x84
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd90      	pop	{r4, r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	50000100 	.word	0x50000100
 8002b40:	50000400 	.word	0x50000400
 8002b44:	50000500 	.word	0x50000500
 8002b48:	50000300 	.word	0x50000300
 8002b4c:	50000700 	.word	0x50000700
 8002b50:	50000600 	.word	0x50000600

08002b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b64:	4b0c      	ldr	r3, [pc, #48]	@ (8002b98 <__NVIC_SetPriorityGrouping+0x44>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b70:	4013      	ands	r3, r2
 8002b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b86:	4a04      	ldr	r2, [pc, #16]	@ (8002b98 <__NVIC_SetPriorityGrouping+0x44>)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	60d3      	str	r3, [r2, #12]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	f003 0307 	and.w	r3, r3, #7
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	db0b      	blt.n	8002be2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f003 021f 	and.w	r2, r3, #31
 8002bd0:	4907      	ldr	r1, [pc, #28]	@ (8002bf0 <__NVIC_EnableIRQ+0x38>)
 8002bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	2001      	movs	r0, #1
 8002bda:	fa00 f202 	lsl.w	r2, r0, r2
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	e000e100 	.word	0xe000e100

08002bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	6039      	str	r1, [r7, #0]
 8002bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	db0a      	blt.n	8002c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	490c      	ldr	r1, [pc, #48]	@ (8002c40 <__NVIC_SetPriority+0x4c>)
 8002c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c12:	0112      	lsls	r2, r2, #4
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	440b      	add	r3, r1
 8002c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c1c:	e00a      	b.n	8002c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	4908      	ldr	r1, [pc, #32]	@ (8002c44 <__NVIC_SetPriority+0x50>)
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	3b04      	subs	r3, #4
 8002c2c:	0112      	lsls	r2, r2, #4
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	440b      	add	r3, r1
 8002c32:	761a      	strb	r2, [r3, #24]
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	e000e100 	.word	0xe000e100
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b089      	sub	sp, #36	@ 0x24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	f1c3 0307 	rsb	r3, r3, #7
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	bf28      	it	cs
 8002c66:	2304      	movcs	r3, #4
 8002c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	2b06      	cmp	r3, #6
 8002c70:	d902      	bls.n	8002c78 <NVIC_EncodePriority+0x30>
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	3b03      	subs	r3, #3
 8002c76:	e000      	b.n	8002c7a <NVIC_EncodePriority+0x32>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43da      	mvns	r2, r3
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c90:	f04f 31ff 	mov.w	r1, #4294967295
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9a:	43d9      	mvns	r1, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca0:	4313      	orrs	r3, r2
         );
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3724      	adds	r7, #36	@ 0x24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b082      	sub	sp, #8
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ff4c 	bl	8002b54 <__NVIC_SetPriorityGrouping>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd2:	f7ff ff63 	bl	8002b9c <__NVIC_GetPriorityGrouping>
 8002cd6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	6978      	ldr	r0, [r7, #20]
 8002cde:	f7ff ffb3 	bl	8002c48 <NVIC_EncodePriority>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff ff82 	bl	8002bf4 <__NVIC_SetPriority>
}
 8002cf0:	bf00      	nop
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff56 	bl	8002bb8 <__NVIC_EnableIRQ>
}
 8002d0c:	bf00      	nop
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d005      	beq.n	8002d38 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2204      	movs	r2, #4
 8002d30:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	73fb      	strb	r3, [r7, #15]
 8002d36:	e037      	b.n	8002da8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 020e 	bic.w	r2, r2, #14
 8002d46:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d56:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0201 	bic.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6c:	f003 021f 	and.w	r2, r3, #31
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d74:	2101      	movs	r1, #1
 8002d76:	fa01 f202 	lsl.w	r2, r1, r2
 8002d7a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002d84:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00c      	beq.n	8002da8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d9c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002da6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d00d      	beq.n	8002dfa <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2204      	movs	r2, #4
 8002de2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
 8002df8:	e047      	b.n	8002e8a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 020e 	bic.w	r2, r2, #14
 8002e08:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0201 	bic.w	r2, r2, #1
 8002e18:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f003 021f 	and.w	r2, r3, #31
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e46:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00c      	beq.n	8002e6a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e68:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
    }
  }
  return status;
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b087      	sub	sp, #28
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ea2:	e15a      	b.n	800315a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 814c 	beq.w	8003154 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d005      	beq.n	8002ed4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d130      	bne.n	8002f36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2203      	movs	r2, #3
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68da      	ldr	r2, [r3, #12]
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43db      	mvns	r3, r3
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	4013      	ands	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	091b      	lsrs	r3, r3, #4
 8002f20:	f003 0201 	and.w	r2, r3, #1
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d017      	beq.n	8002f72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4013      	ands	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d123      	bne.n	8002fc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	08da      	lsrs	r2, r3, #3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	3208      	adds	r2, #8
 8002f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	220f      	movs	r2, #15
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	691a      	ldr	r2, [r3, #16]
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	08da      	lsrs	r2, r3, #3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3208      	adds	r2, #8
 8002fc0:	6939      	ldr	r1, [r7, #16]
 8002fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f003 0203 	and.w	r2, r3, #3
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 80a6 	beq.w	8003154 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003008:	4b5b      	ldr	r3, [pc, #364]	@ (8003178 <HAL_GPIO_Init+0x2e4>)
 800300a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300c:	4a5a      	ldr	r2, [pc, #360]	@ (8003178 <HAL_GPIO_Init+0x2e4>)
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	6613      	str	r3, [r2, #96]	@ 0x60
 8003014:	4b58      	ldr	r3, [pc, #352]	@ (8003178 <HAL_GPIO_Init+0x2e4>)
 8003016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	60bb      	str	r3, [r7, #8]
 800301e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003020:	4a56      	ldr	r2, [pc, #344]	@ (800317c <HAL_GPIO_Init+0x2e8>)
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	089b      	lsrs	r3, r3, #2
 8003026:	3302      	adds	r3, #2
 8003028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f003 0303 	and.w	r3, r3, #3
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	220f      	movs	r2, #15
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800304a:	d01f      	beq.n	800308c <HAL_GPIO_Init+0x1f8>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a4c      	ldr	r2, [pc, #304]	@ (8003180 <HAL_GPIO_Init+0x2ec>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d019      	beq.n	8003088 <HAL_GPIO_Init+0x1f4>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a4b      	ldr	r2, [pc, #300]	@ (8003184 <HAL_GPIO_Init+0x2f0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d013      	beq.n	8003084 <HAL_GPIO_Init+0x1f0>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a4a      	ldr	r2, [pc, #296]	@ (8003188 <HAL_GPIO_Init+0x2f4>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d00d      	beq.n	8003080 <HAL_GPIO_Init+0x1ec>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a49      	ldr	r2, [pc, #292]	@ (800318c <HAL_GPIO_Init+0x2f8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d007      	beq.n	800307c <HAL_GPIO_Init+0x1e8>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a48      	ldr	r2, [pc, #288]	@ (8003190 <HAL_GPIO_Init+0x2fc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d101      	bne.n	8003078 <HAL_GPIO_Init+0x1e4>
 8003074:	2305      	movs	r3, #5
 8003076:	e00a      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 8003078:	2306      	movs	r3, #6
 800307a:	e008      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 800307c:	2304      	movs	r3, #4
 800307e:	e006      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 8003080:	2303      	movs	r3, #3
 8003082:	e004      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 8003084:	2302      	movs	r3, #2
 8003086:	e002      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 8003088:	2301      	movs	r3, #1
 800308a:	e000      	b.n	800308e <HAL_GPIO_Init+0x1fa>
 800308c:	2300      	movs	r3, #0
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	f002 0203 	and.w	r2, r2, #3
 8003094:	0092      	lsls	r2, r2, #2
 8003096:	4093      	lsls	r3, r2
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	4313      	orrs	r3, r2
 800309c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800309e:	4937      	ldr	r1, [pc, #220]	@ (800317c <HAL_GPIO_Init+0x2e8>)
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	089b      	lsrs	r3, r3, #2
 80030a4:	3302      	adds	r3, #2
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ac:	4b39      	ldr	r3, [pc, #228]	@ (8003194 <HAL_GPIO_Init+0x300>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	4013      	ands	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030d0:	4a30      	ldr	r2, [pc, #192]	@ (8003194 <HAL_GPIO_Init+0x300>)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003194 <HAL_GPIO_Init+0x300>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	43db      	mvns	r3, r3
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	4013      	ands	r3, r2
 80030e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d003      	beq.n	80030fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030fa:	4a26      	ldr	r2, [pc, #152]	@ (8003194 <HAL_GPIO_Init+0x300>)
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003100:	4b24      	ldr	r3, [pc, #144]	@ (8003194 <HAL_GPIO_Init+0x300>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	43db      	mvns	r3, r3
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003124:	4a1b      	ldr	r2, [pc, #108]	@ (8003194 <HAL_GPIO_Init+0x300>)
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800312a:	4b1a      	ldr	r3, [pc, #104]	@ (8003194 <HAL_GPIO_Init+0x300>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	43db      	mvns	r3, r3
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	4013      	ands	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800314e:	4a11      	ldr	r2, [pc, #68]	@ (8003194 <HAL_GPIO_Init+0x300>)
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	3301      	adds	r3, #1
 8003158:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	fa22 f303 	lsr.w	r3, r2, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	f47f ae9d 	bne.w	8002ea4 <HAL_GPIO_Init+0x10>
  }
}
 800316a:	bf00      	nop
 800316c:	bf00      	nop
 800316e:	371c      	adds	r7, #28
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	40021000 	.word	0x40021000
 800317c:	40010000 	.word	0x40010000
 8003180:	48000400 	.word	0x48000400
 8003184:	48000800 	.word	0x48000800
 8003188:	48000c00 	.word	0x48000c00
 800318c:	48001000 	.word	0x48001000
 8003190:	48001400 	.word	0x48001400
 8003194:	40010400 	.word	0x40010400

08003198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	807b      	strh	r3, [r7, #2]
 80031a4:	4613      	mov	r3, r2
 80031a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031a8:	787b      	ldrb	r3, [r7, #1]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031ae:	887a      	ldrh	r2, [r7, #2]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031b4:	e002      	b.n	80031bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031b6:	887a      	ldrh	r2, [r7, #2]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031d2:	4b08      	ldr	r3, [pc, #32]	@ (80031f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	4013      	ands	r3, r2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d006      	beq.n	80031ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031de:	4a05      	ldr	r2, [pc, #20]	@ (80031f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031e0:	88fb      	ldrh	r3, [r7, #6]
 80031e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 f806 	bl	80031f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80031ec:	bf00      	nop
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40010400 	.word	0x40010400

080031f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
	...

08003210 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d141      	bne.n	80032a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800321e:	4b4b      	ldr	r3, [pc, #300]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800322a:	d131      	bne.n	8003290 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800322c:	4b47      	ldr	r3, [pc, #284]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800322e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003232:	4a46      	ldr	r2, [pc, #280]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003238:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800323c:	4b43      	ldr	r3, [pc, #268]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003244:	4a41      	ldr	r2, [pc, #260]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003246:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800324a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800324c:	4b40      	ldr	r3, [pc, #256]	@ (8003350 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2232      	movs	r2, #50	@ 0x32
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	4a3f      	ldr	r2, [pc, #252]	@ (8003354 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003258:	fba2 2303 	umull	r2, r3, r2, r3
 800325c:	0c9b      	lsrs	r3, r3, #18
 800325e:	3301      	adds	r3, #1
 8003260:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003262:	e002      	b.n	800326a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	3b01      	subs	r3, #1
 8003268:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800326a:	4b38      	ldr	r3, [pc, #224]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003276:	d102      	bne.n	800327e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f2      	bne.n	8003264 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800327e:	4b33      	ldr	r3, [pc, #204]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800328a:	d158      	bne.n	800333e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e057      	b.n	8003340 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003290:	4b2e      	ldr	r3, [pc, #184]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003296:	4a2d      	ldr	r2, [pc, #180]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800329c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80032a0:	e04d      	b.n	800333e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032a8:	d141      	bne.n	800332e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032aa:	4b28      	ldr	r3, [pc, #160]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032b6:	d131      	bne.n	800331c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032b8:	4b24      	ldr	r3, [pc, #144]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032be:	4a23      	ldr	r2, [pc, #140]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032c8:	4b20      	ldr	r3, [pc, #128]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032d0:	4a1e      	ldr	r2, [pc, #120]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2232      	movs	r2, #50	@ 0x32
 80032de:	fb02 f303 	mul.w	r3, r2, r3
 80032e2:	4a1c      	ldr	r2, [pc, #112]	@ (8003354 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032e4:	fba2 2303 	umull	r2, r3, r2, r3
 80032e8:	0c9b      	lsrs	r3, r3, #18
 80032ea:	3301      	adds	r3, #1
 80032ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ee:	e002      	b.n	80032f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032f6:	4b15      	ldr	r3, [pc, #84]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003302:	d102      	bne.n	800330a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f2      	bne.n	80032f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800330a:	4b10      	ldr	r3, [pc, #64]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003316:	d112      	bne.n	800333e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e011      	b.n	8003340 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800331e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003322:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800332c:	e007      	b.n	800333e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003336:	4a05      	ldr	r2, [pc, #20]	@ (800334c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003338:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800333c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	40007000 	.word	0x40007000
 8003350:	20000000 	.word	0x20000000
 8003354:	431bde83 	.word	0x431bde83

08003358 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800335c:	4b05      	ldr	r3, [pc, #20]	@ (8003374 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	4a04      	ldr	r2, [pc, #16]	@ (8003374 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003362:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003366:	6093      	str	r3, [r2, #8]
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40007000 	.word	0x40007000

08003378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e306      	b.n	8003998 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d075      	beq.n	8003482 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003396:	4b97      	ldr	r3, [pc, #604]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f003 030c 	and.w	r3, r3, #12
 800339e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033a0:	4b94      	ldr	r3, [pc, #592]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	2b0c      	cmp	r3, #12
 80033ae:	d102      	bne.n	80033b6 <HAL_RCC_OscConfig+0x3e>
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	2b03      	cmp	r3, #3
 80033b4:	d002      	beq.n	80033bc <HAL_RCC_OscConfig+0x44>
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d10b      	bne.n	80033d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033bc:	4b8d      	ldr	r3, [pc, #564]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d05b      	beq.n	8003480 <HAL_RCC_OscConfig+0x108>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d157      	bne.n	8003480 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e2e1      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033dc:	d106      	bne.n	80033ec <HAL_RCC_OscConfig+0x74>
 80033de:	4b85      	ldr	r3, [pc, #532]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a84      	ldr	r2, [pc, #528]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	e01d      	b.n	8003428 <HAL_RCC_OscConfig+0xb0>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f4:	d10c      	bne.n	8003410 <HAL_RCC_OscConfig+0x98>
 80033f6:	4b7f      	ldr	r3, [pc, #508]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a7e      	ldr	r2, [pc, #504]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80033fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	4b7c      	ldr	r3, [pc, #496]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a7b      	ldr	r2, [pc, #492]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	e00b      	b.n	8003428 <HAL_RCC_OscConfig+0xb0>
 8003410:	4b78      	ldr	r3, [pc, #480]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a77      	ldr	r2, [pc, #476]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341a:	6013      	str	r3, [r2, #0]
 800341c:	4b75      	ldr	r3, [pc, #468]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a74      	ldr	r2, [pc, #464]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d013      	beq.n	8003458 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003430:	f7fe fa7a 	bl	8001928 <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003436:	e008      	b.n	800344a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003438:	f7fe fa76 	bl	8001928 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b64      	cmp	r3, #100	@ 0x64
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e2a6      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800344a:	4b6a      	ldr	r3, [pc, #424]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0xc0>
 8003456:	e014      	b.n	8003482 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7fe fa66 	bl	8001928 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003460:	f7fe fa62 	bl	8001928 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	@ 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e292      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003472:	4b60      	ldr	r3, [pc, #384]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f0      	bne.n	8003460 <HAL_RCC_OscConfig+0xe8>
 800347e:	e000      	b.n	8003482 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d075      	beq.n	800357a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800348e:	4b59      	ldr	r3, [pc, #356]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 030c 	and.w	r3, r3, #12
 8003496:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003498:	4b56      	ldr	r3, [pc, #344]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	2b0c      	cmp	r3, #12
 80034a6:	d102      	bne.n	80034ae <HAL_RCC_OscConfig+0x136>
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d002      	beq.n	80034b4 <HAL_RCC_OscConfig+0x13c>
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d11f      	bne.n	80034f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b4:	4b4f      	ldr	r3, [pc, #316]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_OscConfig+0x154>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e265      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034cc:	4b49      	ldr	r3, [pc, #292]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	061b      	lsls	r3, r3, #24
 80034da:	4946      	ldr	r1, [pc, #280]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80034e0:	4b45      	ldr	r3, [pc, #276]	@ (80035f8 <HAL_RCC_OscConfig+0x280>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fd fbcb 	bl	8000c80 <HAL_InitTick>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d043      	beq.n	8003578 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e251      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d023      	beq.n	8003544 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034fc:	4b3d      	ldr	r3, [pc, #244]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a3c      	ldr	r2, [pc, #240]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7fe fa0e 	bl	8001928 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003510:	f7fe fa0a 	bl	8001928 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e23a      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003522:	4b34      	ldr	r3, [pc, #208]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352e:	4b31      	ldr	r3, [pc, #196]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	061b      	lsls	r3, r3, #24
 800353c:	492d      	ldr	r1, [pc, #180]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]
 8003542:	e01a      	b.n	800357a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003544:	4b2b      	ldr	r3, [pc, #172]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a2a      	ldr	r2, [pc, #168]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800354a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800354e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003550:	f7fe f9ea 	bl	8001928 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003558:	f7fe f9e6 	bl	8001928 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e216      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800356a:	4b22      	ldr	r3, [pc, #136]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f0      	bne.n	8003558 <HAL_RCC_OscConfig+0x1e0>
 8003576:	e000      	b.n	800357a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003578:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0308 	and.w	r3, r3, #8
 8003582:	2b00      	cmp	r3, #0
 8003584:	d041      	beq.n	800360a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	695b      	ldr	r3, [r3, #20]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d01c      	beq.n	80035c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800358e:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003590:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003594:	4a17      	ldr	r2, [pc, #92]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800359e:	f7fe f9c3 	bl	8001928 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035a6:	f7fe f9bf 	bl	8001928 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e1ef      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035b8:	4b0e      	ldr	r3, [pc, #56]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80035ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d0ef      	beq.n	80035a6 <HAL_RCC_OscConfig+0x22e>
 80035c6:	e020      	b.n	800360a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035c8:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80035ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035ce:	4a09      	ldr	r2, [pc, #36]	@ (80035f4 <HAL_RCC_OscConfig+0x27c>)
 80035d0:	f023 0301 	bic.w	r3, r3, #1
 80035d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d8:	f7fe f9a6 	bl	8001928 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035de:	e00d      	b.n	80035fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e0:	f7fe f9a2 	bl	8001928 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d906      	bls.n	80035fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e1d2      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
 80035f2:	bf00      	nop
 80035f4:	40021000 	.word	0x40021000
 80035f8:	200000c0 	.word	0x200000c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035fc:	4b8c      	ldr	r3, [pc, #560]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80035fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1ea      	bne.n	80035e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 80a6 	beq.w	8003764 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003618:	2300      	movs	r3, #0
 800361a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800361c:	4b84      	ldr	r3, [pc, #528]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800361e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_OscConfig+0x2b4>
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <HAL_RCC_OscConfig+0x2b6>
 800362c:	2300      	movs	r3, #0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003632:	4b7f      	ldr	r3, [pc, #508]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003636:	4a7e      	ldr	r2, [pc, #504]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800363c:	6593      	str	r3, [r2, #88]	@ 0x58
 800363e:	4b7c      	ldr	r3, [pc, #496]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800364a:	2301      	movs	r3, #1
 800364c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800364e:	4b79      	ldr	r3, [pc, #484]	@ (8003834 <HAL_RCC_OscConfig+0x4bc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003656:	2b00      	cmp	r3, #0
 8003658:	d118      	bne.n	800368c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800365a:	4b76      	ldr	r3, [pc, #472]	@ (8003834 <HAL_RCC_OscConfig+0x4bc>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a75      	ldr	r2, [pc, #468]	@ (8003834 <HAL_RCC_OscConfig+0x4bc>)
 8003660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003666:	f7fe f95f 	bl	8001928 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366e:	f7fe f95b 	bl	8001928 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e18b      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003680:	4b6c      	ldr	r3, [pc, #432]	@ (8003834 <HAL_RCC_OscConfig+0x4bc>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f0      	beq.n	800366e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d108      	bne.n	80036a6 <HAL_RCC_OscConfig+0x32e>
 8003694:	4b66      	ldr	r3, [pc, #408]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369a:	4a65      	ldr	r2, [pc, #404]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036a4:	e024      	b.n	80036f0 <HAL_RCC_OscConfig+0x378>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d110      	bne.n	80036d0 <HAL_RCC_OscConfig+0x358>
 80036ae:	4b60      	ldr	r3, [pc, #384]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036b6:	f043 0304 	orr.w	r3, r3, #4
 80036ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036be:	4b5c      	ldr	r3, [pc, #368]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036ce:	e00f      	b.n	80036f0 <HAL_RCC_OscConfig+0x378>
 80036d0:	4b57      	ldr	r3, [pc, #348]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d6:	4a56      	ldr	r2, [pc, #344]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036e0:	4b53      	ldr	r3, [pc, #332]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e6:	4a52      	ldr	r2, [pc, #328]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80036e8:	f023 0304 	bic.w	r3, r3, #4
 80036ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d016      	beq.n	8003726 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7fe f916 	bl	8001928 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036fe:	e00a      	b.n	8003716 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003700:	f7fe f912 	bl	8001928 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370e:	4293      	cmp	r3, r2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e140      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003716:	4b46      	ldr	r3, [pc, #280]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0ed      	beq.n	8003700 <HAL_RCC_OscConfig+0x388>
 8003724:	e015      	b.n	8003752 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003726:	f7fe f8ff 	bl	8001928 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800372c:	e00a      	b.n	8003744 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372e:	f7fe f8fb 	bl	8001928 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373c:	4293      	cmp	r3, r2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e129      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003744:	4b3a      	ldr	r3, [pc, #232]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1ed      	bne.n	800372e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003752:	7ffb      	ldrb	r3, [r7, #31]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d105      	bne.n	8003764 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003758:	4b35      	ldr	r3, [pc, #212]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800375a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375c:	4a34      	ldr	r2, [pc, #208]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800375e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003762:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0320 	and.w	r3, r3, #32
 800376c:	2b00      	cmp	r3, #0
 800376e:	d03c      	beq.n	80037ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d01c      	beq.n	80037b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003778:	4b2d      	ldr	r3, [pc, #180]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800377a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800377e:	4a2c      	ldr	r2, [pc, #176]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003788:	f7fe f8ce 	bl	8001928 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003790:	f7fe f8ca 	bl	8001928 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e0fa      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037a2:	4b23      	ldr	r3, [pc, #140]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80037a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0ef      	beq.n	8003790 <HAL_RCC_OscConfig+0x418>
 80037b0:	e01b      	b.n	80037ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037b2:	4b1f      	ldr	r3, [pc, #124]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80037b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80037ba:	f023 0301 	bic.w	r3, r3, #1
 80037be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c2:	f7fe f8b1 	bl	8001928 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037ca:	f7fe f8ad 	bl	8001928 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e0dd      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037dc:	4b14      	ldr	r3, [pc, #80]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80037de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1ef      	bne.n	80037ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 80d1 	beq.w	8003996 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 030c 	and.w	r3, r3, #12
 80037fc:	2b0c      	cmp	r3, #12
 80037fe:	f000 808b 	beq.w	8003918 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	2b02      	cmp	r3, #2
 8003808:	d15e      	bne.n	80038c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800380a:	4b09      	ldr	r3, [pc, #36]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a08      	ldr	r2, [pc, #32]	@ (8003830 <HAL_RCC_OscConfig+0x4b8>)
 8003810:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003816:	f7fe f887 	bl	8001928 <HAL_GetTick>
 800381a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800381c:	e00c      	b.n	8003838 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381e:	f7fe f883 	bl	8001928 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d905      	bls.n	8003838 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e0b3      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
 8003830:	40021000 	.word	0x40021000
 8003834:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003838:	4b59      	ldr	r3, [pc, #356]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1ec      	bne.n	800381e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003844:	4b56      	ldr	r3, [pc, #344]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	4b56      	ldr	r3, [pc, #344]	@ (80039a4 <HAL_RCC_OscConfig+0x62c>)
 800384a:	4013      	ands	r3, r2
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6a11      	ldr	r1, [r2, #32]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003854:	3a01      	subs	r2, #1
 8003856:	0112      	lsls	r2, r2, #4
 8003858:	4311      	orrs	r1, r2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800385e:	0212      	lsls	r2, r2, #8
 8003860:	4311      	orrs	r1, r2
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003866:	0852      	lsrs	r2, r2, #1
 8003868:	3a01      	subs	r2, #1
 800386a:	0552      	lsls	r2, r2, #21
 800386c:	4311      	orrs	r1, r2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003872:	0852      	lsrs	r2, r2, #1
 8003874:	3a01      	subs	r2, #1
 8003876:	0652      	lsls	r2, r2, #25
 8003878:	4311      	orrs	r1, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800387e:	06d2      	lsls	r2, r2, #27
 8003880:	430a      	orrs	r2, r1
 8003882:	4947      	ldr	r1, [pc, #284]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 8003884:	4313      	orrs	r3, r2
 8003886:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003888:	4b45      	ldr	r3, [pc, #276]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a44      	ldr	r2, [pc, #272]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 800388e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003892:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003894:	4b42      	ldr	r3, [pc, #264]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a41      	ldr	r2, [pc, #260]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 800389a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800389e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a0:	f7fe f842 	bl	8001928 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a8:	f7fe f83e 	bl	8001928 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e06e      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ba:	4b39      	ldr	r3, [pc, #228]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0f0      	beq.n	80038a8 <HAL_RCC_OscConfig+0x530>
 80038c6:	e066      	b.n	8003996 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c8:	4b35      	ldr	r3, [pc, #212]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a34      	ldr	r2, [pc, #208]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038d2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80038d4:	4b32      	ldr	r3, [pc, #200]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	4a31      	ldr	r2, [pc, #196]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038da:	f023 0303 	bic.w	r3, r3, #3
 80038de:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80038e0:	4b2f      	ldr	r3, [pc, #188]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	4a2e      	ldr	r2, [pc, #184]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 80038e6:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80038ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f0:	f7fe f81a 	bl	8001928 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f8:	f7fe f816 	bl	8001928 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e046      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800390a:	4b25      	ldr	r3, [pc, #148]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1f0      	bne.n	80038f8 <HAL_RCC_OscConfig+0x580>
 8003916:	e03e      	b.n	8003996 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69db      	ldr	r3, [r3, #28]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d101      	bne.n	8003924 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e039      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003924:	4b1e      	ldr	r3, [pc, #120]	@ (80039a0 <HAL_RCC_OscConfig+0x628>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f003 0203 	and.w	r2, r3, #3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	429a      	cmp	r2, r3
 8003936:	d12c      	bne.n	8003992 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003942:	3b01      	subs	r3, #1
 8003944:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003946:	429a      	cmp	r2, r3
 8003948:	d123      	bne.n	8003992 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003956:	429a      	cmp	r2, r3
 8003958:	d11b      	bne.n	8003992 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003964:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003966:	429a      	cmp	r2, r3
 8003968:	d113      	bne.n	8003992 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003974:	085b      	lsrs	r3, r3, #1
 8003976:	3b01      	subs	r3, #1
 8003978:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d109      	bne.n	8003992 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003988:	085b      	lsrs	r3, r3, #1
 800398a:	3b01      	subs	r3, #1
 800398c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800398e:	429a      	cmp	r2, r3
 8003990:	d001      	beq.n	8003996 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e000      	b.n	8003998 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3720      	adds	r7, #32
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40021000 	.word	0x40021000
 80039a4:	019f800c 	.word	0x019f800c

080039a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e11e      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039c0:	4b91      	ldr	r3, [pc, #580]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 030f 	and.w	r3, r3, #15
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d910      	bls.n	80039f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f023 020f 	bic.w	r2, r3, #15
 80039d6:	498c      	ldr	r1, [pc, #560]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039de:	4b8a      	ldr	r3, [pc, #552]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d001      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e106      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d073      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d129      	bne.n	8003a58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a04:	4b81      	ldr	r3, [pc, #516]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0f4      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003a14:	f000 f9d0 	bl	8003db8 <RCC_GetSysClockFreqFromPLLSource>
 8003a18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	4a7c      	ldr	r2, [pc, #496]	@ (8003c10 <HAL_RCC_ClockConfig+0x268>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d93f      	bls.n	8003aa2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a22:	4b7a      	ldr	r3, [pc, #488]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d033      	beq.n	8003aa2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d12f      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a42:	4b72      	ldr	r3, [pc, #456]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a4a:	4a70      	ldr	r2, [pc, #448]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a52:	2380      	movs	r3, #128	@ 0x80
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	e024      	b.n	8003aa2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d107      	bne.n	8003a70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a60:	4b6a      	ldr	r3, [pc, #424]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d109      	bne.n	8003a80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0c6      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a70:	4b66      	ldr	r3, [pc, #408]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e0be      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003a80:	f000 f8ce 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003a84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	4a61      	ldr	r2, [pc, #388]	@ (8003c10 <HAL_RCC_ClockConfig+0x268>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d909      	bls.n	8003aa2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a96:	4a5d      	ldr	r2, [pc, #372]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003a9e:	2380      	movs	r3, #128	@ 0x80
 8003aa0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003aa2:	4b5a      	ldr	r3, [pc, #360]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f023 0203 	bic.w	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4957      	ldr	r1, [pc, #348]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ab4:	f7fd ff38 	bl	8001928 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003abc:	f7fd ff34 	bl	8001928 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e095      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	4b4e      	ldr	r3, [pc, #312]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 020c 	and.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d1eb      	bne.n	8003abc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d023      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d005      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003afc:	4b43      	ldr	r3, [pc, #268]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	4a42      	ldr	r2, [pc, #264]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0308 	and.w	r3, r3, #8
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d007      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003b14:	4b3d      	ldr	r3, [pc, #244]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b1c:	4a3b      	ldr	r2, [pc, #236]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b24:	4b39      	ldr	r3, [pc, #228]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4936      	ldr	r1, [pc, #216]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	608b      	str	r3, [r1, #8]
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b80      	cmp	r3, #128	@ 0x80
 8003b3c:	d105      	bne.n	8003b4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b3e:	4b33      	ldr	r3, [pc, #204]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	4a32      	ldr	r2, [pc, #200]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003b44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 030f 	and.w	r3, r3, #15
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d21d      	bcs.n	8003b94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b58:	4b2b      	ldr	r3, [pc, #172]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 020f 	bic.w	r2, r3, #15
 8003b60:	4929      	ldr	r1, [pc, #164]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b68:	f7fd fede 	bl	8001928 <HAL_GetTick>
 8003b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6e:	e00a      	b.n	8003b86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b70:	f7fd feda 	bl	8001928 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e03b      	b.n	8003bfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b86:	4b20      	ldr	r3, [pc, #128]	@ (8003c08 <HAL_RCC_ClockConfig+0x260>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d1ed      	bne.n	8003b70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d008      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	4917      	ldr	r1, [pc, #92]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0308 	and.w	r3, r3, #8
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d009      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bbe:	4b13      	ldr	r3, [pc, #76]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	490f      	ldr	r1, [pc, #60]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd2:	f000 f825 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <HAL_RCC_ClockConfig+0x264>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	091b      	lsrs	r3, r3, #4
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	490c      	ldr	r1, [pc, #48]	@ (8003c14 <HAL_RCC_ClockConfig+0x26c>)
 8003be4:	5ccb      	ldrb	r3, [r1, r3]
 8003be6:	f003 031f 	and.w	r3, r3, #31
 8003bea:	fa22 f303 	lsr.w	r3, r2, r3
 8003bee:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <HAL_RCC_ClockConfig+0x270>)
 8003bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <HAL_RCC_ClockConfig+0x274>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fd f842 	bl	8000c80 <HAL_InitTick>
 8003bfc:	4603      	mov	r3, r0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40022000 	.word	0x40022000
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	04c4b400 	.word	0x04c4b400
 8003c14:	08009478 	.word	0x08009478
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	200000c0 	.word	0x200000c0

08003c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b087      	sub	sp, #28
 8003c24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c26:	4b2c      	ldr	r3, [pc, #176]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d102      	bne.n	8003c38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c32:	4b2a      	ldr	r3, [pc, #168]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c34:	613b      	str	r3, [r7, #16]
 8003c36:	e047      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c38:	4b27      	ldr	r3, [pc, #156]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d102      	bne.n	8003c4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c44:	4b26      	ldr	r3, [pc, #152]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c46:	613b      	str	r3, [r7, #16]
 8003c48:	e03e      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c4a:	4b23      	ldr	r3, [pc, #140]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	2b0c      	cmp	r3, #12
 8003c54:	d136      	bne.n	8003cc4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c56:	4b20      	ldr	r3, [pc, #128]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c60:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	091b      	lsrs	r3, r3, #4
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d10c      	bne.n	8003c8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c74:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7c:	4a16      	ldr	r2, [pc, #88]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c7e:	68d2      	ldr	r2, [r2, #12]
 8003c80:	0a12      	lsrs	r2, r2, #8
 8003c82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c86:	fb02 f303 	mul.w	r3, r2, r3
 8003c8a:	617b      	str	r3, [r7, #20]
      break;
 8003c8c:	e00c      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c8e:	4a13      	ldr	r2, [pc, #76]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c96:	4a10      	ldr	r2, [pc, #64]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c98:	68d2      	ldr	r2, [r2, #12]
 8003c9a:	0a12      	lsrs	r2, r2, #8
 8003c9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ca0:	fb02 f303 	mul.w	r3, r2, r3
 8003ca4:	617b      	str	r3, [r7, #20]
      break;
 8003ca6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	0e5b      	lsrs	r3, r3, #25
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc0:	613b      	str	r3, [r7, #16]
 8003cc2:	e001      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003cc8:	693b      	ldr	r3, [r7, #16]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	00f42400 	.word	0x00f42400
 8003ce0:	016e3600 	.word	0x016e3600

08003ce4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ce8:	4b03      	ldr	r3, [pc, #12]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000000 	.word	0x20000000

08003cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d00:	f7ff fff0 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	0a1b      	lsrs	r3, r3, #8
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4904      	ldr	r1, [pc, #16]	@ (8003d24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	f003 031f 	and.w	r3, r3, #31
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40021000 	.word	0x40021000
 8003d24:	08009488 	.word	0x08009488

08003d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d2c:	f7ff ffda 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d30:	4602      	mov	r2, r0
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	0adb      	lsrs	r3, r3, #11
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	4904      	ldr	r1, [pc, #16]	@ (8003d50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d3e:	5ccb      	ldrb	r3, [r1, r3]
 8003d40:	f003 031f 	and.w	r3, r3, #31
 8003d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	08009488 	.word	0x08009488

08003d54 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	220f      	movs	r2, #15
 8003d62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003d64:	4b12      	ldr	r3, [pc, #72]	@ (8003db0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f003 0203 	and.w	r2, r3, #3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003d70:	4b0f      	ldr	r3, [pc, #60]	@ (8003db0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003db0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003d88:	4b09      	ldr	r3, [pc, #36]	@ (8003db0 <HAL_RCC_GetClockConfig+0x5c>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	08db      	lsrs	r3, r3, #3
 8003d8e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003d96:	4b07      	ldr	r3, [pc, #28]	@ (8003db4 <HAL_RCC_GetClockConfig+0x60>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 020f 	and.w	r2, r3, #15
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	601a      	str	r2, [r3, #0]
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40022000 	.word	0x40022000

08003db8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b087      	sub	sp, #28
 8003dbc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	091b      	lsrs	r3, r3, #4
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d10c      	bne.n	8003df6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ddc:	4a17      	ldr	r2, [pc, #92]	@ (8003e3c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de4:	4a14      	ldr	r2, [pc, #80]	@ (8003e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003de6:	68d2      	ldr	r2, [r2, #12]
 8003de8:	0a12      	lsrs	r2, r2, #8
 8003dea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	617b      	str	r3, [r7, #20]
    break;
 8003df4:	e00c      	b.n	8003e10 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003df6:	4a12      	ldr	r2, [pc, #72]	@ (8003e40 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8003e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e00:	68d2      	ldr	r2, [r2, #12]
 8003e02:	0a12      	lsrs	r2, r2, #8
 8003e04:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e08:	fb02 f303 	mul.w	r3, r2, r3
 8003e0c:	617b      	str	r3, [r7, #20]
    break;
 8003e0e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e10:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	0e5b      	lsrs	r3, r3, #25
 8003e16:	f003 0303 	and.w	r3, r3, #3
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e28:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003e2a:	687b      	ldr	r3, [r7, #4]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	371c      	adds	r7, #28
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	016e3600 	.word	0x016e3600
 8003e40:	00f42400 	.word	0x00f42400

08003e44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e50:	2300      	movs	r3, #0
 8003e52:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 8098 	beq.w	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e62:	2300      	movs	r3, #0
 8003e64:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e66:	4b43      	ldr	r3, [pc, #268]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	4b40      	ldr	r3, [pc, #256]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	4a3f      	ldr	r2, [pc, #252]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e8e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a39      	ldr	r2, [pc, #228]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e9a:	f7fd fd45 	bl	8001928 <HAL_GetTick>
 8003e9e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ea0:	e009      	b.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea2:	f7fd fd41 	bl	8001928 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d902      	bls.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	74fb      	strb	r3, [r7, #19]
        break;
 8003eb4:	e005      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003eb6:	4b30      	ldr	r3, [pc, #192]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d0ef      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003ec2:	7cfb      	ldrb	r3, [r7, #19]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d159      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d01e      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d019      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ee4:	4b23      	ldr	r3, [pc, #140]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ef0:	4b20      	ldr	r3, [pc, #128]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ef8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f00:	4b1c      	ldr	r3, [pc, #112]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f06:	4a1b      	ldr	r2, [pc, #108]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f10:	4a18      	ldr	r2, [pc, #96]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d016      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f22:	f7fd fd01 	bl	8001928 <HAL_GetTick>
 8003f26:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f28:	e00b      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fd fcfd 	bl	8001928 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d902      	bls.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	74fb      	strb	r3, [r7, #19]
            break;
 8003f40:	e006      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f42:	4b0c      	ldr	r3, [pc, #48]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0ec      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10b      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f56:	4b07      	ldr	r3, [pc, #28]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f64:	4903      	ldr	r1, [pc, #12]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f6c:	e008      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f6e:	7cfb      	ldrb	r3, [r7, #19]
 8003f70:	74bb      	strb	r3, [r7, #18]
 8003f72:	e005      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003f74:	40021000 	.word	0x40021000
 8003f78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7c:	7cfb      	ldrb	r3, [r7, #19]
 8003f7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f80:	7c7b      	ldrb	r3, [r7, #17]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d105      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f86:	4ba7      	ldr	r3, [pc, #668]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	4aa6      	ldr	r2, [pc, #664]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f9e:	4ba1      	ldr	r3, [pc, #644]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa4:	f023 0203 	bic.w	r2, r3, #3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	499d      	ldr	r1, [pc, #628]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fc0:	4b98      	ldr	r3, [pc, #608]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	f023 020c 	bic.w	r2, r3, #12
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	4995      	ldr	r1, [pc, #596]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fe2:	4b90      	ldr	r3, [pc, #576]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	498c      	ldr	r1, [pc, #560]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0308 	and.w	r3, r3, #8
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004004:	4b87      	ldr	r3, [pc, #540]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	4984      	ldr	r1, [pc, #528]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0310 	and.w	r3, r3, #16
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004026:	4b7f      	ldr	r3, [pc, #508]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	497b      	ldr	r1, [pc, #492]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004048:	4b76      	ldr	r3, [pc, #472]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	4973      	ldr	r1, [pc, #460]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800406a:	4b6e      	ldr	r3, [pc, #440]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004070:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	496a      	ldr	r1, [pc, #424]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800408c:	4b65      	ldr	r3, [pc, #404]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004092:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	4962      	ldr	r1, [pc, #392]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040ae:	4b5d      	ldr	r3, [pc, #372]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040bc:	4959      	ldr	r1, [pc, #356]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040d0:	4b54      	ldr	r3, [pc, #336]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040de:	4951      	ldr	r1, [pc, #324]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	4948      	ldr	r1, [pc, #288]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004110:	2b00      	cmp	r3, #0
 8004112:	d015      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004114:	4b43      	ldr	r3, [pc, #268]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004122:	4940      	ldr	r1, [pc, #256]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004132:	d105      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004134:	4b3b      	ldr	r3, [pc, #236]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	4a3a      	ldr	r2, [pc, #232]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800413a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800413e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004148:	2b00      	cmp	r3, #0
 800414a:	d015      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800414c:	4b35      	ldr	r3, [pc, #212]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004152:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415a:	4932      	ldr	r1, [pc, #200]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004166:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800416a:	d105      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800416c:	4b2d      	ldr	r3, [pc, #180]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	4a2c      	ldr	r2, [pc, #176]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004172:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004176:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d015      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004184:	4b27      	ldr	r3, [pc, #156]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004192:	4924      	ldr	r1, [pc, #144]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041a2:	d105      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d015      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041bc:	4b19      	ldr	r3, [pc, #100]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ca:	4916      	ldr	r1, [pc, #88]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041da:	d105      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041dc:	4b11      	ldr	r3, [pc, #68]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a10      	ldr	r2, [pc, #64]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d019      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	4908      	ldr	r1, [pc, #32]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004212:	d109      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004214:	4b03      	ldr	r3, [pc, #12]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4a02      	ldr	r2, [pc, #8]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800421e:	60d3      	str	r3, [r2, #12]
 8004220:	e002      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004222:	bf00      	nop
 8004224:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d015      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004234:	4b29      	ldr	r3, [pc, #164]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004242:	4926      	ldr	r1, [pc, #152]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004252:	d105      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004254:	4b21      	ldr	r3, [pc, #132]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	4a20      	ldr	r2, [pc, #128]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800425a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d015      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800426c:	4b1b      	ldr	r3, [pc, #108]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800426e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004272:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800427a:	4918      	ldr	r1, [pc, #96]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800427c:	4313      	orrs	r3, r2
 800427e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428a:	d105      	bne.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800428c:	4b13      	ldr	r3, [pc, #76]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	4a12      	ldr	r2, [pc, #72]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d015      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80042a4:	4b0d      	ldr	r3, [pc, #52]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b2:	490a      	ldr	r1, [pc, #40]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042c2:	d105      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042c4:	4b05      	ldr	r3, [pc, #20]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	4a04      	ldr	r2, [pc, #16]	@ (80042dc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80042d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40021000 	.word	0x40021000

080042e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e049      	b.n	8004386 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fc ff6e 	bl	80011e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	3304      	adds	r3, #4
 800431c:	4619      	mov	r1, r3
 800431e:	4610      	mov	r0, r2
 8004320:	f000 fdf4 	bl	8004f0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
	...

08004390 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d001      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e054      	b.n	8004452 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a26      	ldr	r2, [pc, #152]	@ (8004460 <HAL_TIM_Base_Start_IT+0xd0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d022      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d2:	d01d      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a22      	ldr	r2, [pc, #136]	@ (8004464 <HAL_TIM_Base_Start_IT+0xd4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d018      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a21      	ldr	r2, [pc, #132]	@ (8004468 <HAL_TIM_Base_Start_IT+0xd8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d013      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1f      	ldr	r2, [pc, #124]	@ (800446c <HAL_TIM_Base_Start_IT+0xdc>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00e      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004470 <HAL_TIM_Base_Start_IT+0xe0>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d009      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a1c      	ldr	r2, [pc, #112]	@ (8004474 <HAL_TIM_Base_Start_IT+0xe4>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d004      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a1b      	ldr	r2, [pc, #108]	@ (8004478 <HAL_TIM_Base_Start_IT+0xe8>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d115      	bne.n	800443c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689a      	ldr	r2, [r3, #8]
 8004416:	4b19      	ldr	r3, [pc, #100]	@ (800447c <HAL_TIM_Base_Start_IT+0xec>)
 8004418:	4013      	ands	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b06      	cmp	r3, #6
 8004420:	d015      	beq.n	800444e <HAL_TIM_Base_Start_IT+0xbe>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004428:	d011      	beq.n	800444e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0201 	orr.w	r2, r2, #1
 8004438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443a:	e008      	b.n	800444e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]
 800444c:	e000      	b.n	8004450 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3714      	adds	r7, #20
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40000400 	.word	0x40000400
 8004468:	40000800 	.word	0x40000800
 800446c:	40000c00 	.word	0x40000c00
 8004470:	40013400 	.word	0x40013400
 8004474:	40014000 	.word	0x40014000
 8004478:	40015000 	.word	0x40015000
 800447c:	00010007 	.word	0x00010007

08004480 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e049      	b.n	8004526 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f841 	bl	800452e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	3304      	adds	r3, #4
 80044bc:	4619      	mov	r1, r3
 80044be:	4610      	mov	r0, r2
 80044c0:	f000 fd24 	bl	8004f0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
	...

08004544 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d109      	bne.n	8004568 <HAL_TIM_PWM_Start+0x24>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	bf14      	ite	ne
 8004560:	2301      	movne	r3, #1
 8004562:	2300      	moveq	r3, #0
 8004564:	b2db      	uxtb	r3, r3
 8004566:	e03c      	b.n	80045e2 <HAL_TIM_PWM_Start+0x9e>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b04      	cmp	r3, #4
 800456c:	d109      	bne.n	8004582 <HAL_TIM_PWM_Start+0x3e>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b01      	cmp	r3, #1
 8004578:	bf14      	ite	ne
 800457a:	2301      	movne	r3, #1
 800457c:	2300      	moveq	r3, #0
 800457e:	b2db      	uxtb	r3, r3
 8004580:	e02f      	b.n	80045e2 <HAL_TIM_PWM_Start+0x9e>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b08      	cmp	r3, #8
 8004586:	d109      	bne.n	800459c <HAL_TIM_PWM_Start+0x58>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	bf14      	ite	ne
 8004594:	2301      	movne	r3, #1
 8004596:	2300      	moveq	r3, #0
 8004598:	b2db      	uxtb	r3, r3
 800459a:	e022      	b.n	80045e2 <HAL_TIM_PWM_Start+0x9e>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b0c      	cmp	r3, #12
 80045a0:	d109      	bne.n	80045b6 <HAL_TIM_PWM_Start+0x72>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e015      	b.n	80045e2 <HAL_TIM_PWM_Start+0x9e>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b10      	cmp	r3, #16
 80045ba:	d109      	bne.n	80045d0 <HAL_TIM_PWM_Start+0x8c>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	bf14      	ite	ne
 80045c8:	2301      	movne	r3, #1
 80045ca:	2300      	moveq	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e008      	b.n	80045e2 <HAL_TIM_PWM_Start+0x9e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	bf14      	ite	ne
 80045dc:	2301      	movne	r3, #1
 80045de:	2300      	moveq	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e0a6      	b.n	8004738 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d104      	bne.n	80045fa <HAL_TIM_PWM_Start+0xb6>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045f8:	e023      	b.n	8004642 <HAL_TIM_PWM_Start+0xfe>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d104      	bne.n	800460a <HAL_TIM_PWM_Start+0xc6>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004608:	e01b      	b.n	8004642 <HAL_TIM_PWM_Start+0xfe>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d104      	bne.n	800461a <HAL_TIM_PWM_Start+0xd6>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004618:	e013      	b.n	8004642 <HAL_TIM_PWM_Start+0xfe>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b0c      	cmp	r3, #12
 800461e:	d104      	bne.n	800462a <HAL_TIM_PWM_Start+0xe6>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004628:	e00b      	b.n	8004642 <HAL_TIM_PWM_Start+0xfe>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b10      	cmp	r3, #16
 800462e:	d104      	bne.n	800463a <HAL_TIM_PWM_Start+0xf6>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004638:	e003      	b.n	8004642 <HAL_TIM_PWM_Start+0xfe>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2202      	movs	r2, #2
 800463e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2201      	movs	r2, #1
 8004648:	6839      	ldr	r1, [r7, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f001 f940 	bl	80058d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a3a      	ldr	r2, [pc, #232]	@ (8004740 <HAL_TIM_PWM_Start+0x1fc>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d018      	beq.n	800468c <HAL_TIM_PWM_Start+0x148>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a39      	ldr	r2, [pc, #228]	@ (8004744 <HAL_TIM_PWM_Start+0x200>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d013      	beq.n	800468c <HAL_TIM_PWM_Start+0x148>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a37      	ldr	r2, [pc, #220]	@ (8004748 <HAL_TIM_PWM_Start+0x204>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d00e      	beq.n	800468c <HAL_TIM_PWM_Start+0x148>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a36      	ldr	r2, [pc, #216]	@ (800474c <HAL_TIM_PWM_Start+0x208>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d009      	beq.n	800468c <HAL_TIM_PWM_Start+0x148>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a34      	ldr	r2, [pc, #208]	@ (8004750 <HAL_TIM_PWM_Start+0x20c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d004      	beq.n	800468c <HAL_TIM_PWM_Start+0x148>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a33      	ldr	r2, [pc, #204]	@ (8004754 <HAL_TIM_PWM_Start+0x210>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d101      	bne.n	8004690 <HAL_TIM_PWM_Start+0x14c>
 800468c:	2301      	movs	r3, #1
 800468e:	e000      	b.n	8004692 <HAL_TIM_PWM_Start+0x14e>
 8004690:	2300      	movs	r3, #0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d007      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a25      	ldr	r2, [pc, #148]	@ (8004740 <HAL_TIM_PWM_Start+0x1fc>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d022      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b8:	d01d      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a26      	ldr	r2, [pc, #152]	@ (8004758 <HAL_TIM_PWM_Start+0x214>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d018      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a24      	ldr	r2, [pc, #144]	@ (800475c <HAL_TIM_PWM_Start+0x218>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d013      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a23      	ldr	r2, [pc, #140]	@ (8004760 <HAL_TIM_PWM_Start+0x21c>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d00e      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a19      	ldr	r2, [pc, #100]	@ (8004744 <HAL_TIM_PWM_Start+0x200>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d009      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a18      	ldr	r2, [pc, #96]	@ (8004748 <HAL_TIM_PWM_Start+0x204>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d004      	beq.n	80046f6 <HAL_TIM_PWM_Start+0x1b2>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a18      	ldr	r2, [pc, #96]	@ (8004754 <HAL_TIM_PWM_Start+0x210>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d115      	bne.n	8004722 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	4b19      	ldr	r3, [pc, #100]	@ (8004764 <HAL_TIM_PWM_Start+0x220>)
 80046fe:	4013      	ands	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b06      	cmp	r3, #6
 8004706:	d015      	beq.n	8004734 <HAL_TIM_PWM_Start+0x1f0>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800470e:	d011      	beq.n	8004734 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f042 0201 	orr.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004720:	e008      	b.n	8004734 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0201 	orr.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]
 8004732:	e000      	b.n	8004736 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004734:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40013400 	.word	0x40013400
 8004748:	40014000 	.word	0x40014000
 800474c:	40014400 	.word	0x40014400
 8004750:	40014800 	.word	0x40014800
 8004754:	40015000 	.word	0x40015000
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	00010007 	.word	0x00010007

08004768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b02      	cmp	r3, #2
 800477c:	d122      	bne.n	80047c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b02      	cmp	r3, #2
 800478a:	d11b      	bne.n	80047c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0202 	mvn.w	r2, #2
 8004794:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	f003 0303 	and.w	r3, r3, #3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fb90 	bl	8004ed0 <HAL_TIM_IC_CaptureCallback>
 80047b0:	e005      	b.n	80047be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 fb82 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fb93 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0304 	and.w	r3, r3, #4
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d122      	bne.n	8004818 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d11b      	bne.n	8004818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0204 	mvn.w	r2, #4
 80047e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fb66 	bl	8004ed0 <HAL_TIM_IC_CaptureCallback>
 8004804:	e005      	b.n	8004812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fb58 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 fb69 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	f003 0308 	and.w	r3, r3, #8
 8004822:	2b08      	cmp	r3, #8
 8004824:	d122      	bne.n	800486c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b08      	cmp	r3, #8
 8004832:	d11b      	bne.n	800486c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0208 	mvn.w	r2, #8
 800483c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2204      	movs	r2, #4
 8004842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 fb3c 	bl	8004ed0 <HAL_TIM_IC_CaptureCallback>
 8004858:	e005      	b.n	8004866 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 fb2e 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 fb3f 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f003 0310 	and.w	r3, r3, #16
 8004876:	2b10      	cmp	r3, #16
 8004878:	d122      	bne.n	80048c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0310 	and.w	r3, r3, #16
 8004884:	2b10      	cmp	r3, #16
 8004886:	d11b      	bne.n	80048c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0210 	mvn.w	r2, #16
 8004890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2208      	movs	r2, #8
 8004896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fb12 	bl	8004ed0 <HAL_TIM_IC_CaptureCallback>
 80048ac:	e005      	b.n	80048ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 fb04 	bl	8004ebc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fb15 	bl	8004ee4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d10e      	bne.n	80048ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d107      	bne.n	80048ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f06f 0201 	mvn.w	r2, #1
 80048e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7fc f98e 	bl	8000c08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f6:	2b80      	cmp	r3, #128	@ 0x80
 80048f8:	d10e      	bne.n	8004918 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004904:	2b80      	cmp	r3, #128	@ 0x80
 8004906:	d107      	bne.n	8004918 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f001 fac4 	bl	8005ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004926:	d10e      	bne.n	8004946 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68db      	ldr	r3, [r3, #12]
 800492e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004932:	2b80      	cmp	r3, #128	@ 0x80
 8004934:	d107      	bne.n	8004946 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800493e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f001 fab7 	bl	8005eb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004950:	2b40      	cmp	r3, #64	@ 0x40
 8004952:	d10e      	bne.n	8004972 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d107      	bne.n	8004972 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800496a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fac3 	bl	8004ef8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	f003 0320 	and.w	r3, r3, #32
 800497c:	2b20      	cmp	r3, #32
 800497e:	d10e      	bne.n	800499e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b20      	cmp	r3, #32
 800498c:	d107      	bne.n	800499e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f06f 0220 	mvn.w	r2, #32
 8004996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f001 fa77 	bl	8005e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ac:	d10f      	bne.n	80049ce <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049bc:	d107      	bne.n	80049ce <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80049c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f001 fa7d 	bl	8005ec8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049dc:	d10f      	bne.n	80049fe <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ec:	d107      	bne.n	80049fe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80049f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f001 fa6f 	bl	8005edc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a0c:	d10f      	bne.n	8004a2e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a1c:	d107      	bne.n	8004a2e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f001 fa61 	bl	8005ef0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a3c:	d10f      	bne.n	8004a5e <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a48:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a4c:	d107      	bne.n	8004a5e <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f001 fa53 	bl	8005f04 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a5e:	bf00      	nop
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
	...

08004a68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a74:	2300      	movs	r3, #0
 8004a76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a82:	2302      	movs	r3, #2
 8004a84:	e0ff      	b.n	8004c86 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b14      	cmp	r3, #20
 8004a92:	f200 80f0 	bhi.w	8004c76 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a96:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9c:	08004af1 	.word	0x08004af1
 8004aa0:	08004c77 	.word	0x08004c77
 8004aa4:	08004c77 	.word	0x08004c77
 8004aa8:	08004c77 	.word	0x08004c77
 8004aac:	08004b31 	.word	0x08004b31
 8004ab0:	08004c77 	.word	0x08004c77
 8004ab4:	08004c77 	.word	0x08004c77
 8004ab8:	08004c77 	.word	0x08004c77
 8004abc:	08004b73 	.word	0x08004b73
 8004ac0:	08004c77 	.word	0x08004c77
 8004ac4:	08004c77 	.word	0x08004c77
 8004ac8:	08004c77 	.word	0x08004c77
 8004acc:	08004bb3 	.word	0x08004bb3
 8004ad0:	08004c77 	.word	0x08004c77
 8004ad4:	08004c77 	.word	0x08004c77
 8004ad8:	08004c77 	.word	0x08004c77
 8004adc:	08004bf5 	.word	0x08004bf5
 8004ae0:	08004c77 	.word	0x08004c77
 8004ae4:	08004c77 	.word	0x08004c77
 8004ae8:	08004c77 	.word	0x08004c77
 8004aec:	08004c35 	.word	0x08004c35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68b9      	ldr	r1, [r7, #8]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fab0 	bl	800505c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0208 	orr.w	r2, r2, #8
 8004b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0204 	bic.w	r2, r2, #4
 8004b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6999      	ldr	r1, [r3, #24]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	619a      	str	r2, [r3, #24]
      break;
 8004b2e:	e0a5      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68b9      	ldr	r1, [r7, #8]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fb2a 	bl	8005190 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699a      	ldr	r2, [r3, #24]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6999      	ldr	r1, [r3, #24]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	021a      	lsls	r2, r3, #8
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	619a      	str	r2, [r3, #24]
      break;
 8004b70:	e084      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68b9      	ldr	r1, [r7, #8]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f000 fb9d 	bl	80052b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	69da      	ldr	r2, [r3, #28]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0208 	orr.w	r2, r2, #8
 8004b8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	69da      	ldr	r2, [r3, #28]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 0204 	bic.w	r2, r2, #4
 8004b9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69d9      	ldr	r1, [r3, #28]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	691a      	ldr	r2, [r3, #16]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	61da      	str	r2, [r3, #28]
      break;
 8004bb0:	e064      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68b9      	ldr	r1, [r7, #8]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fc0f 	bl	80053dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	69da      	ldr	r2, [r3, #28]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69da      	ldr	r2, [r3, #28]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69d9      	ldr	r1, [r3, #28]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	021a      	lsls	r2, r3, #8
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	61da      	str	r2, [r3, #28]
      break;
 8004bf2:	e043      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 fc82 	bl	8005504 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0208 	orr.w	r2, r2, #8
 8004c0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f022 0204 	bic.w	r2, r2, #4
 8004c1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004c32:	e023      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68b9      	ldr	r1, [r7, #8]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 fccc 	bl	80055d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	021a      	lsls	r2, r3, #8
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	430a      	orrs	r2, r1
 8004c72:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004c74:	e002      	b.n	8004c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	75fb      	strb	r3, [r7, #23]
      break;
 8004c7a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop

08004c90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_TIM_ConfigClockSource+0x1c>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e0f6      	b.n	8004e9a <HAL_TIM_ConfigClockSource+0x20a>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004cca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a6f      	ldr	r2, [pc, #444]	@ (8004ea4 <HAL_TIM_ConfigClockSource+0x214>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	f000 80c1 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004cec:	4a6d      	ldr	r2, [pc, #436]	@ (8004ea4 <HAL_TIM_ConfigClockSource+0x214>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	f200 80c6 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004cf4:	4a6c      	ldr	r2, [pc, #432]	@ (8004ea8 <HAL_TIM_ConfigClockSource+0x218>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	f000 80b9 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004cfc:	4a6a      	ldr	r2, [pc, #424]	@ (8004ea8 <HAL_TIM_ConfigClockSource+0x218>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	f200 80be 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d04:	4a69      	ldr	r2, [pc, #420]	@ (8004eac <HAL_TIM_ConfigClockSource+0x21c>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	f000 80b1 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d0c:	4a67      	ldr	r2, [pc, #412]	@ (8004eac <HAL_TIM_ConfigClockSource+0x21c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	f200 80b6 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d14:	4a66      	ldr	r2, [pc, #408]	@ (8004eb0 <HAL_TIM_ConfigClockSource+0x220>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	f000 80a9 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d1c:	4a64      	ldr	r2, [pc, #400]	@ (8004eb0 <HAL_TIM_ConfigClockSource+0x220>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	f200 80ae 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d24:	4a63      	ldr	r2, [pc, #396]	@ (8004eb4 <HAL_TIM_ConfigClockSource+0x224>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	f000 80a1 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d2c:	4a61      	ldr	r2, [pc, #388]	@ (8004eb4 <HAL_TIM_ConfigClockSource+0x224>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	f200 80a6 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d34:	4a60      	ldr	r2, [pc, #384]	@ (8004eb8 <HAL_TIM_ConfigClockSource+0x228>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	f000 8099 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d3c:	4a5e      	ldr	r2, [pc, #376]	@ (8004eb8 <HAL_TIM_ConfigClockSource+0x228>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	f200 809e 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004d48:	f000 8091 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004d50:	f200 8096 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d58:	f000 8089 	beq.w	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004d5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d60:	f200 808e 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d68:	d03e      	beq.n	8004de8 <HAL_TIM_ConfigClockSource+0x158>
 8004d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d6e:	f200 8087 	bhi.w	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d76:	f000 8086 	beq.w	8004e86 <HAL_TIM_ConfigClockSource+0x1f6>
 8004d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d7e:	d87f      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d80:	2b70      	cmp	r3, #112	@ 0x70
 8004d82:	d01a      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x12a>
 8004d84:	2b70      	cmp	r3, #112	@ 0x70
 8004d86:	d87b      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d88:	2b60      	cmp	r3, #96	@ 0x60
 8004d8a:	d050      	beq.n	8004e2e <HAL_TIM_ConfigClockSource+0x19e>
 8004d8c:	2b60      	cmp	r3, #96	@ 0x60
 8004d8e:	d877      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d90:	2b50      	cmp	r3, #80	@ 0x50
 8004d92:	d03c      	beq.n	8004e0e <HAL_TIM_ConfigClockSource+0x17e>
 8004d94:	2b50      	cmp	r3, #80	@ 0x50
 8004d96:	d873      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004d98:	2b40      	cmp	r3, #64	@ 0x40
 8004d9a:	d058      	beq.n	8004e4e <HAL_TIM_ConfigClockSource+0x1be>
 8004d9c:	2b40      	cmp	r3, #64	@ 0x40
 8004d9e:	d86f      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004da0:	2b30      	cmp	r3, #48	@ 0x30
 8004da2:	d064      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004da4:	2b30      	cmp	r3, #48	@ 0x30
 8004da6:	d86b      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	d060      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004dac:	2b20      	cmp	r3, #32
 8004dae:	d867      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d05c      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004db4:	2b10      	cmp	r3, #16
 8004db6:	d05a      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0x1de>
 8004db8:	e062      	b.n	8004e80 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6899      	ldr	r1, [r3, #8]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f000 fd61 	bl	8005890 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	609a      	str	r2, [r3, #8]
      break;
 8004de6:	e04f      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6818      	ldr	r0, [r3, #0]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	6899      	ldr	r1, [r3, #8]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f000 fd4a 	bl	8005890 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689a      	ldr	r2, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e0a:	609a      	str	r2, [r3, #8]
      break;
 8004e0c:	e03c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	6859      	ldr	r1, [r3, #4]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f000 fcbc 	bl	8005798 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2150      	movs	r1, #80	@ 0x50
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 fd15 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8004e2c:	e02c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	6859      	ldr	r1, [r3, #4]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	f000 fcdb 	bl	80057f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2160      	movs	r1, #96	@ 0x60
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 fd05 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8004e4c:	e01c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	6859      	ldr	r1, [r3, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	f000 fc9c 	bl	8005798 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2140      	movs	r1, #64	@ 0x40
 8004e66:	4618      	mov	r0, r3
 8004e68:	f000 fcf5 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8004e6c:	e00c      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4619      	mov	r1, r3
 8004e78:	4610      	mov	r0, r2
 8004e7a:	f000 fcec 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8004e7e:	e003      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	73fb      	strb	r3, [r7, #15]
      break;
 8004e84:	e000      	b.n	8004e88 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3710      	adds	r7, #16
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	00100070 	.word	0x00100070
 8004ea8:	00100060 	.word	0x00100060
 8004eac:	00100050 	.word	0x00100050
 8004eb0:	00100040 	.word	0x00100040
 8004eb4:	00100030 	.word	0x00100030
 8004eb8:	00100020 	.word	0x00100020

08004ebc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a46      	ldr	r2, [pc, #280]	@ (8005038 <TIM_Base_SetConfig+0x12c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d017      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2a:	d013      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a43      	ldr	r2, [pc, #268]	@ (800503c <TIM_Base_SetConfig+0x130>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00f      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a42      	ldr	r2, [pc, #264]	@ (8005040 <TIM_Base_SetConfig+0x134>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00b      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a41      	ldr	r2, [pc, #260]	@ (8005044 <TIM_Base_SetConfig+0x138>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d007      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a40      	ldr	r2, [pc, #256]	@ (8005048 <TIM_Base_SetConfig+0x13c>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_Base_SetConfig+0x48>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a3f      	ldr	r2, [pc, #252]	@ (800504c <TIM_Base_SetConfig+0x140>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d108      	bne.n	8004f66 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a33      	ldr	r2, [pc, #204]	@ (8005038 <TIM_Base_SetConfig+0x12c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d023      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f74:	d01f      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a30      	ldr	r2, [pc, #192]	@ (800503c <TIM_Base_SetConfig+0x130>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d01b      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a2f      	ldr	r2, [pc, #188]	@ (8005040 <TIM_Base_SetConfig+0x134>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d017      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a2e      	ldr	r2, [pc, #184]	@ (8005044 <TIM_Base_SetConfig+0x138>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a2d      	ldr	r2, [pc, #180]	@ (8005048 <TIM_Base_SetConfig+0x13c>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d00f      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a2d      	ldr	r2, [pc, #180]	@ (8005050 <TIM_Base_SetConfig+0x144>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00b      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a2c      	ldr	r2, [pc, #176]	@ (8005054 <TIM_Base_SetConfig+0x148>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d007      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a2b      	ldr	r2, [pc, #172]	@ (8005058 <TIM_Base_SetConfig+0x14c>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <TIM_Base_SetConfig+0xaa>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a26      	ldr	r2, [pc, #152]	@ (800504c <TIM_Base_SetConfig+0x140>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a12      	ldr	r2, [pc, #72]	@ (8005038 <TIM_Base_SetConfig+0x12c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d013      	beq.n	800501c <TIM_Base_SetConfig+0x110>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a14      	ldr	r2, [pc, #80]	@ (8005048 <TIM_Base_SetConfig+0x13c>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00f      	beq.n	800501c <TIM_Base_SetConfig+0x110>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a14      	ldr	r2, [pc, #80]	@ (8005050 <TIM_Base_SetConfig+0x144>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00b      	beq.n	800501c <TIM_Base_SetConfig+0x110>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a13      	ldr	r2, [pc, #76]	@ (8005054 <TIM_Base_SetConfig+0x148>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <TIM_Base_SetConfig+0x110>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a12      	ldr	r2, [pc, #72]	@ (8005058 <TIM_Base_SetConfig+0x14c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_Base_SetConfig+0x110>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a0d      	ldr	r2, [pc, #52]	@ (800504c <TIM_Base_SetConfig+0x140>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d103      	bne.n	8005024 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	691a      	ldr	r2, [r3, #16]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	615a      	str	r2, [r3, #20]
}
 800502a:	bf00      	nop
 800502c:	3714      	adds	r7, #20
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	40012c00 	.word	0x40012c00
 800503c:	40000400 	.word	0x40000400
 8005040:	40000800 	.word	0x40000800
 8005044:	40000c00 	.word	0x40000c00
 8005048:	40013400 	.word	0x40013400
 800504c:	40015000 	.word	0x40015000
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800

0800505c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	f023 0201 	bic.w	r2, r3, #1
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f023 0302 	bic.w	r3, r3, #2
 80050a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a30      	ldr	r2, [pc, #192]	@ (8005178 <TIM_OC1_SetConfig+0x11c>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d013      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a2f      	ldr	r2, [pc, #188]	@ (800517c <TIM_OC1_SetConfig+0x120>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d00f      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a2e      	ldr	r2, [pc, #184]	@ (8005180 <TIM_OC1_SetConfig+0x124>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00b      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005184 <TIM_OC1_SetConfig+0x128>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d007      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005188 <TIM_OC1_SetConfig+0x12c>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC1_SetConfig+0x88>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a2b      	ldr	r2, [pc, #172]	@ (800518c <TIM_OC1_SetConfig+0x130>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d10c      	bne.n	80050fe <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f023 0308 	bic.w	r3, r3, #8
 80050ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 0304 	bic.w	r3, r3, #4
 80050fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a1d      	ldr	r2, [pc, #116]	@ (8005178 <TIM_OC1_SetConfig+0x11c>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d013      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a1c      	ldr	r2, [pc, #112]	@ (800517c <TIM_OC1_SetConfig+0x120>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d00f      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a1b      	ldr	r2, [pc, #108]	@ (8005180 <TIM_OC1_SetConfig+0x124>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00b      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1a      	ldr	r2, [pc, #104]	@ (8005184 <TIM_OC1_SetConfig+0x128>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d007      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a19      	ldr	r2, [pc, #100]	@ (8005188 <TIM_OC1_SetConfig+0x12c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_OC1_SetConfig+0xd2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a18      	ldr	r2, [pc, #96]	@ (800518c <TIM_OC1_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d111      	bne.n	8005152 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800513c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	4313      	orrs	r3, r2
 8005146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	621a      	str	r2, [r3, #32]
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	40012c00 	.word	0x40012c00
 800517c:	40013400 	.word	0x40013400
 8005180:	40014000 	.word	0x40014000
 8005184:	40014400 	.word	0x40014400
 8005188:	40014800 	.word	0x40014800
 800518c:	40015000 	.word	0x40015000

08005190 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005190:	b480      	push	{r7}
 8005192:	b087      	sub	sp, #28
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	f023 0210 	bic.w	r2, r3, #16
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f023 0320 	bic.w	r3, r3, #32
 80051de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a2c      	ldr	r2, [pc, #176]	@ (80052a0 <TIM_OC2_SetConfig+0x110>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d007      	beq.n	8005204 <TIM_OC2_SetConfig+0x74>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a2b      	ldr	r2, [pc, #172]	@ (80052a4 <TIM_OC2_SetConfig+0x114>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d003      	beq.n	8005204 <TIM_OC2_SetConfig+0x74>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a2a      	ldr	r2, [pc, #168]	@ (80052a8 <TIM_OC2_SetConfig+0x118>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d10d      	bne.n	8005220 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	011b      	lsls	r3, r3, #4
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	4313      	orrs	r3, r2
 8005216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800521e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a1f      	ldr	r2, [pc, #124]	@ (80052a0 <TIM_OC2_SetConfig+0x110>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d013      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a1e      	ldr	r2, [pc, #120]	@ (80052a4 <TIM_OC2_SetConfig+0x114>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d00f      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a1e      	ldr	r2, [pc, #120]	@ (80052ac <TIM_OC2_SetConfig+0x11c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d00b      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a1d      	ldr	r2, [pc, #116]	@ (80052b0 <TIM_OC2_SetConfig+0x120>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d007      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a1c      	ldr	r2, [pc, #112]	@ (80052b4 <TIM_OC2_SetConfig+0x124>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d003      	beq.n	8005250 <TIM_OC2_SetConfig+0xc0>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a17      	ldr	r2, [pc, #92]	@ (80052a8 <TIM_OC2_SetConfig+0x118>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d113      	bne.n	8005278 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800525e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	621a      	str	r2, [r3, #32]
}
 8005292:	bf00      	nop
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40012c00 	.word	0x40012c00
 80052a4:	40013400 	.word	0x40013400
 80052a8:	40015000 	.word	0x40015000
 80052ac:	40014000 	.word	0x40014000
 80052b0:	40014400 	.word	0x40014400
 80052b4:	40014800 	.word	0x40014800

080052b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	021b      	lsls	r3, r3, #8
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a2b      	ldr	r2, [pc, #172]	@ (80053c4 <TIM_OC3_SetConfig+0x10c>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d007      	beq.n	800532a <TIM_OC3_SetConfig+0x72>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a2a      	ldr	r2, [pc, #168]	@ (80053c8 <TIM_OC3_SetConfig+0x110>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d003      	beq.n	800532a <TIM_OC3_SetConfig+0x72>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a29      	ldr	r2, [pc, #164]	@ (80053cc <TIM_OC3_SetConfig+0x114>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10d      	bne.n	8005346 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <TIM_OC3_SetConfig+0x10c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d013      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a1d      	ldr	r2, [pc, #116]	@ (80053c8 <TIM_OC3_SetConfig+0x110>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00f      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a1d      	ldr	r2, [pc, #116]	@ (80053d0 <TIM_OC3_SetConfig+0x118>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00b      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a1c      	ldr	r2, [pc, #112]	@ (80053d4 <TIM_OC3_SetConfig+0x11c>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d007      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a1b      	ldr	r2, [pc, #108]	@ (80053d8 <TIM_OC3_SetConfig+0x120>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d003      	beq.n	8005376 <TIM_OC3_SetConfig+0xbe>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a16      	ldr	r2, [pc, #88]	@ (80053cc <TIM_OC3_SetConfig+0x114>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d113      	bne.n	800539e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800537c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	011b      	lsls	r3, r3, #4
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	4313      	orrs	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4313      	orrs	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	621a      	str	r2, [r3, #32]
}
 80053b8:	bf00      	nop
 80053ba:	371c      	adds	r7, #28
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr
 80053c4:	40012c00 	.word	0x40012c00
 80053c8:	40013400 	.word	0x40013400
 80053cc:	40015000 	.word	0x40015000
 80053d0:	40014000 	.word	0x40014000
 80053d4:	40014400 	.word	0x40014400
 80053d8:	40014800 	.word	0x40014800

080053dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800540a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800540e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	021b      	lsls	r3, r3, #8
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800542a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	031b      	lsls	r3, r3, #12
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4313      	orrs	r3, r2
 8005436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a2c      	ldr	r2, [pc, #176]	@ (80054ec <TIM_OC4_SetConfig+0x110>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d007      	beq.n	8005450 <TIM_OC4_SetConfig+0x74>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a2b      	ldr	r2, [pc, #172]	@ (80054f0 <TIM_OC4_SetConfig+0x114>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d003      	beq.n	8005450 <TIM_OC4_SetConfig+0x74>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <TIM_OC4_SetConfig+0x118>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d10d      	bne.n	800546c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	031b      	lsls	r3, r3, #12
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	4313      	orrs	r3, r2
 8005462:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800546a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a1f      	ldr	r2, [pc, #124]	@ (80054ec <TIM_OC4_SetConfig+0x110>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d013      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a1e      	ldr	r2, [pc, #120]	@ (80054f0 <TIM_OC4_SetConfig+0x114>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d00f      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a1e      	ldr	r2, [pc, #120]	@ (80054f8 <TIM_OC4_SetConfig+0x11c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d00b      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a1d      	ldr	r2, [pc, #116]	@ (80054fc <TIM_OC4_SetConfig+0x120>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d007      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a1c      	ldr	r2, [pc, #112]	@ (8005500 <TIM_OC4_SetConfig+0x124>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d003      	beq.n	800549c <TIM_OC4_SetConfig+0xc0>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a17      	ldr	r2, [pc, #92]	@ (80054f4 <TIM_OC4_SetConfig+0x118>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d113      	bne.n	80054c4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054a2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80054aa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	695b      	ldr	r3, [r3, #20]
 80054b0:	019b      	lsls	r3, r3, #6
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	019b      	lsls	r3, r3, #6
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	697a      	ldr	r2, [r7, #20]
 80054dc:	621a      	str	r2, [r3, #32]
}
 80054de:	bf00      	nop
 80054e0:	371c      	adds	r7, #28
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	40012c00 	.word	0x40012c00
 80054f0:	40013400 	.word	0x40013400
 80054f4:	40015000 	.word	0x40015000
 80054f8:	40014000 	.word	0x40014000
 80054fc:	40014400 	.word	0x40014400
 8005500:	40014800 	.word	0x40014800

08005504 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005548:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	041b      	lsls	r3, r3, #16
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	4313      	orrs	r3, r2
 8005554:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a19      	ldr	r2, [pc, #100]	@ (80055c0 <TIM_OC5_SetConfig+0xbc>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a18      	ldr	r2, [pc, #96]	@ (80055c4 <TIM_OC5_SetConfig+0xc0>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a17      	ldr	r2, [pc, #92]	@ (80055c8 <TIM_OC5_SetConfig+0xc4>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00b      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a16      	ldr	r2, [pc, #88]	@ (80055cc <TIM_OC5_SetConfig+0xc8>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a15      	ldr	r2, [pc, #84]	@ (80055d0 <TIM_OC5_SetConfig+0xcc>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_OC5_SetConfig+0x82>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a14      	ldr	r2, [pc, #80]	@ (80055d4 <TIM_OC5_SetConfig+0xd0>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d109      	bne.n	800559a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800558c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	621a      	str	r2, [r3, #32]
}
 80055b4:	bf00      	nop
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40013400 	.word	0x40013400
 80055c8:	40014000 	.word	0x40014000
 80055cc:	40014400 	.word	0x40014400
 80055d0:	40014800 	.word	0x40014800
 80055d4:	40015000 	.word	0x40015000

080055d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80055d8:	b480      	push	{r7}
 80055da:	b087      	sub	sp, #28
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005606:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800560a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	021b      	lsls	r3, r3, #8
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4313      	orrs	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800561e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	051b      	lsls	r3, r3, #20
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a1a      	ldr	r2, [pc, #104]	@ (8005698 <TIM_OC6_SetConfig+0xc0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d013      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a19      	ldr	r2, [pc, #100]	@ (800569c <TIM_OC6_SetConfig+0xc4>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00f      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <TIM_OC6_SetConfig+0xc8>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00b      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a17      	ldr	r2, [pc, #92]	@ (80056a4 <TIM_OC6_SetConfig+0xcc>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d007      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a16      	ldr	r2, [pc, #88]	@ (80056a8 <TIM_OC6_SetConfig+0xd0>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d003      	beq.n	800565c <TIM_OC6_SetConfig+0x84>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <TIM_OC6_SetConfig+0xd4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d109      	bne.n	8005670 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005662:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	029b      	lsls	r3, r3, #10
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	621a      	str	r2, [r3, #32]
}
 800568a:	bf00      	nop
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800
 80056ac:	40015000 	.word	0x40015000

080056b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
 80056bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f023 0201 	bic.w	r2, r3, #1
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4a28      	ldr	r2, [pc, #160]	@ (800577c <TIM_TI1_SetConfig+0xcc>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d01b      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e4:	d017      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4a25      	ldr	r2, [pc, #148]	@ (8005780 <TIM_TI1_SetConfig+0xd0>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d013      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	4a24      	ldr	r2, [pc, #144]	@ (8005784 <TIM_TI1_SetConfig+0xd4>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00f      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	4a23      	ldr	r2, [pc, #140]	@ (8005788 <TIM_TI1_SetConfig+0xd8>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00b      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	4a22      	ldr	r2, [pc, #136]	@ (800578c <TIM_TI1_SetConfig+0xdc>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d007      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	4a21      	ldr	r2, [pc, #132]	@ (8005790 <TIM_TI1_SetConfig+0xe0>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_TI1_SetConfig+0x66>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a20      	ldr	r2, [pc, #128]	@ (8005794 <TIM_TI1_SetConfig+0xe4>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d101      	bne.n	800571a <TIM_TI1_SetConfig+0x6a>
 8005716:	2301      	movs	r3, #1
 8005718:	e000      	b.n	800571c <TIM_TI1_SetConfig+0x6c>
 800571a:	2300      	movs	r3, #0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d008      	beq.n	8005732 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f023 0303 	bic.w	r3, r3, #3
 8005726:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4313      	orrs	r3, r2
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	e003      	b.n	800573a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f043 0301 	orr.w	r3, r3, #1
 8005738:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005740:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	011b      	lsls	r3, r3, #4
 8005746:	b2db      	uxtb	r3, r3
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	4313      	orrs	r3, r2
 800574c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f023 030a 	bic.w	r3, r3, #10
 8005754:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f003 030a 	and.w	r3, r3, #10
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	621a      	str	r2, [r3, #32]
}
 800576e:	bf00      	nop
 8005770:	371c      	adds	r7, #28
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	40012c00 	.word	0x40012c00
 8005780:	40000400 	.word	0x40000400
 8005784:	40000800 	.word	0x40000800
 8005788:	40000c00 	.word	0x40000c00
 800578c:	40013400 	.word	0x40013400
 8005790:	40014000 	.word	0x40014000
 8005794:	40015000 	.word	0x40015000

08005798 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	f023 0201 	bic.w	r2, r3, #1
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	011b      	lsls	r3, r3, #4
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f023 030a 	bic.w	r3, r3, #10
 80057d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4313      	orrs	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	621a      	str	r2, [r3, #32]
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b087      	sub	sp, #28
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	f023 0210 	bic.w	r2, r3, #16
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005820:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	031b      	lsls	r3, r3, #12
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005832:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	621a      	str	r2, [r3, #32]
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr

08005856 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005856:	b480      	push	{r7}
 8005858:	b085      	sub	sp, #20
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
 800585e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800586c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005870:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	f043 0307 	orr.w	r3, r3, #7
 800587c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	609a      	str	r2, [r3, #8]
}
 8005884:	bf00      	nop
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005890:	b480      	push	{r7}
 8005892:	b087      	sub	sp, #28
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	021a      	lsls	r2, r3, #8
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	431a      	orrs	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	609a      	str	r2, [r3, #8]
}
 80058c4:	bf00      	nop
 80058c6:	371c      	adds	r7, #28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	f003 031f 	and.w	r3, r3, #31
 80058e2:	2201      	movs	r2, #1
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a1a      	ldr	r2, [r3, #32]
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	43db      	mvns	r3, r3
 80058f2:	401a      	ands	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a1a      	ldr	r2, [r3, #32]
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f003 031f 	and.w	r3, r3, #31
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	fa01 f303 	lsl.w	r3, r1, r3
 8005908:	431a      	orrs	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	621a      	str	r2, [r3, #32]
}
 800590e:	bf00      	nop
 8005910:	371c      	adds	r7, #28
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr

0800591a <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b08a      	sub	sp, #40	@ 0x28
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
 8005922:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e0a0      	b.n	8005a70 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fb fc70 	bl	8001228 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3304      	adds	r3, #4
 8005958:	4619      	mov	r1, r3
 800595a:	4610      	mov	r0, r2
 800595c:	f7ff fad6 	bl	8004f0c <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6818      	ldr	r0, [r3, #0]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	6819      	ldr	r1, [r3, #0]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	2203      	movs	r2, #3
 800596e:	f7ff fe9f 	bl	80056b0 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	699a      	ldr	r2, [r3, #24]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 020c 	bic.w	r2, r2, #12
 8005980:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6999      	ldr	r1, [r3, #24]
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059a2:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6812      	ldr	r2, [r2, #0]
 80059ae:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80059b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059b6:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059c6:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059d6:	f023 0307 	bic.w	r3, r3, #7
 80059da:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0204 	orr.w	r2, r2, #4
 80059ea:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80059ec:	2300      	movs	r3, #0
 80059ee:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80059f0:	2300      	movs	r3, #0
 80059f2:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80059f4:	2370      	movs	r3, #112	@ 0x70
 80059f6:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80059f8:	2300      	movs	r3, #0
 80059fa:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80059fc:	2300      	movs	r3, #0
 80059fe:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f107 020c 	add.w	r2, r7, #12
 8005a12:	4611      	mov	r1, r2
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7ff fbbb 	bl	8005190 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6812      	ldr	r2, [r2, #0]
 8005a24:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2c:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005a3c:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3728      	adds	r7, #40	@ 0x28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d109      	bne.n	8005a9c <HAL_TIMEx_PWMN_Start+0x24>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	bf14      	ite	ne
 8005a94:	2301      	movne	r3, #1
 8005a96:	2300      	moveq	r3, #0
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	e022      	b.n	8005ae2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	2b04      	cmp	r3, #4
 8005aa0:	d109      	bne.n	8005ab6 <HAL_TIMEx_PWMN_Start+0x3e>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	bf14      	ite	ne
 8005aae:	2301      	movne	r3, #1
 8005ab0:	2300      	moveq	r3, #0
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	e015      	b.n	8005ae2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	2b08      	cmp	r3, #8
 8005aba:	d109      	bne.n	8005ad0 <HAL_TIMEx_PWMN_Start+0x58>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	bf14      	ite	ne
 8005ac8:	2301      	movne	r3, #1
 8005aca:	2300      	moveq	r3, #0
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	e008      	b.n	8005ae2 <HAL_TIMEx_PWMN_Start+0x6a>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	bf14      	ite	ne
 8005adc:	2301      	movne	r3, #1
 8005ade:	2300      	moveq	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e073      	b.n	8005bd2 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d104      	bne.n	8005afa <HAL_TIMEx_PWMN_Start+0x82>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af8:	e013      	b.n	8005b22 <HAL_TIMEx_PWMN_Start+0xaa>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d104      	bne.n	8005b0a <HAL_TIMEx_PWMN_Start+0x92>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b08:	e00b      	b.n	8005b22 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d104      	bne.n	8005b1a <HAL_TIMEx_PWMN_Start+0xa2>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b18:	e003      	b.n	8005b22 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2204      	movs	r2, #4
 8005b28:	6839      	ldr	r1, [r7, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f000 f9f4 	bl	8005f18 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b3e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a25      	ldr	r2, [pc, #148]	@ (8005bdc <HAL_TIMEx_PWMN_Start+0x164>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d022      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b52:	d01d      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a21      	ldr	r2, [pc, #132]	@ (8005be0 <HAL_TIMEx_PWMN_Start+0x168>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d018      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a20      	ldr	r2, [pc, #128]	@ (8005be4 <HAL_TIMEx_PWMN_Start+0x16c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d013      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005be8 <HAL_TIMEx_PWMN_Start+0x170>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d00e      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1d      	ldr	r2, [pc, #116]	@ (8005bec <HAL_TIMEx_PWMN_Start+0x174>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d009      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1b      	ldr	r2, [pc, #108]	@ (8005bf0 <HAL_TIMEx_PWMN_Start+0x178>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d004      	beq.n	8005b90 <HAL_TIMEx_PWMN_Start+0x118>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005bf4 <HAL_TIMEx_PWMN_Start+0x17c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d115      	bne.n	8005bbc <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	4b18      	ldr	r3, [pc, #96]	@ (8005bf8 <HAL_TIMEx_PWMN_Start+0x180>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b06      	cmp	r3, #6
 8005ba0:	d015      	beq.n	8005bce <HAL_TIMEx_PWMN_Start+0x156>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ba8:	d011      	beq.n	8005bce <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f042 0201 	orr.w	r2, r2, #1
 8005bb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bba:	e008      	b.n	8005bce <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	e000      	b.n	8005bd0 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40000c00 	.word	0x40000c00
 8005bec:	40013400 	.word	0x40013400
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40015000 	.word	0x40015000
 8005bf8:	00010007 	.word	0x00010007

08005bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e074      	b.n	8005cfe <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a34      	ldr	r2, [pc, #208]	@ (8005d0c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d009      	beq.n	8005c52 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a33      	ldr	r2, [pc, #204]	@ (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d004      	beq.n	8005c52 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a31      	ldr	r2, [pc, #196]	@ (8005d14 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d108      	bne.n	8005c64 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c58:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	68fa      	ldr	r2, [r7, #12]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a21      	ldr	r2, [pc, #132]	@ (8005d0c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d022      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c94:	d01d      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8005d18 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d018      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d013      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a1c      	ldr	r2, [pc, #112]	@ (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d00e      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a15      	ldr	r2, [pc, #84]	@ (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d009      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a18      	ldr	r2, [pc, #96]	@ (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d004      	beq.n	8005cd2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a11      	ldr	r2, [pc, #68]	@ (8005d14 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d10c      	bne.n	8005cec <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	40012c00 	.word	0x40012c00
 8005d10:	40013400 	.word	0x40013400
 8005d14:	40015000 	.word	0x40015000
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	40014000 	.word	0x40014000

08005d28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d101      	bne.n	8005d44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d40:	2302      	movs	r3, #2
 8005d42:	e096      	b.n	8005e72 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	699b      	ldr	r3, [r3, #24]
 8005db8:	041b      	lsls	r3, r3, #16
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a2f      	ldr	r2, [pc, #188]	@ (8005e80 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d009      	beq.n	8005ddc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a2d      	ldr	r2, [pc, #180]	@ (8005e84 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d004      	beq.n	8005ddc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e88 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d106      	bne.n	8005dea <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a24      	ldr	r2, [pc, #144]	@ (8005e80 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d009      	beq.n	8005e08 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a22      	ldr	r2, [pc, #136]	@ (8005e84 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d004      	beq.n	8005e08 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a21      	ldr	r2, [pc, #132]	@ (8005e88 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d12b      	bne.n	8005e60 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e12:	051b      	lsls	r3, r3, #20
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a11      	ldr	r2, [pc, #68]	@ (8005e80 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d009      	beq.n	8005e52 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a10      	ldr	r2, [pc, #64]	@ (8005e84 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d004      	beq.n	8005e52 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8005e88 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d106      	bne.n	8005e60 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	68fa      	ldr	r2, [r7, #12]
 8005e66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	40012c00 	.word	0x40012c00
 8005e84:	40013400 	.word	0x40013400
 8005e88:	40015000 	.word	0x40015000

08005e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 031f 	and.w	r3, r3, #31
 8005f2a:	2204      	movs	r2, #4
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1a      	ldr	r2, [r3, #32]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	401a      	ands	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	6879      	ldr	r1, [r7, #4]
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	431a      	orrs	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	bf00      	nop
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b082      	sub	sp, #8
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e042      	b.n	8005ffa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fb fab0 	bl	80014ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2224      	movs	r2, #36	@ 0x24
 8005f90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 0201 	bic.w	r2, r2, #1
 8005fa2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 fc51 	bl	800684c <UART_SetConfig>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d101      	bne.n	8005fb4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e022      	b.n	8005ffa <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 ff41 	bl	8006e44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fe0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0201 	orr.w	r2, r2, #1
 8005ff0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 ffc8 	bl	8006f88 <UART_CheckIdleState>
 8005ff8:	4603      	mov	r3, r0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b08a      	sub	sp, #40	@ 0x28
 8006006:	af02      	add	r7, sp, #8
 8006008:	60f8      	str	r0, [r7, #12]
 800600a:	60b9      	str	r1, [r7, #8]
 800600c:	603b      	str	r3, [r7, #0]
 800600e:	4613      	mov	r3, r2
 8006010:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006018:	2b20      	cmp	r3, #32
 800601a:	f040 8083 	bne.w	8006124 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <HAL_UART_Transmit+0x28>
 8006024:	88fb      	ldrh	r3, [r7, #6]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e07b      	b.n	8006126 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_UART_Transmit+0x3a>
 8006038:	2302      	movs	r3, #2
 800603a:	e074      	b.n	8006126 <HAL_UART_Transmit+0x124>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2221      	movs	r2, #33	@ 0x21
 8006050:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006054:	f7fb fc68 	bl	8001928 <HAL_GetTick>
 8006058:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	88fa      	ldrh	r2, [r7, #6]
 800605e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	88fa      	ldrh	r2, [r7, #6]
 8006066:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006072:	d108      	bne.n	8006086 <HAL_UART_Transmit+0x84>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d104      	bne.n	8006086 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800607c:	2300      	movs	r3, #0
 800607e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	61bb      	str	r3, [r7, #24]
 8006084:	e003      	b.n	800608e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800608a:	2300      	movs	r3, #0
 800608c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    while (huart->TxXferCount > 0U)
 8006096:	e02c      	b.n	80060f2 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	2200      	movs	r2, #0
 80060a0:	2180      	movs	r1, #128	@ 0x80
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 ffbb 	bl	800701e <UART_WaitOnFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e039      	b.n	8006126 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10b      	bne.n	80060d0 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	881b      	ldrh	r3, [r3, #0]
 80060bc:	461a      	mov	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	3302      	adds	r3, #2
 80060cc:	61bb      	str	r3, [r7, #24]
 80060ce:	e007      	b.n	80060e0 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	781a      	ldrb	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060da:	69fb      	ldr	r3, [r7, #28]
 80060dc:	3301      	adds	r3, #1
 80060de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1cc      	bne.n	8006098 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	9300      	str	r3, [sp, #0]
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2200      	movs	r2, #0
 8006106:	2140      	movs	r1, #64	@ 0x40
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 ff88 	bl	800701e <UART_WaitOnFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e006      	b.n	8006126 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2220      	movs	r2, #32
 800611c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	e000      	b.n	8006126 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006124:	2302      	movs	r3, #2
  }
}
 8006126:	4618      	mov	r0, r3
 8006128:	3720      	adds	r7, #32
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
	...

08006130 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b08a      	sub	sp, #40	@ 0x28
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	4613      	mov	r3, r2
 800613c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006144:	2b20      	cmp	r3, #32
 8006146:	d142      	bne.n	80061ce <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <HAL_UART_Receive_IT+0x24>
 800614e:	88fb      	ldrh	r3, [r7, #6]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d101      	bne.n	8006158 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e03b      	b.n	80061d0 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_UART_Receive_IT+0x36>
 8006162:	2302      	movs	r3, #2
 8006164:	e034      	b.n	80061d0 <HAL_UART_Receive_IT+0xa0>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a17      	ldr	r2, [pc, #92]	@ (80061d8 <HAL_UART_Receive_IT+0xa8>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d01f      	beq.n	80061be <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006188:	2b00      	cmp	r3, #0
 800618a:	d018      	beq.n	80061be <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	613b      	str	r3, [r7, #16]
   return(result);
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80061a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	461a      	mov	r2, r3
 80061a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061aa:	623b      	str	r3, [r7, #32]
 80061ac:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	69f9      	ldr	r1, [r7, #28]
 80061b0:	6a3a      	ldr	r2, [r7, #32]
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e6      	bne.n	800618c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	461a      	mov	r2, r3
 80061c2:	68b9      	ldr	r1, [r7, #8]
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 fff3 	bl	80071b0 <UART_Start_Receive_IT>
 80061ca:	4603      	mov	r3, r0
 80061cc:	e000      	b.n	80061d0 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80061ce:	2302      	movs	r3, #2
  }
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3728      	adds	r7, #40	@ 0x28
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	40008000 	.word	0x40008000

080061dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b0ba      	sub	sp, #232	@ 0xe8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006202:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006206:	f640 030f 	movw	r3, #2063	@ 0x80f
 800620a:	4013      	ands	r3, r2
 800620c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006210:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006214:	2b00      	cmp	r3, #0
 8006216:	d11b      	bne.n	8006250 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800621c:	f003 0320 	and.w	r3, r3, #32
 8006220:	2b00      	cmp	r3, #0
 8006222:	d015      	beq.n	8006250 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006228:	f003 0320 	and.w	r3, r3, #32
 800622c:	2b00      	cmp	r3, #0
 800622e:	d105      	bne.n	800623c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006238:	2b00      	cmp	r3, #0
 800623a:	d009      	beq.n	8006250 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 82d6 	beq.w	80067f2 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	4798      	blx	r3
      }
      return;
 800624e:	e2d0      	b.n	80067f2 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006250:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 811f 	beq.w	8006498 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800625a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800625e:	4b8b      	ldr	r3, [pc, #556]	@ (800648c <HAL_UART_IRQHandler+0x2b0>)
 8006260:	4013      	ands	r3, r2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006266:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800626a:	4b89      	ldr	r3, [pc, #548]	@ (8006490 <HAL_UART_IRQHandler+0x2b4>)
 800626c:	4013      	ands	r3, r2
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8112 	beq.w	8006498 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	2b00      	cmp	r3, #0
 800627e:	d011      	beq.n	80062a4 <HAL_UART_IRQHandler+0xc8>
 8006280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00b      	beq.n	80062a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2201      	movs	r2, #1
 8006292:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800629a:	f043 0201 	orr.w	r2, r3, #1
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d011      	beq.n	80062d4 <HAL_UART_IRQHandler+0xf8>
 80062b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00b      	beq.n	80062d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2202      	movs	r2, #2
 80062c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062ca:	f043 0204 	orr.w	r2, r3, #4
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062d8:	f003 0304 	and.w	r3, r3, #4
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d011      	beq.n	8006304 <HAL_UART_IRQHandler+0x128>
 80062e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00b      	beq.n	8006304 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2204      	movs	r2, #4
 80062f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062fa:	f043 0202 	orr.w	r2, r3, #2
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b00      	cmp	r3, #0
 800630e:	d017      	beq.n	8006340 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006314:	f003 0320 	and.w	r3, r3, #32
 8006318:	2b00      	cmp	r3, #0
 800631a:	d105      	bne.n	8006328 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800631c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006320:	4b5a      	ldr	r3, [pc, #360]	@ (800648c <HAL_UART_IRQHandler+0x2b0>)
 8006322:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00b      	beq.n	8006340 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2208      	movs	r2, #8
 800632e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006336:	f043 0208 	orr.w	r2, r3, #8
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006344:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006348:	2b00      	cmp	r3, #0
 800634a:	d012      	beq.n	8006372 <HAL_UART_IRQHandler+0x196>
 800634c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006350:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00c      	beq.n	8006372 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006368:	f043 0220 	orr.w	r2, r3, #32
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006378:	2b00      	cmp	r3, #0
 800637a:	f000 823c 	beq.w	80067f6 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800637e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006382:	f003 0320 	and.w	r3, r3, #32
 8006386:	2b00      	cmp	r3, #0
 8006388:	d013      	beq.n	80063b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800638a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800638e:	f003 0320 	and.w	r3, r3, #32
 8006392:	2b00      	cmp	r3, #0
 8006394:	d105      	bne.n	80063a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006396:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800639a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c6:	2b40      	cmp	r3, #64	@ 0x40
 80063c8:	d005      	beq.n	80063d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80063ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80063ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d04f      	beq.n	8006476 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f001 f814 	bl	8007404 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e6:	2b40      	cmp	r3, #64	@ 0x40
 80063e8:	d141      	bne.n	800646e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3308      	adds	r3, #8
 80063f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063f8:	e853 3f00 	ldrex	r3, [r3]
 80063fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006400:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006404:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006408:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3308      	adds	r3, #8
 8006412:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006416:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800641a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006422:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006426:	e841 2300 	strex	r3, r2, [r1]
 800642a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800642e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1d9      	bne.n	80063ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800643a:	2b00      	cmp	r3, #0
 800643c:	d013      	beq.n	8006466 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006442:	4a14      	ldr	r2, [pc, #80]	@ (8006494 <HAL_UART_IRQHandler+0x2b8>)
 8006444:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800644a:	4618      	mov	r0, r3
 800644c:	f7fc fcbb 	bl	8002dc6 <HAL_DMA_Abort_IT>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d017      	beq.n	8006486 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800645a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8006460:	4610      	mov	r0, r2
 8006462:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006464:	e00f      	b.n	8006486 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f9da 	bl	8006820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800646c:	e00b      	b.n	8006486 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f9d6 	bl	8006820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006474:	e007      	b.n	8006486 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f9d2 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 8006484:	e1b7      	b.n	80067f6 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006486:	bf00      	nop
    return;
 8006488:	e1b5      	b.n	80067f6 <HAL_UART_IRQHandler+0x61a>
 800648a:	bf00      	nop
 800648c:	10000001 	.word	0x10000001
 8006490:	04000120 	.word	0x04000120
 8006494:	080074d1 	.word	0x080074d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800649c:	2b01      	cmp	r3, #1
 800649e:	f040 814a 	bne.w	8006736 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80064a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064a6:	f003 0310 	and.w	r3, r3, #16
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 8143 	beq.w	8006736 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80064b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064b4:	f003 0310 	and.w	r3, r3, #16
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 813c 	beq.w	8006736 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2210      	movs	r2, #16
 80064c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d0:	2b40      	cmp	r3, #64	@ 0x40
 80064d2:	f040 80b5 	bne.w	8006640 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80064e2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 8187 	beq.w	80067fa <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064f6:	429a      	cmp	r2, r3
 80064f8:	f080 817f 	bcs.w	80067fa <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006502:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0320 	and.w	r3, r3, #32
 8006512:	2b00      	cmp	r3, #0
 8006514:	f040 8086 	bne.w	8006624 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006520:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800652c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006546:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800654e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800655a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1da      	bne.n	8006518 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	3308      	adds	r3, #8
 8006568:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800656c:	e853 3f00 	ldrex	r3, [r3]
 8006570:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006572:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006574:	f023 0301 	bic.w	r3, r3, #1
 8006578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	3308      	adds	r3, #8
 8006582:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006586:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800658a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800658e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006592:	e841 2300 	strex	r3, r2, [r1]
 8006596:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006598:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1e1      	bne.n	8006562 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	3308      	adds	r3, #8
 80065a4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065a8:	e853 3f00 	ldrex	r3, [r3]
 80065ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80065ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3308      	adds	r3, #8
 80065be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80065c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80065c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80065c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80065ca:	e841 2300 	strex	r3, r2, [r1]
 80065ce:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80065d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1e3      	bne.n	800659e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2220      	movs	r2, #32
 80065da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ec:	e853 3f00 	ldrex	r3, [r3]
 80065f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065f4:	f023 0310 	bic.w	r3, r3, #16
 80065f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	461a      	mov	r2, r3
 8006602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006606:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006608:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800660c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800660e:	e841 2300 	strex	r3, r2, [r1]
 8006612:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006614:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1e4      	bne.n	80065e4 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800661e:	4618      	mov	r0, r3
 8006620:	f7fc fb78 	bl	8002d14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006630:	b29b      	uxth	r3, r3
 8006632:	1ad3      	subs	r3, r2, r3
 8006634:	b29b      	uxth	r3, r3
 8006636:	4619      	mov	r1, r3
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 f8fb 	bl	8006834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800663e:	e0dc      	b.n	80067fa <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800664c:	b29b      	uxth	r3, r3
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800665a:	b29b      	uxth	r3, r3
 800665c:	2b00      	cmp	r3, #0
 800665e:	f000 80ce 	beq.w	80067fe <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006662:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006666:	2b00      	cmp	r3, #0
 8006668:	f000 80c9 	beq.w	80067fe <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006674:	e853 3f00 	ldrex	r3, [r3]
 8006678:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800667a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800667c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006680:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	461a      	mov	r2, r3
 800668a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800668e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006690:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006694:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800669c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e4      	bne.n	800666c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	623b      	str	r3, [r7, #32]
   return(result);
 80066b2:	6a3b      	ldr	r3, [r7, #32]
 80066b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066b8:	f023 0301 	bic.w	r3, r3, #1
 80066bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	3308      	adds	r3, #8
 80066c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80066cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066d2:	e841 2300 	strex	r3, r2, [r1]
 80066d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1e1      	bne.n	80066a2 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	e853 3f00 	ldrex	r3, [r3]
 80066fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 0310 	bic.w	r3, r3, #16
 8006706:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	461a      	mov	r2, r3
 8006710:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006714:	61fb      	str	r3, [r7, #28]
 8006716:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	69b9      	ldr	r1, [r7, #24]
 800671a:	69fa      	ldr	r2, [r7, #28]
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	617b      	str	r3, [r7, #20]
   return(result);
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e4      	bne.n	80066f2 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006728:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800672c:	4619      	mov	r1, r3
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f880 	bl	8006834 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006734:	e063      	b.n	80067fe <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800673a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00e      	beq.n	8006760 <HAL_UART_IRQHandler+0x584>
 8006742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d008      	beq.n	8006760 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006756:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 fb57 	bl	8007e0c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800675e:	e051      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006768:	2b00      	cmp	r3, #0
 800676a:	d014      	beq.n	8006796 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800676c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006774:	2b00      	cmp	r3, #0
 8006776:	d105      	bne.n	8006784 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800677c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d008      	beq.n	8006796 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006788:	2b00      	cmp	r3, #0
 800678a:	d03a      	beq.n	8006802 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	4798      	blx	r3
    }
    return;
 8006794:	e035      	b.n	8006802 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800679a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d009      	beq.n	80067b6 <HAL_UART_IRQHandler+0x5da>
 80067a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 fea4 	bl	80074fc <UART_EndTransmit_IT>
    return;
 80067b4:	e026      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80067b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d009      	beq.n	80067d6 <HAL_UART_IRQHandler+0x5fa>
 80067c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f001 fb30 	bl	8007e34 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067d4:	e016      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80067d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d010      	beq.n	8006804 <HAL_UART_IRQHandler+0x628>
 80067e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	da0c      	bge.n	8006804 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f001 fb18 	bl	8007e20 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067f0:	e008      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
      return;
 80067f2:	bf00      	nop
 80067f4:	e006      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
    return;
 80067f6:	bf00      	nop
 80067f8:	e004      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
      return;
 80067fa:	bf00      	nop
 80067fc:	e002      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
      return;
 80067fe:	bf00      	nop
 8006800:	e000      	b.n	8006804 <HAL_UART_IRQHandler+0x628>
    return;
 8006802:	bf00      	nop
  }
}
 8006804:	37e8      	adds	r7, #232	@ 0xe8
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop

0800680c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800684c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006850:	b08c      	sub	sp, #48	@ 0x30
 8006852:	af00      	add	r7, sp, #0
 8006854:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006856:	2300      	movs	r3, #0
 8006858:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	431a      	orrs	r2, r3
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	431a      	orrs	r2, r3
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	4313      	orrs	r3, r2
 8006872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	4baa      	ldr	r3, [pc, #680]	@ (8006b24 <UART_SetConfig+0x2d8>)
 800687c:	4013      	ands	r3, r2
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	6812      	ldr	r2, [r2, #0]
 8006882:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006884:	430b      	orrs	r3, r1
 8006886:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	68da      	ldr	r2, [r3, #12]
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	430a      	orrs	r2, r1
 800689c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a9f      	ldr	r2, [pc, #636]	@ (8006b28 <UART_SetConfig+0x2dc>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d004      	beq.n	80068b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068b4:	4313      	orrs	r3, r2
 80068b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80068c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	6812      	ldr	r2, [r2, #0]
 80068ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068cc:	430b      	orrs	r3, r1
 80068ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d6:	f023 010f 	bic.w	r1, r3, #15
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a90      	ldr	r2, [pc, #576]	@ (8006b2c <UART_SetConfig+0x2e0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d125      	bne.n	800693c <UART_SetConfig+0xf0>
 80068f0:	4b8f      	ldr	r3, [pc, #572]	@ (8006b30 <UART_SetConfig+0x2e4>)
 80068f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f6:	f003 0303 	and.w	r3, r3, #3
 80068fa:	2b03      	cmp	r3, #3
 80068fc:	d81a      	bhi.n	8006934 <UART_SetConfig+0xe8>
 80068fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006904 <UART_SetConfig+0xb8>)
 8006900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006904:	08006915 	.word	0x08006915
 8006908:	08006925 	.word	0x08006925
 800690c:	0800691d 	.word	0x0800691d
 8006910:	0800692d 	.word	0x0800692d
 8006914:	2301      	movs	r3, #1
 8006916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800691a:	e116      	b.n	8006b4a <UART_SetConfig+0x2fe>
 800691c:	2302      	movs	r3, #2
 800691e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006922:	e112      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006924:	2304      	movs	r3, #4
 8006926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800692a:	e10e      	b.n	8006b4a <UART_SetConfig+0x2fe>
 800692c:	2308      	movs	r3, #8
 800692e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006932:	e10a      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006934:	2310      	movs	r3, #16
 8006936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800693a:	e106      	b.n	8006b4a <UART_SetConfig+0x2fe>
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a7c      	ldr	r2, [pc, #496]	@ (8006b34 <UART_SetConfig+0x2e8>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d138      	bne.n	80069b8 <UART_SetConfig+0x16c>
 8006946:	4b7a      	ldr	r3, [pc, #488]	@ (8006b30 <UART_SetConfig+0x2e4>)
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800694c:	f003 030c 	and.w	r3, r3, #12
 8006950:	2b0c      	cmp	r3, #12
 8006952:	d82d      	bhi.n	80069b0 <UART_SetConfig+0x164>
 8006954:	a201      	add	r2, pc, #4	@ (adr r2, 800695c <UART_SetConfig+0x110>)
 8006956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800695a:	bf00      	nop
 800695c:	08006991 	.word	0x08006991
 8006960:	080069b1 	.word	0x080069b1
 8006964:	080069b1 	.word	0x080069b1
 8006968:	080069b1 	.word	0x080069b1
 800696c:	080069a1 	.word	0x080069a1
 8006970:	080069b1 	.word	0x080069b1
 8006974:	080069b1 	.word	0x080069b1
 8006978:	080069b1 	.word	0x080069b1
 800697c:	08006999 	.word	0x08006999
 8006980:	080069b1 	.word	0x080069b1
 8006984:	080069b1 	.word	0x080069b1
 8006988:	080069b1 	.word	0x080069b1
 800698c:	080069a9 	.word	0x080069a9
 8006990:	2300      	movs	r3, #0
 8006992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006996:	e0d8      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006998:	2302      	movs	r3, #2
 800699a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800699e:	e0d4      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069a0:	2304      	movs	r3, #4
 80069a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069a6:	e0d0      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069a8:	2308      	movs	r3, #8
 80069aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ae:	e0cc      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069b0:	2310      	movs	r3, #16
 80069b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069b6:	e0c8      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a5e      	ldr	r2, [pc, #376]	@ (8006b38 <UART_SetConfig+0x2ec>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d125      	bne.n	8006a0e <UART_SetConfig+0x1c2>
 80069c2:	4b5b      	ldr	r3, [pc, #364]	@ (8006b30 <UART_SetConfig+0x2e4>)
 80069c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80069cc:	2b30      	cmp	r3, #48	@ 0x30
 80069ce:	d016      	beq.n	80069fe <UART_SetConfig+0x1b2>
 80069d0:	2b30      	cmp	r3, #48	@ 0x30
 80069d2:	d818      	bhi.n	8006a06 <UART_SetConfig+0x1ba>
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	d00a      	beq.n	80069ee <UART_SetConfig+0x1a2>
 80069d8:	2b20      	cmp	r3, #32
 80069da:	d814      	bhi.n	8006a06 <UART_SetConfig+0x1ba>
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <UART_SetConfig+0x19a>
 80069e0:	2b10      	cmp	r3, #16
 80069e2:	d008      	beq.n	80069f6 <UART_SetConfig+0x1aa>
 80069e4:	e00f      	b.n	8006a06 <UART_SetConfig+0x1ba>
 80069e6:	2300      	movs	r3, #0
 80069e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069ec:	e0ad      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069ee:	2302      	movs	r3, #2
 80069f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069f4:	e0a9      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069f6:	2304      	movs	r3, #4
 80069f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80069fc:	e0a5      	b.n	8006b4a <UART_SetConfig+0x2fe>
 80069fe:	2308      	movs	r3, #8
 8006a00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a04:	e0a1      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a06:	2310      	movs	r3, #16
 8006a08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a0c:	e09d      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a4a      	ldr	r2, [pc, #296]	@ (8006b3c <UART_SetConfig+0x2f0>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d125      	bne.n	8006a64 <UART_SetConfig+0x218>
 8006a18:	4b45      	ldr	r3, [pc, #276]	@ (8006b30 <UART_SetConfig+0x2e4>)
 8006a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006a22:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a24:	d016      	beq.n	8006a54 <UART_SetConfig+0x208>
 8006a26:	2bc0      	cmp	r3, #192	@ 0xc0
 8006a28:	d818      	bhi.n	8006a5c <UART_SetConfig+0x210>
 8006a2a:	2b80      	cmp	r3, #128	@ 0x80
 8006a2c:	d00a      	beq.n	8006a44 <UART_SetConfig+0x1f8>
 8006a2e:	2b80      	cmp	r3, #128	@ 0x80
 8006a30:	d814      	bhi.n	8006a5c <UART_SetConfig+0x210>
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <UART_SetConfig+0x1f0>
 8006a36:	2b40      	cmp	r3, #64	@ 0x40
 8006a38:	d008      	beq.n	8006a4c <UART_SetConfig+0x200>
 8006a3a:	e00f      	b.n	8006a5c <UART_SetConfig+0x210>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a42:	e082      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a44:	2302      	movs	r3, #2
 8006a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a4a:	e07e      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a4c:	2304      	movs	r3, #4
 8006a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a52:	e07a      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a54:	2308      	movs	r3, #8
 8006a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a5a:	e076      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a5c:	2310      	movs	r3, #16
 8006a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a62:	e072      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a35      	ldr	r2, [pc, #212]	@ (8006b40 <UART_SetConfig+0x2f4>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d12a      	bne.n	8006ac4 <UART_SetConfig+0x278>
 8006a6e:	4b30      	ldr	r3, [pc, #192]	@ (8006b30 <UART_SetConfig+0x2e4>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a7c:	d01a      	beq.n	8006ab4 <UART_SetConfig+0x268>
 8006a7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a82:	d81b      	bhi.n	8006abc <UART_SetConfig+0x270>
 8006a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a88:	d00c      	beq.n	8006aa4 <UART_SetConfig+0x258>
 8006a8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a8e:	d815      	bhi.n	8006abc <UART_SetConfig+0x270>
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d003      	beq.n	8006a9c <UART_SetConfig+0x250>
 8006a94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a98:	d008      	beq.n	8006aac <UART_SetConfig+0x260>
 8006a9a:	e00f      	b.n	8006abc <UART_SetConfig+0x270>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aa2:	e052      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aaa:	e04e      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006aac:	2304      	movs	r3, #4
 8006aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab2:	e04a      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006ab4:	2308      	movs	r3, #8
 8006ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aba:	e046      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006abc:	2310      	movs	r3, #16
 8006abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ac2:	e042      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a17      	ldr	r2, [pc, #92]	@ (8006b28 <UART_SetConfig+0x2dc>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d13a      	bne.n	8006b44 <UART_SetConfig+0x2f8>
 8006ace:	4b18      	ldr	r3, [pc, #96]	@ (8006b30 <UART_SetConfig+0x2e4>)
 8006ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ad8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006adc:	d01a      	beq.n	8006b14 <UART_SetConfig+0x2c8>
 8006ade:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ae2:	d81b      	bhi.n	8006b1c <UART_SetConfig+0x2d0>
 8006ae4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ae8:	d00c      	beq.n	8006b04 <UART_SetConfig+0x2b8>
 8006aea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aee:	d815      	bhi.n	8006b1c <UART_SetConfig+0x2d0>
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d003      	beq.n	8006afc <UART_SetConfig+0x2b0>
 8006af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006af8:	d008      	beq.n	8006b0c <UART_SetConfig+0x2c0>
 8006afa:	e00f      	b.n	8006b1c <UART_SetConfig+0x2d0>
 8006afc:	2300      	movs	r3, #0
 8006afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b02:	e022      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006b04:	2302      	movs	r3, #2
 8006b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b0a:	e01e      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006b0c:	2304      	movs	r3, #4
 8006b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b12:	e01a      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006b14:	2308      	movs	r3, #8
 8006b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1a:	e016      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006b1c:	2310      	movs	r3, #16
 8006b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b22:	e012      	b.n	8006b4a <UART_SetConfig+0x2fe>
 8006b24:	cfff69f3 	.word	0xcfff69f3
 8006b28:	40008000 	.word	0x40008000
 8006b2c:	40013800 	.word	0x40013800
 8006b30:	40021000 	.word	0x40021000
 8006b34:	40004400 	.word	0x40004400
 8006b38:	40004800 	.word	0x40004800
 8006b3c:	40004c00 	.word	0x40004c00
 8006b40:	40005000 	.word	0x40005000
 8006b44:	2310      	movs	r3, #16
 8006b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4aae      	ldr	r2, [pc, #696]	@ (8006e08 <UART_SetConfig+0x5bc>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	f040 8097 	bne.w	8006c84 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b5a:	2b08      	cmp	r3, #8
 8006b5c:	d823      	bhi.n	8006ba6 <UART_SetConfig+0x35a>
 8006b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b64 <UART_SetConfig+0x318>)
 8006b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b64:	08006b89 	.word	0x08006b89
 8006b68:	08006ba7 	.word	0x08006ba7
 8006b6c:	08006b91 	.word	0x08006b91
 8006b70:	08006ba7 	.word	0x08006ba7
 8006b74:	08006b97 	.word	0x08006b97
 8006b78:	08006ba7 	.word	0x08006ba7
 8006b7c:	08006ba7 	.word	0x08006ba7
 8006b80:	08006ba7 	.word	0x08006ba7
 8006b84:	08006b9f 	.word	0x08006b9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b88:	f7fd f8b8 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8006b8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b8e:	e010      	b.n	8006bb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b90:	4b9e      	ldr	r3, [pc, #632]	@ (8006e0c <UART_SetConfig+0x5c0>)
 8006b92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b94:	e00d      	b.n	8006bb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b96:	f7fd f843 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8006b9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b9c:	e009      	b.n	8006bb2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ba2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ba4:	e005      	b.n	8006bb2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006bb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 8130 	beq.w	8006e1a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbe:	4a94      	ldr	r2, [pc, #592]	@ (8006e10 <UART_SetConfig+0x5c4>)
 8006bc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bcc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	685a      	ldr	r2, [r3, #4]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	005b      	lsls	r3, r3, #1
 8006bd6:	4413      	add	r3, r2
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d305      	bcc.n	8006bea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006be4:	69ba      	ldr	r2, [r7, #24]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d903      	bls.n	8006bf2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006bf0:	e113      	b.n	8006e1a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	60bb      	str	r3, [r7, #8]
 8006bf8:	60fa      	str	r2, [r7, #12]
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfe:	4a84      	ldr	r2, [pc, #528]	@ (8006e10 <UART_SetConfig+0x5c4>)
 8006c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	2200      	movs	r2, #0
 8006c08:	603b      	str	r3, [r7, #0]
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c10:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c14:	f7f9 fb6c 	bl	80002f0 <__aeabi_uldivmod>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4610      	mov	r0, r2
 8006c1e:	4619      	mov	r1, r3
 8006c20:	f04f 0200 	mov.w	r2, #0
 8006c24:	f04f 0300 	mov.w	r3, #0
 8006c28:	020b      	lsls	r3, r1, #8
 8006c2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006c2e:	0202      	lsls	r2, r0, #8
 8006c30:	6979      	ldr	r1, [r7, #20]
 8006c32:	6849      	ldr	r1, [r1, #4]
 8006c34:	0849      	lsrs	r1, r1, #1
 8006c36:	2000      	movs	r0, #0
 8006c38:	460c      	mov	r4, r1
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	eb12 0804 	adds.w	r8, r2, r4
 8006c40:	eb43 0905 	adc.w	r9, r3, r5
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	469a      	mov	sl, r3
 8006c4c:	4693      	mov	fp, r2
 8006c4e:	4652      	mov	r2, sl
 8006c50:	465b      	mov	r3, fp
 8006c52:	4640      	mov	r0, r8
 8006c54:	4649      	mov	r1, r9
 8006c56:	f7f9 fb4b 	bl	80002f0 <__aeabi_uldivmod>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	460b      	mov	r3, r1
 8006c5e:	4613      	mov	r3, r2
 8006c60:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c68:	d308      	bcc.n	8006c7c <UART_SetConfig+0x430>
 8006c6a:	6a3b      	ldr	r3, [r7, #32]
 8006c6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c70:	d204      	bcs.n	8006c7c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6a3a      	ldr	r2, [r7, #32]
 8006c78:	60da      	str	r2, [r3, #12]
 8006c7a:	e0ce      	b.n	8006e1a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006c82:	e0ca      	b.n	8006e1a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	69db      	ldr	r3, [r3, #28]
 8006c88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c8c:	d166      	bne.n	8006d5c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006c8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c92:	2b08      	cmp	r3, #8
 8006c94:	d827      	bhi.n	8006ce6 <UART_SetConfig+0x49a>
 8006c96:	a201      	add	r2, pc, #4	@ (adr r2, 8006c9c <UART_SetConfig+0x450>)
 8006c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c9c:	08006cc1 	.word	0x08006cc1
 8006ca0:	08006cc9 	.word	0x08006cc9
 8006ca4:	08006cd1 	.word	0x08006cd1
 8006ca8:	08006ce7 	.word	0x08006ce7
 8006cac:	08006cd7 	.word	0x08006cd7
 8006cb0:	08006ce7 	.word	0x08006ce7
 8006cb4:	08006ce7 	.word	0x08006ce7
 8006cb8:	08006ce7 	.word	0x08006ce7
 8006cbc:	08006cdf 	.word	0x08006cdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cc0:	f7fd f81c 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8006cc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cc6:	e014      	b.n	8006cf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cc8:	f7fd f82e 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8006ccc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cce:	e010      	b.n	8006cf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cd0:	4b4e      	ldr	r3, [pc, #312]	@ (8006e0c <UART_SetConfig+0x5c0>)
 8006cd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cd4:	e00d      	b.n	8006cf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cd6:	f7fc ffa3 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8006cda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cdc:	e009      	b.n	8006cf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ce2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ce4:	e005      	b.n	8006cf2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006cf0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f000 8090 	beq.w	8006e1a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfe:	4a44      	ldr	r2, [pc, #272]	@ (8006e10 <UART_SetConfig+0x5c4>)
 8006d00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d04:	461a      	mov	r2, r3
 8006d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d08:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d0c:	005a      	lsls	r2, r3, #1
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	085b      	lsrs	r3, r3, #1
 8006d14:	441a      	add	r2, r3
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	2b0f      	cmp	r3, #15
 8006d24:	d916      	bls.n	8006d54 <UART_SetConfig+0x508>
 8006d26:	6a3b      	ldr	r3, [r7, #32]
 8006d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d2c:	d212      	bcs.n	8006d54 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d2e:	6a3b      	ldr	r3, [r7, #32]
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	f023 030f 	bic.w	r3, r3, #15
 8006d36:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	085b      	lsrs	r3, r3, #1
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	f003 0307 	and.w	r3, r3, #7
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	8bfb      	ldrh	r3, [r7, #30]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	8bfa      	ldrh	r2, [r7, #30]
 8006d50:	60da      	str	r2, [r3, #12]
 8006d52:	e062      	b.n	8006e1a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d5a:	e05e      	b.n	8006e1a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d60:	2b08      	cmp	r3, #8
 8006d62:	d828      	bhi.n	8006db6 <UART_SetConfig+0x56a>
 8006d64:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <UART_SetConfig+0x520>)
 8006d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6a:	bf00      	nop
 8006d6c:	08006d91 	.word	0x08006d91
 8006d70:	08006d99 	.word	0x08006d99
 8006d74:	08006da1 	.word	0x08006da1
 8006d78:	08006db7 	.word	0x08006db7
 8006d7c:	08006da7 	.word	0x08006da7
 8006d80:	08006db7 	.word	0x08006db7
 8006d84:	08006db7 	.word	0x08006db7
 8006d88:	08006db7 	.word	0x08006db7
 8006d8c:	08006daf 	.word	0x08006daf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d90:	f7fc ffb4 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8006d94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d96:	e014      	b.n	8006dc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d98:	f7fc ffc6 	bl	8003d28 <HAL_RCC_GetPCLK2Freq>
 8006d9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d9e:	e010      	b.n	8006dc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006da0:	4b1a      	ldr	r3, [pc, #104]	@ (8006e0c <UART_SetConfig+0x5c0>)
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006da4:	e00d      	b.n	8006dc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006da6:	f7fc ff3b 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8006daa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006dac:	e009      	b.n	8006dc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006db2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006db4:	e005      	b.n	8006dc2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006db6:	2300      	movs	r3, #0
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006dc0:	bf00      	nop
    }

    if (pclk != 0U)
 8006dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d028      	beq.n	8006e1a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dcc:	4a10      	ldr	r2, [pc, #64]	@ (8006e10 <UART_SetConfig+0x5c4>)
 8006dce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	085b      	lsrs	r3, r3, #1
 8006de0:	441a      	add	r2, r3
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	2b0f      	cmp	r3, #15
 8006df0:	d910      	bls.n	8006e14 <UART_SetConfig+0x5c8>
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006df8:	d20c      	bcs.n	8006e14 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006dfa:	6a3b      	ldr	r3, [r7, #32]
 8006dfc:	b29a      	uxth	r2, r3
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	60da      	str	r2, [r3, #12]
 8006e04:	e009      	b.n	8006e1a <UART_SetConfig+0x5ce>
 8006e06:	bf00      	nop
 8006e08:	40008000 	.word	0x40008000
 8006e0c:	00f42400 	.word	0x00f42400
 8006e10:	08009490 	.word	0x08009490
      }
      else
      {
        ret = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2200      	movs	r2, #0
 8006e34:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8006e36:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3730      	adds	r7, #48	@ 0x30
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006e44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00a      	beq.n	8006e6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00a      	beq.n	8006e90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	430a      	orrs	r2, r1
 8006e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00a      	beq.n	8006eb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb6:	f003 0308 	and.w	r3, r3, #8
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	430a      	orrs	r2, r1
 8006ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ed8:	f003 0310 	and.w	r3, r3, #16
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00a      	beq.n	8006ef6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	430a      	orrs	r2, r1
 8006ef4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efa:	f003 0320 	and.w	r3, r3, #32
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d01a      	beq.n	8006f5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	430a      	orrs	r2, r1
 8006f38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f42:	d10a      	bne.n	8006f5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00a      	beq.n	8006f7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	605a      	str	r2, [r3, #4]
  }
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af02      	add	r7, sp, #8
 8006f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f98:	f7fa fcc6 	bl	8001928 <HAL_GetTick>
 8006f9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d10e      	bne.n	8006fca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f82f 	bl	800701e <UART_WaitOnFlagUntilTimeout>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e025      	b.n	8007016 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 0304 	and.w	r3, r3, #4
 8006fd4:	2b04      	cmp	r3, #4
 8006fd6:	d10e      	bne.n	8006ff6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f819 	bl	800701e <UART_WaitOnFlagUntilTimeout>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d001      	beq.n	8006ff6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	e00f      	b.n	8007016 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2220      	movs	r2, #32
 8007002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b09c      	sub	sp, #112	@ 0x70
 8007022:	af00      	add	r7, sp, #0
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	603b      	str	r3, [r7, #0]
 800702a:	4613      	mov	r3, r2
 800702c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800702e:	e0a9      	b.n	8007184 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007030:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007036:	f000 80a5 	beq.w	8007184 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800703a:	f7fa fc75 	bl	8001928 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007046:	429a      	cmp	r2, r3
 8007048:	d302      	bcc.n	8007050 <UART_WaitOnFlagUntilTimeout+0x32>
 800704a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800704c:	2b00      	cmp	r3, #0
 800704e:	d140      	bne.n	80070d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007058:	e853 3f00 	ldrex	r3, [r3]
 800705c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800705e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007060:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007064:	667b      	str	r3, [r7, #100]	@ 0x64
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800706e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007070:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007074:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007076:	e841 2300 	strex	r3, r2, [r1]
 800707a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800707c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e6      	bne.n	8007050 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	3308      	adds	r3, #8
 8007088:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007094:	f023 0301 	bic.w	r3, r3, #1
 8007098:	663b      	str	r3, [r7, #96]	@ 0x60
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3308      	adds	r3, #8
 80070a0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80070a2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80070a4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80070a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80070b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e5      	bne.n	8007082 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2220      	movs	r2, #32
 80070ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2220      	movs	r2, #32
 80070c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e069      	b.n	80071a6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0304 	and.w	r3, r3, #4
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d051      	beq.n	8007184 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070ee:	d149      	bne.n	8007184 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007102:	e853 3f00 	ldrex	r3, [r3]
 8007106:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800710e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	461a      	mov	r2, r3
 8007116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
 800711a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800711e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007120:	e841 2300 	strex	r3, r2, [r1]
 8007124:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e6      	bne.n	80070fa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3308      	adds	r3, #8
 8007132:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	613b      	str	r3, [r7, #16]
   return(result);
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f023 0301 	bic.w	r3, r3, #1
 8007142:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800714c:	623a      	str	r2, [r7, #32]
 800714e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	69f9      	ldr	r1, [r7, #28]
 8007152:	6a3a      	ldr	r2, [r7, #32]
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	61bb      	str	r3, [r7, #24]
   return(result);
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2220      	movs	r2, #32
 8007164:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2220      	movs	r2, #32
 800716c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2220      	movs	r2, #32
 8007174:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e010      	b.n	80071a6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	69da      	ldr	r2, [r3, #28]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	4013      	ands	r3, r2
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	429a      	cmp	r2, r3
 8007192:	bf0c      	ite	eq
 8007194:	2301      	moveq	r3, #1
 8007196:	2300      	movne	r3, #0
 8007198:	b2db      	uxtb	r3, r3
 800719a:	461a      	mov	r2, r3
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	429a      	cmp	r2, r3
 80071a0:	f43f af46 	beq.w	8007030 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3770      	adds	r7, #112	@ 0x70
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
	...

080071b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b0a3      	sub	sp, #140	@ 0x8c
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	4613      	mov	r3, r2
 80071bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	88fa      	ldrh	r2, [r7, #6]
 80071c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	88fa      	ldrh	r2, [r7, #6]
 80071d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071e2:	d10e      	bne.n	8007202 <UART_Start_Receive_IT+0x52>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d105      	bne.n	80071f8 <UART_Start_Receive_IT+0x48>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80071f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80071f6:	e02d      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	22ff      	movs	r2, #255	@ 0xff
 80071fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007200:	e028      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10d      	bne.n	8007226 <UART_Start_Receive_IT+0x76>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d104      	bne.n	800721c <UART_Start_Receive_IT+0x6c>
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	22ff      	movs	r2, #255	@ 0xff
 8007216:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800721a:	e01b      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	227f      	movs	r2, #127	@ 0x7f
 8007220:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007224:	e016      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800722e:	d10d      	bne.n	800724c <UART_Start_Receive_IT+0x9c>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d104      	bne.n	8007242 <UART_Start_Receive_IT+0x92>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	227f      	movs	r2, #127	@ 0x7f
 800723c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007240:	e008      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	223f      	movs	r2, #63	@ 0x3f
 8007246:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800724a:	e003      	b.n	8007254 <UART_Start_Receive_IT+0xa4>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2222      	movs	r2, #34	@ 0x22
 8007260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3308      	adds	r3, #8
 800726a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007274:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007276:	f043 0301 	orr.w	r3, r3, #1
 800727a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3308      	adds	r3, #8
 8007284:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007288:	673a      	str	r2, [r7, #112]	@ 0x70
 800728a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800728e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007290:	e841 2300 	strex	r3, r2, [r1]
 8007294:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007296:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e3      	bne.n	8007264 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a4:	d153      	bne.n	800734e <UART_Start_Receive_IT+0x19e>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d34d      	bcc.n	800734e <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ba:	d107      	bne.n	80072cc <UART_Start_Receive_IT+0x11c>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d103      	bne.n	80072cc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	4a4b      	ldr	r2, [pc, #300]	@ (80073f4 <UART_Start_Receive_IT+0x244>)
 80072c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80072ca:	e002      	b.n	80072d2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4a4a      	ldr	r2, [pc, #296]	@ (80073f8 <UART_Start_Receive_IT+0x248>)
 80072d0:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d01a      	beq.n	8007318 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072ea:	e853 3f00 	ldrex	r3, [r3]
 80072ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80072f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007304:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007306:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800730a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e4      	bne.n	80072e2 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3308      	adds	r3, #8
 800731e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007322:	e853 3f00 	ldrex	r3, [r3]
 8007326:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800732a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800732e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	3308      	adds	r3, #8
 8007336:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007338:	64ba      	str	r2, [r7, #72]	@ 0x48
 800733a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800733e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007340:	e841 2300 	strex	r3, r2, [r1]
 8007344:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007346:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1e5      	bne.n	8007318 <UART_Start_Receive_IT+0x168>
 800734c:	e04a      	b.n	80073e4 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007356:	d107      	bne.n	8007368 <UART_Start_Receive_IT+0x1b8>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d103      	bne.n	8007368 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	4a26      	ldr	r2, [pc, #152]	@ (80073fc <UART_Start_Receive_IT+0x24c>)
 8007364:	671a      	str	r2, [r3, #112]	@ 0x70
 8007366:	e002      	b.n	800736e <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	4a25      	ldr	r2, [pc, #148]	@ (8007400 <UART_Start_Receive_IT+0x250>)
 800736c:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d019      	beq.n	80073b2 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007386:	e853 3f00 	ldrex	r3, [r3]
 800738a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800738c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800738e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007392:	677b      	str	r3, [r7, #116]	@ 0x74
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800739c:	637b      	str	r3, [r7, #52]	@ 0x34
 800739e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80073aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e6      	bne.n	800737e <UART_Start_Receive_IT+0x1ce>
 80073b0:	e018      	b.n	80073e4 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	e853 3f00 	ldrex	r3, [r3]
 80073be:	613b      	str	r3, [r7, #16]
   return(result);
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f043 0320 	orr.w	r3, r3, #32
 80073c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	461a      	mov	r2, r3
 80073ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073d0:	623b      	str	r3, [r7, #32]
 80073d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d4:	69f9      	ldr	r1, [r7, #28]
 80073d6:	6a3a      	ldr	r2, [r7, #32]
 80073d8:	e841 2300 	strex	r3, r2, [r1]
 80073dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d1e6      	bne.n	80073b2 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	378c      	adds	r7, #140	@ 0x8c
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	08007b0d 	.word	0x08007b0d
 80073f8:	08007815 	.word	0x08007815
 80073fc:	080076b3 	.word	0x080076b3
 8007400:	08007553 	.word	0x08007553

08007404 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007404:	b480      	push	{r7}
 8007406:	b095      	sub	sp, #84	@ 0x54
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007414:	e853 3f00 	ldrex	r3, [r3]
 8007418:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007420:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800742a:	643b      	str	r3, [r7, #64]	@ 0x40
 800742c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007430:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007432:	e841 2300 	strex	r3, r2, [r1]
 8007436:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1e6      	bne.n	800740c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3308      	adds	r3, #8
 8007444:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	6a3b      	ldr	r3, [r7, #32]
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	61fb      	str	r3, [r7, #28]
   return(result);
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007454:	f023 0301 	bic.w	r3, r3, #1
 8007458:	64bb      	str	r3, [r7, #72]	@ 0x48
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3308      	adds	r3, #8
 8007460:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007464:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e3      	bne.n	800743e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800747a:	2b01      	cmp	r3, #1
 800747c:	d118      	bne.n	80074b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	60bb      	str	r3, [r7, #8]
   return(result);
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	f023 0310 	bic.w	r3, r3, #16
 8007492:	647b      	str	r3, [r7, #68]	@ 0x44
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800749c:	61bb      	str	r3, [r7, #24]
 800749e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6979      	ldr	r1, [r7, #20]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	613b      	str	r3, [r7, #16]
   return(result);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e6      	bne.n	800747e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80074c4:	bf00      	nop
 80074c6:	3754      	adds	r7, #84	@ 0x54
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f7ff f996 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074f4:	bf00      	nop
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b088      	sub	sp, #32
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	e853 3f00 	ldrex	r3, [r3]
 8007510:	60bb      	str	r3, [r7, #8]
   return(result);
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007518:	61fb      	str	r3, [r7, #28]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	461a      	mov	r2, r3
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	61bb      	str	r3, [r7, #24]
 8007524:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007526:	6979      	ldr	r1, [r7, #20]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	e841 2300 	strex	r3, r2, [r1]
 800752e:	613b      	str	r3, [r7, #16]
   return(result);
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d1e6      	bne.n	8007504 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2220      	movs	r2, #32
 800753a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff f961 	bl	800680c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800754a:	bf00      	nop
 800754c:	3720      	adds	r7, #32
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b096      	sub	sp, #88	@ 0x58
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007560:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756a:	2b22      	cmp	r3, #34	@ 0x22
 800756c:	f040 8095 	bne.w	800769a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007576:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800757a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800757e:	b2d9      	uxtb	r1, r3
 8007580:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007584:	b2da      	uxtb	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800758a:	400a      	ands	r2, r1
 800758c:	b2d2      	uxtb	r2, r2
 800758e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007594:	1c5a      	adds	r2, r3, #1
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	3b01      	subs	r3, #1
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d178      	bne.n	80076aa <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80075d8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e6      	bne.n	80075b8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	3308      	adds	r3, #8
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	e853 3f00 	ldrex	r3, [r3]
 80075f8:	623b      	str	r3, [r7, #32]
   return(result);
 80075fa:	6a3b      	ldr	r3, [r7, #32]
 80075fc:	f023 0301 	bic.w	r3, r3, #1
 8007600:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3308      	adds	r3, #8
 8007608:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800760a:	633a      	str	r2, [r7, #48]	@ 0x30
 800760c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007612:	e841 2300 	strex	r3, r2, [r1]
 8007616:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1e5      	bne.n	80075ea <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2220      	movs	r2, #32
 8007622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007630:	2b01      	cmp	r3, #1
 8007632:	d12e      	bne.n	8007692 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	60fb      	str	r3, [r7, #12]
   return(result);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0310 	bic.w	r3, r3, #16
 800764e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	461a      	mov	r2, r3
 8007656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007658:	61fb      	str	r3, [r7, #28]
 800765a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	69b9      	ldr	r1, [r7, #24]
 800765e:	69fa      	ldr	r2, [r7, #28]
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	617b      	str	r3, [r7, #20]
   return(result);
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e6      	bne.n	800763a <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	f003 0310 	and.w	r3, r3, #16
 8007676:	2b10      	cmp	r3, #16
 8007678:	d103      	bne.n	8007682 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2210      	movs	r2, #16
 8007680:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f7ff f8d2 	bl	8006834 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007690:	e00b      	b.n	80076aa <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f7fa f8de 	bl	8001854 <HAL_UART_RxCpltCallback>
}
 8007698:	e007      	b.n	80076aa <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	699a      	ldr	r2, [r3, #24]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f042 0208 	orr.w	r2, r2, #8
 80076a8:	619a      	str	r2, [r3, #24]
}
 80076aa:	bf00      	nop
 80076ac:	3758      	adds	r7, #88	@ 0x58
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b096      	sub	sp, #88	@ 0x58
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80076c0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ca:	2b22      	cmp	r3, #34	@ 0x22
 80076cc:	f040 8095 	bne.w	80077fa <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076de:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80076e0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80076e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80076e8:	4013      	ands	r3, r2
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076ee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f4:	1c9a      	adds	r2, r3, #2
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007700:	b29b      	uxth	r3, r3
 8007702:	3b01      	subs	r3, #1
 8007704:	b29a      	uxth	r2, r3
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007712:	b29b      	uxth	r3, r3
 8007714:	2b00      	cmp	r3, #0
 8007716:	d178      	bne.n	800780a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007720:	e853 3f00 	ldrex	r3, [r3]
 8007724:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800772c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007736:	643b      	str	r3, [r7, #64]	@ 0x40
 8007738:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800773c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e6      	bne.n	8007718 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3308      	adds	r3, #8
 8007750:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007752:	6a3b      	ldr	r3, [r7, #32]
 8007754:	e853 3f00 	ldrex	r3, [r3]
 8007758:	61fb      	str	r3, [r7, #28]
   return(result);
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	f023 0301 	bic.w	r3, r3, #1
 8007760:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	3308      	adds	r3, #8
 8007768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800776a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800776c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e5      	bne.n	800774a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007790:	2b01      	cmp	r3, #1
 8007792:	d12e      	bne.n	80077f2 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	e853 3f00 	ldrex	r3, [r3]
 80077a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f023 0310 	bic.w	r3, r3, #16
 80077ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	461a      	mov	r2, r3
 80077b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077b8:	61bb      	str	r3, [r7, #24]
 80077ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077bc:	6979      	ldr	r1, [r7, #20]
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	e841 2300 	strex	r3, r2, [r1]
 80077c4:	613b      	str	r3, [r7, #16]
   return(result);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1e6      	bne.n	800779a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	f003 0310 	and.w	r3, r3, #16
 80077d6:	2b10      	cmp	r3, #16
 80077d8:	d103      	bne.n	80077e2 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2210      	movs	r2, #16
 80077e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077e8:	4619      	mov	r1, r3
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7ff f822 	bl	8006834 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077f0:	e00b      	b.n	800780a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7fa f82e 	bl	8001854 <HAL_UART_RxCpltCallback>
}
 80077f8:	e007      	b.n	800780a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	699a      	ldr	r2, [r3, #24]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f042 0208 	orr.w	r2, r2, #8
 8007808:	619a      	str	r2, [r3, #24]
}
 800780a:	bf00      	nop
 800780c:	3758      	adds	r7, #88	@ 0x58
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
	...

08007814 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b0a6      	sub	sp, #152	@ 0x98
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007822:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	69db      	ldr	r3, [r3, #28]
 800782c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800784a:	2b22      	cmp	r3, #34	@ 0x22
 800784c:	f040 814f 	bne.w	8007aee <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007856:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800785a:	e0f6      	b.n	8007a4a <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007862:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007866:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800786a:	b2d9      	uxtb	r1, r3
 800786c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007870:	b2da      	uxtb	r2, r3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007876:	400a      	ands	r2, r1
 8007878:	b2d2      	uxtb	r2, r2
 800787a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007880:	1c5a      	adds	r2, r3, #1
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80078a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80078a6:	f003 0307 	and.w	r3, r3, #7
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d053      	beq.n	8007956 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d011      	beq.n	80078de <UART_RxISR_8BIT_FIFOEN+0xca>
 80078ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2201      	movs	r2, #1
 80078cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078d4:	f043 0201 	orr.w	r2, r3, #1
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80078e2:	f003 0302 	and.w	r3, r3, #2
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d011      	beq.n	800790e <UART_RxISR_8BIT_FIFOEN+0xfa>
 80078ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00b      	beq.n	800790e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2202      	movs	r2, #2
 80078fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007904:	f043 0204 	orr.w	r2, r3, #4
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800790e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007912:	f003 0304 	and.w	r3, r3, #4
 8007916:	2b00      	cmp	r3, #0
 8007918:	d011      	beq.n	800793e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800791a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00b      	beq.n	800793e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2204      	movs	r2, #4
 800792c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007934:	f043 0202 	orr.w	r2, r3, #2
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d006      	beq.n	8007956 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7fe ff69 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d173      	bne.n	8007a4a <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007968:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800796a:	e853 3f00 	ldrex	r3, [r3]
 800796e:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007970:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007972:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007976:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	461a      	mov	r2, r3
 8007980:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007984:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007986:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007988:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800798a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800798c:	e841 2300 	strex	r3, r2, [r1]
 8007990:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007992:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1e4      	bne.n	8007962 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	3308      	adds	r3, #8
 800799e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079a2:	e853 3f00 	ldrex	r3, [r3]
 80079a6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80079a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079ae:	f023 0301 	bic.w	r3, r3, #1
 80079b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3308      	adds	r3, #8
 80079ba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80079bc:	657a      	str	r2, [r7, #84]	@ 0x54
 80079be:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80079c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079c4:	e841 2300 	strex	r3, r2, [r1]
 80079c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80079ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e3      	bne.n	8007998 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2220      	movs	r2, #32
 80079d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d12e      	bne.n	8007a44 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	f023 0310 	bic.w	r3, r3, #16
 8007a00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a12:	e841 2300 	strex	r3, r2, [r1]
 8007a16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d1e6      	bne.n	80079ec <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	69db      	ldr	r3, [r3, #28]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d103      	bne.n	8007a34 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2210      	movs	r2, #16
 8007a32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f7fe fef9 	bl	8006834 <HAL_UARTEx_RxEventCallback>
 8007a42:	e002      	b.n	8007a4a <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f7f9 ff05 	bl	8001854 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a4a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d006      	beq.n	8007a60 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007a52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a56:	f003 0320 	and.w	r3, r3, #32
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	f47f aefe 	bne.w	800785c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a66:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007a6a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d045      	beq.n	8007afe <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a78:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d23e      	bcs.n	8007afe <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3308      	adds	r3, #8
 8007a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a88:	6a3b      	ldr	r3, [r7, #32]
 8007a8a:	e853 3f00 	ldrex	r3, [r3]
 8007a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a96:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3308      	adds	r3, #8
 8007a9e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e5      	bne.n	8007a80 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a14      	ldr	r2, [pc, #80]	@ (8007b08 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007ab8:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	e853 3f00 	ldrex	r3, [r3]
 8007ac6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	f043 0320 	orr.w	r3, r3, #32
 8007ace:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	6979      	ldr	r1, [r7, #20]
 8007ade:	69ba      	ldr	r2, [r7, #24]
 8007ae0:	e841 2300 	strex	r3, r2, [r1]
 8007ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1e6      	bne.n	8007aba <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007aec:	e007      	b.n	8007afe <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	699a      	ldr	r2, [r3, #24]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f042 0208 	orr.w	r2, r2, #8
 8007afc:	619a      	str	r2, [r3, #24]
}
 8007afe:	bf00      	nop
 8007b00:	3798      	adds	r7, #152	@ 0x98
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	08007553 	.word	0x08007553

08007b0c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b0a8      	sub	sp, #160	@ 0xa0
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007b1a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b42:	2b22      	cmp	r3, #34	@ 0x22
 8007b44:	f040 8153 	bne.w	8007dee <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b4e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b52:	e0fa      	b.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007b66:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8007b6a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8007b6e:	4013      	ands	r3, r2
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b7c:	1c9a      	adds	r2, r3, #2
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	69db      	ldr	r3, [r3, #28]
 8007b9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007b9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ba2:	f003 0307 	and.w	r3, r3, #7
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d053      	beq.n	8007c52 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007baa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d011      	beq.n	8007bda <UART_RxISR_16BIT_FIFOEN+0xce>
 8007bb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bd0:	f043 0201 	orr.w	r2, r3, #1
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007bda:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bde:	f003 0302 	and.w	r3, r3, #2
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d011      	beq.n	8007c0a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007be6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00b      	beq.n	8007c0a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2202      	movs	r2, #2
 8007bf8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c00:	f043 0204 	orr.w	r2, r3, #4
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c0e:	f003 0304 	and.w	r3, r3, #4
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d011      	beq.n	8007c3a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007c16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00b      	beq.n	8007c3a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2204      	movs	r2, #4
 8007c28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c30:	f043 0202 	orr.w	r2, r3, #2
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d006      	beq.n	8007c52 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7fe fdeb 	bl	8006820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d175      	bne.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007c6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007c80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c82:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007c86:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e4      	bne.n	8007c5e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	3308      	adds	r3, #8
 8007c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c9e:	e853 3f00 	ldrex	r3, [r3]
 8007ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ca4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ca6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007caa:	f023 0301 	bic.w	r3, r3, #1
 8007cae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007cbc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007cbe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007cc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cc4:	e841 2300 	strex	r3, r2, [r1]
 8007cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1e1      	bne.n	8007c94 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d12e      	bne.n	8007d44 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf4:	e853 3f00 	ldrex	r3, [r3]
 8007cf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfc:	f023 0310 	bic.w	r3, r3, #16
 8007d00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	461a      	mov	r2, r3
 8007d08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d0c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d12:	e841 2300 	strex	r3, r2, [r1]
 8007d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1e6      	bne.n	8007cec <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	69db      	ldr	r3, [r3, #28]
 8007d24:	f003 0310 	and.w	r3, r3, #16
 8007d28:	2b10      	cmp	r3, #16
 8007d2a:	d103      	bne.n	8007d34 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2210      	movs	r2, #16
 8007d32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f7fe fd79 	bl	8006834 <HAL_UARTEx_RxEventCallback>
 8007d42:	e002      	b.n	8007d4a <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7f9 fd85 	bl	8001854 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d4a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d006      	beq.n	8007d60 <UART_RxISR_16BIT_FIFOEN+0x254>
 8007d52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d56:	f003 0320 	and.w	r3, r3, #32
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f47f aefa 	bne.w	8007b54 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d66:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007d6a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d045      	beq.n	8007dfe <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d78:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d23e      	bcs.n	8007dfe <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	3308      	adds	r3, #8
 8007d86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8a:	e853 3f00 	ldrex	r3, [r3]
 8007d8e:	623b      	str	r3, [r7, #32]
   return(result);
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d96:	677b      	str	r3, [r7, #116]	@ 0x74
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	3308      	adds	r3, #8
 8007d9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007da0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007da6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da8:	e841 2300 	strex	r3, r2, [r1]
 8007dac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1e5      	bne.n	8007d80 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a14      	ldr	r2, [pc, #80]	@ (8007e08 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8007db8:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	e853 3f00 	ldrex	r3, [r3]
 8007dc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f043 0320 	orr.w	r3, r3, #32
 8007dce:	673b      	str	r3, [r7, #112]	@ 0x70
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007dd8:	61fb      	str	r3, [r7, #28]
 8007dda:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ddc:	69b9      	ldr	r1, [r7, #24]
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	e841 2300 	strex	r3, r2, [r1]
 8007de4:	617b      	str	r3, [r7, #20]
   return(result);
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1e6      	bne.n	8007dba <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007dec:	e007      	b.n	8007dfe <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	699a      	ldr	r2, [r3, #24]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f042 0208 	orr.w	r2, r2, #8
 8007dfc:	619a      	str	r2, [r3, #24]
}
 8007dfe:	bf00      	nop
 8007e00:	37a0      	adds	r7, #160	@ 0xa0
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	080076b3 	.word	0x080076b3

08007e0c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007e56:	2b01      	cmp	r3, #1
 8007e58:	d101      	bne.n	8007e5e <HAL_UARTEx_DisableFifoMode+0x16>
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	e027      	b.n	8007eae <HAL_UARTEx_DisableFifoMode+0x66>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2201      	movs	r2, #1
 8007e62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2224      	movs	r2, #36	@ 0x24
 8007e6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f022 0201 	bic.w	r2, r2, #1
 8007e84:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e8c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b084      	sub	sp, #16
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
 8007ec2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d101      	bne.n	8007ed2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ece:	2302      	movs	r3, #2
 8007ed0:	e02d      	b.n	8007f2e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2224      	movs	r2, #36	@ 0x24
 8007ede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0201 	bic.w	r2, r2, #1
 8007ef8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	683a      	ldr	r2, [r7, #0]
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f850 	bl	8007fb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68fa      	ldr	r2, [r7, #12]
 8007f1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b084      	sub	sp, #16
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
 8007f3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d101      	bne.n	8007f4e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	e02d      	b.n	8007faa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2224      	movs	r2, #36	@ 0x24
 8007f5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f022 0201 	bic.w	r2, r2, #1
 8007f74:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	430a      	orrs	r2, r1
 8007f88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f812 	bl	8007fb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3710      	adds	r7, #16
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
	...

08007fb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d108      	bne.n	8007fd6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007fd4:	e031      	b.n	800803a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007fd6:	2308      	movs	r3, #8
 8007fd8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007fda:	2308      	movs	r3, #8
 8007fdc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	0e5b      	lsrs	r3, r3, #25
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	f003 0307 	and.w	r3, r3, #7
 8007fec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	0f5b      	lsrs	r3, r3, #29
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ffe:	7bbb      	ldrb	r3, [r7, #14]
 8008000:	7b3a      	ldrb	r2, [r7, #12]
 8008002:	4911      	ldr	r1, [pc, #68]	@ (8008048 <UARTEx_SetNbDataToProcess+0x94>)
 8008004:	5c8a      	ldrb	r2, [r1, r2]
 8008006:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800800a:	7b3a      	ldrb	r2, [r7, #12]
 800800c:	490f      	ldr	r1, [pc, #60]	@ (800804c <UARTEx_SetNbDataToProcess+0x98>)
 800800e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008010:	fb93 f3f2 	sdiv	r3, r3, r2
 8008014:	b29a      	uxth	r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800801c:	7bfb      	ldrb	r3, [r7, #15]
 800801e:	7b7a      	ldrb	r2, [r7, #13]
 8008020:	4909      	ldr	r1, [pc, #36]	@ (8008048 <UARTEx_SetNbDataToProcess+0x94>)
 8008022:	5c8a      	ldrb	r2, [r1, r2]
 8008024:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008028:	7b7a      	ldrb	r2, [r7, #13]
 800802a:	4908      	ldr	r1, [pc, #32]	@ (800804c <UARTEx_SetNbDataToProcess+0x98>)
 800802c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800802e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008032:	b29a      	uxth	r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800803a:	bf00      	nop
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	080094a8 	.word	0x080094a8
 800804c:	080094b0 	.word	0x080094b0

08008050 <std>:
 8008050:	2300      	movs	r3, #0
 8008052:	b510      	push	{r4, lr}
 8008054:	4604      	mov	r4, r0
 8008056:	e9c0 3300 	strd	r3, r3, [r0]
 800805a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800805e:	6083      	str	r3, [r0, #8]
 8008060:	8181      	strh	r1, [r0, #12]
 8008062:	6643      	str	r3, [r0, #100]	@ 0x64
 8008064:	81c2      	strh	r2, [r0, #14]
 8008066:	6183      	str	r3, [r0, #24]
 8008068:	4619      	mov	r1, r3
 800806a:	2208      	movs	r2, #8
 800806c:	305c      	adds	r0, #92	@ 0x5c
 800806e:	f000 f928 	bl	80082c2 <memset>
 8008072:	4b0d      	ldr	r3, [pc, #52]	@ (80080a8 <std+0x58>)
 8008074:	6263      	str	r3, [r4, #36]	@ 0x24
 8008076:	4b0d      	ldr	r3, [pc, #52]	@ (80080ac <std+0x5c>)
 8008078:	62a3      	str	r3, [r4, #40]	@ 0x28
 800807a:	4b0d      	ldr	r3, [pc, #52]	@ (80080b0 <std+0x60>)
 800807c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800807e:	4b0d      	ldr	r3, [pc, #52]	@ (80080b4 <std+0x64>)
 8008080:	6323      	str	r3, [r4, #48]	@ 0x30
 8008082:	4b0d      	ldr	r3, [pc, #52]	@ (80080b8 <std+0x68>)
 8008084:	6224      	str	r4, [r4, #32]
 8008086:	429c      	cmp	r4, r3
 8008088:	d006      	beq.n	8008098 <std+0x48>
 800808a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800808e:	4294      	cmp	r4, r2
 8008090:	d002      	beq.n	8008098 <std+0x48>
 8008092:	33d0      	adds	r3, #208	@ 0xd0
 8008094:	429c      	cmp	r4, r3
 8008096:	d105      	bne.n	80080a4 <std+0x54>
 8008098:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800809c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080a0:	f000 b9e4 	b.w	800846c <__retarget_lock_init_recursive>
 80080a4:	bd10      	pop	{r4, pc}
 80080a6:	bf00      	nop
 80080a8:	0800823d 	.word	0x0800823d
 80080ac:	0800825f 	.word	0x0800825f
 80080b0:	08008297 	.word	0x08008297
 80080b4:	080082bb 	.word	0x080082bb
 80080b8:	200004e4 	.word	0x200004e4

080080bc <stdio_exit_handler>:
 80080bc:	4a02      	ldr	r2, [pc, #8]	@ (80080c8 <stdio_exit_handler+0xc>)
 80080be:	4903      	ldr	r1, [pc, #12]	@ (80080cc <stdio_exit_handler+0x10>)
 80080c0:	4803      	ldr	r0, [pc, #12]	@ (80080d0 <stdio_exit_handler+0x14>)
 80080c2:	f000 b869 	b.w	8008198 <_fwalk_sglue>
 80080c6:	bf00      	nop
 80080c8:	200000c8 	.word	0x200000c8
 80080cc:	08008d85 	.word	0x08008d85
 80080d0:	200000d8 	.word	0x200000d8

080080d4 <cleanup_stdio>:
 80080d4:	6841      	ldr	r1, [r0, #4]
 80080d6:	4b0c      	ldr	r3, [pc, #48]	@ (8008108 <cleanup_stdio+0x34>)
 80080d8:	4299      	cmp	r1, r3
 80080da:	b510      	push	{r4, lr}
 80080dc:	4604      	mov	r4, r0
 80080de:	d001      	beq.n	80080e4 <cleanup_stdio+0x10>
 80080e0:	f000 fe50 	bl	8008d84 <_fflush_r>
 80080e4:	68a1      	ldr	r1, [r4, #8]
 80080e6:	4b09      	ldr	r3, [pc, #36]	@ (800810c <cleanup_stdio+0x38>)
 80080e8:	4299      	cmp	r1, r3
 80080ea:	d002      	beq.n	80080f2 <cleanup_stdio+0x1e>
 80080ec:	4620      	mov	r0, r4
 80080ee:	f000 fe49 	bl	8008d84 <_fflush_r>
 80080f2:	68e1      	ldr	r1, [r4, #12]
 80080f4:	4b06      	ldr	r3, [pc, #24]	@ (8008110 <cleanup_stdio+0x3c>)
 80080f6:	4299      	cmp	r1, r3
 80080f8:	d004      	beq.n	8008104 <cleanup_stdio+0x30>
 80080fa:	4620      	mov	r0, r4
 80080fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008100:	f000 be40 	b.w	8008d84 <_fflush_r>
 8008104:	bd10      	pop	{r4, pc}
 8008106:	bf00      	nop
 8008108:	200004e4 	.word	0x200004e4
 800810c:	2000054c 	.word	0x2000054c
 8008110:	200005b4 	.word	0x200005b4

08008114 <global_stdio_init.part.0>:
 8008114:	b510      	push	{r4, lr}
 8008116:	4b0b      	ldr	r3, [pc, #44]	@ (8008144 <global_stdio_init.part.0+0x30>)
 8008118:	4c0b      	ldr	r4, [pc, #44]	@ (8008148 <global_stdio_init.part.0+0x34>)
 800811a:	4a0c      	ldr	r2, [pc, #48]	@ (800814c <global_stdio_init.part.0+0x38>)
 800811c:	601a      	str	r2, [r3, #0]
 800811e:	4620      	mov	r0, r4
 8008120:	2200      	movs	r2, #0
 8008122:	2104      	movs	r1, #4
 8008124:	f7ff ff94 	bl	8008050 <std>
 8008128:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800812c:	2201      	movs	r2, #1
 800812e:	2109      	movs	r1, #9
 8008130:	f7ff ff8e 	bl	8008050 <std>
 8008134:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008138:	2202      	movs	r2, #2
 800813a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800813e:	2112      	movs	r1, #18
 8008140:	f7ff bf86 	b.w	8008050 <std>
 8008144:	2000061c 	.word	0x2000061c
 8008148:	200004e4 	.word	0x200004e4
 800814c:	080080bd 	.word	0x080080bd

08008150 <__sfp_lock_acquire>:
 8008150:	4801      	ldr	r0, [pc, #4]	@ (8008158 <__sfp_lock_acquire+0x8>)
 8008152:	f000 b98c 	b.w	800846e <__retarget_lock_acquire_recursive>
 8008156:	bf00      	nop
 8008158:	20000625 	.word	0x20000625

0800815c <__sfp_lock_release>:
 800815c:	4801      	ldr	r0, [pc, #4]	@ (8008164 <__sfp_lock_release+0x8>)
 800815e:	f000 b987 	b.w	8008470 <__retarget_lock_release_recursive>
 8008162:	bf00      	nop
 8008164:	20000625 	.word	0x20000625

08008168 <__sinit>:
 8008168:	b510      	push	{r4, lr}
 800816a:	4604      	mov	r4, r0
 800816c:	f7ff fff0 	bl	8008150 <__sfp_lock_acquire>
 8008170:	6a23      	ldr	r3, [r4, #32]
 8008172:	b11b      	cbz	r3, 800817c <__sinit+0x14>
 8008174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008178:	f7ff bff0 	b.w	800815c <__sfp_lock_release>
 800817c:	4b04      	ldr	r3, [pc, #16]	@ (8008190 <__sinit+0x28>)
 800817e:	6223      	str	r3, [r4, #32]
 8008180:	4b04      	ldr	r3, [pc, #16]	@ (8008194 <__sinit+0x2c>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1f5      	bne.n	8008174 <__sinit+0xc>
 8008188:	f7ff ffc4 	bl	8008114 <global_stdio_init.part.0>
 800818c:	e7f2      	b.n	8008174 <__sinit+0xc>
 800818e:	bf00      	nop
 8008190:	080080d5 	.word	0x080080d5
 8008194:	2000061c 	.word	0x2000061c

08008198 <_fwalk_sglue>:
 8008198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4607      	mov	r7, r0
 800819e:	4688      	mov	r8, r1
 80081a0:	4614      	mov	r4, r2
 80081a2:	2600      	movs	r6, #0
 80081a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081a8:	f1b9 0901 	subs.w	r9, r9, #1
 80081ac:	d505      	bpl.n	80081ba <_fwalk_sglue+0x22>
 80081ae:	6824      	ldr	r4, [r4, #0]
 80081b0:	2c00      	cmp	r4, #0
 80081b2:	d1f7      	bne.n	80081a4 <_fwalk_sglue+0xc>
 80081b4:	4630      	mov	r0, r6
 80081b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ba:	89ab      	ldrh	r3, [r5, #12]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d907      	bls.n	80081d0 <_fwalk_sglue+0x38>
 80081c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081c4:	3301      	adds	r3, #1
 80081c6:	d003      	beq.n	80081d0 <_fwalk_sglue+0x38>
 80081c8:	4629      	mov	r1, r5
 80081ca:	4638      	mov	r0, r7
 80081cc:	47c0      	blx	r8
 80081ce:	4306      	orrs	r6, r0
 80081d0:	3568      	adds	r5, #104	@ 0x68
 80081d2:	e7e9      	b.n	80081a8 <_fwalk_sglue+0x10>

080081d4 <sniprintf>:
 80081d4:	b40c      	push	{r2, r3}
 80081d6:	b530      	push	{r4, r5, lr}
 80081d8:	4b17      	ldr	r3, [pc, #92]	@ (8008238 <sniprintf+0x64>)
 80081da:	1e0c      	subs	r4, r1, #0
 80081dc:	681d      	ldr	r5, [r3, #0]
 80081de:	b09d      	sub	sp, #116	@ 0x74
 80081e0:	da08      	bge.n	80081f4 <sniprintf+0x20>
 80081e2:	238b      	movs	r3, #139	@ 0x8b
 80081e4:	602b      	str	r3, [r5, #0]
 80081e6:	f04f 30ff 	mov.w	r0, #4294967295
 80081ea:	b01d      	add	sp, #116	@ 0x74
 80081ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081f0:	b002      	add	sp, #8
 80081f2:	4770      	bx	lr
 80081f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80081f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80081fc:	bf14      	ite	ne
 80081fe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008202:	4623      	moveq	r3, r4
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	9307      	str	r3, [sp, #28]
 8008208:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800820c:	9002      	str	r0, [sp, #8]
 800820e:	9006      	str	r0, [sp, #24]
 8008210:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008214:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008216:	ab21      	add	r3, sp, #132	@ 0x84
 8008218:	a902      	add	r1, sp, #8
 800821a:	4628      	mov	r0, r5
 800821c:	9301      	str	r3, [sp, #4]
 800821e:	f000 faa3 	bl	8008768 <_svfiprintf_r>
 8008222:	1c43      	adds	r3, r0, #1
 8008224:	bfbc      	itt	lt
 8008226:	238b      	movlt	r3, #139	@ 0x8b
 8008228:	602b      	strlt	r3, [r5, #0]
 800822a:	2c00      	cmp	r4, #0
 800822c:	d0dd      	beq.n	80081ea <sniprintf+0x16>
 800822e:	9b02      	ldr	r3, [sp, #8]
 8008230:	2200      	movs	r2, #0
 8008232:	701a      	strb	r2, [r3, #0]
 8008234:	e7d9      	b.n	80081ea <sniprintf+0x16>
 8008236:	bf00      	nop
 8008238:	200000d4 	.word	0x200000d4

0800823c <__sread>:
 800823c:	b510      	push	{r4, lr}
 800823e:	460c      	mov	r4, r1
 8008240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008244:	f000 f8c4 	bl	80083d0 <_read_r>
 8008248:	2800      	cmp	r0, #0
 800824a:	bfab      	itete	ge
 800824c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800824e:	89a3      	ldrhlt	r3, [r4, #12]
 8008250:	181b      	addge	r3, r3, r0
 8008252:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008256:	bfac      	ite	ge
 8008258:	6563      	strge	r3, [r4, #84]	@ 0x54
 800825a:	81a3      	strhlt	r3, [r4, #12]
 800825c:	bd10      	pop	{r4, pc}

0800825e <__swrite>:
 800825e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008262:	461f      	mov	r7, r3
 8008264:	898b      	ldrh	r3, [r1, #12]
 8008266:	05db      	lsls	r3, r3, #23
 8008268:	4605      	mov	r5, r0
 800826a:	460c      	mov	r4, r1
 800826c:	4616      	mov	r6, r2
 800826e:	d505      	bpl.n	800827c <__swrite+0x1e>
 8008270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008274:	2302      	movs	r3, #2
 8008276:	2200      	movs	r2, #0
 8008278:	f000 f898 	bl	80083ac <_lseek_r>
 800827c:	89a3      	ldrh	r3, [r4, #12]
 800827e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008282:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	4632      	mov	r2, r6
 800828a:	463b      	mov	r3, r7
 800828c:	4628      	mov	r0, r5
 800828e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008292:	f000 b8af 	b.w	80083f4 <_write_r>

08008296 <__sseek>:
 8008296:	b510      	push	{r4, lr}
 8008298:	460c      	mov	r4, r1
 800829a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800829e:	f000 f885 	bl	80083ac <_lseek_r>
 80082a2:	1c43      	adds	r3, r0, #1
 80082a4:	89a3      	ldrh	r3, [r4, #12]
 80082a6:	bf15      	itete	ne
 80082a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082b2:	81a3      	strheq	r3, [r4, #12]
 80082b4:	bf18      	it	ne
 80082b6:	81a3      	strhne	r3, [r4, #12]
 80082b8:	bd10      	pop	{r4, pc}

080082ba <__sclose>:
 80082ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082be:	f000 b865 	b.w	800838c <_close_r>

080082c2 <memset>:
 80082c2:	4402      	add	r2, r0
 80082c4:	4603      	mov	r3, r0
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d100      	bne.n	80082cc <memset+0xa>
 80082ca:	4770      	bx	lr
 80082cc:	f803 1b01 	strb.w	r1, [r3], #1
 80082d0:	e7f9      	b.n	80082c6 <memset+0x4>
	...

080082d4 <strtok>:
 80082d4:	4b16      	ldr	r3, [pc, #88]	@ (8008330 <strtok+0x5c>)
 80082d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082da:	681f      	ldr	r7, [r3, #0]
 80082dc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80082de:	4605      	mov	r5, r0
 80082e0:	460e      	mov	r6, r1
 80082e2:	b9ec      	cbnz	r4, 8008320 <strtok+0x4c>
 80082e4:	2050      	movs	r0, #80	@ 0x50
 80082e6:	f000 f92d 	bl	8008544 <malloc>
 80082ea:	4602      	mov	r2, r0
 80082ec:	6478      	str	r0, [r7, #68]	@ 0x44
 80082ee:	b920      	cbnz	r0, 80082fa <strtok+0x26>
 80082f0:	4b10      	ldr	r3, [pc, #64]	@ (8008334 <strtok+0x60>)
 80082f2:	4811      	ldr	r0, [pc, #68]	@ (8008338 <strtok+0x64>)
 80082f4:	215b      	movs	r1, #91	@ 0x5b
 80082f6:	f000 f8bd 	bl	8008474 <__assert_func>
 80082fa:	e9c0 4400 	strd	r4, r4, [r0]
 80082fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008302:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008306:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800830a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800830e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008312:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008316:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800831a:	6184      	str	r4, [r0, #24]
 800831c:	7704      	strb	r4, [r0, #28]
 800831e:	6244      	str	r4, [r0, #36]	@ 0x24
 8008320:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008322:	4631      	mov	r1, r6
 8008324:	4628      	mov	r0, r5
 8008326:	2301      	movs	r3, #1
 8008328:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800832c:	f000 b806 	b.w	800833c <__strtok_r>
 8008330:	200000d4 	.word	0x200000d4
 8008334:	080094b8 	.word	0x080094b8
 8008338:	080094cf 	.word	0x080094cf

0800833c <__strtok_r>:
 800833c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800833e:	4604      	mov	r4, r0
 8008340:	b908      	cbnz	r0, 8008346 <__strtok_r+0xa>
 8008342:	6814      	ldr	r4, [r2, #0]
 8008344:	b144      	cbz	r4, 8008358 <__strtok_r+0x1c>
 8008346:	4620      	mov	r0, r4
 8008348:	f814 5b01 	ldrb.w	r5, [r4], #1
 800834c:	460f      	mov	r7, r1
 800834e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008352:	b91e      	cbnz	r6, 800835c <__strtok_r+0x20>
 8008354:	b965      	cbnz	r5, 8008370 <__strtok_r+0x34>
 8008356:	6015      	str	r5, [r2, #0]
 8008358:	2000      	movs	r0, #0
 800835a:	e005      	b.n	8008368 <__strtok_r+0x2c>
 800835c:	42b5      	cmp	r5, r6
 800835e:	d1f6      	bne.n	800834e <__strtok_r+0x12>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d1f0      	bne.n	8008346 <__strtok_r+0xa>
 8008364:	6014      	str	r4, [r2, #0]
 8008366:	7003      	strb	r3, [r0, #0]
 8008368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800836a:	461c      	mov	r4, r3
 800836c:	e00c      	b.n	8008388 <__strtok_r+0x4c>
 800836e:	b915      	cbnz	r5, 8008376 <__strtok_r+0x3a>
 8008370:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008374:	460e      	mov	r6, r1
 8008376:	f816 5b01 	ldrb.w	r5, [r6], #1
 800837a:	42ab      	cmp	r3, r5
 800837c:	d1f7      	bne.n	800836e <__strtok_r+0x32>
 800837e:	2b00      	cmp	r3, #0
 8008380:	d0f3      	beq.n	800836a <__strtok_r+0x2e>
 8008382:	2300      	movs	r3, #0
 8008384:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008388:	6014      	str	r4, [r2, #0]
 800838a:	e7ed      	b.n	8008368 <__strtok_r+0x2c>

0800838c <_close_r>:
 800838c:	b538      	push	{r3, r4, r5, lr}
 800838e:	4d06      	ldr	r5, [pc, #24]	@ (80083a8 <_close_r+0x1c>)
 8008390:	2300      	movs	r3, #0
 8008392:	4604      	mov	r4, r0
 8008394:	4608      	mov	r0, r1
 8008396:	602b      	str	r3, [r5, #0]
 8008398:	f7f8 fd90 	bl	8000ebc <_close>
 800839c:	1c43      	adds	r3, r0, #1
 800839e:	d102      	bne.n	80083a6 <_close_r+0x1a>
 80083a0:	682b      	ldr	r3, [r5, #0]
 80083a2:	b103      	cbz	r3, 80083a6 <_close_r+0x1a>
 80083a4:	6023      	str	r3, [r4, #0]
 80083a6:	bd38      	pop	{r3, r4, r5, pc}
 80083a8:	20000620 	.word	0x20000620

080083ac <_lseek_r>:
 80083ac:	b538      	push	{r3, r4, r5, lr}
 80083ae:	4d07      	ldr	r5, [pc, #28]	@ (80083cc <_lseek_r+0x20>)
 80083b0:	4604      	mov	r4, r0
 80083b2:	4608      	mov	r0, r1
 80083b4:	4611      	mov	r1, r2
 80083b6:	2200      	movs	r2, #0
 80083b8:	602a      	str	r2, [r5, #0]
 80083ba:	461a      	mov	r2, r3
 80083bc:	f7f8 fda5 	bl	8000f0a <_lseek>
 80083c0:	1c43      	adds	r3, r0, #1
 80083c2:	d102      	bne.n	80083ca <_lseek_r+0x1e>
 80083c4:	682b      	ldr	r3, [r5, #0]
 80083c6:	b103      	cbz	r3, 80083ca <_lseek_r+0x1e>
 80083c8:	6023      	str	r3, [r4, #0]
 80083ca:	bd38      	pop	{r3, r4, r5, pc}
 80083cc:	20000620 	.word	0x20000620

080083d0 <_read_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	4d07      	ldr	r5, [pc, #28]	@ (80083f0 <_read_r+0x20>)
 80083d4:	4604      	mov	r4, r0
 80083d6:	4608      	mov	r0, r1
 80083d8:	4611      	mov	r1, r2
 80083da:	2200      	movs	r2, #0
 80083dc:	602a      	str	r2, [r5, #0]
 80083de:	461a      	mov	r2, r3
 80083e0:	f7f8 fd33 	bl	8000e4a <_read>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_read_r+0x1e>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_read_r+0x1e>
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	20000620 	.word	0x20000620

080083f4 <_write_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d07      	ldr	r5, [pc, #28]	@ (8008414 <_write_r+0x20>)
 80083f8:	4604      	mov	r4, r0
 80083fa:	4608      	mov	r0, r1
 80083fc:	4611      	mov	r1, r2
 80083fe:	2200      	movs	r2, #0
 8008400:	602a      	str	r2, [r5, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	f7f8 fd3e 	bl	8000e84 <_write>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_write_r+0x1e>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_write_r+0x1e>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	20000620 	.word	0x20000620

08008418 <__errno>:
 8008418:	4b01      	ldr	r3, [pc, #4]	@ (8008420 <__errno+0x8>)
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	200000d4 	.word	0x200000d4

08008424 <__libc_init_array>:
 8008424:	b570      	push	{r4, r5, r6, lr}
 8008426:	4d0d      	ldr	r5, [pc, #52]	@ (800845c <__libc_init_array+0x38>)
 8008428:	4c0d      	ldr	r4, [pc, #52]	@ (8008460 <__libc_init_array+0x3c>)
 800842a:	1b64      	subs	r4, r4, r5
 800842c:	10a4      	asrs	r4, r4, #2
 800842e:	2600      	movs	r6, #0
 8008430:	42a6      	cmp	r6, r4
 8008432:	d109      	bne.n	8008448 <__libc_init_array+0x24>
 8008434:	4d0b      	ldr	r5, [pc, #44]	@ (8008464 <__libc_init_array+0x40>)
 8008436:	4c0c      	ldr	r4, [pc, #48]	@ (8008468 <__libc_init_array+0x44>)
 8008438:	f000 fff0 	bl	800941c <_init>
 800843c:	1b64      	subs	r4, r4, r5
 800843e:	10a4      	asrs	r4, r4, #2
 8008440:	2600      	movs	r6, #0
 8008442:	42a6      	cmp	r6, r4
 8008444:	d105      	bne.n	8008452 <__libc_init_array+0x2e>
 8008446:	bd70      	pop	{r4, r5, r6, pc}
 8008448:	f855 3b04 	ldr.w	r3, [r5], #4
 800844c:	4798      	blx	r3
 800844e:	3601      	adds	r6, #1
 8008450:	e7ee      	b.n	8008430 <__libc_init_array+0xc>
 8008452:	f855 3b04 	ldr.w	r3, [r5], #4
 8008456:	4798      	blx	r3
 8008458:	3601      	adds	r6, #1
 800845a:	e7f2      	b.n	8008442 <__libc_init_array+0x1e>
 800845c:	080095a0 	.word	0x080095a0
 8008460:	080095a0 	.word	0x080095a0
 8008464:	080095a0 	.word	0x080095a0
 8008468:	080095a4 	.word	0x080095a4

0800846c <__retarget_lock_init_recursive>:
 800846c:	4770      	bx	lr

0800846e <__retarget_lock_acquire_recursive>:
 800846e:	4770      	bx	lr

08008470 <__retarget_lock_release_recursive>:
 8008470:	4770      	bx	lr
	...

08008474 <__assert_func>:
 8008474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008476:	4614      	mov	r4, r2
 8008478:	461a      	mov	r2, r3
 800847a:	4b09      	ldr	r3, [pc, #36]	@ (80084a0 <__assert_func+0x2c>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4605      	mov	r5, r0
 8008480:	68d8      	ldr	r0, [r3, #12]
 8008482:	b954      	cbnz	r4, 800849a <__assert_func+0x26>
 8008484:	4b07      	ldr	r3, [pc, #28]	@ (80084a4 <__assert_func+0x30>)
 8008486:	461c      	mov	r4, r3
 8008488:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800848c:	9100      	str	r1, [sp, #0]
 800848e:	462b      	mov	r3, r5
 8008490:	4905      	ldr	r1, [pc, #20]	@ (80084a8 <__assert_func+0x34>)
 8008492:	f000 fc9f 	bl	8008dd4 <fiprintf>
 8008496:	f000 fce7 	bl	8008e68 <abort>
 800849a:	4b04      	ldr	r3, [pc, #16]	@ (80084ac <__assert_func+0x38>)
 800849c:	e7f4      	b.n	8008488 <__assert_func+0x14>
 800849e:	bf00      	nop
 80084a0:	200000d4 	.word	0x200000d4
 80084a4:	08009564 	.word	0x08009564
 80084a8:	08009536 	.word	0x08009536
 80084ac:	08009529 	.word	0x08009529

080084b0 <_free_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	4605      	mov	r5, r0
 80084b4:	2900      	cmp	r1, #0
 80084b6:	d041      	beq.n	800853c <_free_r+0x8c>
 80084b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084bc:	1f0c      	subs	r4, r1, #4
 80084be:	2b00      	cmp	r3, #0
 80084c0:	bfb8      	it	lt
 80084c2:	18e4      	addlt	r4, r4, r3
 80084c4:	f000 f8e8 	bl	8008698 <__malloc_lock>
 80084c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008540 <_free_r+0x90>)
 80084ca:	6813      	ldr	r3, [r2, #0]
 80084cc:	b933      	cbnz	r3, 80084dc <_free_r+0x2c>
 80084ce:	6063      	str	r3, [r4, #4]
 80084d0:	6014      	str	r4, [r2, #0]
 80084d2:	4628      	mov	r0, r5
 80084d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084d8:	f000 b8e4 	b.w	80086a4 <__malloc_unlock>
 80084dc:	42a3      	cmp	r3, r4
 80084de:	d908      	bls.n	80084f2 <_free_r+0x42>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	1821      	adds	r1, r4, r0
 80084e4:	428b      	cmp	r3, r1
 80084e6:	bf01      	itttt	eq
 80084e8:	6819      	ldreq	r1, [r3, #0]
 80084ea:	685b      	ldreq	r3, [r3, #4]
 80084ec:	1809      	addeq	r1, r1, r0
 80084ee:	6021      	streq	r1, [r4, #0]
 80084f0:	e7ed      	b.n	80084ce <_free_r+0x1e>
 80084f2:	461a      	mov	r2, r3
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	b10b      	cbz	r3, 80084fc <_free_r+0x4c>
 80084f8:	42a3      	cmp	r3, r4
 80084fa:	d9fa      	bls.n	80084f2 <_free_r+0x42>
 80084fc:	6811      	ldr	r1, [r2, #0]
 80084fe:	1850      	adds	r0, r2, r1
 8008500:	42a0      	cmp	r0, r4
 8008502:	d10b      	bne.n	800851c <_free_r+0x6c>
 8008504:	6820      	ldr	r0, [r4, #0]
 8008506:	4401      	add	r1, r0
 8008508:	1850      	adds	r0, r2, r1
 800850a:	4283      	cmp	r3, r0
 800850c:	6011      	str	r1, [r2, #0]
 800850e:	d1e0      	bne.n	80084d2 <_free_r+0x22>
 8008510:	6818      	ldr	r0, [r3, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	6053      	str	r3, [r2, #4]
 8008516:	4408      	add	r0, r1
 8008518:	6010      	str	r0, [r2, #0]
 800851a:	e7da      	b.n	80084d2 <_free_r+0x22>
 800851c:	d902      	bls.n	8008524 <_free_r+0x74>
 800851e:	230c      	movs	r3, #12
 8008520:	602b      	str	r3, [r5, #0]
 8008522:	e7d6      	b.n	80084d2 <_free_r+0x22>
 8008524:	6820      	ldr	r0, [r4, #0]
 8008526:	1821      	adds	r1, r4, r0
 8008528:	428b      	cmp	r3, r1
 800852a:	bf04      	itt	eq
 800852c:	6819      	ldreq	r1, [r3, #0]
 800852e:	685b      	ldreq	r3, [r3, #4]
 8008530:	6063      	str	r3, [r4, #4]
 8008532:	bf04      	itt	eq
 8008534:	1809      	addeq	r1, r1, r0
 8008536:	6021      	streq	r1, [r4, #0]
 8008538:	6054      	str	r4, [r2, #4]
 800853a:	e7ca      	b.n	80084d2 <_free_r+0x22>
 800853c:	bd38      	pop	{r3, r4, r5, pc}
 800853e:	bf00      	nop
 8008540:	2000062c 	.word	0x2000062c

08008544 <malloc>:
 8008544:	4b02      	ldr	r3, [pc, #8]	@ (8008550 <malloc+0xc>)
 8008546:	4601      	mov	r1, r0
 8008548:	6818      	ldr	r0, [r3, #0]
 800854a:	f000 b825 	b.w	8008598 <_malloc_r>
 800854e:	bf00      	nop
 8008550:	200000d4 	.word	0x200000d4

08008554 <sbrk_aligned>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	4e0f      	ldr	r6, [pc, #60]	@ (8008594 <sbrk_aligned+0x40>)
 8008558:	460c      	mov	r4, r1
 800855a:	6831      	ldr	r1, [r6, #0]
 800855c:	4605      	mov	r5, r0
 800855e:	b911      	cbnz	r1, 8008566 <sbrk_aligned+0x12>
 8008560:	f000 fc64 	bl	8008e2c <_sbrk_r>
 8008564:	6030      	str	r0, [r6, #0]
 8008566:	4621      	mov	r1, r4
 8008568:	4628      	mov	r0, r5
 800856a:	f000 fc5f 	bl	8008e2c <_sbrk_r>
 800856e:	1c43      	adds	r3, r0, #1
 8008570:	d103      	bne.n	800857a <sbrk_aligned+0x26>
 8008572:	f04f 34ff 	mov.w	r4, #4294967295
 8008576:	4620      	mov	r0, r4
 8008578:	bd70      	pop	{r4, r5, r6, pc}
 800857a:	1cc4      	adds	r4, r0, #3
 800857c:	f024 0403 	bic.w	r4, r4, #3
 8008580:	42a0      	cmp	r0, r4
 8008582:	d0f8      	beq.n	8008576 <sbrk_aligned+0x22>
 8008584:	1a21      	subs	r1, r4, r0
 8008586:	4628      	mov	r0, r5
 8008588:	f000 fc50 	bl	8008e2c <_sbrk_r>
 800858c:	3001      	adds	r0, #1
 800858e:	d1f2      	bne.n	8008576 <sbrk_aligned+0x22>
 8008590:	e7ef      	b.n	8008572 <sbrk_aligned+0x1e>
 8008592:	bf00      	nop
 8008594:	20000628 	.word	0x20000628

08008598 <_malloc_r>:
 8008598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800859c:	1ccd      	adds	r5, r1, #3
 800859e:	f025 0503 	bic.w	r5, r5, #3
 80085a2:	3508      	adds	r5, #8
 80085a4:	2d0c      	cmp	r5, #12
 80085a6:	bf38      	it	cc
 80085a8:	250c      	movcc	r5, #12
 80085aa:	2d00      	cmp	r5, #0
 80085ac:	4606      	mov	r6, r0
 80085ae:	db01      	blt.n	80085b4 <_malloc_r+0x1c>
 80085b0:	42a9      	cmp	r1, r5
 80085b2:	d904      	bls.n	80085be <_malloc_r+0x26>
 80085b4:	230c      	movs	r3, #12
 80085b6:	6033      	str	r3, [r6, #0]
 80085b8:	2000      	movs	r0, #0
 80085ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008694 <_malloc_r+0xfc>
 80085c2:	f000 f869 	bl	8008698 <__malloc_lock>
 80085c6:	f8d8 3000 	ldr.w	r3, [r8]
 80085ca:	461c      	mov	r4, r3
 80085cc:	bb44      	cbnz	r4, 8008620 <_malloc_r+0x88>
 80085ce:	4629      	mov	r1, r5
 80085d0:	4630      	mov	r0, r6
 80085d2:	f7ff ffbf 	bl	8008554 <sbrk_aligned>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	4604      	mov	r4, r0
 80085da:	d158      	bne.n	800868e <_malloc_r+0xf6>
 80085dc:	f8d8 4000 	ldr.w	r4, [r8]
 80085e0:	4627      	mov	r7, r4
 80085e2:	2f00      	cmp	r7, #0
 80085e4:	d143      	bne.n	800866e <_malloc_r+0xd6>
 80085e6:	2c00      	cmp	r4, #0
 80085e8:	d04b      	beq.n	8008682 <_malloc_r+0xea>
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	4639      	mov	r1, r7
 80085ee:	4630      	mov	r0, r6
 80085f0:	eb04 0903 	add.w	r9, r4, r3
 80085f4:	f000 fc1a 	bl	8008e2c <_sbrk_r>
 80085f8:	4581      	cmp	r9, r0
 80085fa:	d142      	bne.n	8008682 <_malloc_r+0xea>
 80085fc:	6821      	ldr	r1, [r4, #0]
 80085fe:	1a6d      	subs	r5, r5, r1
 8008600:	4629      	mov	r1, r5
 8008602:	4630      	mov	r0, r6
 8008604:	f7ff ffa6 	bl	8008554 <sbrk_aligned>
 8008608:	3001      	adds	r0, #1
 800860a:	d03a      	beq.n	8008682 <_malloc_r+0xea>
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	442b      	add	r3, r5
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	f8d8 3000 	ldr.w	r3, [r8]
 8008616:	685a      	ldr	r2, [r3, #4]
 8008618:	bb62      	cbnz	r2, 8008674 <_malloc_r+0xdc>
 800861a:	f8c8 7000 	str.w	r7, [r8]
 800861e:	e00f      	b.n	8008640 <_malloc_r+0xa8>
 8008620:	6822      	ldr	r2, [r4, #0]
 8008622:	1b52      	subs	r2, r2, r5
 8008624:	d420      	bmi.n	8008668 <_malloc_r+0xd0>
 8008626:	2a0b      	cmp	r2, #11
 8008628:	d917      	bls.n	800865a <_malloc_r+0xc2>
 800862a:	1961      	adds	r1, r4, r5
 800862c:	42a3      	cmp	r3, r4
 800862e:	6025      	str	r5, [r4, #0]
 8008630:	bf18      	it	ne
 8008632:	6059      	strne	r1, [r3, #4]
 8008634:	6863      	ldr	r3, [r4, #4]
 8008636:	bf08      	it	eq
 8008638:	f8c8 1000 	streq.w	r1, [r8]
 800863c:	5162      	str	r2, [r4, r5]
 800863e:	604b      	str	r3, [r1, #4]
 8008640:	4630      	mov	r0, r6
 8008642:	f000 f82f 	bl	80086a4 <__malloc_unlock>
 8008646:	f104 000b 	add.w	r0, r4, #11
 800864a:	1d23      	adds	r3, r4, #4
 800864c:	f020 0007 	bic.w	r0, r0, #7
 8008650:	1ac2      	subs	r2, r0, r3
 8008652:	bf1c      	itt	ne
 8008654:	1a1b      	subne	r3, r3, r0
 8008656:	50a3      	strne	r3, [r4, r2]
 8008658:	e7af      	b.n	80085ba <_malloc_r+0x22>
 800865a:	6862      	ldr	r2, [r4, #4]
 800865c:	42a3      	cmp	r3, r4
 800865e:	bf0c      	ite	eq
 8008660:	f8c8 2000 	streq.w	r2, [r8]
 8008664:	605a      	strne	r2, [r3, #4]
 8008666:	e7eb      	b.n	8008640 <_malloc_r+0xa8>
 8008668:	4623      	mov	r3, r4
 800866a:	6864      	ldr	r4, [r4, #4]
 800866c:	e7ae      	b.n	80085cc <_malloc_r+0x34>
 800866e:	463c      	mov	r4, r7
 8008670:	687f      	ldr	r7, [r7, #4]
 8008672:	e7b6      	b.n	80085e2 <_malloc_r+0x4a>
 8008674:	461a      	mov	r2, r3
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	42a3      	cmp	r3, r4
 800867a:	d1fb      	bne.n	8008674 <_malloc_r+0xdc>
 800867c:	2300      	movs	r3, #0
 800867e:	6053      	str	r3, [r2, #4]
 8008680:	e7de      	b.n	8008640 <_malloc_r+0xa8>
 8008682:	230c      	movs	r3, #12
 8008684:	6033      	str	r3, [r6, #0]
 8008686:	4630      	mov	r0, r6
 8008688:	f000 f80c 	bl	80086a4 <__malloc_unlock>
 800868c:	e794      	b.n	80085b8 <_malloc_r+0x20>
 800868e:	6005      	str	r5, [r0, #0]
 8008690:	e7d6      	b.n	8008640 <_malloc_r+0xa8>
 8008692:	bf00      	nop
 8008694:	2000062c 	.word	0x2000062c

08008698 <__malloc_lock>:
 8008698:	4801      	ldr	r0, [pc, #4]	@ (80086a0 <__malloc_lock+0x8>)
 800869a:	f7ff bee8 	b.w	800846e <__retarget_lock_acquire_recursive>
 800869e:	bf00      	nop
 80086a0:	20000624 	.word	0x20000624

080086a4 <__malloc_unlock>:
 80086a4:	4801      	ldr	r0, [pc, #4]	@ (80086ac <__malloc_unlock+0x8>)
 80086a6:	f7ff bee3 	b.w	8008470 <__retarget_lock_release_recursive>
 80086aa:	bf00      	nop
 80086ac:	20000624 	.word	0x20000624

080086b0 <__ssputs_r>:
 80086b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086b4:	688e      	ldr	r6, [r1, #8]
 80086b6:	461f      	mov	r7, r3
 80086b8:	42be      	cmp	r6, r7
 80086ba:	680b      	ldr	r3, [r1, #0]
 80086bc:	4682      	mov	sl, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	4690      	mov	r8, r2
 80086c2:	d82d      	bhi.n	8008720 <__ssputs_r+0x70>
 80086c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80086cc:	d026      	beq.n	800871c <__ssputs_r+0x6c>
 80086ce:	6965      	ldr	r5, [r4, #20]
 80086d0:	6909      	ldr	r1, [r1, #16]
 80086d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086d6:	eba3 0901 	sub.w	r9, r3, r1
 80086da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086de:	1c7b      	adds	r3, r7, #1
 80086e0:	444b      	add	r3, r9
 80086e2:	106d      	asrs	r5, r5, #1
 80086e4:	429d      	cmp	r5, r3
 80086e6:	bf38      	it	cc
 80086e8:	461d      	movcc	r5, r3
 80086ea:	0553      	lsls	r3, r2, #21
 80086ec:	d527      	bpl.n	800873e <__ssputs_r+0x8e>
 80086ee:	4629      	mov	r1, r5
 80086f0:	f7ff ff52 	bl	8008598 <_malloc_r>
 80086f4:	4606      	mov	r6, r0
 80086f6:	b360      	cbz	r0, 8008752 <__ssputs_r+0xa2>
 80086f8:	6921      	ldr	r1, [r4, #16]
 80086fa:	464a      	mov	r2, r9
 80086fc:	f000 fba6 	bl	8008e4c <memcpy>
 8008700:	89a3      	ldrh	r3, [r4, #12]
 8008702:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800870a:	81a3      	strh	r3, [r4, #12]
 800870c:	6126      	str	r6, [r4, #16]
 800870e:	6165      	str	r5, [r4, #20]
 8008710:	444e      	add	r6, r9
 8008712:	eba5 0509 	sub.w	r5, r5, r9
 8008716:	6026      	str	r6, [r4, #0]
 8008718:	60a5      	str	r5, [r4, #8]
 800871a:	463e      	mov	r6, r7
 800871c:	42be      	cmp	r6, r7
 800871e:	d900      	bls.n	8008722 <__ssputs_r+0x72>
 8008720:	463e      	mov	r6, r7
 8008722:	6820      	ldr	r0, [r4, #0]
 8008724:	4632      	mov	r2, r6
 8008726:	4641      	mov	r1, r8
 8008728:	f000 fb66 	bl	8008df8 <memmove>
 800872c:	68a3      	ldr	r3, [r4, #8]
 800872e:	1b9b      	subs	r3, r3, r6
 8008730:	60a3      	str	r3, [r4, #8]
 8008732:	6823      	ldr	r3, [r4, #0]
 8008734:	4433      	add	r3, r6
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	2000      	movs	r0, #0
 800873a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800873e:	462a      	mov	r2, r5
 8008740:	f000 fb99 	bl	8008e76 <_realloc_r>
 8008744:	4606      	mov	r6, r0
 8008746:	2800      	cmp	r0, #0
 8008748:	d1e0      	bne.n	800870c <__ssputs_r+0x5c>
 800874a:	6921      	ldr	r1, [r4, #16]
 800874c:	4650      	mov	r0, sl
 800874e:	f7ff feaf 	bl	80084b0 <_free_r>
 8008752:	230c      	movs	r3, #12
 8008754:	f8ca 3000 	str.w	r3, [sl]
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800875e:	81a3      	strh	r3, [r4, #12]
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	e7e9      	b.n	800873a <__ssputs_r+0x8a>
	...

08008768 <_svfiprintf_r>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	4698      	mov	r8, r3
 800876e:	898b      	ldrh	r3, [r1, #12]
 8008770:	061b      	lsls	r3, r3, #24
 8008772:	b09d      	sub	sp, #116	@ 0x74
 8008774:	4607      	mov	r7, r0
 8008776:	460d      	mov	r5, r1
 8008778:	4614      	mov	r4, r2
 800877a:	d510      	bpl.n	800879e <_svfiprintf_r+0x36>
 800877c:	690b      	ldr	r3, [r1, #16]
 800877e:	b973      	cbnz	r3, 800879e <_svfiprintf_r+0x36>
 8008780:	2140      	movs	r1, #64	@ 0x40
 8008782:	f7ff ff09 	bl	8008598 <_malloc_r>
 8008786:	6028      	str	r0, [r5, #0]
 8008788:	6128      	str	r0, [r5, #16]
 800878a:	b930      	cbnz	r0, 800879a <_svfiprintf_r+0x32>
 800878c:	230c      	movs	r3, #12
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	b01d      	add	sp, #116	@ 0x74
 8008796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879a:	2340      	movs	r3, #64	@ 0x40
 800879c:	616b      	str	r3, [r5, #20]
 800879e:	2300      	movs	r3, #0
 80087a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80087a2:	2320      	movs	r3, #32
 80087a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80087ac:	2330      	movs	r3, #48	@ 0x30
 80087ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800894c <_svfiprintf_r+0x1e4>
 80087b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087b6:	f04f 0901 	mov.w	r9, #1
 80087ba:	4623      	mov	r3, r4
 80087bc:	469a      	mov	sl, r3
 80087be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087c2:	b10a      	cbz	r2, 80087c8 <_svfiprintf_r+0x60>
 80087c4:	2a25      	cmp	r2, #37	@ 0x25
 80087c6:	d1f9      	bne.n	80087bc <_svfiprintf_r+0x54>
 80087c8:	ebba 0b04 	subs.w	fp, sl, r4
 80087cc:	d00b      	beq.n	80087e6 <_svfiprintf_r+0x7e>
 80087ce:	465b      	mov	r3, fp
 80087d0:	4622      	mov	r2, r4
 80087d2:	4629      	mov	r1, r5
 80087d4:	4638      	mov	r0, r7
 80087d6:	f7ff ff6b 	bl	80086b0 <__ssputs_r>
 80087da:	3001      	adds	r0, #1
 80087dc:	f000 80a7 	beq.w	800892e <_svfiprintf_r+0x1c6>
 80087e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087e2:	445a      	add	r2, fp
 80087e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80087e6:	f89a 3000 	ldrb.w	r3, [sl]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f000 809f 	beq.w	800892e <_svfiprintf_r+0x1c6>
 80087f0:	2300      	movs	r3, #0
 80087f2:	f04f 32ff 	mov.w	r2, #4294967295
 80087f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087fa:	f10a 0a01 	add.w	sl, sl, #1
 80087fe:	9304      	str	r3, [sp, #16]
 8008800:	9307      	str	r3, [sp, #28]
 8008802:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008806:	931a      	str	r3, [sp, #104]	@ 0x68
 8008808:	4654      	mov	r4, sl
 800880a:	2205      	movs	r2, #5
 800880c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008810:	484e      	ldr	r0, [pc, #312]	@ (800894c <_svfiprintf_r+0x1e4>)
 8008812:	f7f7 fd1d 	bl	8000250 <memchr>
 8008816:	9a04      	ldr	r2, [sp, #16]
 8008818:	b9d8      	cbnz	r0, 8008852 <_svfiprintf_r+0xea>
 800881a:	06d0      	lsls	r0, r2, #27
 800881c:	bf44      	itt	mi
 800881e:	2320      	movmi	r3, #32
 8008820:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008824:	0711      	lsls	r1, r2, #28
 8008826:	bf44      	itt	mi
 8008828:	232b      	movmi	r3, #43	@ 0x2b
 800882a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800882e:	f89a 3000 	ldrb.w	r3, [sl]
 8008832:	2b2a      	cmp	r3, #42	@ 0x2a
 8008834:	d015      	beq.n	8008862 <_svfiprintf_r+0xfa>
 8008836:	9a07      	ldr	r2, [sp, #28]
 8008838:	4654      	mov	r4, sl
 800883a:	2000      	movs	r0, #0
 800883c:	f04f 0c0a 	mov.w	ip, #10
 8008840:	4621      	mov	r1, r4
 8008842:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008846:	3b30      	subs	r3, #48	@ 0x30
 8008848:	2b09      	cmp	r3, #9
 800884a:	d94b      	bls.n	80088e4 <_svfiprintf_r+0x17c>
 800884c:	b1b0      	cbz	r0, 800887c <_svfiprintf_r+0x114>
 800884e:	9207      	str	r2, [sp, #28]
 8008850:	e014      	b.n	800887c <_svfiprintf_r+0x114>
 8008852:	eba0 0308 	sub.w	r3, r0, r8
 8008856:	fa09 f303 	lsl.w	r3, r9, r3
 800885a:	4313      	orrs	r3, r2
 800885c:	9304      	str	r3, [sp, #16]
 800885e:	46a2      	mov	sl, r4
 8008860:	e7d2      	b.n	8008808 <_svfiprintf_r+0xa0>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	1d19      	adds	r1, r3, #4
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	9103      	str	r1, [sp, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	bfbb      	ittet	lt
 800886e:	425b      	neglt	r3, r3
 8008870:	f042 0202 	orrlt.w	r2, r2, #2
 8008874:	9307      	strge	r3, [sp, #28]
 8008876:	9307      	strlt	r3, [sp, #28]
 8008878:	bfb8      	it	lt
 800887a:	9204      	strlt	r2, [sp, #16]
 800887c:	7823      	ldrb	r3, [r4, #0]
 800887e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008880:	d10a      	bne.n	8008898 <_svfiprintf_r+0x130>
 8008882:	7863      	ldrb	r3, [r4, #1]
 8008884:	2b2a      	cmp	r3, #42	@ 0x2a
 8008886:	d132      	bne.n	80088ee <_svfiprintf_r+0x186>
 8008888:	9b03      	ldr	r3, [sp, #12]
 800888a:	1d1a      	adds	r2, r3, #4
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	9203      	str	r2, [sp, #12]
 8008890:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008894:	3402      	adds	r4, #2
 8008896:	9305      	str	r3, [sp, #20]
 8008898:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800895c <_svfiprintf_r+0x1f4>
 800889c:	7821      	ldrb	r1, [r4, #0]
 800889e:	2203      	movs	r2, #3
 80088a0:	4650      	mov	r0, sl
 80088a2:	f7f7 fcd5 	bl	8000250 <memchr>
 80088a6:	b138      	cbz	r0, 80088b8 <_svfiprintf_r+0x150>
 80088a8:	9b04      	ldr	r3, [sp, #16]
 80088aa:	eba0 000a 	sub.w	r0, r0, sl
 80088ae:	2240      	movs	r2, #64	@ 0x40
 80088b0:	4082      	lsls	r2, r0
 80088b2:	4313      	orrs	r3, r2
 80088b4:	3401      	adds	r4, #1
 80088b6:	9304      	str	r3, [sp, #16]
 80088b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088bc:	4824      	ldr	r0, [pc, #144]	@ (8008950 <_svfiprintf_r+0x1e8>)
 80088be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088c2:	2206      	movs	r2, #6
 80088c4:	f7f7 fcc4 	bl	8000250 <memchr>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d036      	beq.n	800893a <_svfiprintf_r+0x1d2>
 80088cc:	4b21      	ldr	r3, [pc, #132]	@ (8008954 <_svfiprintf_r+0x1ec>)
 80088ce:	bb1b      	cbnz	r3, 8008918 <_svfiprintf_r+0x1b0>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	3307      	adds	r3, #7
 80088d4:	f023 0307 	bic.w	r3, r3, #7
 80088d8:	3308      	adds	r3, #8
 80088da:	9303      	str	r3, [sp, #12]
 80088dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088de:	4433      	add	r3, r6
 80088e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80088e2:	e76a      	b.n	80087ba <_svfiprintf_r+0x52>
 80088e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088e8:	460c      	mov	r4, r1
 80088ea:	2001      	movs	r0, #1
 80088ec:	e7a8      	b.n	8008840 <_svfiprintf_r+0xd8>
 80088ee:	2300      	movs	r3, #0
 80088f0:	3401      	adds	r4, #1
 80088f2:	9305      	str	r3, [sp, #20]
 80088f4:	4619      	mov	r1, r3
 80088f6:	f04f 0c0a 	mov.w	ip, #10
 80088fa:	4620      	mov	r0, r4
 80088fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008900:	3a30      	subs	r2, #48	@ 0x30
 8008902:	2a09      	cmp	r2, #9
 8008904:	d903      	bls.n	800890e <_svfiprintf_r+0x1a6>
 8008906:	2b00      	cmp	r3, #0
 8008908:	d0c6      	beq.n	8008898 <_svfiprintf_r+0x130>
 800890a:	9105      	str	r1, [sp, #20]
 800890c:	e7c4      	b.n	8008898 <_svfiprintf_r+0x130>
 800890e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008912:	4604      	mov	r4, r0
 8008914:	2301      	movs	r3, #1
 8008916:	e7f0      	b.n	80088fa <_svfiprintf_r+0x192>
 8008918:	ab03      	add	r3, sp, #12
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	462a      	mov	r2, r5
 800891e:	4b0e      	ldr	r3, [pc, #56]	@ (8008958 <_svfiprintf_r+0x1f0>)
 8008920:	a904      	add	r1, sp, #16
 8008922:	4638      	mov	r0, r7
 8008924:	f3af 8000 	nop.w
 8008928:	1c42      	adds	r2, r0, #1
 800892a:	4606      	mov	r6, r0
 800892c:	d1d6      	bne.n	80088dc <_svfiprintf_r+0x174>
 800892e:	89ab      	ldrh	r3, [r5, #12]
 8008930:	065b      	lsls	r3, r3, #25
 8008932:	f53f af2d 	bmi.w	8008790 <_svfiprintf_r+0x28>
 8008936:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008938:	e72c      	b.n	8008794 <_svfiprintf_r+0x2c>
 800893a:	ab03      	add	r3, sp, #12
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	462a      	mov	r2, r5
 8008940:	4b05      	ldr	r3, [pc, #20]	@ (8008958 <_svfiprintf_r+0x1f0>)
 8008942:	a904      	add	r1, sp, #16
 8008944:	4638      	mov	r0, r7
 8008946:	f000 f879 	bl	8008a3c <_printf_i>
 800894a:	e7ed      	b.n	8008928 <_svfiprintf_r+0x1c0>
 800894c:	08009565 	.word	0x08009565
 8008950:	0800956f 	.word	0x0800956f
 8008954:	00000000 	.word	0x00000000
 8008958:	080086b1 	.word	0x080086b1
 800895c:	0800956b 	.word	0x0800956b

08008960 <_printf_common>:
 8008960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008964:	4616      	mov	r6, r2
 8008966:	4698      	mov	r8, r3
 8008968:	688a      	ldr	r2, [r1, #8]
 800896a:	690b      	ldr	r3, [r1, #16]
 800896c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008970:	4293      	cmp	r3, r2
 8008972:	bfb8      	it	lt
 8008974:	4613      	movlt	r3, r2
 8008976:	6033      	str	r3, [r6, #0]
 8008978:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800897c:	4607      	mov	r7, r0
 800897e:	460c      	mov	r4, r1
 8008980:	b10a      	cbz	r2, 8008986 <_printf_common+0x26>
 8008982:	3301      	adds	r3, #1
 8008984:	6033      	str	r3, [r6, #0]
 8008986:	6823      	ldr	r3, [r4, #0]
 8008988:	0699      	lsls	r1, r3, #26
 800898a:	bf42      	ittt	mi
 800898c:	6833      	ldrmi	r3, [r6, #0]
 800898e:	3302      	addmi	r3, #2
 8008990:	6033      	strmi	r3, [r6, #0]
 8008992:	6825      	ldr	r5, [r4, #0]
 8008994:	f015 0506 	ands.w	r5, r5, #6
 8008998:	d106      	bne.n	80089a8 <_printf_common+0x48>
 800899a:	f104 0a19 	add.w	sl, r4, #25
 800899e:	68e3      	ldr	r3, [r4, #12]
 80089a0:	6832      	ldr	r2, [r6, #0]
 80089a2:	1a9b      	subs	r3, r3, r2
 80089a4:	42ab      	cmp	r3, r5
 80089a6:	dc26      	bgt.n	80089f6 <_printf_common+0x96>
 80089a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80089ac:	6822      	ldr	r2, [r4, #0]
 80089ae:	3b00      	subs	r3, #0
 80089b0:	bf18      	it	ne
 80089b2:	2301      	movne	r3, #1
 80089b4:	0692      	lsls	r2, r2, #26
 80089b6:	d42b      	bmi.n	8008a10 <_printf_common+0xb0>
 80089b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089bc:	4641      	mov	r1, r8
 80089be:	4638      	mov	r0, r7
 80089c0:	47c8      	blx	r9
 80089c2:	3001      	adds	r0, #1
 80089c4:	d01e      	beq.n	8008a04 <_printf_common+0xa4>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	6922      	ldr	r2, [r4, #16]
 80089ca:	f003 0306 	and.w	r3, r3, #6
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	bf02      	ittt	eq
 80089d2:	68e5      	ldreq	r5, [r4, #12]
 80089d4:	6833      	ldreq	r3, [r6, #0]
 80089d6:	1aed      	subeq	r5, r5, r3
 80089d8:	68a3      	ldr	r3, [r4, #8]
 80089da:	bf0c      	ite	eq
 80089dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089e0:	2500      	movne	r5, #0
 80089e2:	4293      	cmp	r3, r2
 80089e4:	bfc4      	itt	gt
 80089e6:	1a9b      	subgt	r3, r3, r2
 80089e8:	18ed      	addgt	r5, r5, r3
 80089ea:	2600      	movs	r6, #0
 80089ec:	341a      	adds	r4, #26
 80089ee:	42b5      	cmp	r5, r6
 80089f0:	d11a      	bne.n	8008a28 <_printf_common+0xc8>
 80089f2:	2000      	movs	r0, #0
 80089f4:	e008      	b.n	8008a08 <_printf_common+0xa8>
 80089f6:	2301      	movs	r3, #1
 80089f8:	4652      	mov	r2, sl
 80089fa:	4641      	mov	r1, r8
 80089fc:	4638      	mov	r0, r7
 80089fe:	47c8      	blx	r9
 8008a00:	3001      	adds	r0, #1
 8008a02:	d103      	bne.n	8008a0c <_printf_common+0xac>
 8008a04:	f04f 30ff 	mov.w	r0, #4294967295
 8008a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a0c:	3501      	adds	r5, #1
 8008a0e:	e7c6      	b.n	800899e <_printf_common+0x3e>
 8008a10:	18e1      	adds	r1, r4, r3
 8008a12:	1c5a      	adds	r2, r3, #1
 8008a14:	2030      	movs	r0, #48	@ 0x30
 8008a16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a1a:	4422      	add	r2, r4
 8008a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a24:	3302      	adds	r3, #2
 8008a26:	e7c7      	b.n	80089b8 <_printf_common+0x58>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	4622      	mov	r2, r4
 8008a2c:	4641      	mov	r1, r8
 8008a2e:	4638      	mov	r0, r7
 8008a30:	47c8      	blx	r9
 8008a32:	3001      	adds	r0, #1
 8008a34:	d0e6      	beq.n	8008a04 <_printf_common+0xa4>
 8008a36:	3601      	adds	r6, #1
 8008a38:	e7d9      	b.n	80089ee <_printf_common+0x8e>
	...

08008a3c <_printf_i>:
 8008a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a40:	7e0f      	ldrb	r7, [r1, #24]
 8008a42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a44:	2f78      	cmp	r7, #120	@ 0x78
 8008a46:	4691      	mov	r9, r2
 8008a48:	4680      	mov	r8, r0
 8008a4a:	460c      	mov	r4, r1
 8008a4c:	469a      	mov	sl, r3
 8008a4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a52:	d807      	bhi.n	8008a64 <_printf_i+0x28>
 8008a54:	2f62      	cmp	r7, #98	@ 0x62
 8008a56:	d80a      	bhi.n	8008a6e <_printf_i+0x32>
 8008a58:	2f00      	cmp	r7, #0
 8008a5a:	f000 80d2 	beq.w	8008c02 <_printf_i+0x1c6>
 8008a5e:	2f58      	cmp	r7, #88	@ 0x58
 8008a60:	f000 80b9 	beq.w	8008bd6 <_printf_i+0x19a>
 8008a64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a6c:	e03a      	b.n	8008ae4 <_printf_i+0xa8>
 8008a6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a72:	2b15      	cmp	r3, #21
 8008a74:	d8f6      	bhi.n	8008a64 <_printf_i+0x28>
 8008a76:	a101      	add	r1, pc, #4	@ (adr r1, 8008a7c <_printf_i+0x40>)
 8008a78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a7c:	08008ad5 	.word	0x08008ad5
 8008a80:	08008ae9 	.word	0x08008ae9
 8008a84:	08008a65 	.word	0x08008a65
 8008a88:	08008a65 	.word	0x08008a65
 8008a8c:	08008a65 	.word	0x08008a65
 8008a90:	08008a65 	.word	0x08008a65
 8008a94:	08008ae9 	.word	0x08008ae9
 8008a98:	08008a65 	.word	0x08008a65
 8008a9c:	08008a65 	.word	0x08008a65
 8008aa0:	08008a65 	.word	0x08008a65
 8008aa4:	08008a65 	.word	0x08008a65
 8008aa8:	08008be9 	.word	0x08008be9
 8008aac:	08008b13 	.word	0x08008b13
 8008ab0:	08008ba3 	.word	0x08008ba3
 8008ab4:	08008a65 	.word	0x08008a65
 8008ab8:	08008a65 	.word	0x08008a65
 8008abc:	08008c0b 	.word	0x08008c0b
 8008ac0:	08008a65 	.word	0x08008a65
 8008ac4:	08008b13 	.word	0x08008b13
 8008ac8:	08008a65 	.word	0x08008a65
 8008acc:	08008a65 	.word	0x08008a65
 8008ad0:	08008bab 	.word	0x08008bab
 8008ad4:	6833      	ldr	r3, [r6, #0]
 8008ad6:	1d1a      	adds	r2, r3, #4
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	6032      	str	r2, [r6, #0]
 8008adc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ae0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	e09d      	b.n	8008c24 <_printf_i+0x1e8>
 8008ae8:	6833      	ldr	r3, [r6, #0]
 8008aea:	6820      	ldr	r0, [r4, #0]
 8008aec:	1d19      	adds	r1, r3, #4
 8008aee:	6031      	str	r1, [r6, #0]
 8008af0:	0606      	lsls	r6, r0, #24
 8008af2:	d501      	bpl.n	8008af8 <_printf_i+0xbc>
 8008af4:	681d      	ldr	r5, [r3, #0]
 8008af6:	e003      	b.n	8008b00 <_printf_i+0xc4>
 8008af8:	0645      	lsls	r5, r0, #25
 8008afa:	d5fb      	bpl.n	8008af4 <_printf_i+0xb8>
 8008afc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b00:	2d00      	cmp	r5, #0
 8008b02:	da03      	bge.n	8008b0c <_printf_i+0xd0>
 8008b04:	232d      	movs	r3, #45	@ 0x2d
 8008b06:	426d      	negs	r5, r5
 8008b08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b0c:	4859      	ldr	r0, [pc, #356]	@ (8008c74 <_printf_i+0x238>)
 8008b0e:	230a      	movs	r3, #10
 8008b10:	e011      	b.n	8008b36 <_printf_i+0xfa>
 8008b12:	6821      	ldr	r1, [r4, #0]
 8008b14:	6833      	ldr	r3, [r6, #0]
 8008b16:	0608      	lsls	r0, r1, #24
 8008b18:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b1c:	d402      	bmi.n	8008b24 <_printf_i+0xe8>
 8008b1e:	0649      	lsls	r1, r1, #25
 8008b20:	bf48      	it	mi
 8008b22:	b2ad      	uxthmi	r5, r5
 8008b24:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b26:	4853      	ldr	r0, [pc, #332]	@ (8008c74 <_printf_i+0x238>)
 8008b28:	6033      	str	r3, [r6, #0]
 8008b2a:	bf14      	ite	ne
 8008b2c:	230a      	movne	r3, #10
 8008b2e:	2308      	moveq	r3, #8
 8008b30:	2100      	movs	r1, #0
 8008b32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b36:	6866      	ldr	r6, [r4, #4]
 8008b38:	60a6      	str	r6, [r4, #8]
 8008b3a:	2e00      	cmp	r6, #0
 8008b3c:	bfa2      	ittt	ge
 8008b3e:	6821      	ldrge	r1, [r4, #0]
 8008b40:	f021 0104 	bicge.w	r1, r1, #4
 8008b44:	6021      	strge	r1, [r4, #0]
 8008b46:	b90d      	cbnz	r5, 8008b4c <_printf_i+0x110>
 8008b48:	2e00      	cmp	r6, #0
 8008b4a:	d04b      	beq.n	8008be4 <_printf_i+0x1a8>
 8008b4c:	4616      	mov	r6, r2
 8008b4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b52:	fb03 5711 	mls	r7, r3, r1, r5
 8008b56:	5dc7      	ldrb	r7, [r0, r7]
 8008b58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b5c:	462f      	mov	r7, r5
 8008b5e:	42bb      	cmp	r3, r7
 8008b60:	460d      	mov	r5, r1
 8008b62:	d9f4      	bls.n	8008b4e <_printf_i+0x112>
 8008b64:	2b08      	cmp	r3, #8
 8008b66:	d10b      	bne.n	8008b80 <_printf_i+0x144>
 8008b68:	6823      	ldr	r3, [r4, #0]
 8008b6a:	07df      	lsls	r7, r3, #31
 8008b6c:	d508      	bpl.n	8008b80 <_printf_i+0x144>
 8008b6e:	6923      	ldr	r3, [r4, #16]
 8008b70:	6861      	ldr	r1, [r4, #4]
 8008b72:	4299      	cmp	r1, r3
 8008b74:	bfde      	ittt	le
 8008b76:	2330      	movle	r3, #48	@ 0x30
 8008b78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b80:	1b92      	subs	r2, r2, r6
 8008b82:	6122      	str	r2, [r4, #16]
 8008b84:	f8cd a000 	str.w	sl, [sp]
 8008b88:	464b      	mov	r3, r9
 8008b8a:	aa03      	add	r2, sp, #12
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	4640      	mov	r0, r8
 8008b90:	f7ff fee6 	bl	8008960 <_printf_common>
 8008b94:	3001      	adds	r0, #1
 8008b96:	d14a      	bne.n	8008c2e <_printf_i+0x1f2>
 8008b98:	f04f 30ff 	mov.w	r0, #4294967295
 8008b9c:	b004      	add	sp, #16
 8008b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	f043 0320 	orr.w	r3, r3, #32
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	4833      	ldr	r0, [pc, #204]	@ (8008c78 <_printf_i+0x23c>)
 8008bac:	2778      	movs	r7, #120	@ 0x78
 8008bae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bb2:	6823      	ldr	r3, [r4, #0]
 8008bb4:	6831      	ldr	r1, [r6, #0]
 8008bb6:	061f      	lsls	r7, r3, #24
 8008bb8:	f851 5b04 	ldr.w	r5, [r1], #4
 8008bbc:	d402      	bmi.n	8008bc4 <_printf_i+0x188>
 8008bbe:	065f      	lsls	r7, r3, #25
 8008bc0:	bf48      	it	mi
 8008bc2:	b2ad      	uxthmi	r5, r5
 8008bc4:	6031      	str	r1, [r6, #0]
 8008bc6:	07d9      	lsls	r1, r3, #31
 8008bc8:	bf44      	itt	mi
 8008bca:	f043 0320 	orrmi.w	r3, r3, #32
 8008bce:	6023      	strmi	r3, [r4, #0]
 8008bd0:	b11d      	cbz	r5, 8008bda <_printf_i+0x19e>
 8008bd2:	2310      	movs	r3, #16
 8008bd4:	e7ac      	b.n	8008b30 <_printf_i+0xf4>
 8008bd6:	4827      	ldr	r0, [pc, #156]	@ (8008c74 <_printf_i+0x238>)
 8008bd8:	e7e9      	b.n	8008bae <_printf_i+0x172>
 8008bda:	6823      	ldr	r3, [r4, #0]
 8008bdc:	f023 0320 	bic.w	r3, r3, #32
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	e7f6      	b.n	8008bd2 <_printf_i+0x196>
 8008be4:	4616      	mov	r6, r2
 8008be6:	e7bd      	b.n	8008b64 <_printf_i+0x128>
 8008be8:	6833      	ldr	r3, [r6, #0]
 8008bea:	6825      	ldr	r5, [r4, #0]
 8008bec:	6961      	ldr	r1, [r4, #20]
 8008bee:	1d18      	adds	r0, r3, #4
 8008bf0:	6030      	str	r0, [r6, #0]
 8008bf2:	062e      	lsls	r6, r5, #24
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	d501      	bpl.n	8008bfc <_printf_i+0x1c0>
 8008bf8:	6019      	str	r1, [r3, #0]
 8008bfa:	e002      	b.n	8008c02 <_printf_i+0x1c6>
 8008bfc:	0668      	lsls	r0, r5, #25
 8008bfe:	d5fb      	bpl.n	8008bf8 <_printf_i+0x1bc>
 8008c00:	8019      	strh	r1, [r3, #0]
 8008c02:	2300      	movs	r3, #0
 8008c04:	6123      	str	r3, [r4, #16]
 8008c06:	4616      	mov	r6, r2
 8008c08:	e7bc      	b.n	8008b84 <_printf_i+0x148>
 8008c0a:	6833      	ldr	r3, [r6, #0]
 8008c0c:	1d1a      	adds	r2, r3, #4
 8008c0e:	6032      	str	r2, [r6, #0]
 8008c10:	681e      	ldr	r6, [r3, #0]
 8008c12:	6862      	ldr	r2, [r4, #4]
 8008c14:	2100      	movs	r1, #0
 8008c16:	4630      	mov	r0, r6
 8008c18:	f7f7 fb1a 	bl	8000250 <memchr>
 8008c1c:	b108      	cbz	r0, 8008c22 <_printf_i+0x1e6>
 8008c1e:	1b80      	subs	r0, r0, r6
 8008c20:	6060      	str	r0, [r4, #4]
 8008c22:	6863      	ldr	r3, [r4, #4]
 8008c24:	6123      	str	r3, [r4, #16]
 8008c26:	2300      	movs	r3, #0
 8008c28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c2c:	e7aa      	b.n	8008b84 <_printf_i+0x148>
 8008c2e:	6923      	ldr	r3, [r4, #16]
 8008c30:	4632      	mov	r2, r6
 8008c32:	4649      	mov	r1, r9
 8008c34:	4640      	mov	r0, r8
 8008c36:	47d0      	blx	sl
 8008c38:	3001      	adds	r0, #1
 8008c3a:	d0ad      	beq.n	8008b98 <_printf_i+0x15c>
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	079b      	lsls	r3, r3, #30
 8008c40:	d413      	bmi.n	8008c6a <_printf_i+0x22e>
 8008c42:	68e0      	ldr	r0, [r4, #12]
 8008c44:	9b03      	ldr	r3, [sp, #12]
 8008c46:	4298      	cmp	r0, r3
 8008c48:	bfb8      	it	lt
 8008c4a:	4618      	movlt	r0, r3
 8008c4c:	e7a6      	b.n	8008b9c <_printf_i+0x160>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4632      	mov	r2, r6
 8008c52:	4649      	mov	r1, r9
 8008c54:	4640      	mov	r0, r8
 8008c56:	47d0      	blx	sl
 8008c58:	3001      	adds	r0, #1
 8008c5a:	d09d      	beq.n	8008b98 <_printf_i+0x15c>
 8008c5c:	3501      	adds	r5, #1
 8008c5e:	68e3      	ldr	r3, [r4, #12]
 8008c60:	9903      	ldr	r1, [sp, #12]
 8008c62:	1a5b      	subs	r3, r3, r1
 8008c64:	42ab      	cmp	r3, r5
 8008c66:	dcf2      	bgt.n	8008c4e <_printf_i+0x212>
 8008c68:	e7eb      	b.n	8008c42 <_printf_i+0x206>
 8008c6a:	2500      	movs	r5, #0
 8008c6c:	f104 0619 	add.w	r6, r4, #25
 8008c70:	e7f5      	b.n	8008c5e <_printf_i+0x222>
 8008c72:	bf00      	nop
 8008c74:	08009576 	.word	0x08009576
 8008c78:	08009587 	.word	0x08009587

08008c7c <__sflush_r>:
 8008c7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c84:	0716      	lsls	r6, r2, #28
 8008c86:	4605      	mov	r5, r0
 8008c88:	460c      	mov	r4, r1
 8008c8a:	d454      	bmi.n	8008d36 <__sflush_r+0xba>
 8008c8c:	684b      	ldr	r3, [r1, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	dc02      	bgt.n	8008c98 <__sflush_r+0x1c>
 8008c92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	dd48      	ble.n	8008d2a <__sflush_r+0xae>
 8008c98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c9a:	2e00      	cmp	r6, #0
 8008c9c:	d045      	beq.n	8008d2a <__sflush_r+0xae>
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ca4:	682f      	ldr	r7, [r5, #0]
 8008ca6:	6a21      	ldr	r1, [r4, #32]
 8008ca8:	602b      	str	r3, [r5, #0]
 8008caa:	d030      	beq.n	8008d0e <__sflush_r+0x92>
 8008cac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	0759      	lsls	r1, r3, #29
 8008cb2:	d505      	bpl.n	8008cc0 <__sflush_r+0x44>
 8008cb4:	6863      	ldr	r3, [r4, #4]
 8008cb6:	1ad2      	subs	r2, r2, r3
 8008cb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008cba:	b10b      	cbz	r3, 8008cc0 <__sflush_r+0x44>
 8008cbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008cbe:	1ad2      	subs	r2, r2, r3
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cc4:	6a21      	ldr	r1, [r4, #32]
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	47b0      	blx	r6
 8008cca:	1c43      	adds	r3, r0, #1
 8008ccc:	89a3      	ldrh	r3, [r4, #12]
 8008cce:	d106      	bne.n	8008cde <__sflush_r+0x62>
 8008cd0:	6829      	ldr	r1, [r5, #0]
 8008cd2:	291d      	cmp	r1, #29
 8008cd4:	d82b      	bhi.n	8008d2e <__sflush_r+0xb2>
 8008cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8008d80 <__sflush_r+0x104>)
 8008cd8:	410a      	asrs	r2, r1
 8008cda:	07d6      	lsls	r6, r2, #31
 8008cdc:	d427      	bmi.n	8008d2e <__sflush_r+0xb2>
 8008cde:	2200      	movs	r2, #0
 8008ce0:	6062      	str	r2, [r4, #4]
 8008ce2:	04d9      	lsls	r1, r3, #19
 8008ce4:	6922      	ldr	r2, [r4, #16]
 8008ce6:	6022      	str	r2, [r4, #0]
 8008ce8:	d504      	bpl.n	8008cf4 <__sflush_r+0x78>
 8008cea:	1c42      	adds	r2, r0, #1
 8008cec:	d101      	bne.n	8008cf2 <__sflush_r+0x76>
 8008cee:	682b      	ldr	r3, [r5, #0]
 8008cf0:	b903      	cbnz	r3, 8008cf4 <__sflush_r+0x78>
 8008cf2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008cf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cf6:	602f      	str	r7, [r5, #0]
 8008cf8:	b1b9      	cbz	r1, 8008d2a <__sflush_r+0xae>
 8008cfa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cfe:	4299      	cmp	r1, r3
 8008d00:	d002      	beq.n	8008d08 <__sflush_r+0x8c>
 8008d02:	4628      	mov	r0, r5
 8008d04:	f7ff fbd4 	bl	80084b0 <_free_r>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d0c:	e00d      	b.n	8008d2a <__sflush_r+0xae>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	4628      	mov	r0, r5
 8008d12:	47b0      	blx	r6
 8008d14:	4602      	mov	r2, r0
 8008d16:	1c50      	adds	r0, r2, #1
 8008d18:	d1c9      	bne.n	8008cae <__sflush_r+0x32>
 8008d1a:	682b      	ldr	r3, [r5, #0]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d0c6      	beq.n	8008cae <__sflush_r+0x32>
 8008d20:	2b1d      	cmp	r3, #29
 8008d22:	d001      	beq.n	8008d28 <__sflush_r+0xac>
 8008d24:	2b16      	cmp	r3, #22
 8008d26:	d11e      	bne.n	8008d66 <__sflush_r+0xea>
 8008d28:	602f      	str	r7, [r5, #0]
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	e022      	b.n	8008d74 <__sflush_r+0xf8>
 8008d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d32:	b21b      	sxth	r3, r3
 8008d34:	e01b      	b.n	8008d6e <__sflush_r+0xf2>
 8008d36:	690f      	ldr	r7, [r1, #16]
 8008d38:	2f00      	cmp	r7, #0
 8008d3a:	d0f6      	beq.n	8008d2a <__sflush_r+0xae>
 8008d3c:	0793      	lsls	r3, r2, #30
 8008d3e:	680e      	ldr	r6, [r1, #0]
 8008d40:	bf08      	it	eq
 8008d42:	694b      	ldreq	r3, [r1, #20]
 8008d44:	600f      	str	r7, [r1, #0]
 8008d46:	bf18      	it	ne
 8008d48:	2300      	movne	r3, #0
 8008d4a:	eba6 0807 	sub.w	r8, r6, r7
 8008d4e:	608b      	str	r3, [r1, #8]
 8008d50:	f1b8 0f00 	cmp.w	r8, #0
 8008d54:	dde9      	ble.n	8008d2a <__sflush_r+0xae>
 8008d56:	6a21      	ldr	r1, [r4, #32]
 8008d58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d5a:	4643      	mov	r3, r8
 8008d5c:	463a      	mov	r2, r7
 8008d5e:	4628      	mov	r0, r5
 8008d60:	47b0      	blx	r6
 8008d62:	2800      	cmp	r0, #0
 8008d64:	dc08      	bgt.n	8008d78 <__sflush_r+0xfc>
 8008d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	f04f 30ff 	mov.w	r0, #4294967295
 8008d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d78:	4407      	add	r7, r0
 8008d7a:	eba8 0800 	sub.w	r8, r8, r0
 8008d7e:	e7e7      	b.n	8008d50 <__sflush_r+0xd4>
 8008d80:	dfbffffe 	.word	0xdfbffffe

08008d84 <_fflush_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	690b      	ldr	r3, [r1, #16]
 8008d88:	4605      	mov	r5, r0
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	b913      	cbnz	r3, 8008d94 <_fflush_r+0x10>
 8008d8e:	2500      	movs	r5, #0
 8008d90:	4628      	mov	r0, r5
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	b118      	cbz	r0, 8008d9e <_fflush_r+0x1a>
 8008d96:	6a03      	ldr	r3, [r0, #32]
 8008d98:	b90b      	cbnz	r3, 8008d9e <_fflush_r+0x1a>
 8008d9a:	f7ff f9e5 	bl	8008168 <__sinit>
 8008d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d0f3      	beq.n	8008d8e <_fflush_r+0xa>
 8008da6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008da8:	07d0      	lsls	r0, r2, #31
 8008daa:	d404      	bmi.n	8008db6 <_fflush_r+0x32>
 8008dac:	0599      	lsls	r1, r3, #22
 8008dae:	d402      	bmi.n	8008db6 <_fflush_r+0x32>
 8008db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008db2:	f7ff fb5c 	bl	800846e <__retarget_lock_acquire_recursive>
 8008db6:	4628      	mov	r0, r5
 8008db8:	4621      	mov	r1, r4
 8008dba:	f7ff ff5f 	bl	8008c7c <__sflush_r>
 8008dbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dc0:	07da      	lsls	r2, r3, #31
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	d4e4      	bmi.n	8008d90 <_fflush_r+0xc>
 8008dc6:	89a3      	ldrh	r3, [r4, #12]
 8008dc8:	059b      	lsls	r3, r3, #22
 8008dca:	d4e1      	bmi.n	8008d90 <_fflush_r+0xc>
 8008dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dce:	f7ff fb4f 	bl	8008470 <__retarget_lock_release_recursive>
 8008dd2:	e7dd      	b.n	8008d90 <_fflush_r+0xc>

08008dd4 <fiprintf>:
 8008dd4:	b40e      	push	{r1, r2, r3}
 8008dd6:	b503      	push	{r0, r1, lr}
 8008dd8:	4601      	mov	r1, r0
 8008dda:	ab03      	add	r3, sp, #12
 8008ddc:	4805      	ldr	r0, [pc, #20]	@ (8008df4 <fiprintf+0x20>)
 8008dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de2:	6800      	ldr	r0, [r0, #0]
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	f000 f89d 	bl	8008f24 <_vfiprintf_r>
 8008dea:	b002      	add	sp, #8
 8008dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df0:	b003      	add	sp, #12
 8008df2:	4770      	bx	lr
 8008df4:	200000d4 	.word	0x200000d4

08008df8 <memmove>:
 8008df8:	4288      	cmp	r0, r1
 8008dfa:	b510      	push	{r4, lr}
 8008dfc:	eb01 0402 	add.w	r4, r1, r2
 8008e00:	d902      	bls.n	8008e08 <memmove+0x10>
 8008e02:	4284      	cmp	r4, r0
 8008e04:	4623      	mov	r3, r4
 8008e06:	d807      	bhi.n	8008e18 <memmove+0x20>
 8008e08:	1e43      	subs	r3, r0, #1
 8008e0a:	42a1      	cmp	r1, r4
 8008e0c:	d008      	beq.n	8008e20 <memmove+0x28>
 8008e0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e16:	e7f8      	b.n	8008e0a <memmove+0x12>
 8008e18:	4402      	add	r2, r0
 8008e1a:	4601      	mov	r1, r0
 8008e1c:	428a      	cmp	r2, r1
 8008e1e:	d100      	bne.n	8008e22 <memmove+0x2a>
 8008e20:	bd10      	pop	{r4, pc}
 8008e22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e2a:	e7f7      	b.n	8008e1c <memmove+0x24>

08008e2c <_sbrk_r>:
 8008e2c:	b538      	push	{r3, r4, r5, lr}
 8008e2e:	4d06      	ldr	r5, [pc, #24]	@ (8008e48 <_sbrk_r+0x1c>)
 8008e30:	2300      	movs	r3, #0
 8008e32:	4604      	mov	r4, r0
 8008e34:	4608      	mov	r0, r1
 8008e36:	602b      	str	r3, [r5, #0]
 8008e38:	f7f8 f874 	bl	8000f24 <_sbrk>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	d102      	bne.n	8008e46 <_sbrk_r+0x1a>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	b103      	cbz	r3, 8008e46 <_sbrk_r+0x1a>
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	20000620 	.word	0x20000620

08008e4c <memcpy>:
 8008e4c:	440a      	add	r2, r1
 8008e4e:	4291      	cmp	r1, r2
 8008e50:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e54:	d100      	bne.n	8008e58 <memcpy+0xc>
 8008e56:	4770      	bx	lr
 8008e58:	b510      	push	{r4, lr}
 8008e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e62:	4291      	cmp	r1, r2
 8008e64:	d1f9      	bne.n	8008e5a <memcpy+0xe>
 8008e66:	bd10      	pop	{r4, pc}

08008e68 <abort>:
 8008e68:	b508      	push	{r3, lr}
 8008e6a:	2006      	movs	r0, #6
 8008e6c:	f000 fa2e 	bl	80092cc <raise>
 8008e70:	2001      	movs	r0, #1
 8008e72:	f7f7 ffdf 	bl	8000e34 <_exit>

08008e76 <_realloc_r>:
 8008e76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7a:	4680      	mov	r8, r0
 8008e7c:	4615      	mov	r5, r2
 8008e7e:	460c      	mov	r4, r1
 8008e80:	b921      	cbnz	r1, 8008e8c <_realloc_r+0x16>
 8008e82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e86:	4611      	mov	r1, r2
 8008e88:	f7ff bb86 	b.w	8008598 <_malloc_r>
 8008e8c:	b92a      	cbnz	r2, 8008e9a <_realloc_r+0x24>
 8008e8e:	f7ff fb0f 	bl	80084b0 <_free_r>
 8008e92:	2400      	movs	r4, #0
 8008e94:	4620      	mov	r0, r4
 8008e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e9a:	f000 fa33 	bl	8009304 <_malloc_usable_size_r>
 8008e9e:	4285      	cmp	r5, r0
 8008ea0:	4606      	mov	r6, r0
 8008ea2:	d802      	bhi.n	8008eaa <_realloc_r+0x34>
 8008ea4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008ea8:	d8f4      	bhi.n	8008e94 <_realloc_r+0x1e>
 8008eaa:	4629      	mov	r1, r5
 8008eac:	4640      	mov	r0, r8
 8008eae:	f7ff fb73 	bl	8008598 <_malloc_r>
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	d0ec      	beq.n	8008e92 <_realloc_r+0x1c>
 8008eb8:	42b5      	cmp	r5, r6
 8008eba:	462a      	mov	r2, r5
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	bf28      	it	cs
 8008ec0:	4632      	movcs	r2, r6
 8008ec2:	f7ff ffc3 	bl	8008e4c <memcpy>
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	4640      	mov	r0, r8
 8008eca:	f7ff faf1 	bl	80084b0 <_free_r>
 8008ece:	463c      	mov	r4, r7
 8008ed0:	e7e0      	b.n	8008e94 <_realloc_r+0x1e>

08008ed2 <__sfputc_r>:
 8008ed2:	6893      	ldr	r3, [r2, #8]
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	b410      	push	{r4}
 8008eda:	6093      	str	r3, [r2, #8]
 8008edc:	da08      	bge.n	8008ef0 <__sfputc_r+0x1e>
 8008ede:	6994      	ldr	r4, [r2, #24]
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	db01      	blt.n	8008ee8 <__sfputc_r+0x16>
 8008ee4:	290a      	cmp	r1, #10
 8008ee6:	d103      	bne.n	8008ef0 <__sfputc_r+0x1e>
 8008ee8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eec:	f000 b932 	b.w	8009154 <__swbuf_r>
 8008ef0:	6813      	ldr	r3, [r2, #0]
 8008ef2:	1c58      	adds	r0, r3, #1
 8008ef4:	6010      	str	r0, [r2, #0]
 8008ef6:	7019      	strb	r1, [r3, #0]
 8008ef8:	4608      	mov	r0, r1
 8008efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <__sfputs_r>:
 8008f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f02:	4606      	mov	r6, r0
 8008f04:	460f      	mov	r7, r1
 8008f06:	4614      	mov	r4, r2
 8008f08:	18d5      	adds	r5, r2, r3
 8008f0a:	42ac      	cmp	r4, r5
 8008f0c:	d101      	bne.n	8008f12 <__sfputs_r+0x12>
 8008f0e:	2000      	movs	r0, #0
 8008f10:	e007      	b.n	8008f22 <__sfputs_r+0x22>
 8008f12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f16:	463a      	mov	r2, r7
 8008f18:	4630      	mov	r0, r6
 8008f1a:	f7ff ffda 	bl	8008ed2 <__sfputc_r>
 8008f1e:	1c43      	adds	r3, r0, #1
 8008f20:	d1f3      	bne.n	8008f0a <__sfputs_r+0xa>
 8008f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f24 <_vfiprintf_r>:
 8008f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f28:	460d      	mov	r5, r1
 8008f2a:	b09d      	sub	sp, #116	@ 0x74
 8008f2c:	4614      	mov	r4, r2
 8008f2e:	4698      	mov	r8, r3
 8008f30:	4606      	mov	r6, r0
 8008f32:	b118      	cbz	r0, 8008f3c <_vfiprintf_r+0x18>
 8008f34:	6a03      	ldr	r3, [r0, #32]
 8008f36:	b90b      	cbnz	r3, 8008f3c <_vfiprintf_r+0x18>
 8008f38:	f7ff f916 	bl	8008168 <__sinit>
 8008f3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f3e:	07d9      	lsls	r1, r3, #31
 8008f40:	d405      	bmi.n	8008f4e <_vfiprintf_r+0x2a>
 8008f42:	89ab      	ldrh	r3, [r5, #12]
 8008f44:	059a      	lsls	r2, r3, #22
 8008f46:	d402      	bmi.n	8008f4e <_vfiprintf_r+0x2a>
 8008f48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f4a:	f7ff fa90 	bl	800846e <__retarget_lock_acquire_recursive>
 8008f4e:	89ab      	ldrh	r3, [r5, #12]
 8008f50:	071b      	lsls	r3, r3, #28
 8008f52:	d501      	bpl.n	8008f58 <_vfiprintf_r+0x34>
 8008f54:	692b      	ldr	r3, [r5, #16]
 8008f56:	b99b      	cbnz	r3, 8008f80 <_vfiprintf_r+0x5c>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f000 f938 	bl	80091d0 <__swsetup_r>
 8008f60:	b170      	cbz	r0, 8008f80 <_vfiprintf_r+0x5c>
 8008f62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f64:	07dc      	lsls	r4, r3, #31
 8008f66:	d504      	bpl.n	8008f72 <_vfiprintf_r+0x4e>
 8008f68:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6c:	b01d      	add	sp, #116	@ 0x74
 8008f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f72:	89ab      	ldrh	r3, [r5, #12]
 8008f74:	0598      	lsls	r0, r3, #22
 8008f76:	d4f7      	bmi.n	8008f68 <_vfiprintf_r+0x44>
 8008f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f7a:	f7ff fa79 	bl	8008470 <__retarget_lock_release_recursive>
 8008f7e:	e7f3      	b.n	8008f68 <_vfiprintf_r+0x44>
 8008f80:	2300      	movs	r3, #0
 8008f82:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f84:	2320      	movs	r3, #32
 8008f86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f8e:	2330      	movs	r3, #48	@ 0x30
 8008f90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009140 <_vfiprintf_r+0x21c>
 8008f94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f98:	f04f 0901 	mov.w	r9, #1
 8008f9c:	4623      	mov	r3, r4
 8008f9e:	469a      	mov	sl, r3
 8008fa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fa4:	b10a      	cbz	r2, 8008faa <_vfiprintf_r+0x86>
 8008fa6:	2a25      	cmp	r2, #37	@ 0x25
 8008fa8:	d1f9      	bne.n	8008f9e <_vfiprintf_r+0x7a>
 8008faa:	ebba 0b04 	subs.w	fp, sl, r4
 8008fae:	d00b      	beq.n	8008fc8 <_vfiprintf_r+0xa4>
 8008fb0:	465b      	mov	r3, fp
 8008fb2:	4622      	mov	r2, r4
 8008fb4:	4629      	mov	r1, r5
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f7ff ffa2 	bl	8008f00 <__sfputs_r>
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	f000 80a7 	beq.w	8009110 <_vfiprintf_r+0x1ec>
 8008fc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fc4:	445a      	add	r2, fp
 8008fc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 809f 	beq.w	8009110 <_vfiprintf_r+0x1ec>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fdc:	f10a 0a01 	add.w	sl, sl, #1
 8008fe0:	9304      	str	r3, [sp, #16]
 8008fe2:	9307      	str	r3, [sp, #28]
 8008fe4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fe8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fea:	4654      	mov	r4, sl
 8008fec:	2205      	movs	r2, #5
 8008fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ff2:	4853      	ldr	r0, [pc, #332]	@ (8009140 <_vfiprintf_r+0x21c>)
 8008ff4:	f7f7 f92c 	bl	8000250 <memchr>
 8008ff8:	9a04      	ldr	r2, [sp, #16]
 8008ffa:	b9d8      	cbnz	r0, 8009034 <_vfiprintf_r+0x110>
 8008ffc:	06d1      	lsls	r1, r2, #27
 8008ffe:	bf44      	itt	mi
 8009000:	2320      	movmi	r3, #32
 8009002:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009006:	0713      	lsls	r3, r2, #28
 8009008:	bf44      	itt	mi
 800900a:	232b      	movmi	r3, #43	@ 0x2b
 800900c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009010:	f89a 3000 	ldrb.w	r3, [sl]
 8009014:	2b2a      	cmp	r3, #42	@ 0x2a
 8009016:	d015      	beq.n	8009044 <_vfiprintf_r+0x120>
 8009018:	9a07      	ldr	r2, [sp, #28]
 800901a:	4654      	mov	r4, sl
 800901c:	2000      	movs	r0, #0
 800901e:	f04f 0c0a 	mov.w	ip, #10
 8009022:	4621      	mov	r1, r4
 8009024:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009028:	3b30      	subs	r3, #48	@ 0x30
 800902a:	2b09      	cmp	r3, #9
 800902c:	d94b      	bls.n	80090c6 <_vfiprintf_r+0x1a2>
 800902e:	b1b0      	cbz	r0, 800905e <_vfiprintf_r+0x13a>
 8009030:	9207      	str	r2, [sp, #28]
 8009032:	e014      	b.n	800905e <_vfiprintf_r+0x13a>
 8009034:	eba0 0308 	sub.w	r3, r0, r8
 8009038:	fa09 f303 	lsl.w	r3, r9, r3
 800903c:	4313      	orrs	r3, r2
 800903e:	9304      	str	r3, [sp, #16]
 8009040:	46a2      	mov	sl, r4
 8009042:	e7d2      	b.n	8008fea <_vfiprintf_r+0xc6>
 8009044:	9b03      	ldr	r3, [sp, #12]
 8009046:	1d19      	adds	r1, r3, #4
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	9103      	str	r1, [sp, #12]
 800904c:	2b00      	cmp	r3, #0
 800904e:	bfbb      	ittet	lt
 8009050:	425b      	neglt	r3, r3
 8009052:	f042 0202 	orrlt.w	r2, r2, #2
 8009056:	9307      	strge	r3, [sp, #28]
 8009058:	9307      	strlt	r3, [sp, #28]
 800905a:	bfb8      	it	lt
 800905c:	9204      	strlt	r2, [sp, #16]
 800905e:	7823      	ldrb	r3, [r4, #0]
 8009060:	2b2e      	cmp	r3, #46	@ 0x2e
 8009062:	d10a      	bne.n	800907a <_vfiprintf_r+0x156>
 8009064:	7863      	ldrb	r3, [r4, #1]
 8009066:	2b2a      	cmp	r3, #42	@ 0x2a
 8009068:	d132      	bne.n	80090d0 <_vfiprintf_r+0x1ac>
 800906a:	9b03      	ldr	r3, [sp, #12]
 800906c:	1d1a      	adds	r2, r3, #4
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	9203      	str	r2, [sp, #12]
 8009072:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009076:	3402      	adds	r4, #2
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009150 <_vfiprintf_r+0x22c>
 800907e:	7821      	ldrb	r1, [r4, #0]
 8009080:	2203      	movs	r2, #3
 8009082:	4650      	mov	r0, sl
 8009084:	f7f7 f8e4 	bl	8000250 <memchr>
 8009088:	b138      	cbz	r0, 800909a <_vfiprintf_r+0x176>
 800908a:	9b04      	ldr	r3, [sp, #16]
 800908c:	eba0 000a 	sub.w	r0, r0, sl
 8009090:	2240      	movs	r2, #64	@ 0x40
 8009092:	4082      	lsls	r2, r0
 8009094:	4313      	orrs	r3, r2
 8009096:	3401      	adds	r4, #1
 8009098:	9304      	str	r3, [sp, #16]
 800909a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800909e:	4829      	ldr	r0, [pc, #164]	@ (8009144 <_vfiprintf_r+0x220>)
 80090a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090a4:	2206      	movs	r2, #6
 80090a6:	f7f7 f8d3 	bl	8000250 <memchr>
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d03f      	beq.n	800912e <_vfiprintf_r+0x20a>
 80090ae:	4b26      	ldr	r3, [pc, #152]	@ (8009148 <_vfiprintf_r+0x224>)
 80090b0:	bb1b      	cbnz	r3, 80090fa <_vfiprintf_r+0x1d6>
 80090b2:	9b03      	ldr	r3, [sp, #12]
 80090b4:	3307      	adds	r3, #7
 80090b6:	f023 0307 	bic.w	r3, r3, #7
 80090ba:	3308      	adds	r3, #8
 80090bc:	9303      	str	r3, [sp, #12]
 80090be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c0:	443b      	add	r3, r7
 80090c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090c4:	e76a      	b.n	8008f9c <_vfiprintf_r+0x78>
 80090c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ca:	460c      	mov	r4, r1
 80090cc:	2001      	movs	r0, #1
 80090ce:	e7a8      	b.n	8009022 <_vfiprintf_r+0xfe>
 80090d0:	2300      	movs	r3, #0
 80090d2:	3401      	adds	r4, #1
 80090d4:	9305      	str	r3, [sp, #20]
 80090d6:	4619      	mov	r1, r3
 80090d8:	f04f 0c0a 	mov.w	ip, #10
 80090dc:	4620      	mov	r0, r4
 80090de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090e2:	3a30      	subs	r2, #48	@ 0x30
 80090e4:	2a09      	cmp	r2, #9
 80090e6:	d903      	bls.n	80090f0 <_vfiprintf_r+0x1cc>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d0c6      	beq.n	800907a <_vfiprintf_r+0x156>
 80090ec:	9105      	str	r1, [sp, #20]
 80090ee:	e7c4      	b.n	800907a <_vfiprintf_r+0x156>
 80090f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80090f4:	4604      	mov	r4, r0
 80090f6:	2301      	movs	r3, #1
 80090f8:	e7f0      	b.n	80090dc <_vfiprintf_r+0x1b8>
 80090fa:	ab03      	add	r3, sp, #12
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	462a      	mov	r2, r5
 8009100:	4b12      	ldr	r3, [pc, #72]	@ (800914c <_vfiprintf_r+0x228>)
 8009102:	a904      	add	r1, sp, #16
 8009104:	4630      	mov	r0, r6
 8009106:	f3af 8000 	nop.w
 800910a:	4607      	mov	r7, r0
 800910c:	1c78      	adds	r0, r7, #1
 800910e:	d1d6      	bne.n	80090be <_vfiprintf_r+0x19a>
 8009110:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009112:	07d9      	lsls	r1, r3, #31
 8009114:	d405      	bmi.n	8009122 <_vfiprintf_r+0x1fe>
 8009116:	89ab      	ldrh	r3, [r5, #12]
 8009118:	059a      	lsls	r2, r3, #22
 800911a:	d402      	bmi.n	8009122 <_vfiprintf_r+0x1fe>
 800911c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800911e:	f7ff f9a7 	bl	8008470 <__retarget_lock_release_recursive>
 8009122:	89ab      	ldrh	r3, [r5, #12]
 8009124:	065b      	lsls	r3, r3, #25
 8009126:	f53f af1f 	bmi.w	8008f68 <_vfiprintf_r+0x44>
 800912a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800912c:	e71e      	b.n	8008f6c <_vfiprintf_r+0x48>
 800912e:	ab03      	add	r3, sp, #12
 8009130:	9300      	str	r3, [sp, #0]
 8009132:	462a      	mov	r2, r5
 8009134:	4b05      	ldr	r3, [pc, #20]	@ (800914c <_vfiprintf_r+0x228>)
 8009136:	a904      	add	r1, sp, #16
 8009138:	4630      	mov	r0, r6
 800913a:	f7ff fc7f 	bl	8008a3c <_printf_i>
 800913e:	e7e4      	b.n	800910a <_vfiprintf_r+0x1e6>
 8009140:	08009565 	.word	0x08009565
 8009144:	0800956f 	.word	0x0800956f
 8009148:	00000000 	.word	0x00000000
 800914c:	08008f01 	.word	0x08008f01
 8009150:	0800956b 	.word	0x0800956b

08009154 <__swbuf_r>:
 8009154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009156:	460e      	mov	r6, r1
 8009158:	4614      	mov	r4, r2
 800915a:	4605      	mov	r5, r0
 800915c:	b118      	cbz	r0, 8009166 <__swbuf_r+0x12>
 800915e:	6a03      	ldr	r3, [r0, #32]
 8009160:	b90b      	cbnz	r3, 8009166 <__swbuf_r+0x12>
 8009162:	f7ff f801 	bl	8008168 <__sinit>
 8009166:	69a3      	ldr	r3, [r4, #24]
 8009168:	60a3      	str	r3, [r4, #8]
 800916a:	89a3      	ldrh	r3, [r4, #12]
 800916c:	071a      	lsls	r2, r3, #28
 800916e:	d501      	bpl.n	8009174 <__swbuf_r+0x20>
 8009170:	6923      	ldr	r3, [r4, #16]
 8009172:	b943      	cbnz	r3, 8009186 <__swbuf_r+0x32>
 8009174:	4621      	mov	r1, r4
 8009176:	4628      	mov	r0, r5
 8009178:	f000 f82a 	bl	80091d0 <__swsetup_r>
 800917c:	b118      	cbz	r0, 8009186 <__swbuf_r+0x32>
 800917e:	f04f 37ff 	mov.w	r7, #4294967295
 8009182:	4638      	mov	r0, r7
 8009184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009186:	6823      	ldr	r3, [r4, #0]
 8009188:	6922      	ldr	r2, [r4, #16]
 800918a:	1a98      	subs	r0, r3, r2
 800918c:	6963      	ldr	r3, [r4, #20]
 800918e:	b2f6      	uxtb	r6, r6
 8009190:	4283      	cmp	r3, r0
 8009192:	4637      	mov	r7, r6
 8009194:	dc05      	bgt.n	80091a2 <__swbuf_r+0x4e>
 8009196:	4621      	mov	r1, r4
 8009198:	4628      	mov	r0, r5
 800919a:	f7ff fdf3 	bl	8008d84 <_fflush_r>
 800919e:	2800      	cmp	r0, #0
 80091a0:	d1ed      	bne.n	800917e <__swbuf_r+0x2a>
 80091a2:	68a3      	ldr	r3, [r4, #8]
 80091a4:	3b01      	subs	r3, #1
 80091a6:	60a3      	str	r3, [r4, #8]
 80091a8:	6823      	ldr	r3, [r4, #0]
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	6022      	str	r2, [r4, #0]
 80091ae:	701e      	strb	r6, [r3, #0]
 80091b0:	6962      	ldr	r2, [r4, #20]
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d004      	beq.n	80091c2 <__swbuf_r+0x6e>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	07db      	lsls	r3, r3, #31
 80091bc:	d5e1      	bpl.n	8009182 <__swbuf_r+0x2e>
 80091be:	2e0a      	cmp	r6, #10
 80091c0:	d1df      	bne.n	8009182 <__swbuf_r+0x2e>
 80091c2:	4621      	mov	r1, r4
 80091c4:	4628      	mov	r0, r5
 80091c6:	f7ff fddd 	bl	8008d84 <_fflush_r>
 80091ca:	2800      	cmp	r0, #0
 80091cc:	d0d9      	beq.n	8009182 <__swbuf_r+0x2e>
 80091ce:	e7d6      	b.n	800917e <__swbuf_r+0x2a>

080091d0 <__swsetup_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4b29      	ldr	r3, [pc, #164]	@ (8009278 <__swsetup_r+0xa8>)
 80091d4:	4605      	mov	r5, r0
 80091d6:	6818      	ldr	r0, [r3, #0]
 80091d8:	460c      	mov	r4, r1
 80091da:	b118      	cbz	r0, 80091e4 <__swsetup_r+0x14>
 80091dc:	6a03      	ldr	r3, [r0, #32]
 80091de:	b90b      	cbnz	r3, 80091e4 <__swsetup_r+0x14>
 80091e0:	f7fe ffc2 	bl	8008168 <__sinit>
 80091e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091e8:	0719      	lsls	r1, r3, #28
 80091ea:	d422      	bmi.n	8009232 <__swsetup_r+0x62>
 80091ec:	06da      	lsls	r2, r3, #27
 80091ee:	d407      	bmi.n	8009200 <__swsetup_r+0x30>
 80091f0:	2209      	movs	r2, #9
 80091f2:	602a      	str	r2, [r5, #0]
 80091f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f8:	81a3      	strh	r3, [r4, #12]
 80091fa:	f04f 30ff 	mov.w	r0, #4294967295
 80091fe:	e033      	b.n	8009268 <__swsetup_r+0x98>
 8009200:	0758      	lsls	r0, r3, #29
 8009202:	d512      	bpl.n	800922a <__swsetup_r+0x5a>
 8009204:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009206:	b141      	cbz	r1, 800921a <__swsetup_r+0x4a>
 8009208:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800920c:	4299      	cmp	r1, r3
 800920e:	d002      	beq.n	8009216 <__swsetup_r+0x46>
 8009210:	4628      	mov	r0, r5
 8009212:	f7ff f94d 	bl	80084b0 <_free_r>
 8009216:	2300      	movs	r3, #0
 8009218:	6363      	str	r3, [r4, #52]	@ 0x34
 800921a:	89a3      	ldrh	r3, [r4, #12]
 800921c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	2300      	movs	r3, #0
 8009224:	6063      	str	r3, [r4, #4]
 8009226:	6923      	ldr	r3, [r4, #16]
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	89a3      	ldrh	r3, [r4, #12]
 800922c:	f043 0308 	orr.w	r3, r3, #8
 8009230:	81a3      	strh	r3, [r4, #12]
 8009232:	6923      	ldr	r3, [r4, #16]
 8009234:	b94b      	cbnz	r3, 800924a <__swsetup_r+0x7a>
 8009236:	89a3      	ldrh	r3, [r4, #12]
 8009238:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800923c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009240:	d003      	beq.n	800924a <__swsetup_r+0x7a>
 8009242:	4621      	mov	r1, r4
 8009244:	4628      	mov	r0, r5
 8009246:	f000 f88b 	bl	8009360 <__smakebuf_r>
 800924a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924e:	f013 0201 	ands.w	r2, r3, #1
 8009252:	d00a      	beq.n	800926a <__swsetup_r+0x9a>
 8009254:	2200      	movs	r2, #0
 8009256:	60a2      	str	r2, [r4, #8]
 8009258:	6962      	ldr	r2, [r4, #20]
 800925a:	4252      	negs	r2, r2
 800925c:	61a2      	str	r2, [r4, #24]
 800925e:	6922      	ldr	r2, [r4, #16]
 8009260:	b942      	cbnz	r2, 8009274 <__swsetup_r+0xa4>
 8009262:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009266:	d1c5      	bne.n	80091f4 <__swsetup_r+0x24>
 8009268:	bd38      	pop	{r3, r4, r5, pc}
 800926a:	0799      	lsls	r1, r3, #30
 800926c:	bf58      	it	pl
 800926e:	6962      	ldrpl	r2, [r4, #20]
 8009270:	60a2      	str	r2, [r4, #8]
 8009272:	e7f4      	b.n	800925e <__swsetup_r+0x8e>
 8009274:	2000      	movs	r0, #0
 8009276:	e7f7      	b.n	8009268 <__swsetup_r+0x98>
 8009278:	200000d4 	.word	0x200000d4

0800927c <_raise_r>:
 800927c:	291f      	cmp	r1, #31
 800927e:	b538      	push	{r3, r4, r5, lr}
 8009280:	4605      	mov	r5, r0
 8009282:	460c      	mov	r4, r1
 8009284:	d904      	bls.n	8009290 <_raise_r+0x14>
 8009286:	2316      	movs	r3, #22
 8009288:	6003      	str	r3, [r0, #0]
 800928a:	f04f 30ff 	mov.w	r0, #4294967295
 800928e:	bd38      	pop	{r3, r4, r5, pc}
 8009290:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009292:	b112      	cbz	r2, 800929a <_raise_r+0x1e>
 8009294:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009298:	b94b      	cbnz	r3, 80092ae <_raise_r+0x32>
 800929a:	4628      	mov	r0, r5
 800929c:	f000 f830 	bl	8009300 <_getpid_r>
 80092a0:	4622      	mov	r2, r4
 80092a2:	4601      	mov	r1, r0
 80092a4:	4628      	mov	r0, r5
 80092a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092aa:	f000 b817 	b.w	80092dc <_kill_r>
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d00a      	beq.n	80092c8 <_raise_r+0x4c>
 80092b2:	1c59      	adds	r1, r3, #1
 80092b4:	d103      	bne.n	80092be <_raise_r+0x42>
 80092b6:	2316      	movs	r3, #22
 80092b8:	6003      	str	r3, [r0, #0]
 80092ba:	2001      	movs	r0, #1
 80092bc:	e7e7      	b.n	800928e <_raise_r+0x12>
 80092be:	2100      	movs	r1, #0
 80092c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092c4:	4620      	mov	r0, r4
 80092c6:	4798      	blx	r3
 80092c8:	2000      	movs	r0, #0
 80092ca:	e7e0      	b.n	800928e <_raise_r+0x12>

080092cc <raise>:
 80092cc:	4b02      	ldr	r3, [pc, #8]	@ (80092d8 <raise+0xc>)
 80092ce:	4601      	mov	r1, r0
 80092d0:	6818      	ldr	r0, [r3, #0]
 80092d2:	f7ff bfd3 	b.w	800927c <_raise_r>
 80092d6:	bf00      	nop
 80092d8:	200000d4 	.word	0x200000d4

080092dc <_kill_r>:
 80092dc:	b538      	push	{r3, r4, r5, lr}
 80092de:	4d07      	ldr	r5, [pc, #28]	@ (80092fc <_kill_r+0x20>)
 80092e0:	2300      	movs	r3, #0
 80092e2:	4604      	mov	r4, r0
 80092e4:	4608      	mov	r0, r1
 80092e6:	4611      	mov	r1, r2
 80092e8:	602b      	str	r3, [r5, #0]
 80092ea:	f7f7 fd93 	bl	8000e14 <_kill>
 80092ee:	1c43      	adds	r3, r0, #1
 80092f0:	d102      	bne.n	80092f8 <_kill_r+0x1c>
 80092f2:	682b      	ldr	r3, [r5, #0]
 80092f4:	b103      	cbz	r3, 80092f8 <_kill_r+0x1c>
 80092f6:	6023      	str	r3, [r4, #0]
 80092f8:	bd38      	pop	{r3, r4, r5, pc}
 80092fa:	bf00      	nop
 80092fc:	20000620 	.word	0x20000620

08009300 <_getpid_r>:
 8009300:	f7f7 bd80 	b.w	8000e04 <_getpid>

08009304 <_malloc_usable_size_r>:
 8009304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009308:	1f18      	subs	r0, r3, #4
 800930a:	2b00      	cmp	r3, #0
 800930c:	bfbc      	itt	lt
 800930e:	580b      	ldrlt	r3, [r1, r0]
 8009310:	18c0      	addlt	r0, r0, r3
 8009312:	4770      	bx	lr

08009314 <__swhatbuf_r>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	460c      	mov	r4, r1
 8009318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931c:	2900      	cmp	r1, #0
 800931e:	b096      	sub	sp, #88	@ 0x58
 8009320:	4615      	mov	r5, r2
 8009322:	461e      	mov	r6, r3
 8009324:	da0d      	bge.n	8009342 <__swhatbuf_r+0x2e>
 8009326:	89a3      	ldrh	r3, [r4, #12]
 8009328:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800932c:	f04f 0100 	mov.w	r1, #0
 8009330:	bf14      	ite	ne
 8009332:	2340      	movne	r3, #64	@ 0x40
 8009334:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009338:	2000      	movs	r0, #0
 800933a:	6031      	str	r1, [r6, #0]
 800933c:	602b      	str	r3, [r5, #0]
 800933e:	b016      	add	sp, #88	@ 0x58
 8009340:	bd70      	pop	{r4, r5, r6, pc}
 8009342:	466a      	mov	r2, sp
 8009344:	f000 f848 	bl	80093d8 <_fstat_r>
 8009348:	2800      	cmp	r0, #0
 800934a:	dbec      	blt.n	8009326 <__swhatbuf_r+0x12>
 800934c:	9901      	ldr	r1, [sp, #4]
 800934e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009352:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009356:	4259      	negs	r1, r3
 8009358:	4159      	adcs	r1, r3
 800935a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800935e:	e7eb      	b.n	8009338 <__swhatbuf_r+0x24>

08009360 <__smakebuf_r>:
 8009360:	898b      	ldrh	r3, [r1, #12]
 8009362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009364:	079d      	lsls	r5, r3, #30
 8009366:	4606      	mov	r6, r0
 8009368:	460c      	mov	r4, r1
 800936a:	d507      	bpl.n	800937c <__smakebuf_r+0x1c>
 800936c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	6123      	str	r3, [r4, #16]
 8009374:	2301      	movs	r3, #1
 8009376:	6163      	str	r3, [r4, #20]
 8009378:	b003      	add	sp, #12
 800937a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800937c:	ab01      	add	r3, sp, #4
 800937e:	466a      	mov	r2, sp
 8009380:	f7ff ffc8 	bl	8009314 <__swhatbuf_r>
 8009384:	9f00      	ldr	r7, [sp, #0]
 8009386:	4605      	mov	r5, r0
 8009388:	4639      	mov	r1, r7
 800938a:	4630      	mov	r0, r6
 800938c:	f7ff f904 	bl	8008598 <_malloc_r>
 8009390:	b948      	cbnz	r0, 80093a6 <__smakebuf_r+0x46>
 8009392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009396:	059a      	lsls	r2, r3, #22
 8009398:	d4ee      	bmi.n	8009378 <__smakebuf_r+0x18>
 800939a:	f023 0303 	bic.w	r3, r3, #3
 800939e:	f043 0302 	orr.w	r3, r3, #2
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	e7e2      	b.n	800936c <__smakebuf_r+0xc>
 80093a6:	89a3      	ldrh	r3, [r4, #12]
 80093a8:	6020      	str	r0, [r4, #0]
 80093aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093ae:	81a3      	strh	r3, [r4, #12]
 80093b0:	9b01      	ldr	r3, [sp, #4]
 80093b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093b6:	b15b      	cbz	r3, 80093d0 <__smakebuf_r+0x70>
 80093b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093bc:	4630      	mov	r0, r6
 80093be:	f000 f81d 	bl	80093fc <_isatty_r>
 80093c2:	b128      	cbz	r0, 80093d0 <__smakebuf_r+0x70>
 80093c4:	89a3      	ldrh	r3, [r4, #12]
 80093c6:	f023 0303 	bic.w	r3, r3, #3
 80093ca:	f043 0301 	orr.w	r3, r3, #1
 80093ce:	81a3      	strh	r3, [r4, #12]
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	431d      	orrs	r5, r3
 80093d4:	81a5      	strh	r5, [r4, #12]
 80093d6:	e7cf      	b.n	8009378 <__smakebuf_r+0x18>

080093d8 <_fstat_r>:
 80093d8:	b538      	push	{r3, r4, r5, lr}
 80093da:	4d07      	ldr	r5, [pc, #28]	@ (80093f8 <_fstat_r+0x20>)
 80093dc:	2300      	movs	r3, #0
 80093de:	4604      	mov	r4, r0
 80093e0:	4608      	mov	r0, r1
 80093e2:	4611      	mov	r1, r2
 80093e4:	602b      	str	r3, [r5, #0]
 80093e6:	f7f7 fd75 	bl	8000ed4 <_fstat>
 80093ea:	1c43      	adds	r3, r0, #1
 80093ec:	d102      	bne.n	80093f4 <_fstat_r+0x1c>
 80093ee:	682b      	ldr	r3, [r5, #0]
 80093f0:	b103      	cbz	r3, 80093f4 <_fstat_r+0x1c>
 80093f2:	6023      	str	r3, [r4, #0]
 80093f4:	bd38      	pop	{r3, r4, r5, pc}
 80093f6:	bf00      	nop
 80093f8:	20000620 	.word	0x20000620

080093fc <_isatty_r>:
 80093fc:	b538      	push	{r3, r4, r5, lr}
 80093fe:	4d06      	ldr	r5, [pc, #24]	@ (8009418 <_isatty_r+0x1c>)
 8009400:	2300      	movs	r3, #0
 8009402:	4604      	mov	r4, r0
 8009404:	4608      	mov	r0, r1
 8009406:	602b      	str	r3, [r5, #0]
 8009408:	f7f7 fd74 	bl	8000ef4 <_isatty>
 800940c:	1c43      	adds	r3, r0, #1
 800940e:	d102      	bne.n	8009416 <_isatty_r+0x1a>
 8009410:	682b      	ldr	r3, [r5, #0]
 8009412:	b103      	cbz	r3, 8009416 <_isatty_r+0x1a>
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	bd38      	pop	{r3, r4, r5, pc}
 8009418:	20000620 	.word	0x20000620

0800941c <_init>:
 800941c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941e:	bf00      	nop
 8009420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009422:	bc08      	pop	{r3}
 8009424:	469e      	mov	lr, r3
 8009426:	4770      	bx	lr

08009428 <_fini>:
 8009428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800942a:	bf00      	nop
 800942c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800942e:	bc08      	pop	{r3}
 8009430:	469e      	mov	lr, r3
 8009432:	4770      	bx	lr
