
<html><head><title>Benefits of Using Real Number Modeling</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668823" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Benefits of Using Real Number Modeling" />
<meta name="Keywords" content="Benefits of Using Real Number Modeling,Benefits of RNM" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Analog Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling,Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668823" />
<meta name="NextFile" content="A_RVM-Based_Workflow.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Introduction_to_Real_Number_Modeling.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Benefits of Using Real Number Modeling" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Introduction_to_Real_Number_Modeling.html" title="Introduction_to_Real_Number_Modeling">Introduction_to_Real_Number_Mo ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="A_RVM-Based_Workflow.html" title="A_RVM-Based_Workflow">A_RVM-Based_Workflow</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Benefits of Using Real Number Modeling</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>RNM is a mixed approach, borrowing concepts from analog and digital simulation domain. The values are continuous, floating-point (real) numbers, as in the analog world. However, time is discrete, implying that the real signals change values based on discrete events. In this approach, we apply the signal flow concept so that the digital engine can solve the RVM system without support of the analog solver. This ensures high simulation performance in the range of a normal digital simulation and orders of magnitudes higher than the analog simulation speed.</p>

<p>The following lists the simulation performance, accuracy, and modeling effort, for the analog subsystem, common levels of abstraction:</p>
<ul><li>Extracted transistor netlist including parasitic elements<ul><li>Post layout representation</li><li>Highest level of accuracy that can be achieved in circuit-level simulation</li><li>Huge amount of devices</li><li>Low simulation performance</li></ul></li><li>Transistor-level representation,<ul><li>SPICE-level simulation<ul><li>Nominal reference for analog simulation</li><li>Often used as &#8220;golden&#8221; simulation reference</li></ul></li><li>Fast SPICE simulation<ul><li>Trade off between accuracy and speed</li><li>Mostly close to SPICE-level simulation accuracy</li><li>Simulation speedup compared to classical SPICE in the range of 20x</li></ul></li></ul></li><li>Analog behavioral modeling<ul><li>Conservative behavioral models using voltages and currents</li><li>Written in Verilog-A, Verilog-AMS, or VHDL-AMS</li><li>Typical speedup compared to classical SPICE in the range of 5-100x</li></ul></li><li>Real Nummber modeling<ul><li>Continuous value, discrete time (event-based) models</li><li>Signal flow models</li><li>Written in Verilog-AMS, VHDL, SystemVerilog, e</li><li>Maintaining analog-like behavior</li><li>Can be solved in digital simulation kernel</li><li>Simulation performance close to digital speed</li><li>Compared to classical SPICE approach, a performance improvement of 100000-1000000x can be achieved</li></ul></li><li>Pure digital model<ul><li>Digital model for analog blocks</li><li>Written in Verilog, SystemVerilog, and VHDL</li><li>Analog signal represented as single logic value: very poor representation of analog behavior but potentially sufficient for connectivity type of checks</li><li>Analog signal represented as logic bus: similar accuracy as RVM, however, no match between digital and analog implementation (bus vs. scalar wire)</li></ul></li></ul>
<p>The gain in simulation performance and reduction in accuracy are highly dependent on the application. There is no general recommendation on what level of abstraction might be useful. This heavily depends on the verification goals</p>

<p>Additionally, RVM opens up the possibility of connecting with other advanced verification technologies, without the difficulty of interfacing with the analog engine or defining new semantics to deal with the analog values, such as:</p>
<ul><li>Assertion-based verification</li><li>Metric-driven verification (randomization, coverage, and assertion-based)</li><li>Higher-level verification languages, such as SystemVerilog and e</li></ul>
<p>The following figure shows a general trend in the accuracy/performance tradeoff. The numbers are generic and can vary significantly for different applications.</p>
<span class="content-title" id="Figure-1.1"><strong>Figure 1.1:</strong> Model Accuracy Versus Performance Gain</span>
<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498752/443498753.png" data-linked-resource-container-id="443498752" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-4-14_13-5-42.png" data-linked-resource-id="443498753" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/443498752/443498753.png" width="555" /></span></p>

<p>Classical SPICE-level simulations are used as golden reference simulation. Fast SPICE engines reach the same accuracy but can also trade-off some accuracy for speed (mainly fast SPICE). Analog behavioral modeling provides a large range of capabilities, reaching from high accuracy to high performance. However, it should be noted that a low-performance, low- accuracy model is a potential risk for inexperienced modelers. In particular, convergence issues caused by over-idealized models might slow down the overall simulation significantly. This may result in a performance decrease rather than the expected simulation speed improvement.</p>

<p>As mentioned earlier, RVM provides high simulation performance but restricts the model accuracy at the same time. Finally, pure digital model can be very inaccurate but might be sufficient for verification tasks including connectivity checks.</p>

<p>The following figure illustrates the general trends in the&#160;effort required to set up a simulation or create the model.&#160;</p>
<span class="content-title" id="Figure-1.2"><strong>Figure 1.2:</strong> Model Accuracy Versus Performnace Gain</span>
<p><br /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498752/443498754.png" data-linked-resource-container-id="443498752" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2020-4-8_14-24-17.png" data-linked-resource-id="443498754" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/443498752/443498754.png" width="377" /></span></p>

<p>As SPICE simulations are reference simulations, these are always executed and the effort to run this simulation must always be taken into account. Turbo SPICE and APS setup require only one additional option (<code>+aps</code>); so no additional work is required. Since FastSpice simulations require a detailed control on speed vs. accuracy, on a block-level basis, some amount of setup effort and understanding of the design is required.</p>

<p>Analog behavioral model creation effort can range from hours to days and possibly weeks to become a good behavioral model. RNM is inherently restricted to the signal flow approach and analog convergence is not an issue. Consequently, the modeling effort is significantly lower as compared to analog behavioral models. More importantly, the design&#160;engineer does not need to learn a new language to create real number models. Therefore, the ramp-up time to create these models is much lower than creating analog behavioral models. On the other hand, pure digital models &#8211; not using RNM &#8211; do have significant drawbacks in terms of functionality that limit the use for analog models.</p>

<p>Behavioral models can also be differentiated by the modeling goal. A performance-oriented model needs to precisely capture critical behavior, which is necessary to efficiently explore the design space and make implementation trade-offs. Functional models capture the actual circuit behavior only to the detail needed to verify the correct design functionally. Both types of models are found in top-down and bottom-up modeling. However, the top-level functional verification is far more common in bottom-up modeling where it is used to perform the final design verification prior to tape-out. For example, the functional verification model can be used to study dynamic closed-loop functionality between the RF and digital baseband ICs, whereas a performance-oriented model of an RF block can be used for cascaded measurements, such as IP3 and explore system-level metrics, such as bit error rate and error vector magnitude.</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Introduction_to_Real_Number_Modeling.html" id="prev" title="Introduction_to_Real_Number_Modeling">Introduction_to_Real_Number_Mo ...</a></em></b><b><em><a href="A_RVM-Based_Workflow.html" id="nex" title="A_RVM-Based_Workflow">A_RVM-Based_Workflow</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>