#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug  9 19:30:16 2019
# Process ID: 6792
# Current directory: D:/Dropbox/Git/VHDL/I2S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\Dropbox\Git\VHDL\I2S\I2S_Audio.xpr
# Log file: D:/Dropbox/Git/VHDL/I2S/vivado.log
# Journal file: D:/Dropbox/Git/VHDL/I2S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sim_1/new/Testbench.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dropbox/Git/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0_pkg.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/9e83/hdl/axi4stream_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0.sv'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 651.465 ; gain = 81.641
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/DataROM/ip/DataROM_AXI4S_ROM_0_1/DataROM_AXI4S_ROM_0_1.dcp' for cell 'AudioData/SineROM'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.dcp' for cell 'InputClock/ClockingWIzard'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, InputClock/ClockingWIzard/inst/clkin1_ibufg, from the path connected to top-level port: Clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'InputClock/ClockingWIzard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0_board.xdc] for cell 'InputClock/ClockingWIzard/inst'
Finished Parsing XDC File [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0_board.xdc] for cell 'InputClock/ClockingWIzard/inst'
Parsing XDC File [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.xdc] for cell 'InputClock/ClockingWIzard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1558.402 ; gain = 555.746
Finished Parsing XDC File [d:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/ClockGeneration/ip/ClockGeneration_clk_wiz_0_0/ClockGeneration_clk_wiz_0_0.xdc] for cell 'InputClock/ClockingWIzard/inst'
Parsing XDC File [D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/constrs_1/new/I2S.xdc]
Finished Parsing XDC File [D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/constrs_1/new/I2S.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1560.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1580.855 ; gain = 853.219
INFO: [SIM-utils-24] Writing simulation netlist file for design 'Synth'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim/Testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim/Testbench_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim/Testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim/Testbench_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim/Testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGeneration
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0_ClockGeneration_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__AXI4S_ROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__ROM
INFO: [VRFC 10-311] analyzing module I2S
INFO: [VRFC 10-311] analyzing module I2S_Transmitter
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1373ad8eeec64879b2832be90845986e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot Testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_time_synth.sdf", for root module "Testbench/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_time_synth.sdf", for root module "Testbench/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__ROM
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__AXI4S_ROM
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1
Compiling module xil_defaultlib.DataROM
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.I2S_Transmitter
Compiling module xil_defaultlib.I2S
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.75...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0_Cloc...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0
Compiling module xil_defaultlib.ClockGeneration
Compiling module xil_defaultlib.Top
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_time_synth -key {Post-Synthesis:sim_2:Timing:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ClockGeneration.protoinst" -protoinst "protoinst_files/DataROM.protoinst" -view {D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ClockGeneration.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DataROM.protoinst
Time resolution is 1 ps
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
WARNING: Simulation object /Testbench/UUT/TLAST was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_1_Full was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BytesInFIFO_1 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_1 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/ReadCounter was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_0_Full was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BytesInFIFO_0 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_0 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BitCounter was not found in the design.
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3 ms
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 505438211 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[1]/TChk153_3009 at time 611558234 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 611558234 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1651270258 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1757390281 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 1757390281 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[1]/TChk153_3009 at time 1882390141 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 1882390141 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:53 ; elapsed = 00:07:19 . Memory (MB): peak = 1616.766 ; gain = 18.953
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:58 ; elapsed = 00:07:22 . Memory (MB): peak = 1616.766 ; gain = 19.844
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:02:29 ; elapsed = 00:07:57 . Memory (MB): peak = 1616.766 ; gain = 889.129
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj Testbench_vlog.prj"
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1373ad8eeec64879b2832be90845986e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_2:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ClockGeneration.protoinst" -protoinst "protoinst_files/DataROM.protoinst" -view {D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ClockGeneration.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DataROM.protoinst
Time resolution is 1 ps
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1619.652 ; gain = 2.043
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1619.652 ; gain = 2.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3 ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 1619.652 ; gain = 2.887
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'InputClock/ClockingWIzard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1807.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1807.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1807.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'Impl'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_4 -L xilinx_vip -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGeneration
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module ClockGeneration_clk_wiz_0_0_ClockGeneration_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module DataROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__AXI4S_ROM
INFO: [VRFC 10-311] analyzing module DataROM_AXI4S_ROM_0_1__ROM
INFO: [VRFC 10-311] analyzing module I2S
INFO: [VRFC 10-311] analyzing module I2S_Transmitter
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1373ad8eeec64879b2832be90845986e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot Testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_time_impl.sdf", for root module "Testbench/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_time_impl.sdf", for root module "Testbench/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__ROM
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__AXI4S_ROM
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1
Compiling module xil_defaultlib.DataROM
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.I2S_Transmitter
Compiling module xil_defaultlib.I2S
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.75...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0_Cloc...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0
Compiling module xil_defaultlib.ClockGeneration
Compiling module xil_defaultlib.Top
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2086.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_time_impl -key {Post-Implementation:sim_2:Timing:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/ClockGeneration.protoinst" -protoinst "protoinst_files/DataROM.protoinst" -view {D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ClockGeneration.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DataROM.protoinst
Time resolution is 1 ps
open_wave_config D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/Testbench.wcfg
WARNING: Simulation object /Testbench/UUT/TLAST was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_1_Full was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BytesInFIFO_1 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_1 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/ReadCounter was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_0_Full was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BytesInFIFO_0 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/FIFO_0 was not found in the design.
WARNING: Simulation object /Testbench/UUT/I2S_Transmitter/BitCounter was not found in the design.
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3 ms
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 338775945 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 463775805 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 965727941 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 1090727801 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1340727882 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1609607852 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 2236559848 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[1]/TChk153_3009 at time 2236559924 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:26 ; elapsed = 00:07:01 . Memory (MB): peak = 2483.520 ; gain = 396.891
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:28 ; elapsed = 00:07:03 . Memory (MB): peak = 2483.520 ; gain = 396.938
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:37 ; elapsed = 00:07:22 . Memory (MB): peak = 2483.520 ; gain = 860.152
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Dropbox/Git/Zybo/Examples/XADC/XADC.xpr
INFO: [Project 1-313] Project file moved from '/home/daniel/Schreibtisch/Git/Zybo/Examples/XADC' since last save.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.37) then the current supported version (0.36).
Data could be potentially be lost
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
CRITICAL WARNING: [Project 1-192] Failed to load run XADC_xadc_wiz_0_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run XADC_XADC_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run XADC_xadc_wiz_0_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run XADC_XADC_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dropbox/Git/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/hdl/verilog/XADC_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/ps7_init.html'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/XADC_processing_system7_0_0.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_processing_system7_0_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_xadc_wiz_0_0/XADC_xadc_wiz_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'XADC_xadc_wiz_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'XADC_xadc_wiz_0_0'. Error reading project file(s).
WARNING: [IP_Flow 19-3664] IP 'XADC_rst_ps7_0_50M_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_rst_ps7_0_50M_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0/XADC_XADC_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'XADC_XADC_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'XADC_XADC_0'. Error reading project file(s).
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0_1/XADC_XADC_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'XADC_XADC_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'XADC_XADC_0'. Error reading project file(s).
WARNING: [IP_Flow 19-3664] IP 'XADC_auto_pc_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_auto_pc_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_auto_pc_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'XADC_auto_pc_0' generated file not found 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1663] The design 'XADC.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'XADC.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
XADC_auto_pc_0
XADC_processing_system7_0_0
XADC_ps7_0_axi_periph_0
XADC_rst_ps7_0_50M_0
XADC_XADC_0

WARNING: [Project 1-231] Project 'XADC.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2483.520 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as XADC D:/Dropbox/Git/Zybo/XADC -force
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.so' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.so'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.dll' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libps7.dll'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.so' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.so'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.dll' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/libremoteport.dll'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/XADC_processing_system7_0_0.sv' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/sim/XADC_processing_system7_0_0.sv'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_stub.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_sim_netlist.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/hdl/verilog/XADC_processing_system7_0_0.hwdef' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/hdl/verilog/XADC_processing_system7_0_0.hwdef'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/ps7_init.html' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/ps7_init.html'
WARNING: [IP_Flow 19-2162] IP 'XADC_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'XADC_ps7_0_axi_periph_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_stub.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_sim_netlist.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_rst_ps7_0_50M_0/XADC_rst_ps7_0_50M_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ipshared/ec67/hdl/axi_infrastructure_v1_1_0.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_sim_netlist.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'd:/Dropbox/Git/Zybo/Examples/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_stub.vhdl' to 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_stub.vhdl'
WARNING: [IP_Flow 19-2162] IP 'XADC_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'XADC_auto_pc_0' (customized with software release 2019.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'XADC.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
XADC_ps7_0_axi_periph_0
XADC_auto_pc_0

save_project_as: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2483.520 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_XADC_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_XADC_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'XADC_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'XADC_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_xadc_wiz_0_0/XADC_xadc_wiz_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0/XADC_XADC_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0_1/XADC_XADC_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0_2/XADC_XADC_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.37) then the current supported version (0.36).
Data could be potentially be lost
ERROR: [Runs 36-378] The checkpoint 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_processing_system7_0_0/XADC_processing_system7_0_0.dcp' was created with 'Vivado v2019.1 (64-bit)', and cannot be opened in this version.
reset_target all [get_files  D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd]
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
XADC_ps7_0_axi_periph_0
XADC_auto_pc_0

export_ip_user_files -of_objects  [get_files  D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd]
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'XADC_xadc_wiz_0_0'. Sub-design: 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_xadc_wiz_0_0/XADC_xadc_wiz_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'XADC_XADC_0'. Sub-design: 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_XADC_0/XADC_XADC_0.xci'.
open_bd_design {D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ProcessingSystem
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - AXI_Lite
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - ProcessorReset
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - XADC
Successfully read diagram <XADC> from BD file <D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.520 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_interconnect:2.1 [get_ips  XADC_ps7_0_axi_periph_0] -log ip_upgrade.log
Upgrading 'D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd'
INFO: [IP_Flow 19-3422] Upgraded XADC_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 20 to revision 19
Wrote  : <D:\Dropbox\Git\Zybo\XADC\XADC.srcs\sources_1\bd\XADC\XADC.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Dropbox/Git/Zybo/XADC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips XADC_ps7_0_axi_periph_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-927] Following properties on pin /XADC/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=XADC_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\Dropbox\Git\Zybo\XADC\XADC.srcs\sources_1\bd\XADC\XADC.bd> 
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/synth/XADC.vhd
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/sim/XADC.vhd
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hdl/XADC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProcessingSystem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProcessorReset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block XADC .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Lite/s00_couplers/auto_pc .
Exporting to file D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hw_handoff/XADC.hwh
Generated Block Design Tcl file D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hw_handoff/XADC_bd.tcl
Generated Hardware Definition File D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/synth/XADC.hwdef
[Fri Aug  9 19:50:09 2019] Launched XADC_XADC_0_synth_1, XADC_xadc_wiz_0_0_synth_1, XADC_rst_ps7_0_50M_0_synth_1, XADC_processing_system7_0_0_synth_1, XADC_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
XADC_XADC_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_XADC_0_synth_1/runme.log
XADC_xadc_wiz_0_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_xadc_wiz_0_0_synth_1/runme.log
XADC_rst_ps7_0_50M_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_rst_ps7_0_50M_0_synth_1/runme.log
XADC_processing_system7_0_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_processing_system7_0_0_synth_1/runme.log
XADC_auto_pc_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_auto_pc_0_synth_1/runme.log
synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/synth_1/runme.log
[Fri Aug  9 19:50:09 2019] Launched impl_1...
Run output will be captured here: D:/Dropbox/Git/Zybo/XADC/XADC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2483.520 ; gain = 0.000
open_bd_design {D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/XADC.bd}
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_nets Vaux14_0_1] [get_bd_cells XADC]
report_ip_status -name ip_status 
WARNING: [filemgmt 20-645] DesignGraph 'sources_1-0-27-XADC-9-XADC_XADC_0' already exists.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/ProcessingSystem/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/ProcessingSystem/FCLK_CLK0 (100 MHz)} Master {/ProcessingSystem/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} intc_ip {/AXI_Lite} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
</xadc_wiz_0/s_axi_lite/Reg> is being mapped into </ProcessingSystem/Data> at <0x43C00000 [ 64K ]>
delete_bd_objs [get_bd_intf_ports Vaux14]
connect_bd_intf_net [get_bd_intf_ports Vp_Vn] [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Dropbox\Git\Zybo\XADC\XADC.srcs\sources_1\bd\XADC\XADC.bd> 
Wrote  : <D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ui/bd_5b421a28.ui> 
set_property name XADC [get_bd_cells xadc_wiz_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:\Dropbox\Git\Zybo\XADC\XADC.srcs\sources_1\bd\XADC\XADC.bd> 
reset_run synth_1
reset_run XADC_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-927] Following properties on pin /XADC/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=XADC_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:\Dropbox\Git\Zybo\XADC\XADC.srcs\sources_1\bd\XADC\XADC.bd> 
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/synth/XADC.vhd
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/sim/XADC.vhd
VHDL Output written to : D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hdl/XADC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProcessingSystem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProcessorReset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block XADC .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/ip/XADC_auto_pc_0/XADC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Lite/s00_couplers/auto_pc .
Exporting to file D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hw_handoff/XADC.hwh
Generated Block Design Tcl file D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/hw_handoff/XADC_bd.tcl
Generated Hardware Definition File D:/Dropbox/Git/Zybo/XADC/XADC.srcs/sources_1/bd/XADC/synth/XADC.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP XADC_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 1.898 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP XADC_processing_system7_0_0, cache-ID = f92f7e1a40963ecb; cache size = 1.898 MB.
[Fri Aug  9 19:53:21 2019] Launched XADC_xadc_wiz_0_0_synth_1, XADC_processing_system7_0_0_synth_1, XADC_XADC_0_synth_1, synth_1...
Run output will be captured here:
XADC_xadc_wiz_0_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_xadc_wiz_0_0_synth_1/runme.log
XADC_processing_system7_0_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_processing_system7_0_0_synth_1/runme.log
XADC_XADC_0_synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/XADC_XADC_0_synth_1/runme.log
synth_1: D:/Dropbox/Git/Zybo/XADC/XADC.runs/synth_1/runme.log
[Fri Aug  9 19:53:22 2019] Launched impl_1...
Run output will be captured here: D:/Dropbox/Git/Zybo/XADC/XADC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2483.520 ; gain = 0.000
close_project
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sim_1/new/Testbench.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dropbox/Git/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0_pkg.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/9e83/hdl/axi4stream_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0.sv'. Please regenerate to continue.
update_compile_order -fileset sources_1
set_property STEPS.OPT_DESIGN.IS_ENABLED true [get_runs Impl]
reset_run Impl
launch_runs Impl -to_step write_bitstream -jobs 4
[Fri Aug  9 20:51:48 2019] Launched Impl...
Run output will be captured here: D:/Dropbox/Git/VHDL/I2S/I2S_Audio.runs/Impl/runme.log
close_project
create_project project_1 D:/Downloads/project_1 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
set_property target_language VHDL [current_project]
file mkdir D:/Downloads/project_1/project_1.srcs/sources_1/new
close [ open D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd w ]
add_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/Downloads/project_1/project_1.srcs/sources_1/new/Bla.vhd w ]
add_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Bla.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd] -no_script -reset -force -quiet
remove_files  D:/Downloads/project_1/project_1.srcs/sources_1/new/Test.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Aug  9 20:56:11 2019] Launched synth_1...
Run output will be captured here: D:/Downloads/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  9 21:01:53 2019] Launched synth_1...
Run output will be captured here: D:/Downloads/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_project
open_project D:/Dropbox/Git/VHDL/I2S/I2S_Audio.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sim_1/new/Testbench.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dropbox/Git/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0_pkg.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ipshared/9e83/hdl/axi4stream_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'StreamWriter_axi4stream_vip_0_0' generated file not found 'd:/Dropbox/Git/VHDL/I2S/I2S_Audio.srcs/sources_1/bd/StreamWriter/ip/StreamWriter_axi4stream_vip_0_0/sim/StreamWriter_axi4stream_vip_0_0.sv'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'InputClock/ClockingWIzard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2483.520 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2483.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2483.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'Impl'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dropbox/Git/VHDL/I2S/I2S_Audio.sim/sim_2/impl/timing/xsim/Testbench_time_impl.sdf"
