/*                                                                      
 Copyright 2019 Blue Liang, liangkangnan@163.com
                                                                         
 Licensed under the Apache License, Version 2.0 (the "License");         
 you may not use this file except in compliance with the License.        
 You may obtain a copy of the License at                                 
                                                                         
     http://www.apache.org/licenses/LICENSE-2.0                          
                                                                         
 Unless required by applicable law or agreed to in writing, software    
 distributed under the License is distributed on an "AS IS" BASIS,       
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and     
 limitations under the License.                                          
 */

`include "defines.v"

// æ‰§è¡Œæ¨¡å—
// çº¯ç»„åˆé€»è¾‘ç”µè·¯
module ex (

    input wire rst,

    // from id_ex
    input wire [    `InstBus] inst_i,        // æŒ‡ä»¤å†…å®¹
    input wire [`InstAddrBus] inst_addr_i,   // æŒ‡ä»¤åœ°å€, è½åäºpc_oä¸¤ä¸ªclk
    input wire                reg_we_i,      // æ˜¯å¦å†™é€šç”¨å¯„å­˜å™¨rd
    input wire [ `RegAddrBus] reg_waddr_i,   // å†™é€šç”¨å¯„å­˜å™¨åœ°å€
    // ä¸»è¦æ˜¯idæ¨¡å—æ ¹æ®instç›´æ¥å‘regè®¿é—®å¾—åˆ°çš„rs1å’Œrs2ä¸­å­˜æ”¾çš„æ•°æ®
    input wire [     `RegBus] reg1_rdata_i,  // é€šç”¨å¯„å­˜å™¨1è¾“å…¥æ•°æ®
    input wire [     `RegBus] reg2_rdata_i,  // é€šç”¨å¯„å­˜å™¨2è¾“å…¥æ•°æ®
    input wire                csr_we_i,      // æ˜¯å¦å†™CSRå¯„å­˜å™¨
    input wire [ `MemAddrBus] csr_waddr_i,   // å†™CSRå¯„å­˜å™¨åœ°å€
    // è¿™ä¸ªæ˜¯idæ ¹æ®instä»csr_regä¸­è¯»å–çš„,ç„¶åidå†é€ç»™ex
    input wire [     `RegBus] csr_rdata_i,   // CSRå¯„å­˜å™¨è¾“å…¥æ•°æ®
    input wire [ `MemAddrBus] op1_i,
    input wire [ `MemAddrBus] op2_i,
    input wire [ `MemAddrBus] op1_jump_i,
    input wire [ `MemAddrBus] op2_jump_i,

    // from clint
    input wire                int_assert_i,  // ä¸­æ–­å‘ç”Ÿæ ‡å¿—
    input wire [`InstAddrBus] int_addr_i,    // ä¸­æ–­è·³è½¬åœ°å€

    // from mem, exä½œä¸ºRIBçš„Master0, ä»memè¯»å–æ•°æ®
    input wire [`MemBus] mem_rdata_i,  // å†…å­˜è¾“å…¥æ•°æ®

    // from div
    input wire               div_ready_i,     // é™¤æ³•è¿ç®—å®Œæˆæ ‡å¿—
    input wire [    `RegBus] div_result_i,    // é™¤æ³•è¿ç®—ç»“æœ
    input wire               div_busy_i,      // é™¤æ³•è¿ç®—å¿™æ ‡å¿—
    input wire [`RegAddrBus] div_reg_waddr_i, // é™¤æ³•è¿ç®—ç»“æŸåè¦å†™çš„å¯„å­˜å™¨åœ°å€

    // to mem
    /* å½“ä¸RIBæ€»çº¿è¿æ¥æ—¶, ä¼šæ ¹æ®weä¿¡å·é€‰æ‹©addræ˜¯mem_raddr_o
    */
    output reg  [    `MemBus] mem_wdata_o,  // å†™å†…å­˜æ•°æ®
    output reg  [`MemAddrBus] mem_raddr_o,  // è¯»å†…å­˜åœ°å€
    output reg  [`MemAddrBus] mem_waddr_o,  // å†™å†…å­˜åœ°å€
    output wire               mem_we_o,     // æ˜¯å¦è¦å†™å†…å­˜
    output wire               mem_req_o,    // è¯·æ±‚è®¿é—®å†…å­˜æ ‡å¿—

    // to regs
    output wire [    `RegBus] reg_wdata_o,  // å†™å¯„å­˜å™¨æ•°æ®
    output wire               reg_we_o,     // æ˜¯å¦è¦å†™é€šç”¨å¯„å­˜å™¨
    output wire [`RegAddrBus] reg_waddr_o,  // å†™é€šç”¨å¯„å­˜å™¨åœ°å€

    // to csr_reg
    output reg  [    `RegBus] csr_wdata_o,  // å†™CSRå¯„å­˜å™¨æ•°æ®
    output wire               csr_we_o,     // æ˜¯å¦è¦å†™CSRå¯„å­˜å™¨
    output wire [`MemAddrBus] csr_waddr_o,  // å†™CSRå¯„å­˜å™¨åœ°å€

    // to div
    output wire               div_start_o,     // å¼€å§‹é™¤æ³•è¿ç®—æ ‡å¿—
    output reg  [    `RegBus] div_dividend_o,  // è¢«é™¤æ•°
    output reg  [    `RegBus] div_divisor_o,   // é™¤æ•°
    output reg  [        2:0] div_op_o,        // å…·ä½“æ˜¯å“ªä¸€æ¡é™¤æ³•æŒ‡ä»¤
    output reg  [`RegAddrBus] div_reg_waddr_o, // é™¤æ³•è¿ç®—ç»“æŸåè¦å†™çš„å¯„å­˜å™¨åœ°å€

    // to ctrl å’Œ clint  timerä¸­æ–­ä¸»è¦æ˜¯é€å…¥clintæ¨¡å—, divå¯¼è‡´çš„æš‚åœä¸»è¦æ˜¯é€å…¥ctrlæ¨¡å—
    output wire                hold_flag_o,  // æ˜¯å¦æš‚åœæ ‡å¿—
    output wire                jump_flag_o,  // æ˜¯å¦è·³è½¬æ ‡å¿—  to clint, ctrl,  id(æœªä½¿ç”¨)
    output wire [`InstAddrBus] jump_addr_o   // è·³è½¬ç›®çš„åœ°å€  to clint, ctrl

);

    wire [          1:0 ] mem_raddr_index;
    wire [          1:0 ] mem_waddr_index;
    wire [`DoubleRegBus]  mul_temp;
    wire [`DoubleRegBus]  mul_temp_invert;
    wire [         31:0 ] sr_shift;
    wire [         31:0 ] sri_shift;
    wire [         31:0 ] sr_shift_mask;
    wire [         31:0 ] sri_shift_mask;
    wire [         31:0 ] op1_add_op2_res;
    wire [         31:0 ] op1_jump_add_op2_jump_res;
    wire [         31:0 ] reg1_data_invert;
    wire [         31:0 ] reg2_data_invert;
    wire                  op1_ge_op2_signed;
    wire                  op1_ge_op2_unsigned;
    wire                  op1_eq_op2;
    reg  [      `RegBus]  mul_op1;
    reg  [      `RegBus]  mul_op2;
    wire [          6:0 ] opcode;
    wire [          2:0 ] funct3;
    wire [          6:0 ] funct7;
    wire [          4:0 ] rd;
    wire [          4:0 ] uimm;
    reg  [      `RegBus]  reg_wdata;
    reg                   reg_we;
    reg  [  `RegAddrBus]  reg_waddr;
    reg  [      `RegBus]  div_wdata;
    reg                   div_we;
    reg  [  `RegAddrBus]  div_waddr;
    reg                   div_hold_flag;
    reg                   div_jump_flag;
    reg  [ `InstAddrBus]  div_jump_addr;
    reg                   hold_flag;
    reg                   jump_flag;        // æ˜¯ä¸€èˆ¬æŒ‡ä»¤ä¸­çš„è·³è½¬æ ‡å¿—
    reg  [ `InstAddrBus]  jump_addr;
    reg                   mem_we;
    reg                   mem_req;
    reg                   div_start;

    assign opcode = inst_i[6:0];
    assign funct3 = inst_i[14:12];
    assign funct7 = inst_i[31:25];
    assign rd = inst_i[11:7];
    assign uimm = inst_i[19:15];  // Unsigned immediate æ— ç¬¦å·ç«‹å³æ•°

    /* é€»è¾‘å³ç§»: >>  ç®—æœ¯å³ç§»: >>>
       è¿™å‡ å¥éƒ½æ˜¯ä¸ºäº†ä¸‹é¢ç®—æœ¯å³ç§»åšå‡†å¤‡çš„
       sr_shift: é€»è¾‘å³ç§»,x[rs2]çš„ä½5ä½æ˜¯ç§»ä½æ•°, é«˜ä½åˆ™è¢«å¿½ç•¥
       sri_shift: ç«‹å³æ•°é€»è¾‘å³ç§»
    */
    assign sr_shift = reg1_rdata_i >> reg2_rdata_i[4:0];
    assign sri_shift = reg1_rdata_i >> inst_i[24:20];
    assign sr_shift_mask = 32'hffffffff >> reg2_rdata_i[4:0];
    assign sri_shift_mask = 32'hffffffff >> inst_i[24:20];

    /* è®¡ç®—æ“ä½œæ•°çš„åŠ æ³•ç»“æœ, ç”¨äºADDI, ADD, SUB, SLT, SLTU, XOR, OR, ANDæŒ‡ä»¤
       op1_add_op2_res: op1_i + op2_i
       op1_jump_add_op2_jump_res: op1_jump_i + op2_jump_i
       op1_i, op2_i, op1_jump_i, op2_jump_i åœ¨idæ¨¡å—ä¸­é¢„ç®—äº†
    */
    assign op1_add_op2_res = op1_i + op2_i;
    assign op1_jump_add_op2_jump_res = op1_jump_i + op2_jump_i;

    /* ä¸å¤ªæ‡‚è¿™ä¸¤ä¸ªæ˜¯å¹²å˜›çš„
       reg1_data_invert: reg1_rdata_iå–ååŠ 1
       reg2_data_invert: reg2_rdata_iå–ååŠ 1
    */
    assign reg1_data_invert = ~reg1_rdata_i + 1;
    assign reg2_data_invert = ~reg2_rdata_i + 1;

    // æœ‰ç¬¦å·æ•°æ¯”è¾ƒ
    assign op1_ge_op2_signed = $signed(op1_i) >= $signed(op2_i);
    // æ— ç¬¦å·æ•°æ¯”è¾ƒ
    assign op1_ge_op2_unsigned = op1_i >= op2_i;
    assign op1_eq_op2 = (op1_i == op2_i);

    assign mul_temp = mul_op1 * mul_op2;
    assign mul_temp_invert = ~mul_temp + 1;  // å­˜æ”¾çš„æ˜¯æœ€ç»ˆè¡¥ç 

    // mem_raddr_indexæ˜¯å–äº†mem_raddr_oçš„ä½ä¸¤ä½
    /* è¿™é‡Œæ˜¯L-typeæŒ‡ä»¤, ä»å†…å­˜è¯»å–æ•°æ®
       mem_raddr_index: è¯»å†…å­˜åœ°å€çš„ä½ä¸¤ä½ 
       mem_waddr_index: å†™å†…å­˜åœ°å€çš„ä½ä¸¤ä½
       reg1_rdata_i + {{20{inst_i[31]}}, inst_i[31:20]} å°±æ˜¯è¦è¯»çš„è¯»å†…å­˜åœ°å€, å…·ä½“ä»£ç åœ¨idä¸­
    */
    assign mem_raddr_index = (reg1_rdata_i + {{20{inst_i[31]}}, inst_i[31:20]}) & 2'b11;
    assign mem_waddr_index = (reg1_rdata_i + {{20{inst_i[31]}}, inst_i[31:25], inst_i[11:7]}) & 2'b11;

    assign div_start_o = (int_assert_i == `INT_ASSERT) ? `DivStop : div_start;

    // ? ? ?  reg_wdataæ˜¯è®¿é—®å†…å­˜å¾—åˆ°çš„æ•°æ®,è¦å†™åˆ°rdå¯„å­˜å™¨ä¸­
    assign reg_wdata_o = reg_wdata | div_wdata;
    // å“åº”ä¸­æ–­æ—¶ä¸å†™é€šç”¨å¯„å­˜å™¨
    assign reg_we_o = (int_assert_i == `INT_ASSERT) ? `WriteDisable : (reg_we || div_we);
    assign reg_waddr_o = reg_waddr | div_waddr;

    // å“åº”ä¸­æ–­æ—¶ä¸å†™å†…å­˜
    assign mem_we_o = (int_assert_i == `INT_ASSERT) ? `WriteDisable : mem_we;

    // å“åº”ä¸­æ–­æ—¶ä¸å‘æ€»çº¿è¯·æ±‚è®¿é—®å†…å­˜
    assign mem_req_o = (int_assert_i == `INT_ASSERT) ? `RIB_NREQ : mem_req;

    /* è¿™é‡Œé¢çš„hold_flagåœ¨è¯¥ç¨‹åºä¸­ä¸€ç›´æ˜¯0
       è¯†åˆ«åˆ°é™¤æ³•æŒ‡ä»¤ä¹‹å, å°±ç›´æ¥æš‚åœæ•´æ¡æµæ°´çº¿
    */
    assign hold_flag_o = hold_flag || div_hold_flag;
    assign jump_flag_o = jump_flag || div_jump_flag || ((int_assert_i == `INT_ASSERT)? `JumpEnable: `JumpDisable);
    assign jump_addr_o = (int_assert_i == `INT_ASSERT) ? int_addr_i : (jump_addr | div_jump_addr);

    // å“åº”ä¸­æ–­æ—¶ä¸å†™CSRå¯„å­˜å™¨
    assign csr_we_o = (int_assert_i == `INT_ASSERT) ? `WriteDisable : csr_we_i;
    assign csr_waddr_o = csr_waddr_i;


    // å¤„ç†ä¹˜æ³•æ“ä½œæ•°  M-type ä¹˜æ³•å’Œé™¤æ³•
    always @(*) begin
        if ((opcode == `INST_TYPE_R_M) && (funct7 == 7'b0000001)) begin
            case (funct3)
                `INST_MUL, `INST_MULHU: begin
                    mul_op1 = reg1_rdata_i;
                    mul_op2 = reg2_rdata_i;
                end
                `INST_MULHSU: begin  // é«˜ä½æœ‰ç¬¦å·-æ— ç¬¦å·ä¹˜(Multiply High Signed-Unsigned).
                    // å°†x[rs1]è§†ä¸º2çš„è¡¥ç  x[rs2]è§†ä¸ºæ— ç¬¦å·æ•°
                    mul_op1 = (reg1_rdata_i[31] == 1'b1) ? (reg1_data_invert) : reg1_rdata_i;
                    mul_op2 = reg2_rdata_i;
                end
                `INST_MULH: begin
                    mul_op1 = (reg1_rdata_i[31] == 1'b1) ? (reg1_data_invert) : reg1_rdata_i;
                    mul_op2 = (reg2_rdata_i[31] == 1'b1) ? (reg2_data_invert) : reg2_rdata_i;
                end
                default: begin
                    mul_op1 = reg1_rdata_i;
                    mul_op2 = reg2_rdata_i;
                end
            endcase
        end else begin
            mul_op1 = reg1_rdata_i;
            mul_op2 = reg2_rdata_i;
        end
    end

    // å¤„ç†é™¤æ³•æŒ‡ä»¤
    always @(*) begin
        div_dividend_o = reg1_rdata_i;
        div_divisor_o = reg2_rdata_i;
        div_op_o = funct3;
        div_reg_waddr_o = reg_waddr_i;
        if ((opcode == `INST_TYPE_R_M) && (funct7 == 7'b0000001)) begin
            div_we = `WriteDisable;
            div_wdata = `ZeroWord;
            div_waddr = `ZeroWord;
            case (funct3)
                `INST_DIV, `INST_DIVU, `INST_REM, `INST_REMU: begin
                    div_start = `DivStart;  // è¯†åˆ«åˆ°é™¤æ³•æŒ‡ä»¤,å¼€å§‹é™¤æ³•è¿ç®—
                    div_jump_flag = `JumpEnable;
                    div_hold_flag = `HoldEnable;
                    div_jump_addr = op1_jump_add_op2_jump_res;
                end
                default: begin
                    div_start = `DivStop;
                    div_jump_flag = `JumpDisable;
                    div_hold_flag = `HoldDisable;
                    div_jump_addr = `ZeroWord;
                end
            endcase
        end else begin
            div_jump_flag = `JumpDisable;
            div_jump_addr = `ZeroWord;
            if (div_busy_i == `True) begin
                div_start = `DivStart;
                div_we = `WriteDisable;
                div_wdata = `ZeroWord;
                div_waddr = `ZeroWord;
                div_hold_flag = `HoldEnable;
            end else begin
                div_start     = `DivStop;
                div_hold_flag = `HoldDisable;  // é™¤æ³•è¿ç®—ç»“æŸ,æ¢å¤æµæ°´çº¿
                /* ox10ä¸ºdivæŒ‡ä»¤çš„åœ°å€pc_o
                é™¤æ³•å¼€å§‹...
                   clk0åˆ°æ¥, pc_oä¸º0x10, è¯‘ç idä¸º0x0C, exæ‰§è¡Œ0x08
                   clk1åˆ°æ¥, pc_oä¸º0x14, è¯‘ç idä¸º0x10,è¯‘å‡ºdivæŒ‡ä»¤, exæ‰§è¡Œ0x0C
                   clk2åˆ°æ¥, pc_oä¸º0x18, è¯‘ç idä¸º0x14, exæ‰§è¡Œ0x10,è¾“å‡ºæµæ°´çº¿æš‚åœæŒ‡ä»¤ç»™ctrl, å¹¶è¾“å‡ºè·³è½¬ä½¿èƒ½å’Œè·³è½¬åœ°å€
                   clk3çš„åˆ°æ¥,pc_oæ ¹æ®è·³è½¬åœ°å€è·³è½¬åˆ°0x10 + 0x04 = 0x14, è¯‘ç åœæ­¢, exåœæ­¢
                é™¤æ³•ç»“æŸ...
                   clk0åˆ°æ¥,é™¤æ³•ç»“æŸ,è¿™ä¸ªå‘¨æœŸpc_oè¿˜æ˜¯0x14,ä½†æ˜¯è¯‘ç idç©ºæ¡£,exæ‰§è¡Œç©ºæ¡£
                   clk1åˆ°æ¥,pc_oä¸º0x18,è¯‘ç idä¸º0x14,exæ‰§è¡Œç©ºæ¡£!!!
                   clk2åˆ°æ¥, pc_oä¸º0x1c, è¯‘ç idä¸º0x18, exæ‰§è¡Œ0x14
                */
                if (div_ready_i == `DivResultReady) begin
                    div_wdata = div_result_i;
                    div_waddr = div_reg_waddr_i;
                    div_we = `WriteEnable;
                end else begin
                    div_we = `WriteDisable;
                    div_wdata = `ZeroWord;
                    div_waddr = `ZeroWord;
                end
            end
        end
    end

    // æ‰§è¡Œ
    always @(*) begin
        reg_we = reg_we_i;
        reg_waddr = reg_waddr_i;
        mem_req = `RIB_NREQ;
        csr_wdata_o = `ZeroWord;

        case (opcode)
            `INST_TYPE_I: begin
                case (funct3)
                    `INST_ADDI: begin  // é¦–å…ˆå¯¹å½“å‰æŒ‡ä»¤ä¸æ¶‰åŠåˆ°çš„æ“ä½œç½®å›é»˜è®¤å€¼
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = op1_add_op2_res;
                    end
                    `INST_SLTI: begin  // å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate)
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = {32{(~op1_ge_op2_signed)}} & 32'h1;
                    end
                    `INST_SLTIU: begin  // æ— ç¬¦å·å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate, Unsigned)
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = {32{(~op1_ge_op2_unsigned)}} & 32'h1;
                    end
                    `INST_XORI: begin  // x[rd] = x[rs1] ^ sext(immediate)
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = op1_i ^ op2_i;
                    end
                    `INST_ORI: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = op1_i | op2_i;
                    end
                    `INST_ANDI: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = op1_i & op2_i;
                    end
                    `INST_SLLI: begin  // ç«‹å³æ•°é€»è¾‘å·¦ç§»(Shift Left Logical Immediate).
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = reg1_rdata_i << inst_i[24:20];
                    end
                    `INST_SRI: begin  // ç«‹å³æ•°å³ç§»
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        if (inst_i[30] == 1'b1) begin  //  // ç®—æœ¯å³ç§», é€»è¾‘æœ‰ç‚¹éº»çƒ¦, ä¸¾ä¸ªä¾‹å­å¯ä»¥æ˜ç™½
                            reg_wdata = (sri_shift & sri_shift_mask) | ({32{reg1_rdata_i[31]}} & (~sri_shift_mask));
                        end else begin
                            reg_wdata = reg1_rdata_i >> inst_i[24:20];
                        end
                    end
                    default: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                    end
                endcase
            end
            `INST_TYPE_R_M: begin
                if ((funct7 == 7'b0000000) || (funct7 == 7'b0100000)) begin
                    case (funct3)
                        `INST_ADD_SUB: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            if (inst_i[30] == 1'b0) begin  // ADD
                                reg_wdata = op1_add_op2_res;
                            end else begin  // SUB
                                reg_wdata = op1_i - op2_i;
                            end
                        end
                        `INST_SLL: begin  // é€»è¾‘å·¦ç§»  (Shift Left Logical)
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = op1_i << op2_i[4:0];
                        end
                        `INST_SLT: begin  // x[rd] = (x[rs1] <ğ‘  x[rs2])
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = {32{(~op1_ge_op2_signed)}} & 32'h1;
                        end
                        `INST_SLTU: begin  // x[rd] = (x[rs1] <ğ‘¢ sext(immediate))
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = {32{(~op1_ge_op2_unsigned)}} & 32'h1;
                        end
                        `INST_XOR: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = op1_i ^ op2_i;
                        end
                        `INST_SR: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            if (inst_i[30] == 1'b1) begin   // ç®—æœ¯å³ç§», é€»è¾‘æœ‰ç‚¹éº»çƒ¦, ä¸¾ä¸ªä¾‹å­å¯ä»¥æ˜ç™½
                                reg_wdata = (sr_shift & sr_shift_mask) | ({32{reg1_rdata_i[31]}} & (~sr_shift_mask));
                            end else begin  // é€»è¾‘å³ç§»
                                reg_wdata = reg1_rdata_i >> reg2_rdata_i[4:0];
                            end
                        end
                        `INST_OR: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = op1_i | op2_i;
                        end
                        `INST_AND: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = op1_i & op2_i;
                        end
                        default: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = `ZeroWord;
                        end
                    endcase
                end else if (funct7 == 7'b0000001) begin
                    case (funct3)
                        `INST_MUL: begin  // x[rd] = x[rs1] Ã— x[rs2], å¿½ç•¥ç®—æœ¯æº¢å‡º
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = mul_temp[31:0];
                        end
                        `INST_MULHU: begin  // x[rd] = (x[rs1] ğ‘¢ Ã—ğ‘¢ x[rs2]) â‰«ğ‘¢ XLEN
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = mul_temp[63:32];
                        end
                        `INST_MULH: begin  // x[rd] = (x[rs1] ğ‘  Ã—ğ‘  x[rs2]) â‰«ğ‘  XLEN
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            case ({
                                reg1_rdata_i[31], reg2_rdata_i[31]
                            })
                                2'b00: begin
                                    reg_wdata = mul_temp[63:32];
                                end
                                2'b11: begin  // ä¸¤ä¸ªæ•°éƒ½æ˜¯è´Ÿæ•°, å‰é¢å·²ç»å¤„ç†è¿‡äº†mul_op1å’Œmul_op2
                                    reg_wdata = mul_temp[63:32];
                                end
                                2'b10: begin // ç›´æ¥çœ‹ä¸å¥½ç†è§£, ä½¿ç”¨8ä½æ•°è¯•ä¸€ä¸‹å³å¯ -5 * 3
                                    reg_wdata = mul_temp_invert[63:32];
                                end
                                default: begin
                                    reg_wdata = mul_temp_invert[63:32];
                                end
                            endcase
                        end
                        `INST_MULHSU: begin  // x[rd] = (x[rs1] ğ‘  Ã—ğ‘¢ x[rs2]) â‰«ğ‘  XLEN
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            if (reg1_rdata_i[31] == 1'b1) begin
                                reg_wdata = mul_temp_invert[63:32];
                            end else begin
                                reg_wdata = mul_temp[63:32];
                            end
                        end
                        default: begin
                            jump_flag = `JumpDisable;
                            hold_flag = `HoldDisable;
                            jump_addr = `ZeroWord;
                            mem_wdata_o = `ZeroWord;
                            mem_raddr_o = `ZeroWord;
                            mem_waddr_o = `ZeroWord;
                            mem_we = `WriteDisable;
                            reg_wdata = `ZeroWord;
                        end
                    endcase
                end else begin
                    jump_flag = `JumpDisable;
                    hold_flag = `HoldDisable;
                    jump_addr = `ZeroWord;
                    mem_wdata_o = `ZeroWord;
                    mem_raddr_o = `ZeroWord;
                    mem_waddr_o = `ZeroWord;
                    mem_we = `WriteDisable;
                    reg_wdata = `ZeroWord;
                end
            end
            `INST_TYPE_L: begin
                case (funct3)
                    `INST_LB: begin   // x[rd] = sext(M[x[rs1] + sext(offset)][7:0]) ä»å†…å­˜è¯»å–ä¸€ä¸ªå­—èŠ‚
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        mem_req = `RIB_REQ;
                        mem_raddr_o = op1_add_op2_res;
                        case (mem_raddr_index)
                            2'b00: begin
                                reg_wdata = {{24{mem_rdata_i[7]}}, mem_rdata_i[7:0]};
                            end
                            2'b01: begin
                                reg_wdata = {{24{mem_rdata_i[15]}}, mem_rdata_i[15:8]};
                            end
                            2'b10: begin
                                reg_wdata = {{24{mem_rdata_i[23]}}, mem_rdata_i[23:16]};
                            end
                            default: begin
                                reg_wdata = {{24{mem_rdata_i[31]}}, mem_rdata_i[31:24]};
                            end
                        endcase
                    end
                    // x[rd] = sext(M[x[rs1] + sext(offset)][15:0]) åŠå­—åŠ è½½ (Load Halfword)
                    `INST_LH: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        mem_req = `RIB_REQ;  // Master0è¯·æ±‚æ€»çº¿è®¿é—®å†…å­˜
                        mem_raddr_o = op1_add_op2_res;
                        if (mem_raddr_index == 2'b0) begin
                            reg_wdata = {{16{mem_rdata_i[15]}}, mem_rdata_i[15:0]};
                        end else begin
                            reg_wdata = {{16{mem_rdata_i[31]}}, mem_rdata_i[31:16]};
                        end
                    end
                    `INST_LW: begin  // x[rd] = sext(M[x[rs1] + sext(offset)][31:0])
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        mem_req = `RIB_REQ;
                        mem_raddr_o = op1_add_op2_res;
                        reg_wdata = mem_rdata_i;  // è¯·æ±‚æ€»çº¿,æ¥æ”¶å†…å­˜æ•°æ®éƒ½æ˜¯ç»„åˆé€»è¾‘
                    end
                    `INST_LBU: begin  // x[rd] = M[x[rs1] + sext(offset)][7:0]
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        mem_req = `RIB_REQ;
                        mem_raddr_o = op1_add_op2_res;
                        case (mem_raddr_index)
                            2'b00: begin
                                reg_wdata = {24'h0, mem_rdata_i[7:0]};
                            end
                            2'b01: begin
                                reg_wdata = {24'h0, mem_rdata_i[15:8]};
                            end
                            2'b10: begin
                                reg_wdata = {24'h0, mem_rdata_i[23:16]};
                            end
                            default: begin
                                reg_wdata = {24'h0, mem_rdata_i[31:24]};
                            end
                        endcase
                    end
                    `INST_LHU: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        mem_req = `RIB_REQ;
                        mem_raddr_o = op1_add_op2_res;
                        if (mem_raddr_index == 2'b0) begin
                            reg_wdata = {16'h0, mem_rdata_i[15:0]};
                        end else begin
                            reg_wdata = {16'h0, mem_rdata_i[31:16]};
                        end
                    end
                    default: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                    end
                endcase
            end
            `INST_TYPE_S: begin
                case (funct3)
                    `INST_SB: begin  // M[x[rs1] + sext(offset) = x[rs2][7: 0]
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        reg_wdata = `ZeroWord;
                        mem_we = `WriteEnable;
                        mem_req = `RIB_REQ;
                        mem_waddr_o = op1_add_op2_res;
                        mem_raddr_o = op1_add_op2_res;
                        // Store Byteæ”¹å˜è¯»å‡ºæ¥çš„32ä½å†…å­˜æ•°æ®ä¸­å¯¹åº”çš„å­—èŠ‚,å…¶ä»–ä¸‰ä¸ªå­—èŠ‚çš„æ•°æ®ä¿æŒä¸å˜
                        case (mem_waddr_index)
                            2'b00: begin
                                mem_wdata_o = {mem_rdata_i[31:8], reg2_rdata_i[7:0]};
                            end
                            2'b01: begin
                                mem_wdata_o = {
                                    mem_rdata_i[31:16], reg2_rdata_i[7:0], mem_rdata_i[7:0]
                                };
                            end
                            2'b10: begin
                                mem_wdata_o = {
                                    mem_rdata_i[31:24], reg2_rdata_i[7:0], mem_rdata_i[15:0]
                                };
                            end
                            default: begin
                                mem_wdata_o = {reg2_rdata_i[7:0], mem_rdata_i[23:0]};
                            end
                        endcase
                    end
                    `INST_SH: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        reg_wdata = `ZeroWord;
                        mem_we = `WriteEnable;
                        mem_req = `RIB_REQ;
                        mem_waddr_o = op1_add_op2_res;
                        mem_raddr_o = op1_add_op2_res;
                        if (mem_waddr_index == 2'b00) begin
                            mem_wdata_o = {mem_rdata_i[31:16], reg2_rdata_i[15:0]};
                        end else begin
                            mem_wdata_o = {reg2_rdata_i[15:0], mem_rdata_i[15:0]};
                        end
                    end
                    `INST_SW: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        reg_wdata = `ZeroWord;
                        mem_we = `WriteEnable;
                        mem_req = `RIB_REQ;
                        mem_waddr_o = op1_add_op2_res;
                        mem_raddr_o = op1_add_op2_res;
                        mem_wdata_o = reg2_rdata_i;
                    end
                    default: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                    end
                endcase
            end
            `INST_TYPE_B: begin
                case (funct3)
                    // ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Equal)
                    `INST_BEQ: begin  // if (rs1 == rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = op1_eq_op2 & `JumpEnable;
                        jump_addr = {32{op1_eq_op2}} & op1_jump_add_op2_jump_res;
                    end
                    // ä¸ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Not Equal).
                    `INST_BNE: begin  // if (rs1 â‰  rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = (~op1_eq_op2) & `JumpEnable;
                        jump_addr = {32{(~op1_eq_op2)}} & op1_jump_add_op2_jump_res;
                    end
                    // å°äºæ—¶åˆ†æ”¯ (Branch if Less Than)
                    `INST_BLT: begin  // if (rs1 <s rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = (~op1_ge_op2_signed) & `JumpEnable;
                        jump_addr = {32{(~op1_ge_op2_signed)}} & op1_jump_add_op2_jump_res;
                    end
                    // å¤§äºç­‰äºæ—¶åˆ†æ”¯ (Branch if Greater Than or Equal)
                    `INST_BGE: begin  // if (rs1 â‰¥s rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = (op1_ge_op2_signed) & `JumpEnable;
                        jump_addr = {32{(op1_ge_op2_signed)}} & op1_jump_add_op2_jump_res;
                    end
                    // æ— ç¬¦å·å°äºæ—¶åˆ†æ”¯ (Branch if Less Than, Unsigned)
                    `INST_BLTU: begin  // if (rs1 <u rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = (~op1_ge_op2_unsigned) & `JumpEnable;
                        jump_addr = {32{(~op1_ge_op2_unsigned)}} & op1_jump_add_op2_jump_res;
                    end
                    // æ— ç¬¦å·å¤§äºç­‰äºæ—¶åˆ†æ”¯ (Branch if Greater Than or Equal, Unsigned)
                    `INST_BGEU: begin  // if (rs1 â‰¥u rs2) pc += sext(offset)
                        hold_flag = `HoldDisable;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                        jump_flag = (op1_ge_op2_unsigned) & `JumpEnable;
                        jump_addr = {32{(op1_ge_op2_unsigned)}} & op1_jump_add_op2_jump_res;
                    end
                    default: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                    end
                endcase
            end
            /* JAL: è·³è½¬å¹¶é“¾æ¥ (Jump and Link) x[rd] = pc+4; pc += sext(offset)
               JALR: è·³è½¬å¹¶é“¾æ¥å¯„å­˜å™¨ (Jump and Link Register) x[rd] = pc+4; pc = x[rs1] + sext(offset)
            */
            `INST_JAL, `INST_JALR: begin
                hold_flag = `HoldDisable;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                jump_flag = `JumpEnable;
                jump_addr = op1_jump_add_op2_jump_res;
                reg_wdata = op1_add_op2_res;
            end
            /* LUI: é«˜ä½ç«‹å³æ•°åŠ è½½ (Load Upper Immediate) x[rd] = sext(immediate[31:12] << 12)
               AUIPC: PC åŠ ç«‹å³æ•° (Add Upper Immediate to PC) x[rd] = pc + sext(immediate[31:12] << 12)
            */
            `INST_LUI, `INST_AUIPC: begin
                hold_flag = `HoldDisable;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                jump_addr = `ZeroWord;
                jump_flag = `JumpDisable;
                reg_wdata = op1_add_op2_res;
            end
            `INST_NOP_OP: begin  // æ— æ“ä½œ No opareation
                jump_flag = `JumpDisable;
                hold_flag = `HoldDisable;
                jump_addr = `ZeroWord;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                reg_wdata = `ZeroWord;
            end
            `INST_FENCE: begin  // å†…å­˜å±éšœ (Memory Fence)
                hold_flag = `HoldDisable;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                reg_wdata = `ZeroWord;
                jump_flag = `JumpEnable;
                jump_addr = op1_jump_add_op2_jump_res;
            end
            `INST_CSR: begin
                jump_flag = `JumpDisable;
                hold_flag = `HoldDisable;
                jump_addr = `ZeroWord;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                case (funct3)
                    // è¯»åå†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Write).
                    `INST_CSRRW: begin  // t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t
                        csr_wdata_o = reg1_rdata_i;
                        reg_wdata   = csr_rdata_i;
                    end
                    // è¯»åç½®ä½æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and  Set).
                    `INST_CSRRS: begin  // t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t
                        csr_wdata_o = reg1_rdata_i | csr_rdata_i;
                        reg_wdata   = csr_rdata_i;
                    end
                    // è¯»åæ¸…é™¤æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Clear)
                    `INST_CSRRC: begin  // t = CSRs[csr]; CSRs[csr] = t &~x[rs1]; x[rd] = t
                        csr_wdata_o = csr_rdata_i & (~reg1_rdata_i);
                        reg_wdata   = csr_rdata_i;
                    end
                    // ç«‹å³æ•°è¯»åå†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ (Control and Status Register Read and Write Immediate)
                    `INST_CSRRWI: begin  // x[rd] = CSRs[csr]; CSRs[csr] = zimm
                        csr_wdata_o = {27'h0, uimm};
                        reg_wdata   = csr_rdata_i;
                    end
                    `INST_CSRRSI: begin
                        csr_wdata_o = {27'h0, uimm} | csr_rdata_i;
                        reg_wdata   = csr_rdata_i;
                    end
                    `INST_CSRRCI: begin
                        csr_wdata_o = (~{27'h0, uimm}) & csr_rdata_i;
                        reg_wdata   = csr_rdata_i;
                    end
                    default: begin
                        jump_flag = `JumpDisable;
                        hold_flag = `HoldDisable;
                        jump_addr = `ZeroWord;
                        mem_wdata_o = `ZeroWord;
                        mem_raddr_o = `ZeroWord;
                        mem_waddr_o = `ZeroWord;
                        mem_we = `WriteDisable;
                        reg_wdata = `ZeroWord;
                    end
                endcase
            end
            default: begin
                jump_flag = `JumpDisable;
                hold_flag = `HoldDisable;
                jump_addr = `ZeroWord;
                mem_wdata_o = `ZeroWord;
                mem_raddr_o = `ZeroWord;
                mem_waddr_o = `ZeroWord;
                mem_we = `WriteDisable;
                reg_wdata = `ZeroWord;
            end
        endcase
    end

endmodule
