Warning (10268): Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v Line: 18
Warning (10273): Verilog HDL warning at stopwatch.v(63): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 63
Warning (10273): Verilog HDL warning at stopwatch.v(68): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 68
Warning (10273): Verilog HDL warning at stopwatch.v(73): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/stopwatch.v Line: 73
Warning (10273): Verilog HDL warning at watch_time.v(90): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 90
Warning (10273): Verilog HDL warning at watch_time.v(99): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 99
Warning (10273): Verilog HDL warning at watch_time.v(108): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 108
Warning (10273): Verilog HDL warning at watch_time.v(117): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 117
Warning (10273): Verilog HDL warning at watch_time.v(126): extended using "x" or "z" File: C:/intelFPGA_lite/Verilog_watch_second/watch_time.v Line: 126
