

================================================================
== Vitis HLS Report for 'compression_Pipeline_LPF_Loop'
================================================================
* Date:           Thu Apr 25 16:16:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       int_to_short (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6181|     6181|  61.810 us|  61.810 us|  6181|  6181|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LPF_Loop  |     6179|     6179|        20|         14|         14|   441|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     340|    242|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     408|    477|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |srem_11ns_10ns_9_15_1_U1  |srem_11ns_10ns_9_15_1  |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_8ns_16s_24_4_1_U2  |mul_mul_8ns_16s_24_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lpf_coefficients_U  |compression_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R  |        1|  0|   0|    0|   441|    8|     1|         3528|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                            |        1|  0|   0|    0|   441|    8|     1|         3528|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_222_p2      |         +|   0|  0|  23|          16|          16|
    |grp_fu_132_p0            |         +|   0|  0|  12|          11|          11|
    |i_4_fu_116_p2            |         +|   0|  0|  14|           9|           1|
    |ret_V_fu_196_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln1049_fu_190_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln174_fu_110_p2     |      icmp|   0|  0|  11|           9|           8|
    |ret_V_4_fu_210_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1048_fu_202_p3  |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 107|          73|          58|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    9|         18|
    |empty_fu_54                  |   9|          2|   16|         32|
    |i_fu_50                      |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 128|         29|   39|         91|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln178_reg_294            |  16|   0|   16|          0|
    |ap_CS_fsm                    |  14|   0|   14|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_54                  |  16|   0|   16|          0|
    |i_3_reg_260                  |   9|   0|    9|          0|
    |i_fu_50                      |   9|   0|    9|          0|
    |icmp_ln174_reg_265           |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  68|   0|   68|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|trunc_ln7               |   in|   11|     ap_none|                      trunc_ln7|        scalar|
|values_buffer_address0  |  out|    9|   ap_memory|                  values_buffer|         array|
|values_buffer_ce0       |  out|    1|   ap_memory|                  values_buffer|         array|
|values_buffer_q0        |   in|   16|   ap_memory|                  values_buffer|         array|
|p_out                   |  out|   16|      ap_vld|                          p_out|       pointer|
|p_out_ap_vld            |  out|    1|      ap_vld|                          p_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 14, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 24 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln7_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln7"   --->   Operation 25 'read' 'trunc_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [guitar_effects.cpp:174]   --->   Operation 29 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln174 = icmp_eq  i9 %i_3, i9 441" [guitar_effects.cpp:174]   --->   Operation 30 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 31 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i_3, i9 1" [guitar_effects.cpp:174]   --->   Operation 32 'add' 'i_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.body.split_ifconv, void %for.end.exitStub" [guitar_effects.cpp:174]   --->   Operation 33 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %i_3" [guitar_effects.cpp:174]   --->   Operation 34 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln177 = add i11 %zext_ln174, i11 %trunc_ln7_read" [guitar_effects.cpp:177]   --->   Operation 35 'add' 'add_ln177' <Predicate = (!icmp_ln174)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [15/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 36 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln174 = store i9 %i_4, i9 %i" [guitar_effects.cpp:174]   --->   Operation 37 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 38 [14/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 38 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 39 [13/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 39 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 40 [12/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 40 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 41 [11/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 41 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 42 [10/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 42 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%p_load5 = load i16 %empty"   --->   Operation 82 'load' 'p_load5' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load5"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 43 [9/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 43 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 44 [8/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 44 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 45 [7/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 45 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 46 [6/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 46 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.22>
ST_11 : Operation 47 [5/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 47 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.22>
ST_12 : Operation 48 [4/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 48 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.22>
ST_13 : Operation 49 [3/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 49 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.22>
ST_14 : Operation 50 [2/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 50 'srem' 'srem_ln177' <Predicate = (!icmp_ln174)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.48>
ST_15 : Operation 51 [1/15] (3.22ns)   --->   "%srem_ln177 = srem i11 %add_ln177, i11 441" [guitar_effects.cpp:177]   --->   Operation 51 'srem' 'srem_ln177' <Predicate = true> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%coeff_index = trunc i9 %srem_ln177" [guitar_effects.cpp:177]   --->   Operation 52 'trunc' 'coeff_index' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i9 %coeff_index" [guitar_effects.cpp:178]   --->   Operation 53 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%values_buffer_addr = getelementptr i16 %values_buffer, i64 0, i64 %zext_ln178_1" [guitar_effects.cpp:178]   --->   Operation 54 'getelementptr' 'values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [2/2] (3.25ns)   --->   "%r_V = load i9 %values_buffer_addr" [guitar_effects.cpp:178]   --->   Operation 55 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i9 %i_3" [guitar_effects.cpp:178]   --->   Operation 56 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "%lpf_coefficients_addr = getelementptr i8 %lpf_coefficients, i64 0, i64 %zext_ln178"   --->   Operation 57 'getelementptr' 'lpf_coefficients_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 58 [2/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr"   --->   Operation 58 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 441> <ROM>

State 16 <SV = 15> <Delay = 5.40>
ST_16 : Operation 59 [1/2] (3.25ns)   --->   "%r_V = load i9 %values_buffer_addr" [guitar_effects.cpp:178]   --->   Operation 59 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 441> <RAM>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i16 %r_V"   --->   Operation 60 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/2] (3.25ns)   --->   "%lpf_coefficients_load = load i9 %lpf_coefficients_addr"   --->   Operation 61 'load' 'lpf_coefficients_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 441> <ROM>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i8 %lpf_coefficients_load"   --->   Operation 62 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 63 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 64 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 64 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 65 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 65 'mul' 'r_V_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.50>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [guitar_effects.cpp:178]   --->   Operation 66 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %zext_ln1319, i24 %sext_ln1316"   --->   Operation 67 'mul' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %r_V_12, i32 16, i32 23"   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1048 = sext i8 %tmp_3"   --->   Operation 69 'sext' 'sext_ln1048' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %r_V_12, i32 23"   --->   Operation 70 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i24 %r_V_12"   --->   Operation 71 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (2.42ns)   --->   "%icmp_ln1049 = icmp_eq  i16 %trunc_ln1049, i16 0"   --->   Operation 72 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (1.91ns)   --->   "%ret_V = add i9 %sext_ln1048, i9 1"   --->   Operation 73 'add' 'ret_V' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i9 %sext_ln1048, i9 %ret_V"   --->   Operation 74 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%ret_V_4 = select i1 %p_Result_s, i9 %select_ln1048, i9 %sext_ln1048"   --->   Operation 75 'select' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln178)   --->   "%sext_ln1029 = sext i9 %ret_V_4"   --->   Operation 76 'sext' 'sext_ln1029' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln178 = add i16 %sext_ln1029, i16 %p_load" [guitar_effects.cpp:178]   --->   Operation 77 'add' 'add_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.58>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 14, i32 0, i32 0, i32 0, void @empty_0" [guitar_effects.cpp:175]   --->   Operation 78 'specpipeline' 'specpipeline_ln175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [guitar_effects.cpp:174]   --->   Operation 79 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln174 = store i16 %add_ln178, i16 %empty" [guitar_effects.cpp:174]   --->   Operation 80 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.body" [guitar_effects.cpp:174]   --->   Operation 81 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lpf_coefficients]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000000000000]
empty                 (alloca           ) [ 011111111111111111111]
trunc_ln7_read        (read             ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
i_3                   (load             ) [ 011111111111111100000]
icmp_ln174            (icmp             ) [ 011111111111111000000]
empty_65              (speclooptripcount) [ 000000000000000000000]
i_4                   (add              ) [ 000000000000000000000]
br_ln174              (br               ) [ 000000000000000000000]
zext_ln174            (zext             ) [ 000000000000000000000]
add_ln177             (add              ) [ 011111111111111100000]
store_ln174           (store            ) [ 000000000000000000000]
srem_ln177            (srem             ) [ 000000000000000000000]
coeff_index           (trunc            ) [ 000000000000000000000]
zext_ln178_1          (zext             ) [ 000000000000000000000]
values_buffer_addr    (getelementptr    ) [ 001000000000000010000]
zext_ln178            (zext             ) [ 000000000000000000000]
lpf_coefficients_addr (getelementptr    ) [ 001000000000000010000]
r_V                   (load             ) [ 000000000000000000000]
sext_ln1316           (sext             ) [ 000111000000000001110]
lpf_coefficients_load (load             ) [ 000000000000000000000]
zext_ln1319           (zext             ) [ 000111000000000001110]
p_load                (load             ) [ 000000000000000000000]
r_V_12                (mul              ) [ 000000000000000000000]
tmp_3                 (partselect       ) [ 000000000000000000000]
sext_ln1048           (sext             ) [ 000000000000000000000]
p_Result_s            (bitselect        ) [ 000000000000000000000]
trunc_ln1049          (trunc            ) [ 000000000000000000000]
icmp_ln1049           (icmp             ) [ 000000000000000000000]
ret_V                 (add              ) [ 000000000000000000000]
select_ln1048         (select           ) [ 000000000000000000000]
ret_V_4               (select           ) [ 000000000000000000000]
sext_ln1029           (sext             ) [ 000000000000000000000]
add_ln178             (add              ) [ 000000100000000000001]
specpipeline_ln175    (specpipeline     ) [ 000000000000000000000]
specloopname_ln174    (specloopname     ) [ 000000000000000000000]
store_ln174           (store            ) [ 000000000000000000000]
br_ln174              (br               ) [ 000000000000000000000]
p_load5               (load             ) [ 000000000000000000000]
write_ln0             (write            ) [ 000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="values_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lpf_coefficients">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpf_coefficients"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="empty_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="trunc_ln7_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln7_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="values_buffer_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_buffer_addr/15 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="84" class="1004" name="lpf_coefficients_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lpf_coefficients_addr/15 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lpf_coefficients_load/15 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_3_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln174_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln174_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln177_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln177/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln174_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="coeff_index_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="coeff_index/15 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln178_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/15 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln178_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="14"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/15 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln1316_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1316/16 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln1319_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="18"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/19 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="24" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="6" slack="0"/>
<pin id="172" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln1048_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1048/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln1049_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/19 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln1049_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/19 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ret_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/19 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln1048_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/19 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ret_V_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_4/19 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1029_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1029/19 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln178_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/19 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln174_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="0" index="1" bw="16" slack="19"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/20 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_load5_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="5"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/6 "/>
</bind>
</comp>

<comp id="236" class="1007" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/16 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="252" class="1005" name="empty_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="14"/>
<pin id="262" dir="1" index="1" bw="9" slack="14"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln174_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln177_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="1"/>
<pin id="271" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="274" class="1005" name="values_buffer_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="values_buffer_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="lpf_coefficients_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="1"/>
<pin id="281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lpf_coefficients_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="sext_ln1316_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="1"/>
<pin id="286" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1316 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln1319_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="1"/>
<pin id="291" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1319 "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln178_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="58" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="116" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="132" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="159"><net_src comp="78" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="91" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="179"><net_src comp="167" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="176" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="190" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="176" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="180" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="176" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="164" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="240"><net_src comp="160" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="156" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="243"><net_src comp="236" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="248"><net_src comp="50" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="255"><net_src comp="54" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="263"><net_src comp="107" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="268"><net_src comp="110" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="126" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="277"><net_src comp="71" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="282"><net_src comp="84" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="287"><net_src comp="156" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="292"><net_src comp="160" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="297"><net_src comp="222" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: values_buffer | {}
	Port: p_out | {6 }
	Port: lpf_coefficients | {}
 - Input state : 
	Port: compression_Pipeline_LPF_Loop : trunc_ln7 | {1 }
	Port: compression_Pipeline_LPF_Loop : values_buffer | {15 16 }
	Port: compression_Pipeline_LPF_Loop : lpf_coefficients | {15 16 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln174 : 2
		i_4 : 2
		br_ln174 : 3
		zext_ln174 : 2
		add_ln177 : 3
		srem_ln177 : 4
		store_ln174 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		coeff_index : 1
		zext_ln178_1 : 2
		values_buffer_addr : 3
		r_V : 4
		lpf_coefficients_addr : 1
		lpf_coefficients_load : 2
	State 16
		sext_ln1316 : 1
		zext_ln1319 : 1
		r_V_12 : 2
	State 17
	State 18
	State 19
		tmp_3 : 1
		sext_ln1048 : 2
		p_Result_s : 1
		trunc_ln1049 : 1
		icmp_ln1049 : 2
		ret_V : 3
		select_ln1048 : 4
		ret_V_4 : 5
		sext_ln1029 : 6
		add_ln178 : 7
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   srem   |         grp_fu_132        |    0    |   340   |   242   |
|----------|---------------------------|---------|---------|---------|
|          |         i_4_fu_116        |    0    |    0    |    14   |
|    add   |      add_ln177_fu_126     |    0    |    0    |    12   |
|          |        ret_V_fu_196       |    0    |    0    |    15   |
|          |      add_ln178_fu_222     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln174_fu_110     |    0    |    0    |    11   |
|          |     icmp_ln1049_fu_190    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |    select_ln1048_fu_202   |    0    |    0    |    9    |
|          |       ret_V_4_fu_210      |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_236        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | trunc_ln7_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_64   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln174_fu_122     |    0    |    0    |    0    |
|   zext   |    zext_ln178_1_fu_147    |    0    |    0    |    0    |
|          |     zext_ln178_fu_152     |    0    |    0    |    0    |
|          |     zext_ln1319_fu_160    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     coeff_index_fu_143    |    0    |    0    |    0    |
|          |    trunc_ln1049_fu_187    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln1316_fu_156    |    0    |    0    |    0    |
|   sext   |     sext_ln1048_fu_176    |    0    |    0    |    0    |
|          |     sext_ln1029_fu_218    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_3_fu_167       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|     p_Result_s_fu_180     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |   340   |   348   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln177_reg_269      |   11   |
|      add_ln178_reg_294      |   16   |
|        empty_reg_252        |   16   |
|         i_3_reg_260         |    9   |
|          i_reg_245          |    9   |
|      icmp_ln174_reg_265     |    1   |
|lpf_coefficients_addr_reg_279|    9   |
|     sext_ln1316_reg_284     |   24   |
|  values_buffer_addr_reg_274 |    9   |
|     zext_ln1319_reg_289     |   24   |
+-----------------------------+--------+
|            Total            |   128  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_91 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_132    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_236    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_236    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   106  ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   340  |   348  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   468  |   393  |
+-----------+--------+--------+--------+--------+
