{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  3 23:17:22 2011 " "Info: Processing started: Wed Aug  3 23:17:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"<=\", or \"=\" vga.v(15) " "Error (10170): Verilog HDL syntax error at vga.v(15) near text \"if\";  expecting \"<=\", or \"=\"" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \".\", or \"(\" vga.v(17) " "Error (10170): Verilog HDL syntax error at vga.v(17) near text \"else\";  expecting \".\", or \"(\"" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"<=\", or \"=\" vga.v(20) " "Error (10170): Verilog HDL syntax error at vga.v(20) near text \"if\";  expecting \"<=\", or \"=\"" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \".\", or \"(\" vga.v(22) " "Error (10170): Verilog HDL syntax error at vga.v(22) near text \"else\";  expecting \".\", or \"(\"" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga vga.v(1) " "Error (10112): Ignored design unit \"vga\" at vga.v(1) due to previous errors" {  } { { "vga.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file vga.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Info: Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/vga_demo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file b2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Info: Found entity 1: b2seg" {  } { { "b2seg.v" "" { Text "/home/ali/Code/verilog/LetsHackStuff.com/DE1_demo/vga_demo/b2seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Error: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug  3 23:17:23 2011 " "Error: Processing ended: Wed Aug  3 23:17:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
