{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540955944090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540955944098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 30 22:19:03 2018 " "Processing started: Tue Oct 30 22:19:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540955944098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955944098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc -c adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc -c adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955944098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540955945125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540955945125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "synthesis/adc.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/adc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957019 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "synthesis/adc.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0 " "Found entity 1: adc_mm_interconnect_0" {  } { { "synthesis/submodules/adc_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adc_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_rsp_mux " "Found entity 1: adc_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957080 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_rsp_demux " "Found entity 1: adc_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_cmd_mux " "Found entity 1: adc_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_cmd_demux " "Found entity 1: adc_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957139 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540955957174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540955957175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_router_001_default_decode " "Found entity 1: adc_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957177 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_mm_interconnect_0_router_001 " "Found entity 2: adc_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540955957181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540955957182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mm_interconnect_0_router_default_decode " "Found entity 1: adc_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957184 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_mm_interconnect_0_router " "Found entity 2: adc_mm_interconnect_0_router" {  } { { "synthesis/submodules/adc_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0 " "Found entity 1: adc_modular_adc_0" {  } { { "synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_001 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter " "Found entity 1: adc_modular_adc_0_avalon_st_adapter" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_timing_adapter_1 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_timing_adapter_1" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_timing_adapter_0" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0" {  } { { "synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0_adc_monitor_internal " "Found entity 1: adc_modular_adc_0_adc_monitor_internal" {  } { { "synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (adc) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (adc)" {  } { { "synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957412 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540955957422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1540955957424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540955957424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957431 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957431 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957431 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_adc_monitor_wa_inst-rtl " "Found design unit 1: altera_trace_adc_monitor_wa_inst-rtl" {  } { { "synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957437 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_wa_inst.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1540955957511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_master_0 " "Found entity 1: adc_master_0" {  } { { "synthesis/submodules/adc_master_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_master_0_p2b_adapter " "Found entity 1: adc_master_0_p2b_adapter" {  } { { "synthesis/submodules/adc_master_0_p2b_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_master_0_b2p_adapter " "Found entity 1: adc_master_0_b2p_adapter" {  } { { "synthesis/submodules/adc_master_0_b2p_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_master_0_timing_adt " "Found entity 1: adc_master_0_timing_adt" {  } { { "synthesis/submodules/adc_master_0_timing_adt.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957691 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957691 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/adc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/adc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_altpll_0_dffpipe_l2c " "Found entity 1: adc_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/adc_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957826 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_altpll_0_stdsync_sv6 " "Found entity 2: adc_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/adc_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957826 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_altpll_0_altpll_5q22 " "Found entity 3: adc_altpll_0_altpll_5q22" {  } { { "synthesis/submodules/adc_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957826 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_altpll_0 " "Found entity 4: adc_altpll_0" {  } { { "synthesis/submodules/adc_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/synthesis/submodules/adc_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540955957826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957826 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" adc_de10.vhdl(8) " "VHDL syntax error at adc_de10.vhdl(8) near text \"end\";  expecting \";\"" {  } { { "adc_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/adc_de10.vhdl" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_de10.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file adc_de10.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/output_files/adc.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/adc/output_files/adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955957998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540955958326 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 30 22:19:18 2018 " "Processing ended: Tue Oct 30 22:19:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540955958326 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540955958326 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540955958326 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955958326 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540955959068 ""}
