

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_159_10'
================================================================
* Date:           Mon May 13 18:48:05 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.593 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      145|      145|  1.160 us|  1.160 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_159_10  |      143|      143|         5|          1|          1|   140|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 8 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 140, i11 %i_9"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body342"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i11 %i_9"   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.63ns)   --->   "%icmp_ln159 = icmp_ult  i11 %i, i11 1260" [receiver.cpp:159]   --->   Operation 13 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.end365.exitStub, void %for.body342.split" [receiver.cpp:159]   --->   Operation 14 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i11 %i"   --->   Operation 15 'trunc' 'empty' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 4, i32 10" [receiver.cpp:159]   --->   Operation 16 'partselect' 'lshr_ln8' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i7 %lshr_ln8" [receiver.cpp:159]   --->   Operation 17 'zext' 'zext_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%add_ln161 = add i11 %i, i11 1908" [receiver.cpp:161]   --->   Operation 18 'add' 'add_ln161' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i11 %add_ln161" [receiver.cpp:161]   --->   Operation 19 'zext' 'zext_ln161' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 20 'partselect' 'lshr_ln9' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 21 'getelementptr' 'matched_I_0_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 22 'getelementptr' 'matched_I_4_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 23 'getelementptr' 'matched_I_8_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 24 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:161]   --->   Operation 25 'load' 'matched_I_0_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:161]   --->   Operation 26 'load' 'matched_I_4_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:161]   --->   Operation 27 'load' 'matched_I_8_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:161]   --->   Operation 28 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161" [receiver.cpp:161]   --->   Operation 29 'getelementptr' 'preamble_upsampled_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%preamble_upsampled_load = load i11 %preamble_upsampled_addr" [receiver.cpp:161]   --->   Operation 30 'load' 'preamble_upsampled_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 31 'getelementptr' 'matched_Q_4_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 32 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%add_ln161_1 = add i11 %i, i11 1909" [receiver.cpp:161]   --->   Operation 33 'add' 'add_ln161_1' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i11 %add_ln161_1" [receiver.cpp:161]   --->   Operation 34 'zext' 'zext_ln161_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln161_2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_1, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 35 'partselect' 'lshr_ln161_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 36 'getelementptr' 'matched_I_1_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 37 'getelementptr' 'matched_I_5_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 38 'getelementptr' 'matched_I_9_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 39 'getelementptr' 'matched_I_13_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_1 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_2" [receiver.cpp:161]   --->   Operation 40 'getelementptr' 'preamble_upsampled_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i11 %preamble_upsampled_addr_1" [receiver.cpp:161]   --->   Operation 41 'load' 'preamble_upsampled_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 42 'getelementptr' 'matched_Q_5_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 43 'getelementptr' 'matched_Q_13_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.63ns)   --->   "%add_ln161_2 = add i11 %i, i11 1910" [receiver.cpp:161]   --->   Operation 44 'add' 'add_ln161_2' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln161_4 = zext i11 %add_ln161_2" [receiver.cpp:161]   --->   Operation 45 'zext' 'zext_ln161_4' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln161_3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_2, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 46 'partselect' 'lshr_ln161_3' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 47 'getelementptr' 'matched_I_2_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 48 'getelementptr' 'matched_I_6_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 49 'getelementptr' 'matched_I_10_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 50 'getelementptr' 'matched_I_14_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_2 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_4" [receiver.cpp:161]   --->   Operation 51 'getelementptr' 'preamble_upsampled_addr_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i11 %preamble_upsampled_addr_2" [receiver.cpp:161]   --->   Operation 52 'load' 'preamble_upsampled_load_2' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 53 'getelementptr' 'matched_Q_6_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 54 'getelementptr' 'matched_Q_14_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln161_3 = add i11 %i, i11 1911" [receiver.cpp:161]   --->   Operation 55 'add' 'add_ln161_3' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln161_6 = zext i11 %add_ln161_3" [receiver.cpp:161]   --->   Operation 56 'zext' 'zext_ln161_6' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln161_4 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_3, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 57 'partselect' 'lshr_ln161_4' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 58 'getelementptr' 'matched_I_3_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 59 'getelementptr' 'matched_I_7_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 60 'getelementptr' 'matched_I_11_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln159" [receiver.cpp:161]   --->   Operation 61 'getelementptr' 'matched_I_15_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_3 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_6" [receiver.cpp:161]   --->   Operation 62 'getelementptr' 'preamble_upsampled_addr_3' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i11 %preamble_upsampled_addr_3" [receiver.cpp:161]   --->   Operation 63 'load' 'preamble_upsampled_load_3' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 64 'getelementptr' 'matched_Q_7_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln159" [receiver.cpp:162]   --->   Operation 65 'getelementptr' 'matched_Q_15_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln159 = add i11 %i, i11 4" [receiver.cpp:159]   --->   Operation 66 'add' 'add_ln159' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln161_5 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159, i32 4, i32 10" [receiver.cpp:161]   --->   Operation 67 'partselect' 'lshr_ln161_5' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln161_8 = zext i7 %lshr_ln161_5" [receiver.cpp:161]   --->   Operation 68 'zext' 'zext_ln161_8' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.63ns)   --->   "%add_ln161_4 = add i11 %i, i11 1912" [receiver.cpp:161]   --->   Operation 69 'add' 'add_ln161_4' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln161_9 = zext i11 %add_ln161_4" [receiver.cpp:161]   --->   Operation 70 'zext' 'zext_ln161_9' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln161_6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_4, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 71 'partselect' 'lshr_ln161_6' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln161_8" [receiver.cpp:161]   --->   Operation 72 'getelementptr' 'matched_I_0_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln161_8" [receiver.cpp:161]   --->   Operation 73 'getelementptr' 'matched_I_4_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln161_8" [receiver.cpp:161]   --->   Operation 74 'getelementptr' 'matched_I_8_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln161_8" [receiver.cpp:161]   --->   Operation 75 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_4 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_9" [receiver.cpp:161]   --->   Operation 76 'getelementptr' 'preamble_upsampled_addr_4' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i11 %preamble_upsampled_addr_4" [receiver.cpp:161]   --->   Operation 77 'load' 'preamble_upsampled_load_4' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln161_8" [receiver.cpp:162]   --->   Operation 78 'getelementptr' 'matched_Q_0_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln161_8" [receiver.cpp:162]   --->   Operation 79 'getelementptr' 'matched_Q_8_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.63ns)   --->   "%add_ln159_1 = add i11 %i, i11 5" [receiver.cpp:159]   --->   Operation 80 'add' 'add_ln159_1' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln161_7 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_1, i32 4, i32 10" [receiver.cpp:161]   --->   Operation 81 'partselect' 'lshr_ln161_7' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln161_11 = zext i7 %lshr_ln161_7" [receiver.cpp:161]   --->   Operation 82 'zext' 'zext_ln161_11' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln161_5 = add i11 %i, i11 1913" [receiver.cpp:161]   --->   Operation 83 'add' 'add_ln161_5' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln161_12 = zext i11 %add_ln161_5" [receiver.cpp:161]   --->   Operation 84 'zext' 'zext_ln161_12' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln161_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_5, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 85 'partselect' 'lshr_ln161_8' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln161_11" [receiver.cpp:161]   --->   Operation 86 'getelementptr' 'matched_I_1_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln161_11" [receiver.cpp:161]   --->   Operation 87 'getelementptr' 'matched_I_5_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln161_11" [receiver.cpp:161]   --->   Operation 88 'getelementptr' 'matched_I_9_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln161_11" [receiver.cpp:161]   --->   Operation 89 'getelementptr' 'matched_I_13_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_5 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_12" [receiver.cpp:161]   --->   Operation 90 'getelementptr' 'preamble_upsampled_addr_5' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i11 %preamble_upsampled_addr_5" [receiver.cpp:161]   --->   Operation 91 'load' 'preamble_upsampled_load_5' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln161_11" [receiver.cpp:162]   --->   Operation 92 'getelementptr' 'matched_Q_1_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln161_11" [receiver.cpp:162]   --->   Operation 93 'getelementptr' 'matched_Q_9_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln159_2 = add i11 %i, i11 6" [receiver.cpp:159]   --->   Operation 94 'add' 'add_ln159_2' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln161_9 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_2, i32 4, i32 10" [receiver.cpp:161]   --->   Operation 95 'partselect' 'lshr_ln161_9' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln161_14 = zext i7 %lshr_ln161_9" [receiver.cpp:161]   --->   Operation 96 'zext' 'zext_ln161_14' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln161_6 = add i11 %i, i11 1914" [receiver.cpp:161]   --->   Operation 97 'add' 'add_ln161_6' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln161_15 = zext i11 %add_ln161_6" [receiver.cpp:161]   --->   Operation 98 'zext' 'zext_ln161_15' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln161_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_6, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 99 'partselect' 'lshr_ln161_s' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln161_14" [receiver.cpp:161]   --->   Operation 100 'getelementptr' 'matched_I_2_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln161_14" [receiver.cpp:161]   --->   Operation 101 'getelementptr' 'matched_I_6_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln161_14" [receiver.cpp:161]   --->   Operation 102 'getelementptr' 'matched_I_10_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln161_14" [receiver.cpp:161]   --->   Operation 103 'getelementptr' 'matched_I_14_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_6 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_15" [receiver.cpp:161]   --->   Operation 104 'getelementptr' 'preamble_upsampled_addr_6' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i11 %preamble_upsampled_addr_6" [receiver.cpp:161]   --->   Operation 105 'load' 'preamble_upsampled_load_6' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln161_14" [receiver.cpp:162]   --->   Operation 106 'getelementptr' 'matched_Q_2_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln161_14" [receiver.cpp:162]   --->   Operation 107 'getelementptr' 'matched_Q_10_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.63ns)   --->   "%add_ln159_3 = add i11 %i, i11 7" [receiver.cpp:159]   --->   Operation 108 'add' 'add_ln159_3' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lshr_ln161_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_3, i32 4, i32 10" [receiver.cpp:161]   --->   Operation 109 'partselect' 'lshr_ln161_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln161_17 = zext i7 %lshr_ln161_1" [receiver.cpp:161]   --->   Operation 110 'zext' 'zext_ln161_17' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.63ns)   --->   "%add_ln161_7 = add i11 %i, i11 1915" [receiver.cpp:161]   --->   Operation 111 'add' 'add_ln161_7' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln161_18 = zext i11 %add_ln161_7" [receiver.cpp:161]   --->   Operation 112 'zext' 'zext_ln161_18' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln161_10 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_7, i32 3, i32 10" [receiver.cpp:161]   --->   Operation 113 'partselect' 'lshr_ln161_10' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln161_17" [receiver.cpp:161]   --->   Operation 114 'getelementptr' 'matched_I_3_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln161_17" [receiver.cpp:161]   --->   Operation 115 'getelementptr' 'matched_I_7_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln161_17" [receiver.cpp:161]   --->   Operation 116 'getelementptr' 'matched_I_11_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln161_17" [receiver.cpp:161]   --->   Operation 117 'getelementptr' 'matched_I_15_addr_1' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:161]   --->   Operation 118 'load' 'matched_I_1_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 119 [2/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:161]   --->   Operation 119 'load' 'matched_I_5_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 120 [2/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:161]   --->   Operation 120 'load' 'matched_I_9_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 121 [2/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:161]   --->   Operation 121 'load' 'matched_I_13_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:161]   --->   Operation 122 'load' 'matched_I_2_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:161]   --->   Operation 123 'load' 'matched_I_6_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:161]   --->   Operation 124 'load' 'matched_I_10_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:161]   --->   Operation 125 'load' 'matched_I_14_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 126 [2/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:161]   --->   Operation 126 'load' 'matched_I_3_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 127 [2/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:161]   --->   Operation 127 'load' 'matched_I_7_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:161]   --->   Operation 128 'load' 'matched_I_11_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:161]   --->   Operation 129 'load' 'matched_I_15_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:161]   --->   Operation 130 'load' 'matched_I_0_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 131 [2/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:161]   --->   Operation 131 'load' 'matched_I_4_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:161]   --->   Operation 132 'load' 'matched_I_8_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 133 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:161]   --->   Operation 133 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:161]   --->   Operation 134 'load' 'matched_I_1_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 135 [2/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:161]   --->   Operation 135 'load' 'matched_I_5_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 136 [2/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:161]   --->   Operation 136 'load' 'matched_I_9_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:161]   --->   Operation 137 'load' 'matched_I_13_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 138 [2/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:161]   --->   Operation 138 'load' 'matched_I_2_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 139 [2/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:161]   --->   Operation 139 'load' 'matched_I_6_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 140 [2/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:161]   --->   Operation 140 'load' 'matched_I_10_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 141 [2/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:161]   --->   Operation 141 'load' 'matched_I_14_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 142 [2/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:161]   --->   Operation 142 'load' 'matched_I_3_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 143 [2/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:161]   --->   Operation 143 'load' 'matched_I_7_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 144 [2/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:161]   --->   Operation 144 'load' 'matched_I_11_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 145 [2/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:161]   --->   Operation 145 'load' 'matched_I_15_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_7 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_18" [receiver.cpp:161]   --->   Operation 146 'getelementptr' 'preamble_upsampled_addr_7' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i11 %preamble_upsampled_addr_7" [receiver.cpp:161]   --->   Operation 147 'load' 'preamble_upsampled_load_7' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln161_17" [receiver.cpp:162]   --->   Operation 148 'getelementptr' 'matched_Q_3_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln161_17" [receiver.cpp:162]   --->   Operation 149 'getelementptr' 'matched_Q_11_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:162]   --->   Operation 150 'load' 'matched_Q_4_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 151 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:162]   --->   Operation 151 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 152 [2/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:162]   --->   Operation 152 'load' 'matched_Q_5_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 153 [2/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:162]   --->   Operation 153 'load' 'matched_Q_13_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 154 [2/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:162]   --->   Operation 154 'load' 'matched_Q_6_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 155 [2/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:162]   --->   Operation 155 'load' 'matched_Q_14_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 156 [2/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:162]   --->   Operation 156 'load' 'matched_Q_7_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 157 [2/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:162]   --->   Operation 157 'load' 'matched_Q_15_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 158 [2/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:162]   --->   Operation 158 'load' 'matched_Q_0_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 159 [2/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:162]   --->   Operation 159 'load' 'matched_Q_8_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 160 [2/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:162]   --->   Operation 160 'load' 'matched_Q_1_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 161 [2/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:162]   --->   Operation 161 'load' 'matched_Q_9_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 162 [2/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:162]   --->   Operation 162 'load' 'matched_Q_2_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 163 [2/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:162]   --->   Operation 163 'load' 'matched_Q_10_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:162]   --->   Operation 164 'load' 'matched_Q_3_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:162]   --->   Operation 165 'load' 'matched_Q_11_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_1 : Operation 166 [1/1] (1.63ns)   --->   "%add_ln159_4 = add i11 %i, i11 8" [receiver.cpp:159]   --->   Operation 166 'add' 'add_ln159_4' <Predicate = (icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln159 = store i11 %add_ln159_4, i11 %i_9" [receiver.cpp:159]   --->   Operation 167 'store' 'store_ln159' <Predicate = (icmp_ln159)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 168 [1/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:161]   --->   Operation 168 'load' 'matched_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 169 [1/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:161]   --->   Operation 169 'load' 'matched_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 170 [1/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:161]   --->   Operation 170 'load' 'matched_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 171 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:161]   --->   Operation 171 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 172 [1/2] (3.25ns)   --->   "%preamble_upsampled_load = load i11 %preamble_upsampled_addr" [receiver.cpp:161]   --->   Operation 172 'load' 'preamble_upsampled_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 173 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i11 %preamble_upsampled_addr_1" [receiver.cpp:161]   --->   Operation 173 'load' 'preamble_upsampled_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 174 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i11 %preamble_upsampled_addr_2" [receiver.cpp:161]   --->   Operation 174 'load' 'preamble_upsampled_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 175 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i11 %preamble_upsampled_addr_3" [receiver.cpp:161]   --->   Operation 175 'load' 'preamble_upsampled_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 176 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i11 %preamble_upsampled_addr_4" [receiver.cpp:161]   --->   Operation 176 'load' 'preamble_upsampled_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 177 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i11 %preamble_upsampled_addr_5" [receiver.cpp:161]   --->   Operation 177 'load' 'preamble_upsampled_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 178 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i11 %preamble_upsampled_addr_6" [receiver.cpp:161]   --->   Operation 178 'load' 'preamble_upsampled_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 179 [1/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:161]   --->   Operation 179 'load' 'matched_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 180 [1/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:161]   --->   Operation 180 'load' 'matched_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 181 [1/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:161]   --->   Operation 181 'load' 'matched_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 182 [1/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:161]   --->   Operation 182 'load' 'matched_I_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 183 [1/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:161]   --->   Operation 183 'load' 'matched_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 184 [1/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:161]   --->   Operation 184 'load' 'matched_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 185 [1/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:161]   --->   Operation 185 'load' 'matched_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 186 [1/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:161]   --->   Operation 186 'load' 'matched_I_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 187 [1/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:161]   --->   Operation 187 'load' 'matched_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 188 [1/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:161]   --->   Operation 188 'load' 'matched_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 189 [1/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:161]   --->   Operation 189 'load' 'matched_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 190 [1/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:161]   --->   Operation 190 'load' 'matched_I_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 191 [1/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:161]   --->   Operation 191 'load' 'matched_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 192 [1/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:161]   --->   Operation 192 'load' 'matched_I_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 193 [1/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:161]   --->   Operation 193 'load' 'matched_I_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 194 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:161]   --->   Operation 194 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 195 [1/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:161]   --->   Operation 195 'load' 'matched_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 196 [1/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:161]   --->   Operation 196 'load' 'matched_I_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 197 [1/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:161]   --->   Operation 197 'load' 'matched_I_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 198 [1/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:161]   --->   Operation 198 'load' 'matched_I_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 199 [1/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:161]   --->   Operation 199 'load' 'matched_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 200 [1/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:161]   --->   Operation 200 'load' 'matched_I_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 201 [1/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:161]   --->   Operation 201 'load' 'matched_I_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 202 [1/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:161]   --->   Operation 202 'load' 'matched_I_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 203 [1/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:161]   --->   Operation 203 'load' 'matched_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 204 [1/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:161]   --->   Operation 204 'load' 'matched_I_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 205 [1/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:161]   --->   Operation 205 'load' 'matched_I_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 206 [1/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:161]   --->   Operation 206 'load' 'matched_I_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 207 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i11 %preamble_upsampled_addr_7" [receiver.cpp:161]   --->   Operation 207 'load' 'preamble_upsampled_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1120> <ROM>
ST_2 : Operation 208 [1/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:162]   --->   Operation 208 'load' 'matched_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 209 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:162]   --->   Operation 209 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 210 [1/1] (1.73ns)   --->   "%icmp_ln162 = icmp_eq  i4 %empty, i4 12" [receiver.cpp:162]   --->   Operation 210 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.75ns)   --->   "%select_ln162 = select i1 %icmp_ln162, i18 %matched_Q_12_load_1, i18 %matched_Q_4_load" [receiver.cpp:162]   --->   Operation 211 'select' 'select_ln162' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:162]   --->   Operation 212 'load' 'matched_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 213 [1/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:162]   --->   Operation 213 'load' 'matched_Q_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 214 [1/1] (0.75ns)   --->   "%select_ln162_1 = select i1 %icmp_ln162, i18 %matched_Q_13_load, i18 %matched_Q_5_load" [receiver.cpp:162]   --->   Operation 214 'select' 'select_ln162_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:162]   --->   Operation 215 'load' 'matched_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 216 [1/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:162]   --->   Operation 216 'load' 'matched_Q_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 217 [1/1] (0.75ns)   --->   "%select_ln162_2 = select i1 %icmp_ln162, i18 %matched_Q_14_load, i18 %matched_Q_6_load" [receiver.cpp:162]   --->   Operation 217 'select' 'select_ln162_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:162]   --->   Operation 218 'load' 'matched_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 219 [1/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:162]   --->   Operation 219 'load' 'matched_Q_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 220 [1/1] (0.75ns)   --->   "%select_ln162_3 = select i1 %icmp_ln162, i18 %matched_Q_15_load, i18 %matched_Q_7_load" [receiver.cpp:162]   --->   Operation 220 'select' 'select_ln162_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:162]   --->   Operation 221 'load' 'matched_Q_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 222 [1/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:162]   --->   Operation 222 'load' 'matched_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 223 [1/1] (0.75ns)   --->   "%select_ln162_4 = select i1 %icmp_ln162, i18 %matched_Q_0_load, i18 %matched_Q_8_load" [receiver.cpp:162]   --->   Operation 223 'select' 'select_ln162_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:162]   --->   Operation 224 'load' 'matched_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 225 [1/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:162]   --->   Operation 225 'load' 'matched_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 226 [1/1] (0.75ns)   --->   "%select_ln162_5 = select i1 %icmp_ln162, i18 %matched_Q_1_load, i18 %matched_Q_9_load" [receiver.cpp:162]   --->   Operation 226 'select' 'select_ln162_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:162]   --->   Operation 227 'load' 'matched_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 228 [1/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:162]   --->   Operation 228 'load' 'matched_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 229 [1/1] (0.75ns)   --->   "%select_ln162_6 = select i1 %icmp_ln162, i18 %matched_Q_2_load, i18 %matched_Q_10_load" [receiver.cpp:162]   --->   Operation 229 'select' 'select_ln162_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:162]   --->   Operation 230 'load' 'matched_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 231 [1/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:162]   --->   Operation 231 'load' 'matched_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 245> <RAM>
ST_2 : Operation 232 [1/1] (0.75ns)   --->   "%select_ln162_7 = select i1 %icmp_ln162, i18 %matched_Q_3_load, i18 %matched_Q_11_load" [receiver.cpp:162]   --->   Operation 232 'select' 'select_ln162_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 233 [1/1] (2.60ns)   --->   "%tmp_4 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_0_load, i18 0, i18 0, i18 0, i18 %matched_I_4_load, i18 0, i18 0, i18 0, i18 %matched_I_8_load, i18 0, i18 0, i18 0, i18 %matched_I_12_load_1, i4 %empty" [receiver.cpp:161]   --->   Operation 233 'mux' 'tmp_4' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i17 %preamble_upsampled_load" [receiver.cpp:161]   --->   Operation 234 'sext' 'sext_ln161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (2.60ns)   --->   "%tmp_5 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_1_load, i18 0, i18 0, i18 0, i18 %matched_I_5_load, i18 0, i18 0, i18 0, i18 %matched_I_9_load, i18 0, i18 0, i18 0, i18 %matched_I_13_load, i4 %empty" [receiver.cpp:161]   --->   Operation 235 'mux' 'tmp_5' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln161_3 = sext i17 %preamble_upsampled_load_1" [receiver.cpp:161]   --->   Operation 236 'sext' 'sext_ln161_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (2.60ns)   --->   "%tmp_6 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_2_load, i18 0, i18 0, i18 0, i18 %matched_I_6_load, i18 0, i18 0, i18 0, i18 %matched_I_10_load, i18 0, i18 0, i18 0, i18 %matched_I_14_load, i4 %empty" [receiver.cpp:161]   --->   Operation 237 'mux' 'tmp_6' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln161_5 = sext i17 %preamble_upsampled_load_2" [receiver.cpp:161]   --->   Operation 238 'sext' 'sext_ln161_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (2.60ns)   --->   "%tmp_7 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_3_load, i18 0, i18 0, i18 0, i18 %matched_I_7_load, i18 0, i18 0, i18 0, i18 %matched_I_11_load, i18 0, i18 0, i18 0, i18 %matched_I_15_load, i4 %empty" [receiver.cpp:161]   --->   Operation 239 'mux' 'tmp_7' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln161_7 = sext i17 %preamble_upsampled_load_3" [receiver.cpp:161]   --->   Operation 240 'sext' 'sext_ln161_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (2.60ns)   --->   "%tmp_8 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_4_load_1, i18 0, i18 0, i18 0, i18 %matched_I_8_load_1, i18 0, i18 0, i18 0, i18 %matched_I_12_load_2, i18 0, i18 0, i18 0, i18 %matched_I_0_load_1, i4 %empty" [receiver.cpp:161]   --->   Operation 241 'mux' 'tmp_8' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln161_9 = sext i17 %preamble_upsampled_load_4" [receiver.cpp:161]   --->   Operation 242 'sext' 'sext_ln161_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (2.60ns)   --->   "%tmp_9 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_5_load_1, i18 0, i18 0, i18 0, i18 %matched_I_9_load_1, i18 0, i18 0, i18 0, i18 %matched_I_13_load_1, i18 0, i18 0, i18 0, i18 %matched_I_1_load_1, i4 %empty" [receiver.cpp:161]   --->   Operation 243 'mux' 'tmp_9' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln161_11 = sext i17 %preamble_upsampled_load_5" [receiver.cpp:161]   --->   Operation 244 'sext' 'sext_ln161_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.60ns)   --->   "%tmp_s = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_6_load_1, i18 0, i18 0, i18 0, i18 %matched_I_10_load_1, i18 0, i18 0, i18 0, i18 %matched_I_14_load_1, i18 0, i18 0, i18 0, i18 %matched_I_2_load_1, i4 %empty" [receiver.cpp:161]   --->   Operation 245 'mux' 'tmp_s' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln161_13 = sext i17 %preamble_upsampled_load_6" [receiver.cpp:161]   --->   Operation 246 'sext' 'sext_ln161_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (2.60ns)   --->   "%tmp_10 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_7_load_1, i18 0, i18 0, i18 0, i18 %matched_I_11_load_1, i18 0, i18 0, i18 0, i18 %matched_I_15_load_1, i18 0, i18 0, i18 0, i18 %matched_I_3_load_1, i4 %empty" [receiver.cpp:161]   --->   Operation 247 'mux' 'tmp_10' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln161_14 = sext i17 %preamble_upsampled_load_7" [receiver.cpp:161]   --->   Operation 248 'sext' 'sext_ln161_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i18 %select_ln162" [receiver.cpp:162]   --->   Operation 249 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (5.59ns)   --->   "%mul_ln162 = mul i34 %sext_ln162, i34 %sext_ln161" [receiver.cpp:162]   --->   Operation 250 'mul' 'mul_ln162' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 251 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i18 %select_ln162_1" [receiver.cpp:162]   --->   Operation 252 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (5.59ns)   --->   "%mul_ln162_1 = mul i34 %sext_ln162_1, i34 %sext_ln161_3" [receiver.cpp:162]   --->   Operation 253 'mul' 'mul_ln162_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_1, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 254 'partselect' 'trunc_ln162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln162_2 = sext i18 %select_ln162_2" [receiver.cpp:162]   --->   Operation 255 'sext' 'sext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (5.59ns)   --->   "%mul_ln162_2 = mul i34 %sext_ln162_2, i34 %sext_ln161_5" [receiver.cpp:162]   --->   Operation 256 'mul' 'mul_ln162_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln162_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_2, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 257 'partselect' 'trunc_ln162_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln162_3 = sext i18 %select_ln162_3" [receiver.cpp:162]   --->   Operation 258 'sext' 'sext_ln162_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (5.59ns)   --->   "%mul_ln162_3 = mul i34 %sext_ln162_3, i34 %sext_ln161_7" [receiver.cpp:162]   --->   Operation 259 'mul' 'mul_ln162_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln162_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_3, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 260 'partselect' 'trunc_ln162_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln162_4 = sext i18 %select_ln162_4" [receiver.cpp:162]   --->   Operation 261 'sext' 'sext_ln162_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (5.59ns)   --->   "%mul_ln162_4 = mul i34 %sext_ln162_4, i34 %sext_ln161_9" [receiver.cpp:162]   --->   Operation 262 'mul' 'mul_ln162_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln162_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_4, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 263 'partselect' 'trunc_ln162_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln162_5 = sext i18 %select_ln162_5" [receiver.cpp:162]   --->   Operation 264 'sext' 'sext_ln162_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (5.59ns)   --->   "%mul_ln162_5 = mul i34 %sext_ln162_5, i34 %sext_ln161_11" [receiver.cpp:162]   --->   Operation 265 'mul' 'mul_ln162_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln162_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_5, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 266 'partselect' 'trunc_ln162_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln162_6 = sext i18 %select_ln162_6" [receiver.cpp:162]   --->   Operation 267 'sext' 'sext_ln162_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (5.59ns)   --->   "%mul_ln162_6 = mul i34 %sext_ln162_6, i34 %sext_ln161_13" [receiver.cpp:162]   --->   Operation 268 'mul' 'mul_ln162_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln162_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_6, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 269 'partselect' 'trunc_ln162_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln162_7 = sext i18 %select_ln162_7" [receiver.cpp:162]   --->   Operation 270 'sext' 'sext_ln162_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (5.59ns)   --->   "%mul_ln162_7 = mul i34 %sext_ln162_7, i34 %sext_ln161_14" [receiver.cpp:162]   --->   Operation 271 'mul' 'mul_ln162_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln162_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_7, i32 16, i32 33" [receiver.cpp:162]   --->   Operation 272 'partselect' 'trunc_ln162_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i8 %lshr_ln9" [receiver.cpp:161]   --->   Operation 273 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln161_1 = sext i18 %tmp_4" [receiver.cpp:161]   --->   Operation 274 'sext' 'sext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (5.59ns)   --->   "%mul_ln161 = mul i34 %sext_ln161, i34 %sext_ln161_1" [receiver.cpp:161]   --->   Operation 275 'mul' 'mul_ln161' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 276 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%arr_Q_addr_1 = getelementptr i18 %arr_Q, i64 0, i64 %zext_ln161_1" [receiver.cpp:162]   --->   Operation 277 'getelementptr' 'arr_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln161_3 = zext i8 %lshr_ln161_2" [receiver.cpp:161]   --->   Operation 278 'zext' 'zext_ln161_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%arr_Q_1_addr = getelementptr i18 %arr_Q_1, i64 0, i64 %zext_ln161_3" [receiver.cpp:162]   --->   Operation 279 'getelementptr' 'arr_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln161_5 = zext i8 %lshr_ln161_3" [receiver.cpp:161]   --->   Operation 280 'zext' 'zext_ln161_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%arr_Q_2_addr = getelementptr i18 %arr_Q_2, i64 0, i64 %zext_ln161_5" [receiver.cpp:162]   --->   Operation 281 'getelementptr' 'arr_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln161_7 = zext i8 %lshr_ln161_4" [receiver.cpp:161]   --->   Operation 282 'zext' 'zext_ln161_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%arr_Q_3_addr = getelementptr i18 %arr_Q_3, i64 0, i64 %zext_ln161_7" [receiver.cpp:162]   --->   Operation 283 'getelementptr' 'arr_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln161_10 = zext i8 %lshr_ln161_6" [receiver.cpp:161]   --->   Operation 284 'zext' 'zext_ln161_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%arr_Q_4_addr = getelementptr i18 %arr_Q_4, i64 0, i64 %zext_ln161_10" [receiver.cpp:162]   --->   Operation 285 'getelementptr' 'arr_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln161_13 = zext i8 %lshr_ln161_8" [receiver.cpp:161]   --->   Operation 286 'zext' 'zext_ln161_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%arr_Q_5_addr = getelementptr i18 %arr_Q_5, i64 0, i64 %zext_ln161_13" [receiver.cpp:162]   --->   Operation 287 'getelementptr' 'arr_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln161_16 = zext i8 %lshr_ln161_s" [receiver.cpp:161]   --->   Operation 288 'zext' 'zext_ln161_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%arr_Q_6_addr = getelementptr i18 %arr_Q_6, i64 0, i64 %zext_ln161_16" [receiver.cpp:162]   --->   Operation 289 'getelementptr' 'arr_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln161_19 = zext i8 %lshr_ln161_10" [receiver.cpp:161]   --->   Operation 290 'zext' 'zext_ln161_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln161_2 = sext i18 %tmp_5" [receiver.cpp:161]   --->   Operation 291 'sext' 'sext_ln161_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (5.59ns)   --->   "%mul_ln161_1 = mul i34 %sext_ln161_2, i34 %sext_ln161_3" [receiver.cpp:161]   --->   Operation 292 'mul' 'mul_ln161_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_1, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 293 'partselect' 'trunc_ln161_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln161_4 = sext i18 %tmp_6" [receiver.cpp:161]   --->   Operation 294 'sext' 'sext_ln161_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (5.59ns)   --->   "%mul_ln161_2 = mul i34 %sext_ln161_4, i34 %sext_ln161_5" [receiver.cpp:161]   --->   Operation 295 'mul' 'mul_ln161_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_2, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 296 'partselect' 'trunc_ln161_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln161_6 = sext i18 %tmp_7" [receiver.cpp:161]   --->   Operation 297 'sext' 'sext_ln161_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (5.59ns)   --->   "%mul_ln161_3 = mul i34 %sext_ln161_6, i34 %sext_ln161_7" [receiver.cpp:161]   --->   Operation 298 'mul' 'mul_ln161_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln161_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_3, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 299 'partselect' 'trunc_ln161_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln161_8 = sext i18 %tmp_8" [receiver.cpp:161]   --->   Operation 300 'sext' 'sext_ln161_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (5.59ns)   --->   "%mul_ln161_4 = mul i34 %sext_ln161_8, i34 %sext_ln161_9" [receiver.cpp:161]   --->   Operation 301 'mul' 'mul_ln161_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln161_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_4, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 302 'partselect' 'trunc_ln161_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln161_10 = sext i18 %tmp_9" [receiver.cpp:161]   --->   Operation 303 'sext' 'sext_ln161_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (5.59ns)   --->   "%mul_ln161_5 = mul i34 %sext_ln161_10, i34 %sext_ln161_11" [receiver.cpp:161]   --->   Operation 304 'mul' 'mul_ln161_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln161_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_5, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 305 'partselect' 'trunc_ln161_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln161_12 = sext i18 %tmp_s" [receiver.cpp:161]   --->   Operation 306 'sext' 'sext_ln161_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (5.59ns)   --->   "%mul_ln161_6 = mul i34 %sext_ln161_12, i34 %sext_ln161_13" [receiver.cpp:161]   --->   Operation 307 'mul' 'mul_ln161_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln161_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_6, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 308 'partselect' 'trunc_ln161_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln161_15 = sext i18 %tmp_10" [receiver.cpp:161]   --->   Operation 309 'sext' 'sext_ln161_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (5.59ns)   --->   "%mul_ln161_7 = mul i34 %sext_ln161_14, i34 %sext_ln161_15" [receiver.cpp:161]   --->   Operation 310 'mul' 'mul_ln161_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln161_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_7, i32 16, i32 33" [receiver.cpp:161]   --->   Operation 311 'partselect' 'trunc_ln161_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%arr_Q_7_addr = getelementptr i18 %arr_Q_7, i64 0, i64 %zext_ln161_19" [receiver.cpp:162]   --->   Operation 312 'getelementptr' 'arr_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln9, i8 %arr_Q_addr_1" [receiver.cpp:162]   --->   Operation 313 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_1, i8 %arr_Q_1_addr" [receiver.cpp:162]   --->   Operation 314 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_2, i8 %arr_Q_2_addr" [receiver.cpp:162]   --->   Operation 315 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_3, i8 %arr_Q_3_addr" [receiver.cpp:162]   --->   Operation 316 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_4, i8 %arr_Q_4_addr" [receiver.cpp:162]   --->   Operation 317 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_5, i8 %arr_Q_5_addr" [receiver.cpp:162]   --->   Operation 318 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_6, i8 %arr_Q_6_addr" [receiver.cpp:162]   --->   Operation 319 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln162 = store i18 %trunc_ln162_7, i8 %arr_Q_7_addr" [receiver.cpp:162]   --->   Operation 320 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 340 'ret' 'ret_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 140, i64 140, i64 140" [receiver.cpp:159]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [receiver.cpp:159]   --->   Operation 322 'specloopname' 'specloopname_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%arr_I_addr_1 = getelementptr i18 %arr_I, i64 0, i64 %zext_ln161_1" [receiver.cpp:161]   --->   Operation 323 'getelementptr' 'arr_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%arr_I_1_addr = getelementptr i18 %arr_I_1, i64 0, i64 %zext_ln161_3" [receiver.cpp:161]   --->   Operation 324 'getelementptr' 'arr_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%arr_I_2_addr = getelementptr i18 %arr_I_2, i64 0, i64 %zext_ln161_5" [receiver.cpp:161]   --->   Operation 325 'getelementptr' 'arr_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%arr_I_3_addr = getelementptr i18 %arr_I_3, i64 0, i64 %zext_ln161_7" [receiver.cpp:161]   --->   Operation 326 'getelementptr' 'arr_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%arr_I_4_addr = getelementptr i18 %arr_I_4, i64 0, i64 %zext_ln161_10" [receiver.cpp:161]   --->   Operation 327 'getelementptr' 'arr_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%arr_I_5_addr = getelementptr i18 %arr_I_5, i64 0, i64 %zext_ln161_13" [receiver.cpp:161]   --->   Operation 328 'getelementptr' 'arr_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%arr_I_6_addr = getelementptr i18 %arr_I_6, i64 0, i64 %zext_ln161_16" [receiver.cpp:161]   --->   Operation 329 'getelementptr' 'arr_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%arr_I_7_addr = getelementptr i18 %arr_I_7, i64 0, i64 %zext_ln161_19" [receiver.cpp:161]   --->   Operation 330 'getelementptr' 'arr_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln8, i8 %arr_I_addr_1" [receiver.cpp:161]   --->   Operation 331 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_1, i8 %arr_I_1_addr" [receiver.cpp:161]   --->   Operation 332 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_2, i8 %arr_I_2_addr" [receiver.cpp:161]   --->   Operation 333 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_3, i8 %arr_I_3_addr" [receiver.cpp:161]   --->   Operation 334 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_4, i8 %arr_I_4_addr" [receiver.cpp:161]   --->   Operation 335 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_5, i8 %arr_I_5_addr" [receiver.cpp:161]   --->   Operation 336 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_6, i8 %arr_I_6_addr" [receiver.cpp:161]   --->   Operation 337 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln161 = store i18 %trunc_ln161_7, i8 %arr_I_7_addr" [receiver.cpp:161]   --->   Operation 338 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 18> <Depth = 140> <RAM>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body342" [receiver.cpp:159]   --->   Operation 339 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.893ns
The critical path consists of the following:
	'alloca' operation ('i') [50]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [54]  (0.000 ns)
	'add' operation ('add_ln161', receiver.cpp:161) [64]  (1.639 ns)
	'getelementptr' operation ('preamble_upsampled_addr', receiver.cpp:161) [77]  (0.000 ns)
	'load' operation ('preamble_upsampled_load', receiver.cpp:161) on array 'preamble_upsampled' [78]  (3.254 ns)

 <State 2>: 4.011ns
The critical path consists of the following:
	'load' operation ('matched_Q_4_load', receiver.cpp:162) on array 'matched_Q_4' [267]  (3.254 ns)
	'select' operation ('select_ln162', receiver.cpp:162) [270]  (0.756 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln162', receiver.cpp:162) [272]  (5.593 ns)

 <State 4>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln161', receiver.cpp:161) [81]  (5.593 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('arr_I_addr_1', receiver.cpp:161) [83]  (0.000 ns)
	'store' operation ('store_ln161', receiver.cpp:161) of variable 'trunc_ln8', receiver.cpp:161 on array 'arr_I' [257]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
