
*** Running vivado
    with args -log AES_128.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_128.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AES_128.tcl -notrace
Command: synth_design -top AES_128 -part xczu7ev-ffvc1156-2-e -fanout_limit 100 -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -cascade_dsp tree
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 435.551 ; gain = 95.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_128' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_128.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEY_WIDTH bound to: 128 - type: integer 
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_expansion_intf' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/AES_expansion_interface.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AES_expansion_intf' (0#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/AES_expansion_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rounds_interface' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/rounds_interface.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEY_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rounds_interface' (0#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/rounds_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'AES_key_expansion' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/AES_key_expansion.sv:1]
	Parameter KEY_WIDTH bound to: 128 - type: integer 
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'G_interface' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/G_interface.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'G_interface' (0#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/G_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (1#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized0' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized0' (1#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'G_function' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/G_function.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'S_box' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'S_box' (2#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:2]
INFO: [Synth 8-6157] synthesizing module 'RC_rom' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/RC_rom.sv:1]
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'F:/Aloshka/Collage/post collage material/AES/RTL/Design/AES_key_exp/RC_values.txt' is read successfully [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/RC_rom.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'RC_rom' (3#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/RC_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'G_function' (4#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/G_function.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES_key_expansion' (5#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/AES_key_expansion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'AES_rounds_operation' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/AES_round_operation.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEY_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'S_box_v2' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:2]
INFO: [Synth 8-3876] $readmem data file 'F:/Aloshka/Collage/post collage material/AES/RTL/Design/AES_rounds/S_LUT.txt' is read successfully [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'S_box_v2' (6#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'shift_rows' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/shift_rows.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_rows' (7#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/shift_rows.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mix_columns' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/mix_columns.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized1' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized1' (7#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/MUX2x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mix_columns' (8#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/mix_columns.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES_rounds_operation' (9#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/AES_round_operation.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/controller/controller.sv:1]
	Parameter RC_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (10#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/controller/controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES_128' (11#1) [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_128.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 490.781 ; gain = 150.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 490.781 ; gain = 150.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 490.781 ; gain = 150.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1613.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1613.852 ; gain = 1274.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1613.852 ; gain = 1274.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1613.852 ; gain = 1274.023
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:11]
INFO: [Synth 8-5544] ROM "RC_MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "FF_key_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_MUX1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rounds_MUX1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FF_round_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RC_sig" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                    0000000000001 |                             0000
                    ZERO |                    0000000000010 |                             0001
                     ONE |                    0000000000100 |                             0010
                     TWO |                    0000000001000 |                             0011
                   THREE |                    0000000010000 |                             0100
                    FOUR |                    0000000100000 |                             0101
                    FIVE |                    0000001000000 |                             0110
                     SIX |                    0000010000000 |                             0111
                   SEVEN |                    0000100000000 |                             1000
                   EIGHT |                    0001000000000 |                             1001
                    NINE |                    0010000000000 |                             1010
                     TEN |                    0100000000000 |                             1011
                  ELEVEN |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1613.852 ; gain = 1274.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 4     
	   5 Input      9 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 16    
	   3 Input      9 Bit         XORs := 12    
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 5     
	                8 Bit    Registers := 21    
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 20    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 16    
	  11 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX2x1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module S_box 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module RC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
Module G_function 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module AES_key_expansion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
Module MUX2x1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mix_columns 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      9 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 4     
	   3 Input      9 Bit         XORs := 3     
Module S_box_v2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module AES_rounds_operation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 4     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element G_Fun1/BOX1/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:11]
WARNING: [Synth 8-6014] Unused sequential element G_Fun1/BOX2/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:11]
WARNING: [Synth 8-6014] Unused sequential element G_Fun1/BOX3/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:11]
WARNING: [Synth 8-6014] Unused sequential element G_Fun1/BOX4/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_key_exp/S_box.sv:11]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].U_sbox/data_out_reg was removed.  [F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.srcs/sources_1/imports/Design/AES_rounds/S_box_v2.sv:14]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (CU1/counter_seq_reg[1]) is unused and will be removed from module AES_128.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.852 ; gain = 1274.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+---------------------------------+---------------+----------------+
|Module Name          | RTL Object                      | Depth x Width | Implemented As | 
+---------------------+---------------------------------+---------------+----------------+
|S_box                | data_out_reg                    | 256x8         | Block RAM      | 
|S_box_v2             | data_out_reg                    | 256x8         | Block RAM      | 
|AES_key_expansion    | G_Fun1/BOX1/data_out_reg        | 256x8         | Block RAM      | 
|AES_key_expansion    | G_Fun1/BOX2/data_out_reg        | 256x8         | Block RAM      | 
|AES_key_expansion    | G_Fun1/BOX3/data_out_reg        | 256x8         | Block RAM      | 
|AES_key_expansion    | G_Fun1/BOX4/data_out_reg        | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[4].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[9].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[14].U_sbox/data_out_reg | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[3].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[8].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[13].U_sbox/data_out_reg | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[2].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[7].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[12].U_sbox/data_out_reg | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[1].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[6].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[11].U_sbox/data_out_reg | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[0].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[5].U_sbox/data_out_reg  | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[10].U_sbox/data_out_reg | 256x8         | Block RAM      | 
|AES_rounds_operation | genblk1[15].U_sbox/data_out_reg | 256x8         | Block RAM      | 
+---------------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/AKE1/G_Fun1/BOX1/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/AKE1/G_Fun1/BOX2/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/AKE1/G_Fun1/BOX3/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/AKE1/G_Fun1/BOX4/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_5/ARO1/genblk1[4].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/ARO1/genblk1[9].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/ARO1/genblk1[14].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/ARO1/genblk1[3].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/ARO1/genblk1[8].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/ARO1/genblk1[13].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/ARO1/genblk1[2].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_12/ARO1/genblk1[7].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/ARO1/genblk1[12].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_14/ARO1/genblk1[1].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_15/ARO1/genblk1[6].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_16/ARO1/genblk1[11].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/ARO1/genblk1[0].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_18/ARO1/genblk1[5].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_19/ARO1/genblk1[10].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_20/ARO1/genblk1[15].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 2032.656 ; gain = 1692.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `AES_128`
	Effective logic levels on critical path before retiming is: 6
	Total number of crtical paths = 148

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from CU1/FSM_onehot_current_state_reg[9](fixed:TIMNG EXCEPTION/ATTRIBUTES) to AKE1/G_Fun1/BOX1/data_out_reg(fixed:BRAM/DSP/SRL) is: 5
		Effective logic levels found across for latency (=1) is: 5
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 6
	Total number of crtical paths = 52
	Numbers of forward move = 0, and backward move = 48

	Retimed registers names:
		ARO1/FF_before_MUX2_in0_reg[100]_bret
		ARO1/FF_before_MUX2_in0_reg[100]_bret__0
		ARO1/FF_before_MUX2_in0_reg[100]_bret__1
		ARO1/FF_before_MUX2_in0_reg[100]_bret__2
		ARO1/FF_before_MUX2_in0_reg[100]_bret__3
		ARO1/FF_before_MUX2_in0_reg[100]_bret__4
		ARO1/FF_before_MUX2_in0_reg[105]_bret
		ARO1/FF_before_MUX2_in0_reg[105]_bret__0
		ARO1/FF_before_MUX2_in0_reg[105]_bret__1
		ARO1/FF_before_MUX2_in0_reg[105]_bret__2
		ARO1/FF_before_MUX2_in0_reg[105]_bret__3
		ARO1/FF_before_MUX2_in0_reg[105]_bret__4
		ARO1/FF_before_MUX2_in0_reg[107]_bret
		ARO1/FF_before_MUX2_in0_reg[107]_bret__0
		ARO1/FF_before_MUX2_in0_reg[107]_bret__1
		ARO1/FF_before_MUX2_in0_reg[107]_bret__2
		ARO1/FF_before_MUX2_in0_reg[107]_bret__3
		ARO1/FF_before_MUX2_in0_reg[107]_bret__4
		ARO1/FF_before_MUX2_in0_reg[108]_bret
		ARO1/FF_before_MUX2_in0_reg[108]_bret__0
		ARO1/FF_before_MUX2_in0_reg[108]_bret__1
		ARO1/FF_before_MUX2_in0_reg[108]_bret__2
		ARO1/FF_before_MUX2_in0_reg[108]_bret__3
		ARO1/FF_before_MUX2_in0_reg[108]_bret__4
		ARO1/FF_before_MUX2_in0_reg[113]_bret
		ARO1/FF_before_MUX2_in0_reg[113]_bret__0
		ARO1/FF_before_MUX2_in0_reg[113]_bret__1
		ARO1/FF_before_MUX2_in0_reg[113]_bret__2
		ARO1/FF_before_MUX2_in0_reg[113]_bret__3
		ARO1/FF_before_MUX2_in0_reg[113]_bret__4
		ARO1/FF_before_MUX2_in0_reg[115]_bret
		ARO1/FF_before_MUX2_in0_reg[115]_bret__0
		ARO1/FF_before_MUX2_in0_reg[115]_bret__1
		ARO1/FF_before_MUX2_in0_reg[115]_bret__2
		ARO1/FF_before_MUX2_in0_reg[115]_bret__3
		ARO1/FF_before_MUX2_in0_reg[115]_bret__4
		ARO1/FF_before_MUX2_in0_reg[116]_bret
		ARO1/FF_before_MUX2_in0_reg[116]_bret__0
		ARO1/FF_before_MUX2_in0_reg[116]_bret__1
		ARO1/FF_before_MUX2_in0_reg[116]_bret__2
		ARO1/FF_before_MUX2_in0_reg[116]_bret__3
		ARO1/FF_before_MUX2_in0_reg[116]_bret__4
		ARO1/FF_before_MUX2_in0_reg[11]_bret
		ARO1/FF_before_MUX2_in0_reg[11]_bret__0
		ARO1/FF_before_MUX2_in0_reg[11]_bret__1
		ARO1/FF_before_MUX2_in0_reg[11]_bret__2
		ARO1/FF_before_MUX2_in0_reg[11]_bret__3
		ARO1/FF_before_MUX2_in0_reg[11]_bret__4
		ARO1/FF_before_MUX2_in0_reg[121]_bret
		ARO1/FF_before_MUX2_in0_reg[121]_bret__0
		ARO1/FF_before_MUX2_in0_reg[121]_bret__1
		ARO1/FF_before_MUX2_in0_reg[121]_bret__2
		ARO1/FF_before_MUX2_in0_reg[121]_bret__3
		ARO1/FF_before_MUX2_in0_reg[121]_bret__4
		ARO1/FF_before_MUX2_in0_reg[123]_bret
		ARO1/FF_before_MUX2_in0_reg[123]_bret__0
		ARO1/FF_before_MUX2_in0_reg[123]_bret__1
		ARO1/FF_before_MUX2_in0_reg[123]_bret__2
		ARO1/FF_before_MUX2_in0_reg[123]_bret__3
		ARO1/FF_before_MUX2_in0_reg[123]_bret__4
		ARO1/FF_before_MUX2_in0_reg[124]_bret
		ARO1/FF_before_MUX2_in0_reg[124]_bret__0
		ARO1/FF_before_MUX2_in0_reg[124]_bret__1
		ARO1/FF_before_MUX2_in0_reg[124]_bret__2
		ARO1/FF_before_MUX2_in0_reg[124]_bret__3
		ARO1/FF_before_MUX2_in0_reg[124]_bret__4
		ARO1/FF_before_MUX2_in0_reg[12]_bret
		ARO1/FF_before_MUX2_in0_reg[12]_bret__0
		ARO1/FF_before_MUX2_in0_reg[12]_bret__1
		ARO1/FF_before_MUX2_in0_reg[12]_bret__2
		ARO1/FF_before_MUX2_in0_reg[12]_bret__3
		ARO1/FF_before_MUX2_in0_reg[12]_bret__4
		ARO1/FF_before_MUX2_in0_reg[17]_bret
		ARO1/FF_before_MUX2_in0_reg[17]_bret__0
		ARO1/FF_before_MUX2_in0_reg[17]_bret__1
		ARO1/FF_before_MUX2_in0_reg[17]_bret__2
		ARO1/FF_before_MUX2_in0_reg[17]_bret__3
		ARO1/FF_before_MUX2_in0_reg[17]_bret__4
		ARO1/FF_before_MUX2_in0_reg[19]_bret
		ARO1/FF_before_MUX2_in0_reg[19]_bret__0
		ARO1/FF_before_MUX2_in0_reg[19]_bret__1
		ARO1/FF_before_MUX2_in0_reg[19]_bret__2
		ARO1/FF_before_MUX2_in0_reg[19]_bret__3
		ARO1/FF_before_MUX2_in0_reg[19]_bret__4
		ARO1/FF_before_MUX2_in0_reg[1]_bret
		ARO1/FF_before_MUX2_in0_reg[1]_bret__0
		ARO1/FF_before_MUX2_in0_reg[1]_bret__1
		ARO1/FF_before_MUX2_in0_reg[1]_bret__2
		ARO1/FF_before_MUX2_in0_reg[1]_bret__3
		ARO1/FF_before_MUX2_in0_reg[1]_bret__4
		ARO1/FF_before_MUX2_in0_reg[20]_bret
		ARO1/FF_before_MUX2_in0_reg[20]_bret__0
		ARO1/FF_before_MUX2_in0_reg[20]_bret__1
		ARO1/FF_before_MUX2_in0_reg[20]_bret__2
		ARO1/FF_before_MUX2_in0_reg[20]_bret__3
		ARO1/FF_before_MUX2_in0_reg[20]_bret__4
		ARO1/FF_before_MUX2_in0_reg[25]_bret
		ARO1/FF_before_MUX2_in0_reg[25]_bret__0
		ARO1/FF_before_MUX2_in0_reg[25]_bret__1
		ARO1/FF_before_MUX2_in0_reg[25]_bret__2
		ARO1/FF_before_MUX2_in0_reg[25]_bret__3
		ARO1/FF_before_MUX2_in0_reg[25]_bret__4
		ARO1/FF_before_MUX2_in0_reg[27]_bret
		ARO1/FF_before_MUX2_in0_reg[27]_bret__0
		ARO1/FF_before_MUX2_in0_reg[27]_bret__1
		ARO1/FF_before_MUX2_in0_reg[27]_bret__2
		ARO1/FF_before_MUX2_in0_reg[27]_bret__3
		ARO1/FF_before_MUX2_in0_reg[27]_bret__4
		ARO1/FF_before_MUX2_in0_reg[28]_bret
		ARO1/FF_before_MUX2_in0_reg[28]_bret__0
		ARO1/FF_before_MUX2_in0_reg[28]_bret__1
		ARO1/FF_before_MUX2_in0_reg[28]_bret__2
		ARO1/FF_before_MUX2_in0_reg[28]_bret__3
		ARO1/FF_before_MUX2_in0_reg[28]_bret__4
		ARO1/FF_before_MUX2_in0_reg[33]_bret
		ARO1/FF_before_MUX2_in0_reg[33]_bret__0
		ARO1/FF_before_MUX2_in0_reg[33]_bret__1
		ARO1/FF_before_MUX2_in0_reg[33]_bret__2
		ARO1/FF_before_MUX2_in0_reg[33]_bret__3
		ARO1/FF_before_MUX2_in0_reg[33]_bret__4
		ARO1/FF_before_MUX2_in0_reg[35]_bret
		ARO1/FF_before_MUX2_in0_reg[35]_bret__0
		ARO1/FF_before_MUX2_in0_reg[35]_bret__1
		ARO1/FF_before_MUX2_in0_reg[35]_bret__2
		ARO1/FF_before_MUX2_in0_reg[35]_bret__3
		ARO1/FF_before_MUX2_in0_reg[35]_bret__4
		ARO1/FF_before_MUX2_in0_reg[36]_bret
		ARO1/FF_before_MUX2_in0_reg[36]_bret__0
		ARO1/FF_before_MUX2_in0_reg[36]_bret__1
		ARO1/FF_before_MUX2_in0_reg[36]_bret__2
		ARO1/FF_before_MUX2_in0_reg[36]_bret__3
		ARO1/FF_before_MUX2_in0_reg[36]_bret__4
		ARO1/FF_before_MUX2_in0_reg[3]_bret
		ARO1/FF_before_MUX2_in0_reg[3]_bret__0
		ARO1/FF_before_MUX2_in0_reg[3]_bret__1
		ARO1/FF_before_MUX2_in0_reg[3]_bret__2
		ARO1/FF_before_MUX2_in0_reg[3]_bret__3
		ARO1/FF_before_MUX2_in0_reg[3]_bret__4
		ARO1/FF_before_MUX2_in0_reg[41]_bret
		ARO1/FF_before_MUX2_in0_reg[41]_bret__0
		ARO1/FF_before_MUX2_in0_reg[41]_bret__1
		ARO1/FF_before_MUX2_in0_reg[41]_bret__2
		ARO1/FF_before_MUX2_in0_reg[41]_bret__3
		ARO1/FF_before_MUX2_in0_reg[41]_bret__4
		ARO1/FF_before_MUX2_in0_reg[43]_bret
		ARO1/FF_before_MUX2_in0_reg[43]_bret__0
		ARO1/FF_before_MUX2_in0_reg[43]_bret__1
		ARO1/FF_before_MUX2_in0_reg[43]_bret__2
		ARO1/FF_before_MUX2_in0_reg[43]_bret__3
		ARO1/FF_before_MUX2_in0_reg[43]_bret__4
		ARO1/FF_before_MUX2_in0_reg[44]_bret
		ARO1/FF_before_MUX2_in0_reg[44]_bret__0
		ARO1/FF_before_MUX2_in0_reg[44]_bret__1
		ARO1/FF_before_MUX2_in0_reg[44]_bret__2
		ARO1/FF_before_MUX2_in0_reg[44]_bret__3
		ARO1/FF_before_MUX2_in0_reg[44]_bret__4
		ARO1/FF_before_MUX2_in0_reg[49]_bret
		ARO1/FF_before_MUX2_in0_reg[49]_bret__0
		ARO1/FF_before_MUX2_in0_reg[49]_bret__1
		ARO1/FF_before_MUX2_in0_reg[49]_bret__2
		ARO1/FF_before_MUX2_in0_reg[49]_bret__3
		ARO1/FF_before_MUX2_in0_reg[49]_bret__4
		ARO1/FF_before_MUX2_in0_reg[4]_bret
		ARO1/FF_before_MUX2_in0_reg[4]_bret__0
		ARO1/FF_before_MUX2_in0_reg[4]_bret__1
		ARO1/FF_before_MUX2_in0_reg[4]_bret__2
		ARO1/FF_before_MUX2_in0_reg[4]_bret__3
		ARO1/FF_before_MUX2_in0_reg[4]_bret__4
		ARO1/FF_before_MUX2_in0_reg[51]_bret
		ARO1/FF_before_MUX2_in0_reg[51]_bret__0
		ARO1/FF_before_MUX2_in0_reg[51]_bret__1
		ARO1/FF_before_MUX2_in0_reg[51]_bret__2
		ARO1/FF_before_MUX2_in0_reg[51]_bret__3
		ARO1/FF_before_MUX2_in0_reg[51]_bret__4
		ARO1/FF_before_MUX2_in0_reg[52]_bret
		ARO1/FF_before_MUX2_in0_reg[52]_bret__0
		ARO1/FF_before_MUX2_in0_reg[52]_bret__1
		ARO1/FF_before_MUX2_in0_reg[52]_bret__2
		ARO1/FF_before_MUX2_in0_reg[52]_bret__3
		ARO1/FF_before_MUX2_in0_reg[52]_bret__4
		ARO1/FF_before_MUX2_in0_reg[57]_bret
		ARO1/FF_before_MUX2_in0_reg[57]_bret__0
		ARO1/FF_before_MUX2_in0_reg[57]_bret__1
		ARO1/FF_before_MUX2_in0_reg[57]_bret__2
		ARO1/FF_before_MUX2_in0_reg[57]_bret__3
		ARO1/FF_before_MUX2_in0_reg[57]_bret__4
		ARO1/FF_before_MUX2_in0_reg[59]_bret
		ARO1/FF_before_MUX2_in0_reg[59]_bret__0
		ARO1/FF_before_MUX2_in0_reg[59]_bret__1
		ARO1/FF_before_MUX2_in0_reg[59]_bret__2
		ARO1/FF_before_MUX2_in0_reg[59]_bret__3
		ARO1/FF_before_MUX2_in0_reg[59]_bret__4
		ARO1/FF_before_MUX2_in0_reg[60]_bret
		ARO1/FF_before_MUX2_in0_reg[60]_bret__0
		ARO1/FF_before_MUX2_in0_reg[60]_bret__1
		ARO1/FF_before_MUX2_in0_reg[60]_bret__2
		ARO1/FF_before_MUX2_in0_reg[60]_bret__3
		ARO1/FF_before_MUX2_in0_reg[60]_bret__4
		ARO1/FF_before_MUX2_in0_reg[65]_bret
		ARO1/FF_before_MUX2_in0_reg[65]_bret__0
		ARO1/FF_before_MUX2_in0_reg[65]_bret__1
		ARO1/FF_before_MUX2_in0_reg[65]_bret__2
		ARO1/FF_before_MUX2_in0_reg[65]_bret__3
		ARO1/FF_before_MUX2_in0_reg[65]_bret__4
		ARO1/FF_before_MUX2_in0_reg[67]_bret
		ARO1/FF_before_MUX2_in0_reg[67]_bret__0
		ARO1/FF_before_MUX2_in0_reg[67]_bret__1
		ARO1/FF_before_MUX2_in0_reg[67]_bret__2
		ARO1/FF_before_MUX2_in0_reg[67]_bret__3
		ARO1/FF_before_MUX2_in0_reg[67]_bret__4
		ARO1/FF_before_MUX2_in0_reg[68]_bret
		ARO1/FF_before_MUX2_in0_reg[68]_bret__0
		ARO1/FF_before_MUX2_in0_reg[68]_bret__1
		ARO1/FF_before_MUX2_in0_reg[68]_bret__2
		ARO1/FF_before_MUX2_in0_reg[68]_bret__3
		ARO1/FF_before_MUX2_in0_reg[68]_bret__4
		ARO1/FF_before_MUX2_in0_reg[73]_bret
		ARO1/FF_before_MUX2_in0_reg[73]_bret__0
		ARO1/FF_before_MUX2_in0_reg[73]_bret__1
		ARO1/FF_before_MUX2_in0_reg[73]_bret__2
		ARO1/FF_before_MUX2_in0_reg[73]_bret__3
		ARO1/FF_before_MUX2_in0_reg[73]_bret__4
		ARO1/FF_before_MUX2_in0_reg[75]_bret
		ARO1/FF_before_MUX2_in0_reg[75]_bret__0
		ARO1/FF_before_MUX2_in0_reg[75]_bret__1
		ARO1/FF_before_MUX2_in0_reg[75]_bret__2
		ARO1/FF_before_MUX2_in0_reg[75]_bret__3
		ARO1/FF_before_MUX2_in0_reg[75]_bret__4
		ARO1/FF_before_MUX2_in0_reg[76]_bret
		ARO1/FF_before_MUX2_in0_reg[76]_bret__0
		ARO1/FF_before_MUX2_in0_reg[76]_bret__1
		ARO1/FF_before_MUX2_in0_reg[76]_bret__2
		ARO1/FF_before_MUX2_in0_reg[76]_bret__3
		ARO1/FF_before_MUX2_in0_reg[76]_bret__4
		ARO1/FF_before_MUX2_in0_reg[81]_bret
		ARO1/FF_before_MUX2_in0_reg[81]_bret__0
		ARO1/FF_before_MUX2_in0_reg[81]_bret__1
		ARO1/FF_before_MUX2_in0_reg[81]_bret__2
		ARO1/FF_before_MUX2_in0_reg[81]_bret__3
		ARO1/FF_before_MUX2_in0_reg[81]_bret__4
		ARO1/FF_before_MUX2_in0_reg[83]_bret
		ARO1/FF_before_MUX2_in0_reg[83]_bret__0
		ARO1/FF_before_MUX2_in0_reg[83]_bret__1
		ARO1/FF_before_MUX2_in0_reg[83]_bret__2
		ARO1/FF_before_MUX2_in0_reg[83]_bret__3
		ARO1/FF_before_MUX2_in0_reg[83]_bret__4
		ARO1/FF_before_MUX2_in0_reg[84]_bret
		ARO1/FF_before_MUX2_in0_reg[84]_bret__0
		ARO1/FF_before_MUX2_in0_reg[84]_bret__1
		ARO1/FF_before_MUX2_in0_reg[84]_bret__2
		ARO1/FF_before_MUX2_in0_reg[84]_bret__3
		ARO1/FF_before_MUX2_in0_reg[84]_bret__4
		ARO1/FF_before_MUX2_in0_reg[89]_bret
		ARO1/FF_before_MUX2_in0_reg[89]_bret__0
		ARO1/FF_before_MUX2_in0_reg[89]_bret__1
		ARO1/FF_before_MUX2_in0_reg[89]_bret__2
		ARO1/FF_before_MUX2_in0_reg[89]_bret__3
		ARO1/FF_before_MUX2_in0_reg[89]_bret__4
		ARO1/FF_before_MUX2_in0_reg[91]_bret
		ARO1/FF_before_MUX2_in0_reg[91]_bret__0
		ARO1/FF_before_MUX2_in0_reg[91]_bret__1
		ARO1/FF_before_MUX2_in0_reg[91]_bret__2
		ARO1/FF_before_MUX2_in0_reg[91]_bret__3
		ARO1/FF_before_MUX2_in0_reg[91]_bret__4
		ARO1/FF_before_MUX2_in0_reg[92]_bret
		ARO1/FF_before_MUX2_in0_reg[92]_bret__0
		ARO1/FF_before_MUX2_in0_reg[92]_bret__1
		ARO1/FF_before_MUX2_in0_reg[92]_bret__2
		ARO1/FF_before_MUX2_in0_reg[92]_bret__3
		ARO1/FF_before_MUX2_in0_reg[92]_bret__4
		ARO1/FF_before_MUX2_in0_reg[97]_bret
		ARO1/FF_before_MUX2_in0_reg[97]_bret__0
		ARO1/FF_before_MUX2_in0_reg[97]_bret__1
		ARO1/FF_before_MUX2_in0_reg[97]_bret__2
		ARO1/FF_before_MUX2_in0_reg[97]_bret__3
		ARO1/FF_before_MUX2_in0_reg[97]_bret__4
		ARO1/FF_before_MUX2_in0_reg[99]_bret
		ARO1/FF_before_MUX2_in0_reg[99]_bret__0
		ARO1/FF_before_MUX2_in0_reg[99]_bret__1
		ARO1/FF_before_MUX2_in0_reg[99]_bret__2
		ARO1/FF_before_MUX2_in0_reg[99]_bret__3
		ARO1/FF_before_MUX2_in0_reg[99]_bret__4
		ARO1/FF_before_MUX2_in0_reg[9]_bret
		ARO1/FF_before_MUX2_in0_reg[9]_bret__0
		ARO1/FF_before_MUX2_in0_reg[9]_bret__1
		ARO1/FF_before_MUX2_in0_reg[9]_bret__2
		ARO1/FF_before_MUX2_in0_reg[9]_bret__3
		ARO1/FF_before_MUX2_in0_reg[9]_bret__4
 

INFO: [Synth 8-5816] Retiming module `AES_128' done


WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[124]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[123]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[121]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[116]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[115]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[113]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[108]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[107]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[105]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[100]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[99]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[97]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[92]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[91]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[89]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[84]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[83]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[81]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[76]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[75]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[73]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[68]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[67]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[65]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[60]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[59]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[57]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[52]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[51]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[49]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[44]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[43]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[41]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[36]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[35]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[33]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[28]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[27]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[25]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[20]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[19]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[17]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[12]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[11]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[9]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[4]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[3]) is unused and will be removed from module AES_128.
WARNING: [Synth 8-3332] Sequential element (ARO1/FF_before_MUX2_in0_reg[1]) is unused and will be removed from module AES_128.
INFO: [Synth 8-4480] The timing for the instance AKE1/G_Fun1/BOX1/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AKE1/G_Fun1/BOX1/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AKE1/G_Fun1/BOX3/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AKE1/G_Fun1/BOX3/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[4].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[4].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[14].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[14].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[8].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[8].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[2].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[2].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[12].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[12].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[6].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[6].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[0].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[0].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[10].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARO1/genblk1[10].U_sbox/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5777] Ignored max_fanout on net \CU1/FSM_onehot_current_state_reg_n_0_[11]  because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |    24|
|4     |LUT3     |    53|
|5     |LUT4     |   210|
|6     |LUT5     |   129|
|7     |LUT6     |   213|
|8     |RAMB18E2 |    10|
|9     |FDCE     |   893|
|10    |FDPE     |     1|
|11    |FDRE     |     6|
|12    |FDSE     |     2|
|13    |IBUF     |   259|
|14    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  1931|
|2     |  AKE1                   |AES_key_expansion    |   330|
|3     |    G_Fun1               |G_function           |   202|
|4     |      BOX1               |S_box                |    97|
|5     |      BOX3               |S_box_7              |    89|
|6     |      RC1                |RC_rom               |    16|
|7     |  ARO1                   |AES_rounds_operation |  1161|
|8     |    \genblk1[0].U_sbox   |S_box_v2             |    34|
|9     |    \genblk1[10].U_sbox  |S_box_v2_0           |    36|
|10    |    \genblk1[12].U_sbox  |S_box_v2_1           |    34|
|11    |    \genblk1[14].U_sbox  |S_box_v2_2           |    36|
|12    |    \genblk1[2].U_sbox   |S_box_v2_3           |    36|
|13    |    \genblk1[4].U_sbox   |S_box_v2_4           |    34|
|14    |    \genblk1[6].U_sbox   |S_box_v2_5           |    36|
|15    |    \genblk1[8].U_sbox   |S_box_v2_6           |    34|
|16    |  CU1                    |controller           |    51|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2106.871 ; gain = 643.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 2106.871 ; gain = 1767.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell AKE1/G_Fun1/BOX1/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell AKE1/G_Fun1/BOX3/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[0].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[10].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[12].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[14].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[2].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[4].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[6].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ARO1/genblk1[8].U_sbox/data_out_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 260 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 259 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2117.770 ; gain = 1790.434
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Aloshka/Collage/post collage material/AES/RTL/FPGA Synthesis/AES_128/AES_128.runs/synth_1/AES_128.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_128_utilization_synth.rpt -pb AES_128_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2117.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 19:07:11 2024...
