

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 01:13:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       arr_par_sol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2321|  2321|  2321|  2321|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW       |  2320|  2320|       290|          -|          -|     8|    no    |
        | + OUTPUT_COL      |   288|   288|        36|          -|          -|     8|    no    |
        |  ++ KERNEL_ROW    |    33|    33|        11|          -|          -|     3|    no    |
        |   +++ KERNEL_COL  |     9|     9|         3|          -|          -|     3|    no    |
        +-------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     30|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|      87|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      87|    238|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrix_conv_mux_1bkb_U1  |matrix_conv_mux_1bkb  |        0|      0|  0|  15|
    |matrix_conv_mux_3cud_U2  |matrix_conv_mux_3cud  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  30|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_conv_mac_mdEe_U3  |matrix_conv_mac_mdEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_460_p2        |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_476_p2        |     +    |      0|  0|  13|           4|           1|
    |m_1_fu_488_p2        |     +    |      0|  0|  10|           2|           1|
    |n_1_fu_526_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_4_t_fu_498_p2    |     +    |      0|  0|  13|           4|           4|
    |tmp_8_fu_532_p2      |     +    |      0|  0|  13|           4|           4|
    |exitcond1_fu_482_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_470_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_454_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_520_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 110|          32|          26|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |i_reg_375      |   9|          2|    4|          8|
    |j_reg_387      |   9|          2|    4|          8|
    |m_reg_419      |   9|          2|    2|          4|
    |n_reg_443      |   9|          2|    2|          4|
    |sum_1_reg_431  |   9|          2|   16|         32|
    |sum_reg_399    |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  98|         21|   45|         97|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   8|   0|    8|          0|
    |i_1_reg_613      |   4|   0|    4|          0|
    |i_reg_375        |   4|   0|    4|          0|
    |j_1_reg_625      |   4|   0|    4|          0|
    |j_reg_387        |   4|   0|    4|          0|
    |m_1_reg_633      |   2|   0|    2|          0|
    |m_reg_419        |   2|   0|    2|          0|
    |n_1_reg_646      |   2|   0|    2|          0|
    |n_reg_443        |   2|   0|    2|          0|
    |sum_1_reg_431    |  16|   0|   16|          0|
    |sum_reg_399      |  16|   0|   16|          0|
    |tmp_10_reg_716   |   8|   0|    8|          0|
    |tmp_11_reg_721   |   8|   0|    8|          0|
    |tmp_12_reg_618   |   3|   0|    3|          0|
    |tmp_4_t_reg_638  |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  87|   0|   87|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_done         | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  matrix_conv | return value |
|a_0_address0    | out |    4|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    4|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    4|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |    8|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    4|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |    8|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    4|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |    8|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    4|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |    8|  ap_memory |      a_5     |     array    |
|a_6_address0    | out |    4|  ap_memory |      a_6     |     array    |
|a_6_ce0         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q0          |  in |    8|  ap_memory |      a_6     |     array    |
|a_7_address0    | out |    4|  ap_memory |      a_7     |     array    |
|a_7_ce0         | out |    1|  ap_memory |      a_7     |     array    |
|a_7_q0          |  in |    8|  ap_memory |      a_7     |     array    |
|a_8_address0    | out |    4|  ap_memory |      a_8     |     array    |
|a_8_ce0         | out |    1|  ap_memory |      a_8     |     array    |
|a_8_q0          |  in |    8|  ap_memory |      a_8     |     array    |
|a_9_address0    | out |    4|  ap_memory |      a_9     |     array    |
|a_9_ce0         | out |    1|  ap_memory |      a_9     |     array    |
|a_9_q0          |  in |    8|  ap_memory |      a_9     |     array    |
|b_0_address0    | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0          |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0    | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0          |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0    | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0          |  in |    8|  ap_memory |      b_2     |     array    |
|res_0_address0  | out |    3|  ap_memory |     res_0    |     array    |
|res_0_ce0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_we0       | out |    1|  ap_memory |     res_0    |     array    |
|res_0_d0        | out |   16|  ap_memory |     res_0    |     array    |
|res_1_address0  | out |    3|  ap_memory |     res_1    |     array    |
|res_1_ce0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_we0       | out |    1|  ap_memory |     res_1    |     array    |
|res_1_d0        | out |   16|  ap_memory |     res_1    |     array    |
|res_2_address0  | out |    3|  ap_memory |     res_2    |     array    |
|res_2_ce0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_we0       | out |    1|  ap_memory |     res_2    |     array    |
|res_2_d0        | out |   16|  ap_memory |     res_2    |     array    |
|res_3_address0  | out |    3|  ap_memory |     res_3    |     array    |
|res_3_ce0       | out |    1|  ap_memory |     res_3    |     array    |
|res_3_we0       | out |    1|  ap_memory |     res_3    |     array    |
|res_3_d0        | out |   16|  ap_memory |     res_3    |     array    |
|res_4_address0  | out |    3|  ap_memory |     res_4    |     array    |
|res_4_ce0       | out |    1|  ap_memory |     res_4    |     array    |
|res_4_we0       | out |    1|  ap_memory |     res_4    |     array    |
|res_4_d0        | out |   16|  ap_memory |     res_4    |     array    |
|res_5_address0  | out |    3|  ap_memory |     res_5    |     array    |
|res_5_ce0       | out |    1|  ap_memory |     res_5    |     array    |
|res_5_we0       | out |    1|  ap_memory |     res_5    |     array    |
|res_5_d0        | out |   16|  ap_memory |     res_5    |     array    |
|res_6_address0  | out |    3|  ap_memory |     res_6    |     array    |
|res_6_ce0       | out |    1|  ap_memory |     res_6    |     array    |
|res_6_we0       | out |    1|  ap_memory |     res_6    |     array    |
|res_6_d0        | out |   16|  ap_memory |     res_6    |     array    |
|res_7_address0  | out |    3|  ap_memory |     res_7    |     array    |
|res_7_ce0       | out |    1|  ap_memory |     res_7    |     array    |
|res_7_we0       | out |    1|  ap_memory |     res_7    |     array    |
|res_7_d0        | out |   16|  ap_memory |     res_7    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

