0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/Audio_Interface.vhd,1576587975,vhdl,,,,audio_interface,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/Audio_channel.vhd,1578298956,vhdl,,,,audio_channel,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/EQ_stage.vhd,1576750772,vhdl,,,,eq_stage,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/EQ_volume.vhd,1576750919,vhdl,,,,eq_volume,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/EQ_volume_ctrl.vhd,1576675741,vhdl,,,,eq_volume_ctrl,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Adder.vhd,1574945734,vhdl,,,,fft_adder,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FIFO.vhd,1574945755,vhdl,,,,fft_fifo,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_FSM.vhd,1578298956,vhdl,,,,fft_fsm,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Multiplier.vhd,1576750492,vhdl,,,,fft_multiplier,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_RAM_Wrapper.vhd,1578298956,vhdl,,,,fft_ram_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_UAL.vhd,1576764729,vhdl,,,,fft_ual,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/FFT_Wrapper.vhd,1578322576,vhdl,,,,fft_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/I2S_Emitter.vhd,1576585423,vhdl,,,,i2s_emitter,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/I2S_Receiver.vhd,1576585435,vhdl,,,,i2s_receiver,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/I2S_Wrapper.vhd,1576500986,vhdl,,,,i2s_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/NRM_FSM.vhd,1575971118,vhdl,,,,nrm_fsm,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/NRM_Normalizer.vhd,1576750127,vhdl,,,,nrm_normalizer,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/NRM_RAM_Wrapper.vhd,1575967194,vhdl,,,,nrm_ram_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/NRM_Wrapper.vhd,1575967486,vhdl,,,,nrm_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/VGA_interface_bottom.vhd,1578298956,vhdl,,,,vga_interface_bottom,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/VGA_interface_top.vhd,1578298956,vhdl,,,,vga_interface_top,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/02_Source/VU_stage.vhd,1578298956,vhdl,,,,vu_stage,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/03_Tests/FFT_Wrapper_tb.vhd,1578298956,vhdl,,,,fft_wrapper_tb,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/03_Tests/VGA_RAM_wrapper.vhd,1578298956,vhdl,,,,vga_ram_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/03_Tests/VU_wrapper.vhd,1578298956,vhdl,,,,vu_wrapper,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Accu_u20/sim/Accu_u20.vhd,1578298958,vhdl,,,,accu_u20,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_8bit/sim/BRAM_2048_8bit.v,1574783701,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v,,BRAM_2048_8bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/sim/BRAM_512_16bit.v,1574776680,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/sim/BRAM_512_32bit.v,,BRAM_512_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/sim/BRAM_512_32bit.v,1574776664,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v,,BRAM_512_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/sim/FIFO_32bit.v,1576751769,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_8bit/sim/BRAM_2048_8bit.v,,FIFO_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM.v,1576745978,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112_clk_wiz.v,,MMCM,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v,1576745978,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM.v,,MMCM_clk_wiz,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112.v,1576746319,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/sim/ROM_256_32bit.v,,MMCM_112,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112_clk_wiz.v,1576746318,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112.v,,MMCM_112_clk_wiz,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/Multiplier_u16_s16/sim/Multiplier_u16_s16.vhd,1576662995,vhdl,,,,multiplier_u16_s16,,,,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/sim/RAM_2048_16bit.v,1576833468,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/sim/RAM_4096_8bit.v,,RAM_2048_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/sim/RAM_4096_8bit.v,1578298959,verilog,,,,RAM_4096_8bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v,1576833429,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v,,ROM_1024_16bit_0,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v,1576833412,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v,,ROM_1024_16bit_1,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v,1576833394,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v,,ROM_1024_16bit_2,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v,1576833375,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v,,ROM_1024_16bit_3,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v,1576833362,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v,,ROM_1024_16bit_4,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v,1576833456,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/sim/RAM_2048_16bit.v,,ROM_1024_16bit_5,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/sim/ROM_256_32bit.v,1574776647,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/sim/BRAM_512_16bit.v,,ROM_256_32bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v,1576663015,verilog,,C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/sim/FIFO_32bit.v,,ROM_32_16bit,,,../../../../WAV_Player.srcs/sources_1/ip/MMCM;../../../../WAV_Player.srcs/sources_1/ip/MMCM_112,,,,,
