Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 27 13:51:37 2017
| Host         : RM100B7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            8 |
| Yes          | No                    | Yes                    |              18 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                      |                  |                1 |              1 |
|  s_clk_BUFG    | MCU/my_prog_rom/r_DISP_EN_reg[0][0]  |                  |                1 |              4 |
|  s_clk_BUFG    |                                      |                  |                4 |              5 |
|  s_clk_BUFG    | MCU/my_prog_rom/E[0]                 |                  |                2 |              8 |
|  s_clk_BUFG    | MCU/my_prog_rom/r_LEDS_HI_reg[7][0]  |                  |                2 |              8 |
|  s_clk_BUFG    | MCU/my_prog_rom/r_SEGMENTS_reg[7][0] |                  |                3 |              8 |
|  s_clk_BUFG    | MCU/my_prog_rom/t_cnt_reg[0][0]      | RESET_IBUF       |                2 |              8 |
|  s_clk_BUFG    | MCU/my_cu/E[0]                       | MCU/my_cu/AR[0]  |                7 |             10 |
|  s_clk_BUFG    | MCU/my_prog_rom/RF_WR                |                  |                2 |             16 |
|  s_clk_BUFG    | MCU/my_prog_rom/WE                   |                  |               10 |             40 |
+----------------+--------------------------------------+------------------+------------------+----------------+


