{"vcs1":{"timestamp_begin":1759298577.344921870, "rt":6.43, "ut":5.25, "st":0.64}}
{"vcselab":{"timestamp_begin":1759298583.822142980, "rt":1.53, "ut":1.09, "st":0.08}}
{"link":{"timestamp_begin":1759298585.395350324, "rt":0.75, "ut":0.38, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759298577.044946331}
{"VCS_COMP_START_TIME": 1759298577.044946331}
{"VCS_COMP_END_TIME": 1759298592.923814636}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog2 +no_notifier +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2"}
{"vcs1": {"peak_mem": 438668}}
{"vcselab": {"peak_mem": 268064}}
