
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033126                       # Number of seconds simulated
sim_ticks                                 33125626818                       # Number of ticks simulated
final_tick                               604628549937                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54102                       # Simulator instruction rate (inst/s)
host_op_rate                                    70525                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 786522                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895040                       # Number of bytes of host memory used
host_seconds                                 42116.59                       # Real time elapsed on the host
sim_insts                                  2278581803                       # Number of instructions simulated
sim_ops                                    2970271681                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       604672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2454784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       700672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            700672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14424                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4724                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19178                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5474                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5474                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55735459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18253904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74105285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             115922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21151962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21151962                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21151962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55735459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18253904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95257247                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79437955                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28424310                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24850873                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800686                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14189920                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674230                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046270                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56789                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33524150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158119277                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28424310                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720500                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32555866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8837308                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4006810                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526918                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77113202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.360514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44557336     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615004      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950707      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767924      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554667      5.91%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749403      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126915      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850565      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13940681     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77113202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357818                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.990475                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34579761                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3877763                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31508603                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125896                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021169                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095128                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176933759                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021169                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36031866                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1441381                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       431299                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30169943                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2017535                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172281976                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        692141                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       814780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228753717                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784161880                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784161880                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79857506                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5388126                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26500841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97719                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1880251                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163052177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137668110                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181912                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48872460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134100602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77113202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840928                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26754607     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14399094     18.67%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12503383     16.21%     69.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670616      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8030370     10.41%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725222      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2090584      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555300      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384026      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77113202                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541876     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174608     21.35%     87.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101280     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107981412     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085171      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693586     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898020      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137668110                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733027                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817764                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353449092                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211944924                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133174304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138485874                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7570770                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408300                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021169                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         845858                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59233                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163072042                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26500841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761655                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019894                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135093035                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772304                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575069                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27550894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416930                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700611                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133323670                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133174304                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832371                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199718085                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676457                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49461105                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805445                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70092033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32282320     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846170     21.18%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8308225     11.85%     79.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814165      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694111      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1121414      1.60%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003445      4.29%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875177      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147006      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70092033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229017718                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333172337                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2324753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.794380                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.794380                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.258844                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.258844                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624911424                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174562546                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182356422                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79437955                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29242043                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23842740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1953701                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12326964                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11415784                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3155351                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86538                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29258846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             160631191                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29242043                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14571135                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35670911                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10382919                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4870281                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14443811                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       948280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78205267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42534356     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2360617      3.02%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4394421      5.62%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4399892      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2720585      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2182794      2.79%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1357222      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1272914      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16982466     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78205267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368112                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30506839                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4815282                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34268089                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       210183                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8404873                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4945053                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192728948                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8404873                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32719365                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         931844                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       853859                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32222927                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3072395                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185845533                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1279707                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    261042086                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    866968718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    866968718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161314557                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99727408                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33091                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15884                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8549072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17185965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8769127                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109619                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3019447                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175194573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139525347                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275594                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59290362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181356554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78205267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897412                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26694643     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17032236     21.78%     55.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11260178     14.40%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7368933      9.42%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7774299      9.94%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3735568      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2975153      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       674054      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       690203      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78205267                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         869602     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164977     13.76%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164092     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116706383     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1874131      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15883      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13499907      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7429043      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139525347                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756407                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1198671                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    358730225                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234517007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136328370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140724018                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       433866                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6669966                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1894                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2107363                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8404873                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         475837                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83234                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175226348                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       350604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17185965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8769127                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15884                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1223018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2306463                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137675354                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12878028                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1849992                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20131070                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19515932                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7253042                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733118                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136371518                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136328370                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86873574                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249339383                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716162                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348415                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93949763                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115679616                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59547093                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1977232                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69800394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26380878     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19602482     28.08%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8147036     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4059192      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4051976      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1636548      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1642075      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       879264      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3400943      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69800394                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93949763                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115679616                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17177755                       # Number of memory references committed
system.switch_cpus1.commit.loads             10515995                       # Number of loads committed
system.switch_cpus1.commit.membars              15884                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16697219                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104218340                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2385946                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3400943                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           241626160                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          358863910                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1232688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93949763                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115679616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93949763                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845537                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845537                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182681                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182681                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618456537                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189403901                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      177032589                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31768                       # number of misc regfile writes
system.l20.replacements                         14440                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213235                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22632                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.421836                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.270506                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.965752                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5148.220724                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2851.543018                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022616                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000850                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628445                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348089                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35132                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35132                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9345                       # number of Writeback hits
system.l20.Writeback_hits::total                 9345                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35132                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35132                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35132                       # number of overall hits
system.l20.overall_hits::total                  35132                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14424                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14440                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14424                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14440                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14424                       # number of overall misses
system.l20.overall_misses::total                14440                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2113841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1431179278                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1433293119                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2113841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1431179278                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1433293119                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2113841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1431179278                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1433293119                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49556                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49572                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9345                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9345                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49556                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49572                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49556                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49572                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291065                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291293                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291065                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291293                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291065                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291293                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99222.079728                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99258.526247                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99222.079728                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99258.526247                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99222.079728                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99258.526247                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2283                       # number of writebacks
system.l20.writebacks::total                     2283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14424                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14440                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14424                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14440                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14424                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14440                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1322863885                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1324856537                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1322863885                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1324856537                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1322863885                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1324856537                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291065                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291293                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291065                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291293                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291065                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291293                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91712.693081                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91749.067659                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91712.693081                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91749.067659                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91712.693081                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91749.067659                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4739                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          384249                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12931                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.715335                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          262.616079                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.846248                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2276.119995                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5640.417678                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032058                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001568                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.277847                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.688528                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31799                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31799                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9614                       # number of Writeback hits
system.l21.Writeback_hits::total                 9614                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31799                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31799                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31799                       # number of overall hits
system.l21.overall_hits::total                  31799                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4724                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4738                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4724                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4738                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4724                       # number of overall misses
system.l21.overall_misses::total                 4738                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1269234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    495123009                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      496392243                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1269234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    495123009                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       496392243                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1269234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    495123009                       # number of overall miss cycles
system.l21.overall_miss_latency::total      496392243                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36523                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36537                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9614                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9614                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36523                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36537                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36523                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36537                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.129343                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.129677                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.129343                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.129677                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.129343                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.129677                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104810.120449                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104768.307936                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104810.120449                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104768.307936                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104810.120449                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104768.307936                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3191                       # number of writebacks
system.l21.writebacks::total                     3191                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4724                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4738                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4724                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4738                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4724                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4738                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    458881506                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    460045178                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    458881506                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    460045178                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    458881506                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    460045178                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129343                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.129677                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.129343                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.129677                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.129343                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.129677                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97138.337426                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97096.913888                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97138.337426                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97096.913888                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97138.337426                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97096.913888                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.904701                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559013                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.046041                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.904701                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025488                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870040                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526899                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526899                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526899                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526899                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526899                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526899                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2864990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2864990                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2864990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2864990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2864990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2864990                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526918                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526918                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526918                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526918                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150788.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150788.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150788.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2130118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2130118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2130118                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 133132.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49556                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452565                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49812                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.654481                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.109092                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.890908                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669794                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669794                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25003286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25003286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25003286                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25003286                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158920                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158920                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158920                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158920                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158920                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10301048797                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10301048797                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10301048797                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10301048797                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10301048797                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10301048797                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162206                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162206                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162206                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007630                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007630                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006316                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006316                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006316                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006316                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64819.083797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64819.083797                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64819.083797                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64819.083797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64819.083797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64819.083797                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9345                       # number of writebacks
system.cpu0.dcache.writebacks::total             9345                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109364                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109364                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109364                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109364                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49556                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1689700592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1689700592                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1689700592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1689700592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1689700592                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1689700592                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34096.791347                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34096.791347                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34096.791347                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34096.791347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34096.791347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34096.791347                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995792                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099083479                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373830.408207                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995792                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14443795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14443795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14443795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14443795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14443795                       # number of overall hits
system.cpu1.icache.overall_hits::total       14443795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1537551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1537551                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1537551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1537551                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1537551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1537551                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14443811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14443811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14443811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14443811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14443811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14443811                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96096.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96096.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96096.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1283234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1283234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1283234                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91659.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36523                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181047831                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36779                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4922.587101                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.437749                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.562251                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907960                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092040                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9829114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9829114                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6630507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6630507                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15884                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15884                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15884                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16459621                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16459621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16459621                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16459621                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94413                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94413                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94413                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94413                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94413                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3865528356                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3865528356                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3865528356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3865528356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3865528356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3865528356                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9923527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9923527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6630507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6630507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15884                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15884                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16554034                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16554034                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16554034                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16554034                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40942.755299                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40942.755299                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40942.755299                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40942.755299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40942.755299                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40942.755299                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9614                       # number of writebacks
system.cpu1.dcache.writebacks::total             9614                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57890                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57890                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57890                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36523                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36523                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36523                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36523                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    704481836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    704481836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    704481836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    704481836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    704481836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    704481836                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19288.717685                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19288.717685                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19288.717685                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19288.717685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19288.717685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19288.717685                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
