/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:19 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_MCS_C_ONLY_H__
#define __ADI_APOLLO_BF_MCS_C_ONLY_H__

/*============= D E F I N E S ==============*/
#define REG_PLL_CTRL0_ADDR                  0x4C001500
#define BF_PLL_REFCLK_EN_INFO               0x4C001500, 0x00000100
#define BF_PLL_DEVCLK_BYP_BIAS_R_INFO       0x4C001500, 0x00000104

#define REG_PLL_CTRL1_ADDR                  0x4C001501
#define BF_CLKPLL_RESET_INFO                0x4C001501, 0x00000100

#define REG_PLL_DEVCLK_BUF_TRIM_ADDR        0x4C001502
#define BF_PLL_DEVCLK_CLKBUF_OFFSET_EN_INFO 0x4C001502, 0x00000100
#define BF_PLL_DEVCLK_CLKBUF_TRM_VCM_INFO   0x4C001502, 0x00000304

#define REG_PLL_DEVCLK_BUF_TERM_ADDR        0x4C001503
#define BF_PLL_DEVCLK_CLKBUF_TERM_EN_INFO   0x4C001503, 0x00000100
#define BF_PLL_DEVCLK_CLKBUF_TRM_IBIAS_INFO 0x4C001503, 0x00000204

#define REG_DRV_EN_CTRL_ADDR                0x4C001504
#define BF_EN_DRV_I_A_INFO                  0x4C001504, 0x00000100
#define BF_EN_DRV_I_B_INFO                  0x4C001504, 0x00000101

#define REG_TRIG_CTRL0_ADDR                 0x4C001505
#define BF_TRIGGER_EN_MCS_C_ONLY_INFO       0x4C001505, 0x00000100
#define BF_TRIGGER_LEVEL_INFO               0x4C001505, 0x00000104

#define REG_CK_TO_MCS_EN_ADDR               0x4C001506
#define BF_EN_CK_TO_MCS_MCS_C_ONLY_INFO     0x4C001506, 0x00000100

#define REG_CC_CLK_CTRL_ADDR                0x4C001507
#define BF_CC_CLK_C_INFO                    0x4C001507, 0x00000100
#define BF_CC_COMP_C_INFO                   0x4C001507, 0x00000104

#define REG_CC_CFG0_ADDR                    0x4C001508
#define BF_CC_CONFIG_C_INFO                 0x4C001508, 0x00001000

#define REG_CC_CFG1_ADDR                    0x4C001509

#define REG_C2AB_PRE_SYNC_ADDR              0x4C00150A

#define REG_SEL_ODRV_ADDR                   0x4C00150B
#define BF_SEL_ODRV_MUX_INFO                0x4C00150B, 0x00000100

#define REG_PLL_TDC_PATH_EN_ADDR            0x4C00150C
#define BF_PLL_DEVCLK_TDC_PATH_EN_INFO      0x4C00150C, 0x00000100

#define REG_C2A_TL1_CKP_R_PUP_ADDR          0x4C00150D
#define BF_C2A_TL1_CLKP_R_PUP_INFO          0x4C00150D, 0x00000500

#define REG_C2A_TL1_CKP_R_PDN_ADDR          0x4C00150E
#define BF_C2A_TL1_CLKP_R_PDN_INFO          0x4C00150E, 0x00000500

#define REG_C2A_TL1_CKN_R_PUP_ADDR          0x4C00150F
#define BF_C2A_TL1_CLKN_R_PUP_INFO          0x4C00150F, 0x00000500

#define REG_C2A_TL1_CKN_R_PDN_ADDR          0x4C001510
#define BF_C2A_TL1_CLKN_R_PDN_INFO          0x4C001510, 0x00000500

#define REG_C2A_TL1_CKP_C_ADDR              0x4C001511
#define BF_C2A_TL1_CLKP_C_INFO              0x4C001511, 0x00000500

#define REG_C2A_TL1_CKN_C_ADDR              0x4C001512
#define BF_C2A_TL1_CLKN_C_INFO              0x4C001512, 0x00000500

#define REG_C2A_TL1_SYNC_RC_ADDR            0x4C001513
#define BF_C2A_TL1_SYNC_R_INFO              0x4C001513, 0x00000200
#define BF_C2A_TL1_SYNC_C_INFO              0x4C001513, 0x00000204

#define REG_C2A_TL1_CK_RTERM_ADDR           0x4C001514
#define BF_C2A_TL1_CLKP_RTERM_PUP_INFO      0x4C001514, 0x00000200
#define BF_C2A_TL1_CLKP_RTERM_PDN_INFO      0x4C001514, 0x00000202
#define BF_C2A_TL1_CLKN_RTERM_PUP_INFO      0x4C001514, 0x00000204
#define BF_C2A_TL1_CLKN_RTERM_PDN_INFO      0x4C001514, 0x00000206

#define REG_C2B_TL1_CKP_R_PUP_ADDR          0x4C001515
#define BF_C2B_TL1_CLKP_R_PUP_INFO          0x4C001515, 0x00000500

#define REG_C2B_TL1_CKP_R_PDN_ADDR          0x4C001516
#define BF_C2B_TL1_CLKP_R_PDN_INFO          0x4C001516, 0x00000500

#define REG_C2B_TL1_CKN_R_PUP_ADDR          0x4C001517
#define BF_C2B_TL1_CLKN_R_PUP_INFO          0x4C001517, 0x00000500

#define REG_C2B_TL1_CKN_R_PDN_ADDR          0x4C001518
#define BF_C2B_TL1_CLKN_R_PDN_INFO          0x4C001518, 0x00000500

#define REG_C2B_TL1_CKP_C_ADDR              0x4C001519
#define BF_C2B_TL1_CLKP_C_INFO              0x4C001519, 0x00000500

#define REG_C2B_TL1_CKN_C_ADDR              0x4C00151A
#define BF_C2B_TL1_CLKN_C_INFO              0x4C00151A, 0x00000500

#define REG_C2B_TL1_SYNC_RC_ADDR            0x4C00151B
#define BF_C2B_TL1_SYNC_R_INFO              0x4C00151B, 0x00000200
#define BF_C2B_TL1_SYNC_C_INFO              0x4C00151B, 0x00000204

#define REG_C2B_TL1_CK_RTERM_ADDR           0x4C00151C
#define BF_C2B_TL1_CLKP_RTERM_PUP_INFO      0x4C00151C, 0x00000200
#define BF_C2B_TL1_CLKP_RTERM_PDN_INFO      0x4C00151C, 0x00000202
#define BF_C2B_TL1_CLKN_RTERM_PUP_INFO      0x4C00151C, 0x00000204
#define BF_C2B_TL1_CLKN_RTERM_PDN_INFO      0x4C00151C, 0x00000206

#define REG_CC_SKEW_DET_ADDR                0x4C00151D
#define BF_EN_CK_CC_AMUX_CENTER_INFO        0x4C00151D, 0x00000100
#define BF_CC_SKEW_DET_TRIM_CENTER_INFO     0x4C00151D, 0x00000404

#endif /* __ADI_APOLLO_BF_MCS_C_ONLY_H__ */
/*! @} */
