# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Controller_tb_time_impl.v" \
"../../../../../Lab_3.srcs/sources_1/new/Controller.v" \
"../../../../../Lab_3.srcs/sources_1/new/Debounce_money.v" \
"../../../../../Lab_3.srcs/sources_1/new/HexTo7Segment.v" \

# Do not sort compile order
nosort
