/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Mon Oct  2 08:32:00 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[40].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (CHANY:1255426 L4 length:4 (25,6)->(25,9))                             0.119     1.730
| (CHANX:1029432 L1 length:1 (26,7)->(26,7))                             0.061     1.791
| (CHANY:1258359 L1 length:1 (26,7)->(26,7))                             0.061     1.852
| (IPIN:262848 side: (RIGHT,) (26,7))                                    0.101     1.953
| (intra 'clb' routing)                                                  0.085     2.038
$abc$3384$li40_li40.in[3] (.names at (26,7))                             0.000     2.038
| (primitive '.names' combinational delay)                               0.152     2.190
$abc$3384$li40_li40.out[0] (.names at (26,7))                            0.000     2.190
| (intra 'clb' routing)                                                  0.000     2.190
| (OPIN:262806 side: (RIGHT,) (26,7))                                    0.000     2.190
| (CHANY:1258360 L1 length:1 (26,7)->(26,7))                             0.061     2.251
| (CHANX:1029435 L1 length:1 (26,7)->(26,7))                             0.061     2.312
| (IPIN:262822 side: (TOP,) (26,7))                                      0.101     2.412
| (intra 'clb' routing)                                                  0.303     2.715
counter_output[40].D[0] (dffnre at (26,7))                               0.000     2.715
data arrival time                                                                  2.715

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[40].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.715
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.693


#Path 2
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[35].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (CHANY:1258304 L1 length:1 (26,6)->(26,6))                             0.061     1.672
| (CHANX:1025452 L4 length:4 (27,6)->(30,6))                             0.119     1.791
| (CHANY:1261205 L1 length:1 (27,6)->(27,6))                             0.061     1.852
| (IPIN:249402 side: (RIGHT,) (27,6))                                    0.101     1.953
| (intra 'clb' routing)                                                  0.085     2.038
$abc$3384$li35_li35.in[4] (.names at (27,6))                             0.000     2.038
| (primitive '.names' combinational delay)                               0.173     2.210
$abc$3384$li35_li35.out[0] (.names at (27,6))                            0.000     2.210
| (intra 'clb' routing)                                                  0.000     2.210
| (OPIN:249348 side: (RIGHT,) (27,6))                                    0.000     2.210
| (CHANY:1261214 L1 length:1 (27,6)->(27,6))                             0.061     2.271
| (CHANX:1025441 L1 length:1 (27,6)->(27,6))                             0.061     2.332
| (IPIN:249364 side: (TOP,) (27,6))                                      0.101     2.433
| (intra 'clb' routing)                                                  0.221     2.654
counter_output[35].D[0] (dffnre at (27,6))                               0.000     2.654
data arrival time                                                                  2.654

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[35].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.654
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.631


#Path 3
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[46].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (CHANY:1258304 L1 length:1 (26,6)->(26,6))                             0.061     1.672
| (CHANX:1025452 L4 length:4 (27,6)->(30,6))                             0.119     1.791
| (CHANY:1261205 L1 length:1 (27,6)->(27,6))                             0.061     1.852
| (IPIN:249402 side: (RIGHT,) (27,6))                                    0.101     1.953
| (intra 'clb' routing)                                                  0.085     2.038
$abc$3384$li46_li46.in[4] (.names at (27,6))                             0.000     2.038
| (primitive '.names' combinational delay)                               0.054     2.092
$abc$3384$li46_li46.out[0] (.names at (27,6))                            0.000     2.092
| (intra 'clb' routing)                                                  0.000     2.092
| (OPIN:249345 side: (RIGHT,) (27,6))                                    0.000     2.092
| (CHANY:1261224 L4 length:4 (27,6)->(27,9))                             0.119     2.211
| (CHANX:1029483 L1 length:1 (27,7)->(27,7))                             0.061     2.272
| (IPIN:262981 side: (TOP,) (27,7))                                      0.101     2.372
| (intra 'clb' routing)                                                  0.221     2.593
counter_output[46].D[0] (dffnre at (27,7))                               0.000     2.593
data arrival time                                                                  2.593

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[46].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.593
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.570


#Path 4
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[19].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                      0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                             0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                             0.061     0.330
| (IPIN:233556 side: (RIGHT,) (30,5))                                    0.101     0.431
| (intra 'clb' routing)                                                  0.085     0.516
$abc$7896$new_new_n158__.in[3] (.names at (30,5))                        0.000     0.516
| (primitive '.names' combinational delay)                               0.197     0.713
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.713
| (intra 'clb' routing)                                                  0.000     0.713
| (OPIN:233500 side: (TOP,) (30,5))                                      0.000     0.713
| (CHANX:1021403 L4 length:4 (30,5)->(27,5))                             0.119     0.832
| (CHANY:1267070 L4 length:4 (29,6)->(29,9))                             0.119     0.951
| (CHANX:1029613 L1 length:1 (29,7)->(29,7))                             0.061     1.012
| (IPIN:263117 side: (TOP,) (29,7))                                      0.101     1.112
| (intra 'clb' routing)                                                  0.085     1.198
$abc$7896$new_new_n227__.in[0] (.names at (29,7))                        0.000     1.198
| (primitive '.names' combinational delay)                               0.218     1.416
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.416
| (intra 'clb' routing)                                                  0.000     1.416
| (OPIN:263097 side: (TOP,) (29,7))                                      0.000     1.416
| (CHANX:1029467 L4 length:4 (29,7)->(26,7))                             0.119     1.535
| (CHANX:1029407 L4 length:4 (28,7)->(25,7))                             0.119     1.653
| (CHANY:1258349 L1 length:1 (26,7)->(26,7))                             0.061     1.714
| (IPIN:262843 side: (RIGHT,) (26,7))                                    0.101     1.815
| (intra 'clb' routing)                                                  0.085     1.900
$abc$3384$li19_li19.in[3] (.names at (26,7))                             0.000     1.900
| (primitive '.names' combinational delay)                               0.152     2.052
$abc$3384$li19_li19.out[0] (.names at (26,7))                            0.000     2.052
| (intra 'clb' routing)                                                  0.000     2.052
| (OPIN:262803 side: (RIGHT,) (26,7))                                    0.000     2.052
| (CHANY:1258195 L4 length:4 (26,7)->(26,4))                             0.119     2.171
| (IPIN:262845 side: (RIGHT,) (26,7))                                    0.101     2.272
| (intra 'clb' routing)                                                  0.282     2.554
counter_output[19].D[0] (dffnre at (26,7))                               0.000     2.554
data arrival time                                                                  2.554

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[19].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.554
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.531


#Path 5
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[34].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (CHANY:1258304 L1 length:1 (26,6)->(26,6))                             0.061     1.672
| (CHANX:1025452 L4 length:4 (27,6)->(30,6))                             0.119     1.791
| (CHANY:1261205 L1 length:1 (27,6)->(27,6))                             0.061     1.852
| (IPIN:249402 side: (RIGHT,) (27,6))                                    0.101     1.953
| (intra 'clb' routing)                                                  0.085     2.038
$abc$3384$li34_li34.in[4] (.names at (27,6))                             0.000     2.038
| (primitive '.names' combinational delay)                               0.054     2.092
$abc$3384$li34_li34.out[0] (.names at (27,6))                            0.000     2.092
| (intra 'clb' routing)                                                  0.000     2.092
| (OPIN:249336 side: (TOP,) (27,6))                                      0.000     2.092
| (CHANX:1025438 L1 length:1 (27,6)->(27,6))                             0.061     2.153
| (CHANY:1261213 L1 length:1 (27,6)->(27,6))                             0.061     2.214
| (IPIN:249390 side: (RIGHT,) (27,6))                                    0.101     2.314
| (intra 'clb' routing)                                                  0.233     2.547
counter_output[34].D[0] (dffnre at (27,6))                               0.000     2.547
data arrival time                                                                  2.547

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[34].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.547
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.525


#Path 6
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[38].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1025413 L4 length:4 (29,6)->(26,6))                             0.119     1.669
| (IPIN:249212 side: (TOP,) (26,6))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li38_li38.in[4] (.names at (26,6))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.173     2.028
$abc$3384$li38_li38.out[0] (.names at (26,6))                            0.000     2.028
| (intra 'clb' routing)                                                  0.000     2.028
| (OPIN:249176 side: (TOP,) (26,6))                                      0.000     2.028
| (CHANX:1025356 L1 length:1 (26,6)->(26,6))                             0.061     2.089
| (CHANY:1258283 L1 length:1 (26,6)->(26,6))                             0.061     2.149
| (IPIN:249230 side: (RIGHT,) (26,6))                                    0.101     2.250
| (intra 'clb' routing)                                                  0.233     2.483
counter_output[38].D[0] (dffnre at (26,6))                               0.000     2.483
data arrival time                                                                  2.483

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.483
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.460


#Path 7
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[27].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1267040 L1 length:1 (29,6)->(29,6))                             0.061     1.028
| (CHANX:1025571 L1 length:1 (29,6)->(29,6))                             0.061     1.088
| (IPIN:249516 side: (TOP,) (29,6))                                      0.101     1.189
| (intra 'clb' routing)                                                  0.085     1.274
$abc$7896$new_new_n168__.in[4] (.names at (29,6))                        0.000     1.274
| (primitive '.names' combinational delay)                               0.197     1.471
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.471
| (intra 'clb' routing)                                                  0.000     1.471
| (OPIN:249477 side: (TOP,) (29,6))                                      0.000     1.471
| (CHANX:1025578 L4 length:4 (29,6)->(32,6))                             0.119     1.590
| (IPIN:249659 side: (TOP,) (30,6))                                      0.101     1.691
| (intra 'clb' routing)                                                  0.085     1.776
$abc$3384$li27_li27.in[3] (.names at (30,6))                             0.000     1.776
| (primitive '.names' combinational delay)                               0.173     1.948
$abc$3384$li27_li27.out[0] (.names at (30,6))                            0.000     1.948
| (intra 'clb' routing)                                                  0.000     1.948
| (OPIN:249641 side: (RIGHT,) (30,6))                                    0.000     1.948
| (CHANY:1269932 L1 length:1 (30,6)->(30,6))                             0.061     2.009
| (CHANX:1025615 L1 length:1 (30,6)->(30,6))                             0.061     2.070
| (IPIN:249657 side: (TOP,) (30,6))                                      0.101     2.171
| (intra 'clb' routing)                                                  0.303     2.474
counter_output[27].D[0] (dffnre at (30,6))                               0.000     2.474
data arrival time                                                                  2.474

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[27].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.474
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.452


#Path 8
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[36].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1029479 L4 length:4 (29,7)->(26,7))                             0.119     1.669
| (CHANY:1261285 L1 length:1 (27,7)->(27,7))                             0.061     1.730
| (IPIN:263006 side: (RIGHT,) (27,7))                                    0.101     1.831
| (intra 'clb' routing)                                                  0.085     1.916
$abc$3384$li36_li36.in[4] (.names at (27,7))                             0.000     1.916
| (primitive '.names' combinational delay)                               0.090     2.006
$abc$3384$li36_li36.out[0] (.names at (27,7))                            0.000     2.006
| (intra 'clb' routing)                                                  0.000     2.006
| (OPIN:262954 side: (RIGHT,) (27,7))                                    0.000     2.006
| (CHANY:1261314 L4 length:4 (27,7)->(27,10))                            0.119     2.125
| (CHANX:1029495 L1 length:1 (27,7)->(27,7))                             0.061     2.186
| (IPIN:262971 side: (TOP,) (27,7))                                      0.101     2.287
| (intra 'clb' routing)                                                  0.184     2.471
counter_output[36].D[0] (dffnre at (27,7))                               0.000     2.471
data arrival time                                                                  2.471

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[36].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.471
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.448


#Path 9
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[17].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                      0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                             0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                             0.061     0.330
| (IPIN:233556 side: (RIGHT,) (30,5))                                    0.101     0.431
| (intra 'clb' routing)                                                  0.085     0.516
$abc$7896$new_new_n158__.in[3] (.names at (30,5))                        0.000     0.516
| (primitive '.names' combinational delay)                               0.197     0.713
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.713
| (intra 'clb' routing)                                                  0.000     0.713
| (OPIN:233500 side: (TOP,) (30,5))                                      0.000     0.713
| (CHANX:1021403 L4 length:4 (30,5)->(27,5))                             0.119     0.832
| (CHANY:1267070 L4 length:4 (29,6)->(29,9))                             0.119     0.951
| (CHANX:1029613 L1 length:1 (29,7)->(29,7))                             0.061     1.012
| (IPIN:263117 side: (TOP,) (29,7))                                      0.101     1.112
| (intra 'clb' routing)                                                  0.085     1.198
$abc$7896$new_new_n159__.in[0] (.names at (29,7))                        0.000     1.198
| (primitive '.names' combinational delay)                               0.218     1.416
$abc$7896$new_new_n159__.out[0] (.names at (29,7))                       0.000     1.416
| (intra 'clb' routing)                                                  0.000     1.416
| (OPIN:263098 side: (TOP,) (29,7))                                      0.000     1.416
| (CHANX:1029469 L4 length:4 (29,7)->(26,7))                             0.119     1.535
| (IPIN:262824 side: (TOP,) (26,7))                                      0.101     1.635
| (intra 'clb' routing)                                                  0.085     1.720
$abc$3384$li17_li17.in[3] (.names at (26,7))                             0.000     1.720
| (primitive '.names' combinational delay)                               0.173     1.893
$abc$3384$li17_li17.out[0] (.names at (26,7))                            0.000     1.893
| (intra 'clb' routing)                                                  0.000     1.893
| (OPIN:262800 side: (RIGHT,) (26,7))                                    0.000     1.893
| (CHANY:1258348 L1 length:1 (26,7)->(26,7))                             0.061     1.954
| (CHANX:1029536 L4 length:4 (27,7)->(30,7))                             0.119     2.073
| (CHANY:1267093 L1 length:1 (29,7)->(29,7))                             0.061     2.134
| (IPIN:263149 side: (RIGHT,) (29,7))                                    0.101     2.234
| (intra 'clb' routing)                                                  0.233     2.467
counter_output[17].D[0] (dffnre at (29,7))                               0.000     2.467
data arrival time                                                                  2.467

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[17].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.467
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.445


#Path 10
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[37].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1029479 L4 length:4 (29,7)->(26,7))                             0.119     1.669
| (IPIN:262978 side: (TOP,) (27,7))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li37_li37.in[4] (.names at (27,7))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.152     2.007
$abc$3384$li37_li37.out[0] (.names at (27,7))                            0.000     2.007
| (intra 'clb' routing)                                                  0.000     2.007
| (OPIN:262942 side: (TOP,) (27,7))                                      0.000     2.007
| (CHANX:1029490 L1 length:1 (27,7)->(27,7))                             0.061     2.068
| (IPIN:262985 side: (TOP,) (27,7))                                      0.101     2.168
| (intra 'clb' routing)                                                  0.282     2.450
counter_output[37].D[0] (dffnre at (27,7))                               0.000     2.450
data arrival time                                                                  2.450

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[37].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.450
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.428


#Path 11
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[39].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1029479 L4 length:4 (29,7)->(26,7))                             0.119     1.669
| (CHANY:1261285 L1 length:1 (27,7)->(27,7))                             0.061     1.730
| (IPIN:263006 side: (RIGHT,) (27,7))                                    0.101     1.831
| (intra 'clb' routing)                                                  0.085     1.916
$abc$3384$li39_li39.in[4] (.names at (27,7))                             0.000     1.916
| (primitive '.names' combinational delay)                               0.090     2.006
$abc$3384$li39_li39.out[0] (.names at (27,7))                            0.000     2.006
| (intra 'clb' routing)                                                  0.000     2.006
| (OPIN:262948 side: (TOP,) (27,7))                                      0.000     2.006
| (CHANX:1029327 L4 length:4 (27,7)->(24,7))                             0.119     2.125
| (IPIN:262834 side: (TOP,) (26,7))                                      0.101     2.226
| (intra 'clb' routing)                                                  0.221     2.447
counter_output[39].D[0] (dffnre at (26,7))                               0.000     2.447
data arrival time                                                                  2.447

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[39].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.447
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.424


#Path 12
Startpoint: counter_output[33].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : counter_output[42].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[33].C[0] (dffnre at (27,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[33].Q[0] (dffnre at (27,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249328 side: (TOP,) (27,6))                                      0.000     0.208
| (CHANX:1025423 L1 length:1 (27,6)->(27,6))                             0.061     0.269
| (CHANY:1258143 L4 length:4 (26,6)->(26,3))                             0.119     0.388
| (CHANX:1021354 L1 length:1 (27,5)->(27,5))                             0.061     0.449
| (IPIN:232344 side: (TOP,) (27,5))                                      0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n177__.in[2] (.names at (27,5))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.218     0.853
$abc$7896$new_new_n177__.out[0] (.names at (27,5))                       0.000     0.853
| (intra 'clb' routing)                                                  0.000     0.853
| (OPIN:232316 side: (TOP,) (27,5))                                      0.000     0.853
| (CHANX:1021384 L4 length:4 (27,5)->(30,5))                             0.119     0.972
| (CHANY:1261129 L1 length:1 (27,5)->(27,5))                             0.061     1.033
| (IPIN:232387 side: (RIGHT,) (27,5))                                    0.101     1.134
| (intra 'clb' routing)                                                  0.085     1.219
$abc$7896$new_new_n198__.in[1] (.names at (27,5))                       -0.000     1.219
| (primitive '.names' combinational delay)                               0.136     1.354
$abc$7896$new_new_n198__.out[0] (.names at (27,5))                       0.000     1.354
| (intra 'clb' routing)                                                  0.000     1.354
| (OPIN:232325 side: (TOP,) (27,5))                                      0.000     1.354
| (CHANX:1021195 L4 length:4 (27,5)->(24,5))                             0.119     1.473
| (CHANY:1255313 L1 length:1 (25,5)->(25,5))                             0.061     1.534
| (CHANX:1017234 L1 length:1 (26,4)->(26,4))                             0.061     1.595
| (CHANY:1258270 L4 length:4 (26,5)->(26,8))                             0.119     1.714
| (IPIN:249234 side: (RIGHT,) (26,6))                                    0.101     1.815
| (intra 'clb' routing)                                                  0.085     1.900
$abc$3384$li42_li42.in[3] (.names at (26,6))                             0.000     1.900
| (primitive '.names' combinational delay)                               0.152     2.052
$abc$3384$li42_li42.out[0] (.names at (26,6))                            0.000     2.052
| (intra 'clb' routing)                                                  0.000     2.052
| (OPIN:249188 side: (RIGHT,) (26,6))                                    0.000     2.052
| (CHANY:1258284 L1 length:1 (26,6)->(26,6))                             0.061     2.112
| (IPIN:249231 side: (RIGHT,) (26,6))                                    0.101     2.213
| (intra 'clb' routing)                                                  0.233     2.446
counter_output[42].D[0] (dffnre at (26,6))                               0.000     2.446
data arrival time                                                                  2.446

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[42].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.446
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.423


#Path 13
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[18].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                      0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                             0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                             0.061     0.330
| (IPIN:233556 side: (RIGHT,) (30,5))                                    0.101     0.431
| (intra 'clb' routing)                                                  0.085     0.516
$abc$7896$new_new_n158__.in[3] (.names at (30,5))                        0.000     0.516
| (primitive '.names' combinational delay)                               0.197     0.713
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.713
| (intra 'clb' routing)                                                  0.000     0.713
| (OPIN:233500 side: (TOP,) (30,5))                                      0.000     0.713
| (CHANX:1021403 L4 length:4 (30,5)->(27,5))                             0.119     0.832
| (CHANY:1267070 L4 length:4 (29,6)->(29,9))                             0.119     0.951
| (CHANX:1029613 L1 length:1 (29,7)->(29,7))                             0.061     1.012
| (IPIN:263117 side: (TOP,) (29,7))                                      0.101     1.112
| (intra 'clb' routing)                                                  0.085     1.198
$abc$7896$new_new_n227__.in[0] (.names at (29,7))                        0.000     1.198
| (primitive '.names' combinational delay)                               0.218     1.416
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.416
| (intra 'clb' routing)                                                  0.000     1.416
| (OPIN:263097 side: (TOP,) (29,7))                                      0.000     1.416
| (CHANX:1029467 L4 length:4 (29,7)->(26,7))                             0.119     1.535
| (CHANX:1029407 L4 length:4 (28,7)->(25,7))                             0.119     1.653
| (CHANY:1258349 L1 length:1 (26,7)->(26,7))                             0.061     1.714
| (IPIN:262843 side: (RIGHT,) (26,7))                                    0.101     1.815
| (intra 'clb' routing)                                                  0.085     1.900
$abc$3384$li18_li18.in[2] (.names at (26,7))                             0.000     1.900
| (primitive '.names' combinational delay)                               0.148     2.048
$abc$3384$li18_li18.out[0] (.names at (26,7))                            0.000     2.048
| (intra 'clb' routing)                                                  0.000     2.048
| (OPIN:262786 side: (TOP,) (26,7))                                      0.000     2.048
| (CHANX:1029416 L1 length:1 (26,7)->(26,7))                             0.061     2.109
| (IPIN:262813 side: (TOP,) (26,7))                                      0.101     2.210
| (intra 'clb' routing)                                                  0.233     2.443
counter_output[18].D[0] (dffnre at (26,7))                               0.000     2.443
data arrival time                                                                  2.443

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[18].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.443
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.420


#Path 14
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[26].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1267040 L1 length:1 (29,6)->(29,6))                             0.061     1.028
| (CHANX:1025571 L1 length:1 (29,6)->(29,6))                             0.061     1.088
| (IPIN:249516 side: (TOP,) (29,6))                                      0.101     1.189
| (intra 'clb' routing)                                                  0.085     1.274
$abc$7896$new_new_n168__.in[4] (.names at (29,6))                        0.000     1.274
| (primitive '.names' combinational delay)                               0.197     1.471
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.471
| (intra 'clb' routing)                                                  0.000     1.471
| (OPIN:249477 side: (TOP,) (29,6))                                      0.000     1.471
| (CHANX:1025578 L4 length:4 (29,6)->(32,6))                             0.119     1.590
| (IPIN:249659 side: (TOP,) (30,6))                                      0.101     1.691
| (intra 'clb' routing)                                                  0.085     1.776
$abc$3384$li26_li26.in[2] (.names at (30,6))                             0.000     1.776
| (primitive '.names' combinational delay)                               0.218     1.994
$abc$3384$li26_li26.out[0] (.names at (30,6))                            0.000     1.994
| (intra 'clb' routing)                                                  0.000     1.994
| (OPIN:249630 side: (TOP,) (30,6))                                      0.000     1.994
| (CHANX:1025614 L1 length:1 (30,6)->(30,6))                             0.061     2.055
| (IPIN:249673 side: (TOP,) (30,6))                                      0.101     2.156
| (intra 'clb' routing)                                                  0.282     2.438
counter_output[26].D[0] (dffnre at (30,6))                               0.000     2.438
data arrival time                                                                  2.438

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[26].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.438
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.415


#Path 15
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249929 side: (TOP,) (32,6))                                      0.000     0.208
| (CHANX:1025768 L4 length:4 (32,6)->(35,6))                             0.119     0.327
| (CHANY:1275753 L1 length:1 (32,6)->(32,6))                             0.061     0.388
| (IPIN:249984 side: (RIGHT,) (32,6))                                    0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n150__.in[3] (.names at (32,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.197     0.771
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.771
| (intra 'clb' routing)                                                  0.000     0.771
| (OPIN:249948 side: (RIGHT,) (32,6))                                    0.000     0.771
| (CHANY:1275767 L1 length:1 (32,6)->(32,6))                             0.061     0.832
| (CHANX:1021531 L4 length:4 (32,5)->(29,5))                             0.119     0.951
| (CHANY:1269729 L4 length:4 (30,5)->(30,2))                             0.119     1.070
| (IPIN:233554 side: (RIGHT,) (30,5))                                    0.101     1.170
| (intra 'clb' routing)                                                  0.085     1.256
$abc$7896$new_new_n153__.in[0] (.names at (30,5))                        0.000     1.256
| (primitive '.names' combinational delay)                               0.197     1.452
$abc$7896$new_new_n153__.out[0] (.names at (30,5))                       0.000     1.452
| (intra 'clb' routing)                                                  0.000     1.452
| (OPIN:233514 side: (RIGHT,) (30,5))                                    0.000     1.452
| (CHANY:1269870 L1 length:1 (30,5)->(30,5))                             0.061     1.513
| (CHANX:1021553 L1 length:1 (30,5)->(30,5))                             0.061     1.574
| (IPIN:233546 side: (TOP,) (30,5))                                      0.101     1.675
| (intra 'clb' routing)                                                  0.085     1.760
$abc$3384$li15_li15.in[3] (.names at (30,5))                             0.000     1.760
| (primitive '.names' combinational delay)                               0.152     1.912
$abc$3384$li15_li15.out[0] (.names at (30,5))                            0.000     1.912
| (intra 'clb' routing)                                                  0.000     1.912
| (OPIN:233513 side: (RIGHT,) (30,5))                                    0.000     1.912
| (CHANY:1269868 L1 length:1 (30,5)->(30,5))                             0.061     1.973
| (CHANX:1021551 L1 length:1 (30,5)->(30,5))                             0.061     2.034
| (IPIN:233529 side: (TOP,) (30,5))                                      0.101     2.134
| (intra 'clb' routing)                                                  0.303     2.438
counter_output[15].D[0] (dffnre at (30,5))                               0.000     2.438
data arrival time                                                                  2.438

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[15].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.438
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.415


#Path 16
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[24].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1264162 L4 length:4 (28,6)->(28,9))                             0.119     1.085
| (CHANX:1029624 L1 length:1 (29,7)->(29,7))                             0.061     1.146
| (IPIN:263123 side: (TOP,) (29,7))                                      0.101     1.247
| (intra 'clb' routing)                                                  0.085     1.332
$abc$7896$new_new_n164__.in[3] (.names at (29,7))                        0.000     1.332
| (primitive '.names' combinational delay)                               0.054     1.386
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.386
| (intra 'clb' routing)                                                  0.000     1.386
| (OPIN:263102 side: (RIGHT,) (29,7))                                    0.000     1.386
| (CHANY:1266925 L4 length:4 (29,7)->(29,4))                             0.119     1.505
| (CHANX:1025557 L1 length:1 (29,6)->(29,6))                             0.061     1.566
| (IPIN:249525 side: (TOP,) (29,6))                                      0.101     1.667
| (intra 'clb' routing)                                                  0.085     1.752
$abc$3384$li24_li24.in[3] (.names at (29,6))                            -0.000     1.752
| (primitive '.names' combinational delay)                               0.090     1.842
$abc$3384$li24_li24.out[0] (.names at (29,6))                            0.000     1.842
| (intra 'clb' routing)                                                  0.000     1.842
| (OPIN:249496 side: (RIGHT,) (29,6))                                    0.000     1.842
| (CHANY:1267048 L4 length:4 (29,6)->(29,9))                             0.119     1.961
| (CHANX:1025545 L1 length:1 (29,6)->(29,6))                             0.061     2.022
| (IPIN:249503 side: (TOP,) (29,6))                                      0.101     2.123
| (intra 'clb' routing)                                                  0.303     2.426
counter_output[24].D[0] (dffnre at (29,6))                               0.000     2.426
data arrival time                                                                  2.426

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[24].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.426
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.403


#Path 17
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[47].D[0] (dffnre at (27,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1029479 L4 length:4 (29,7)->(26,7))                             0.119     1.669
| (IPIN:262970 side: (TOP,) (27,7))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li47_li47.in[3] (.names at (27,7))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.103     1.958
$abc$3384$li47_li47.out[0] (.names at (27,7))                            0.000     1.958
| (intra 'clb' routing)                                                  0.000     1.958
| (OPIN:262939 side: (TOP,) (27,7))                                      0.000     1.958
| (CHANX:1029484 L1 length:1 (27,7)->(27,7))                             0.061     2.019
| (CHANY:1261259 L1 length:1 (27,7)->(27,7))                             0.061     2.080
| (IPIN:262993 side: (RIGHT,) (27,7))                                    0.101     2.180
| (intra 'clb' routing)                                                  0.233     2.413
counter_output[47].D[0] (dffnre at (27,7))                               0.000     2.413
data arrival time                                                                  2.413

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[47].C[0] (dffnre at (27,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.413
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.390


#Path 18
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[41].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1025413 L4 length:4 (29,6)->(26,6))                             0.119     1.669
| (IPIN:249212 side: (TOP,) (26,6))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li41_li41.in[4] (.names at (26,6))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.103     1.958
$abc$3384$li41_li41.out[0] (.names at (26,6))                            0.000     1.958
| (intra 'clb' routing)                                                  0.000     1.958
| (OPIN:249194 side: (RIGHT,) (26,6))                                    0.000     1.958
| (CHANY:1258297 L1 length:1 (26,6)->(26,6))                             0.061     2.019
| (IPIN:249237 side: (RIGHT,) (26,6))                                    0.101     2.119
| (intra 'clb' routing)                                                  0.282     2.401
counter_output[41].D[0] (dffnre at (26,6))                               0.000     2.401
data arrival time                                                                  2.401

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[41].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.401
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.379


#Path 19
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[30].D[0] (dffnre at (31,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1267040 L1 length:1 (29,6)->(29,6))                             0.061     1.028
| (CHANX:1025571 L1 length:1 (29,6)->(29,6))                             0.061     1.088
| (IPIN:249516 side: (TOP,) (29,6))                                      0.101     1.189
| (intra 'clb' routing)                                                  0.085     1.274
$abc$7896$new_new_n168__.in[4] (.names at (29,6))                        0.000     1.274
| (primitive '.names' combinational delay)                               0.197     1.471
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.471
| (intra 'clb' routing)                                                  0.000     1.471
| (OPIN:249477 side: (TOP,) (29,6))                                      0.000     1.471
| (CHANX:1025578 L4 length:4 (29,6)->(32,6))                             0.119     1.590
| (CHANY:1269937 L1 length:1 (30,6)->(30,6))                             0.061     1.651
| (IPIN:249702 side: (RIGHT,) (30,6))                                    0.101     1.752
| (intra 'clb' routing)                                                  0.085     1.837
$abc$3384$li30_li30.in[4] (.names at (30,6))                            -0.000     1.837
| (primitive '.names' combinational delay)                               0.090     1.927
$abc$3384$li30_li30.out[0] (.names at (30,6))                            0.000     1.927
| (intra 'clb' routing)                                                  0.000     1.927
| (OPIN:249650 side: (RIGHT,) (30,6))                                    0.000     1.927
| (CHANY:1269950 L1 length:1 (30,6)->(30,6))                             0.061     1.988
| (CHANX:1025710 L4 length:4 (31,6)->(34,6))                             0.119     2.107
| (IPIN:249809 side: (TOP,) (31,6))                                      0.101     2.208
| (intra 'clb' routing)                                                  0.184     2.392
counter_output[30].D[0] (dffnre at (31,6))                               0.000     2.392
data arrival time                                                                  2.392

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.392
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.369


#Path 20
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[32].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1025413 L4 length:4 (29,6)->(26,6))                             0.119     1.669
| (IPIN:249370 side: (TOP,) (27,6))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li32_li32.in[3] (.names at (27,6))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.090     1.945
$abc$3384$li32_li32.out[0] (.names at (27,6))                            0.000     1.945
| (intra 'clb' routing)                                                  0.000     1.945
| (OPIN:249339 side: (RIGHT,) (27,6))                                    0.000     1.945
| (CHANY:1261196 L1 length:1 (27,6)->(27,6))                             0.061     2.006
| (IPIN:249382 side: (RIGHT,) (27,6))                                    0.101     2.107
| (intra 'clb' routing)                                                  0.282     2.389
counter_output[32].D[0] (dffnre at (27,6))                               0.000     2.389
data arrival time                                                                  2.389

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[32].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.389
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.366


#Path 21
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[33].D[0] (dffnre at (27,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267068 L4 length:4 (29,6)->(29,9))                             0.119     1.550
| (CHANX:1025413 L4 length:4 (29,6)->(26,6))                             0.119     1.669
| (IPIN:249370 side: (TOP,) (27,6))                                      0.101     1.770
| (intra 'clb' routing)                                                  0.085     1.855
$abc$3384$li33_li33.in[4] (.names at (27,6))                             0.000     1.855
| (primitive '.names' combinational delay)                               0.090     1.945
$abc$3384$li33_li33.out[0] (.names at (27,6))                            0.000     1.945
| (intra 'clb' routing)                                                  0.000     1.945
| (OPIN:249342 side: (RIGHT,) (27,6))                                    0.000     1.945
| (CHANY:1261202 L1 length:1 (27,6)->(27,6))                             0.061     2.006
| (CHANX:1025429 L1 length:1 (27,6)->(27,6))                             0.061     2.067
| (IPIN:249374 side: (TOP,) (27,6))                                      0.101     2.168
| (intra 'clb' routing)                                                  0.221     2.389
counter_output[33].D[0] (dffnre at (27,6))                               0.000     2.389
data arrival time                                                                  2.389

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[33].C[0] (dffnre at (27,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.389
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.366


#Path 22
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249964 side: (TOP,) (32,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$7896$new_new_n233__.in[0] (.names at (32,6))                        0.000     1.210
| (primitive '.names' combinational delay)                               0.218     1.428
$abc$7896$new_new_n233__.out[0] (.names at (32,6))                       0.000     1.428
| (intra 'clb' routing)                                                  0.000     1.428
| (OPIN:249945 side: (RIGHT,) (32,6))                                    0.000     1.428
| (CHANY:1275760 L1 length:1 (32,6)->(32,6))                             0.061     1.489
| (CHANX:1025747 L1 length:1 (32,6)->(32,6))                             0.061     1.550
| (IPIN:249977 side: (TOP,) (32,6))                                      0.101     1.651
| (intra 'clb' routing)                                                  0.085     1.736
$abc$3384$li10_li10.in[3] (.names at (32,6))                             0.000     1.736
| (primitive '.names' combinational delay)                               0.152     1.888
$abc$3384$li10_li10.out[0] (.names at (32,6))                            0.000     1.888
| (intra 'clb' routing)                                                  0.000     1.888
| (OPIN:249940 side: (TOP,) (32,6))                                      0.000     1.888
| (CHANX:1025758 L1 length:1 (32,6)->(32,6))                             0.061     1.949
| (CHANY:1275773 L1 length:1 (32,6)->(32,6))                             0.061     2.010
| (IPIN:249994 side: (RIGHT,) (32,6))                                    0.101     2.110
| (intra 'clb' routing)                                                  0.233     2.343
counter_output[10].D[0] (dffnre at (32,6))                               0.000     2.343
data arrival time                                                                  2.343

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[10].C[0] (dffnre at (32,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.343
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.321


#Path 23
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[28].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1267040 L1 length:1 (29,6)->(29,6))                             0.061     1.028
| (CHANX:1025571 L1 length:1 (29,6)->(29,6))                             0.061     1.088
| (IPIN:249516 side: (TOP,) (29,6))                                      0.101     1.189
| (intra 'clb' routing)                                                  0.085     1.274
$abc$7896$new_new_n168__.in[4] (.names at (29,6))                        0.000     1.274
| (primitive '.names' combinational delay)                               0.197     1.471
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.471
| (intra 'clb' routing)                                                  0.000     1.471
| (OPIN:249477 side: (TOP,) (29,6))                                      0.000     1.471
| (CHANX:1025578 L4 length:4 (29,6)->(32,6))                             0.119     1.590
| (IPIN:249659 side: (TOP,) (30,6))                                      0.101     1.691
| (intra 'clb' routing)                                                  0.085     1.776
$abc$3384$li28_li28.in[4] (.names at (30,6))                             0.000     1.776
| (primitive '.names' combinational delay)                               0.173     1.948
$abc$3384$li28_li28.out[0] (.names at (30,6))                            0.000     1.948
| (intra 'clb' routing)                                                  0.000     1.948
| (OPIN:249644 side: (RIGHT,) (30,6))                                    0.000     1.948
| (CHANY:1269938 L1 length:1 (30,6)->(30,6))                             0.061     2.009
| (IPIN:249687 side: (RIGHT,) (30,6))                                    0.101     2.110
| (intra 'clb' routing)                                                  0.233     2.343
counter_output[28].D[0] (dffnre at (30,6))                               0.000     2.343
data arrival time                                                                  2.343

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[28].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.343
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.320


#Path 24
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[45].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (IPIN:232361 side: (TOP,) (27,5))                                      0.101     1.712
| (intra 'clb' routing)                                                  0.085     1.797
$abc$3384$li45_li45.in[4] (.names at (27,5))                            -0.000     1.797
| (primitive '.names' combinational delay)                               0.090     1.887
$abc$3384$li45_li45.out[0] (.names at (27,5))                            0.000     1.887
| (intra 'clb' routing)                                                  0.000     1.887
| (OPIN:232339 side: (RIGHT,) (27,5))                                    0.000     1.887
| (CHANY:1261150 L1 length:1 (27,5)->(27,5))                             0.061     1.948
| (IPIN:232382 side: (RIGHT,) (27,5))                                    0.101     2.049
| (intra 'clb' routing)                                                  0.282     2.331
counter_output[45].D[0] (dffnre at (27,5))                               0.000     2.331
data arrival time                                                                  2.331

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[45].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.331
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.308


#Path 25
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[44].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (IPIN:232361 side: (TOP,) (27,5))                                      0.101     1.712
| (intra 'clb' routing)                                                  0.085     1.797
$abc$3384$li44_li44.in[3] (.names at (27,5))                            -0.000     1.797
| (primitive '.names' combinational delay)                               0.090     1.887
$abc$3384$li44_li44.out[0] (.names at (27,5))                            0.000     1.887
| (intra 'clb' routing)                                                  0.000     1.887
| (OPIN:232330 side: (RIGHT,) (27,5))                                    0.000     1.887
| (CHANY:1261132 L1 length:1 (27,5)->(27,5))                             0.061     1.948
| (CHANX:1021359 L1 length:1 (27,5)->(27,5))                             0.061     2.009
| (IPIN:232362 side: (TOP,) (27,5))                                      0.101     2.110
| (intra 'clb' routing)                                                  0.221     2.331
counter_output[44].D[0] (dffnre at (27,5))                               0.000     2.331
data arrival time                                                                  2.331

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[44].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.331
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.308


#Path 26
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[29].D[0] (dffnre at (30,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1267040 L1 length:1 (29,6)->(29,6))                             0.061     1.028
| (CHANX:1025571 L1 length:1 (29,6)->(29,6))                             0.061     1.088
| (IPIN:249516 side: (TOP,) (29,6))                                      0.101     1.189
| (intra 'clb' routing)                                                  0.085     1.274
$abc$7896$new_new_n168__.in[4] (.names at (29,6))                        0.000     1.274
| (primitive '.names' combinational delay)                               0.197     1.471
$abc$7896$new_new_n168__.out[0] (.names at (29,6))                       0.000     1.471
| (intra 'clb' routing)                                                  0.000     1.471
| (OPIN:249477 side: (TOP,) (29,6))                                      0.000     1.471
| (CHANX:1025578 L4 length:4 (29,6)->(32,6))                             0.119     1.590
| (IPIN:249659 side: (TOP,) (30,6))                                      0.101     1.691
| (intra 'clb' routing)                                                  0.085     1.776
$abc$3384$li29_li29.in[4] (.names at (30,6))                             0.000     1.776
| (primitive '.names' combinational delay)                               0.103     1.879
$abc$3384$li29_li29.out[0] (.names at (30,6))                            0.000     1.879
| (intra 'clb' routing)                                                  0.000     1.879
| (OPIN:249647 side: (RIGHT,) (30,6))                                    0.000     1.879
| (CHANY:1269944 L1 length:1 (30,6)->(30,6))                             0.061     1.939
| (CHANX:1025627 L1 length:1 (30,6)->(30,6))                             0.061     2.000
| (IPIN:249663 side: (TOP,) (30,6))                                      0.101     2.101
| (intra 'clb' routing)                                                  0.184     2.285
counter_output[29].D[0] (dffnre at (30,6))                               0.000     2.285
data arrival time                                                                  2.285

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[29].C[0] (dffnre at (30,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.285
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.263


#Path 27
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[25].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1264162 L4 length:4 (28,6)->(28,9))                             0.119     1.085
| (CHANX:1029624 L1 length:1 (29,7)->(29,7))                             0.061     1.146
| (IPIN:263123 side: (TOP,) (29,7))                                      0.101     1.247
| (intra 'clb' routing)                                                  0.085     1.332
$abc$7896$new_new_n164__.in[3] (.names at (29,7))                        0.000     1.332
| (primitive '.names' combinational delay)                               0.054     1.386
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.386
| (intra 'clb' routing)                                                  0.000     1.386
| (OPIN:263102 side: (RIGHT,) (29,7))                                    0.000     1.386
| (CHANY:1266925 L4 length:4 (29,7)->(29,4))                             0.119     1.505
| (CHANX:1025557 L1 length:1 (29,6)->(29,6))                             0.061     1.566
| (IPIN:249509 side: (TOP,) (29,6))                                      0.101     1.667
| (intra 'clb' routing)                                                  0.085     1.752
$abc$3384$li25_li25.in[2] (.names at (29,6))                            -0.000     1.752
| (primitive '.names' combinational delay)                               0.054     1.806
$abc$3384$li25_li25.out[0] (.names at (29,6))                            0.000     1.806
| (intra 'clb' routing)                                                  0.000     1.806
| (OPIN:249487 side: (TOP,) (29,6))                                      0.000     1.806
| (CHANX:1025566 L1 length:1 (29,6)->(29,6))                             0.061     1.867
| (CHANY:1267037 L1 length:1 (29,6)->(29,6))                             0.061     1.928
| (IPIN:249541 side: (RIGHT,) (29,6))                                    0.101     2.028
| (intra 'clb' routing)                                                  0.233     2.261
counter_output[25].D[0] (dffnre at (29,6))                               0.000     2.261
data arrival time                                                                  2.261

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[25].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.261
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.239


#Path 28
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[43].D[0] (dffnre at (27,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (IPIN:232361 side: (TOP,) (27,5))                                      0.101     1.712
| (intra 'clb' routing)                                                  0.085     1.797
$abc$3384$li43_li43.in[4] (.names at (27,5))                            -0.000     1.797
| (primitive '.names' combinational delay)                               0.025     1.822
$abc$3384$li43_li43.out[0] (.names at (27,5))                            0.000     1.822
| (intra 'clb' routing)                                                  0.000     1.822
| (OPIN:232333 side: (RIGHT,) (27,5))                                    0.000     1.822
| (CHANY:1261138 L1 length:1 (27,5)->(27,5))                             0.061     1.883
| (CHANX:1021365 L1 length:1 (27,5)->(27,5))                             0.061     1.944
| (IPIN:232349 side: (TOP,) (27,5))                                      0.101     2.045
| (intra 'clb' routing)                                                  0.184     2.229
counter_output[43].D[0] (dffnre at (27,5))                              -0.000     2.229
data arrival time                                                                  2.229

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[43].C[0] (dffnre at (27,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.229
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.206


#Path 29
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[22].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1264162 L4 length:4 (28,6)->(28,9))                             0.119     1.085
| (CHANX:1029624 L1 length:1 (29,7)->(29,7))                             0.061     1.146
| (IPIN:263123 side: (TOP,) (29,7))                                      0.101     1.247
| (intra 'clb' routing)                                                  0.085     1.332
$abc$7896$new_new_n161__.in[3] (.names at (29,7))                        0.000     1.332
| (primitive '.names' combinational delay)                               0.099     1.431
$abc$7896$new_new_n161__.out[0] (.names at (29,7))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:263091 side: (TOP,) (29,7))                                      0.000     1.431
| (CHANX:1029614 L1 length:1 (29,7)->(29,7))                             0.061     1.492
| (IPIN:263118 side: (TOP,) (29,7))                                      0.101     1.593
| (intra 'clb' routing)                                                  0.085     1.678
$abc$3384$li22_li22.in[3] (.names at (29,7))                            -0.000     1.678
| (primitive '.names' combinational delay)                               0.054     1.732
$abc$3384$li22_li22.out[0] (.names at (29,7))                            0.000     1.732
| (intra 'clb' routing)                                                  0.000     1.732
| (OPIN:263108 side: (RIGHT,) (29,7))                                    0.000     1.732
| (CHANY:1267112 L4 length:4 (29,7)->(29,10))                            0.119     1.851
| (CHANX:1029609 L1 length:1 (29,7)->(29,7))                             0.061     1.912
| (IPIN:263115 side: (TOP,) (29,7))                                      0.101     2.013
| (intra 'clb' routing)                                                  0.184     2.197
counter_output[22].D[0] (dffnre at (29,7))                               0.000     2.197
data arrival time                                                                  2.197

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.197
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.174


#Path 30
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : counter_output[31].D[0] (dffnre at (26,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                    0.000     0.208
| (CHANY:1272878 L4 length:4 (31,6)->(31,9))                             0.119     0.327
| (CHANX:1037713 L4 length:4 (31,9)->(28,9))                             0.119     0.446
| (CHANX:1037763 L1 length:1 (29,9)->(29,9))                             0.061     0.507
| (CHANY:1264139 L4 length:4 (28,9)->(28,6))                             0.119     0.626
| (CHANX:1025554 L1 length:1 (29,6)->(29,6))                             0.061     0.687
| (IPIN:249508 side: (TOP,) (29,6))                                      0.101     0.788
| (intra 'clb' routing)                                                  0.085     0.873
$abc$7896$new_new_n172__.in[0] (.names at (29,6))                        0.000     0.873
| (primitive '.names' combinational delay)                               0.099     0.972
$abc$7896$new_new_n172__.out[0] (.names at (29,6))                       0.000     0.972
| (intra 'clb' routing)                                                  0.000     0.972
| (OPIN:249482 side: (TOP,) (29,6))                                      0.000     0.972
| (CHANX:1025556 L1 length:1 (29,6)->(29,6))                             0.061     1.033
| (CHANY:1267027 L1 length:1 (29,6)->(29,6))                             0.061     1.094
| (IPIN:249536 side: (RIGHT,) (29,6))                                    0.101     1.195
| (intra 'clb' routing)                                                  0.085     1.280
$abc$7896$new_new_n173__.in[0] (.names at (29,6))                        0.000     1.280
| (primitive '.names' combinational delay)                               0.152     1.431
$abc$7896$new_new_n173__.out[0] (.names at (29,6))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:249490 side: (RIGHT,) (29,6))                                    0.000     1.431
| (CHANY:1267021 L1 length:1 (29,6)->(29,6))                             0.061     1.492
| (CHANX:1021349 L4 length:4 (29,5)->(26,5))                             0.119     1.611
| (CHANY:1258304 L1 length:1 (26,6)->(26,6))                             0.061     1.672
| (CHANX:1025379 L1 length:1 (26,6)->(26,6))                             0.061     1.733
| (IPIN:249214 side: (TOP,) (26,6))                                      0.101     1.834
| (intra 'clb' routing)                                                  0.085     1.919
$abc$3384$li31_li31.in[2] (.names at (26,6))                             0.000     1.919
| (primitive '.names' combinational delay)                               0.197     2.116
$abc$3384$li31_li31.out[0] (.names at (26,6))                            0.000     2.116
| (intra 'clb' routing)                                                  0.000     2.116
counter_output[31].D[0] (dffnre at (26,6))                               0.000     2.116
data arrival time                                                                  2.116

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[31].C[0] (dffnre at (26,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.116
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.093


#Path 31
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[20].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                      0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                             0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                             0.061     0.330
| (IPIN:233556 side: (RIGHT,) (30,5))                                    0.101     0.431
| (intra 'clb' routing)                                                  0.085     0.516
$abc$7896$new_new_n158__.in[3] (.names at (30,5))                        0.000     0.516
| (primitive '.names' combinational delay)                               0.197     0.713
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.713
| (intra 'clb' routing)                                                  0.000     0.713
| (OPIN:233500 side: (TOP,) (30,5))                                      0.000     0.713
| (CHANX:1021403 L4 length:4 (30,5)->(27,5))                             0.119     0.832
| (CHANY:1267070 L4 length:4 (29,6)->(29,9))                             0.119     0.951
| (CHANX:1029613 L1 length:1 (29,7)->(29,7))                             0.061     1.012
| (IPIN:263117 side: (TOP,) (29,7))                                      0.101     1.112
| (intra 'clb' routing)                                                  0.085     1.198
$abc$7896$new_new_n227__.in[0] (.names at (29,7))                        0.000     1.198
| (primitive '.names' combinational delay)                               0.218     1.416
$abc$7896$new_new_n227__.out[0] (.names at (29,7))                       0.000     1.416
| (intra 'clb' routing)                                                  0.000     1.416
| (OPIN:263097 side: (TOP,) (29,7))                                      0.000     1.416
| (CHANX:1029626 L1 length:1 (29,7)->(29,7))                             0.061     1.477
| (IPIN:263124 side: (TOP,) (29,7))                                      0.101     1.577
| (intra 'clb' routing)                                                  0.085     1.662
$abc$3384$li20_li20.in[4] (.names at (29,7))                            -0.000     1.662
| (primitive '.names' combinational delay)                               0.054     1.716
$abc$3384$li20_li20.out[0] (.names at (29,7))                            0.000     1.716
| (intra 'clb' routing)                                                  0.000     1.716
| (OPIN:263105 side: (RIGHT,) (29,7))                                    0.000     1.716
| (CHANY:1267090 L1 length:1 (29,7)->(29,7))                             0.061     1.777
| (IPIN:263148 side: (RIGHT,) (29,7))                                    0.101     1.878
| (intra 'clb' routing)                                                  0.233     2.111
counter_output[20].D[0] (dffnre at (29,7))                               0.000     2.111
data arrival time                                                                  2.111

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[20].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -2.111
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.088


#Path 32
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249929 side: (TOP,) (32,6))                                      0.000     0.208
| (CHANX:1025768 L4 length:4 (32,6)->(35,6))                             0.119     0.327
| (CHANY:1275753 L1 length:1 (32,6)->(32,6))                             0.061     0.388
| (IPIN:249984 side: (RIGHT,) (32,6))                                    0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n150__.in[3] (.names at (32,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.197     0.771
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.771
| (intra 'clb' routing)                                                  0.000     0.771
| (OPIN:249948 side: (RIGHT,) (32,6))                                    0.000     0.771
| (CHANY:1275767 L1 length:1 (32,6)->(32,6))                             0.061     0.832
| (CHANX:1021531 L4 length:4 (32,5)->(29,5))                             0.119     0.951
| (CHANY:1269729 L4 length:4 (30,5)->(30,2))                             0.119     1.070
| (IPIN:233554 side: (RIGHT,) (30,5))                                    0.101     1.170
| (intra 'clb' routing)                                                  0.085     1.256
$abc$7896$new_new_n151__.in[2] (.names at (30,5))                        0.000     1.256
| (primitive '.names' combinational delay)                               0.152     1.407
$abc$7896$new_new_n151__.out[0] (.names at (30,5))                       0.000     1.407
| (intra 'clb' routing)                                                  0.000     1.407
| (OPIN:233522 side: (RIGHT,) (30,5))                                    0.000     1.407
| (CHANY:1269918 L4 length:4 (30,5)->(30,8))                             0.119     1.526
| (CHANX:1021547 L1 length:1 (30,5)->(30,5))                             0.061     1.587
| (IPIN:233527 side: (TOP,) (30,5))                                      0.101     1.688
| (intra 'clb' routing)                                                  0.085     1.773
$abc$3384$li13_li13.in[1] (.names at (30,5))                             0.000     1.773
| (primitive '.names' combinational delay)                               0.218     1.991
$abc$3384$li13_li13.out[0] (.names at (30,5))                            0.000     1.991
| (intra 'clb' routing)                                                  0.000     1.991
counter_output[13].D[0] (dffnre at (30,5))                               0.000     1.991
data arrival time                                                                  1.991

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[13].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.991
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.968


#Path 33
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249929 side: (TOP,) (32,6))                                      0.000     0.208
| (CHANX:1025768 L4 length:4 (32,6)->(35,6))                             0.119     0.327
| (CHANY:1275753 L1 length:1 (32,6)->(32,6))                             0.061     0.388
| (IPIN:249984 side: (RIGHT,) (32,6))                                    0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n150__.in[3] (.names at (32,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.197     0.771
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.771
| (intra 'clb' routing)                                                  0.000     0.771
| (OPIN:249948 side: (RIGHT,) (32,6))                                    0.000     0.771
| (CHANY:1275767 L1 length:1 (32,6)->(32,6))                             0.061     0.832
| (CHANX:1021531 L4 length:4 (32,5)->(29,5))                             0.119     0.951
| (CHANY:1269729 L4 length:4 (30,5)->(30,2))                             0.119     1.070
| (IPIN:233554 side: (RIGHT,) (30,5))                                    0.101     1.170
| (intra 'clb' routing)                                                  0.085     1.256
$abc$7896$new_new_n153__.in[0] (.names at (30,5))                        0.000     1.256
| (primitive '.names' combinational delay)                               0.197     1.452
$abc$7896$new_new_n153__.out[0] (.names at (30,5))                       0.000     1.452
| (intra 'clb' routing)                                                  0.000     1.452
| (OPIN:233514 side: (RIGHT,) (30,5))                                    0.000     1.452
| (CHANY:1269870 L1 length:1 (30,5)->(30,5))                             0.061     1.513
| (CHANX:1021553 L1 length:1 (30,5)->(30,5))                             0.061     1.574
| (IPIN:233546 side: (TOP,) (30,5))                                      0.101     1.675
| (intra 'clb' routing)                                                  0.085     1.760
$abc$3384$li14_li14.in[2] (.names at (30,5))                             0.000     1.760
| (primitive '.names' combinational delay)                               0.197     1.957
$abc$3384$li14_li14.out[0] (.names at (30,5))                            0.000     1.957
| (intra 'clb' routing)                                                  0.000     1.957
counter_output[14].D[0] (dffnre at (30,5))                               0.000     1.957
data arrival time                                                                  1.957

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.957
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.934


#Path 34
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : counter_output[16].D[0] (dffnre at (26,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                               0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]             0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                      0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                             0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                             0.061     0.330
| (IPIN:233556 side: (RIGHT,) (30,5))                                    0.101     0.431
| (intra 'clb' routing)                                                  0.085     0.516
$abc$7896$new_new_n158__.in[3] (.names at (30,5))                        0.000     0.516
| (primitive '.names' combinational delay)                               0.197     0.713
$abc$7896$new_new_n158__.out[0] (.names at (30,5))                       0.000     0.713
| (intra 'clb' routing)                                                  0.000     0.713
| (OPIN:233500 side: (TOP,) (30,5))                                      0.000     0.713
| (CHANX:1021403 L4 length:4 (30,5)->(27,5))                             0.119     0.832
| (CHANY:1267070 L4 length:4 (29,6)->(29,9))                             0.119     0.951
| (CHANX:1029613 L1 length:1 (29,7)->(29,7))                             0.061     1.012
| (IPIN:263117 side: (TOP,) (29,7))                                      0.101     1.112
| (intra 'clb' routing)                                                  0.085     1.198
$abc$7896$new_new_n159__.in[0] (.names at (29,7))                        0.000     1.198
| (primitive '.names' combinational delay)                               0.218     1.416
$abc$7896$new_new_n159__.out[0] (.names at (29,7))                       0.000     1.416
| (intra 'clb' routing)                                                  0.000     1.416
| (OPIN:263098 side: (TOP,) (29,7))                                      0.000     1.416
| (CHANX:1029469 L4 length:4 (29,7)->(26,7))                             0.119     1.535
| (IPIN:262824 side: (TOP,) (26,7))                                      0.101     1.635
| (intra 'clb' routing)                                                  0.085     1.720
$abc$3384$li16_li16.in[2] (.names at (26,7))                             0.000     1.720
| (primitive '.names' combinational delay)                               0.218     1.939
$abc$3384$li16_li16.out[0] (.names at (26,7))                            0.000     1.939
| (intra 'clb' routing)                                                  0.000     1.939
counter_output[16].D[0] (dffnre at (26,7))                               0.000     1.939
data arrival time                                                                  1.939

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[16].C[0] (dffnre at (26,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.939
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.916


#Path 35
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[23].D[0] (dffnre at (29,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1264162 L4 length:4 (28,6)->(28,9))                             0.119     1.085
| (CHANX:1029624 L1 length:1 (29,7)->(29,7))                             0.061     1.146
| (IPIN:263123 side: (TOP,) (29,7))                                      0.101     1.247
| (intra 'clb' routing)                                                  0.085     1.332
$abc$7896$new_new_n164__.in[3] (.names at (29,7))                        0.000     1.332
| (primitive '.names' combinational delay)                               0.054     1.386
$abc$7896$new_new_n164__.out[0] (.names at (29,7))                       0.000     1.386
| (intra 'clb' routing)                                                  0.000     1.386
| (OPIN:263102 side: (RIGHT,) (29,7))                                    0.000     1.386
| (CHANY:1266925 L4 length:4 (29,7)->(29,4))                             0.119     1.505
| (CHANX:1025557 L1 length:1 (29,6)->(29,6))                             0.061     1.566
| (IPIN:249525 side: (TOP,) (29,6))                                      0.101     1.667
| (intra 'clb' routing)                                                  0.085     1.752
$abc$3384$li23_li23.in[2] (.names at (29,6))                            -0.000     1.752
| (primitive '.names' combinational delay)                               0.136     1.887
$abc$3384$li23_li23.out[0] (.names at (29,6))                            0.000     1.887
| (intra 'clb' routing)                                                  0.000     1.887
counter_output[23].D[0] (dffnre at (29,6))                               0.000     1.887
data arrival time                                                                  1.887

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[23].C[0] (dffnre at (29,6))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.887
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.865


#Path 36
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249806 side: (TOP,) (31,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$3384$li11_li11.in[4] (.names at (31,6))                             0.000     1.210
| (primitive '.names' combinational delay)                               0.173     1.383
$abc$3384$li11_li11.out[0] (.names at (31,6))                            0.000     1.383
| (intra 'clb' routing)                                                  0.000     1.383
| (OPIN:249792 side: (RIGHT,) (31,6))                                    0.000     1.383
| (CHANY:1272845 L1 length:1 (31,6)->(31,6))                             0.061     1.444
| (CHANX:1021477 L4 length:4 (31,5)->(28,5))                             0.119     1.563
| (IPIN:233543 side: (TOP,) (30,5))                                      0.101     1.663
| (intra 'clb' routing)                                                  0.221     1.884
counter_output[11].D[0] (dffnre at (30,5))                               0.000     1.884
data arrival time                                                                  1.884

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[11].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.884
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.861


#Path 37
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249964 side: (TOP,) (32,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$7896$new_new_n233__.in[0] (.names at (32,6))                        0.000     1.210
| (primitive '.names' combinational delay)                               0.218     1.428
$abc$7896$new_new_n233__.out[0] (.names at (32,6))                       0.000     1.428
| (intra 'clb' routing)                                                  0.000     1.428
| (OPIN:249945 side: (RIGHT,) (32,6))                                    0.000     1.428
| (CHANY:1275760 L1 length:1 (32,6)->(32,6))                             0.061     1.489
| (CHANX:1025747 L1 length:1 (32,6)->(32,6))                             0.061     1.550
| (IPIN:249977 side: (TOP,) (32,6))                                      0.101     1.651
| (intra 'clb' routing)                                                  0.085     1.736
$abc$3384$li09_li09.in[2] (.names at (32,6))                             0.000     1.736
| (primitive '.names' combinational delay)                               0.136     1.872
$abc$3384$li09_li09.out[0] (.names at (32,6))                            0.000     1.872
| (intra 'clb' routing)                                                  0.000     1.872
counter_output[9].D[0] (dffnre at (32,6))                                0.000     1.872
data arrival time                                                                  1.872

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[9].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.872
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.849


#Path 38
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[21].D[0] (dffnre at (29,7) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275757 L1 length:1 (32,6)->(32,6))                             0.061     0.848
| (CHANX:1021541 L4 length:4 (32,5)->(29,5))                             0.119     0.967
| (CHANY:1264162 L4 length:4 (28,6)->(28,9))                             0.119     1.085
| (CHANX:1029624 L1 length:1 (29,7)->(29,7))                             0.061     1.146
| (IPIN:263123 side: (TOP,) (29,7))                                      0.101     1.247
| (intra 'clb' routing)                                                  0.085     1.332
$abc$7896$new_new_n161__.in[3] (.names at (29,7))                        0.000     1.332
| (primitive '.names' combinational delay)                               0.099     1.431
$abc$7896$new_new_n161__.out[0] (.names at (29,7))                       0.000     1.431
| (intra 'clb' routing)                                                  0.000     1.431
| (OPIN:263091 side: (TOP,) (29,7))                                      0.000     1.431
| (CHANX:1029614 L1 length:1 (29,7)->(29,7))                             0.061     1.492
| (IPIN:263118 side: (TOP,) (29,7))                                      0.101     1.593
| (intra 'clb' routing)                                                  0.085     1.678
$abc$3384$li21_li21.in[2] (.names at (29,7))                            -0.000     1.678
| (primitive '.names' combinational delay)                               0.099     1.777
$abc$3384$li21_li21.out[0] (.names at (29,7))                            0.000     1.777
| (intra 'clb' routing)                                                  0.000     1.777
counter_output[21].D[0] (dffnre at (29,7))                               0.000     1.777
data arrival time                                                                  1.777

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[21].C[0] (dffnre at (29,7))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.777
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.755


#Path 39
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249806 side: (TOP,) (31,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$3384$li07_li07.in[3] (.names at (31,6))                             0.000     1.210
| (primitive '.names' combinational delay)                               0.103     1.313
$abc$3384$li07_li07.out[0] (.names at (31,6))                            0.000     1.313
| (intra 'clb' routing)                                                  0.000     1.313
| (OPIN:249783 side: (TOP,) (31,6))                                      0.000     1.313
| (CHANX:1025714 L4 length:4 (31,6)->(34,6))                             0.119     1.432
| (IPIN:249969 side: (TOP,) (32,6))                                      0.101     1.533
| (intra 'clb' routing)                                                  0.221     1.753
counter_output[7].D[0] (dffnre at (32,6))                                0.000     1.753
data arrival time                                                                  1.753

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.753
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.730


#Path 40
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffnre at (30,5) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:249929 side: (TOP,) (32,6))                                      0.000     0.208
| (CHANX:1025768 L4 length:4 (32,6)->(35,6))                             0.119     0.327
| (CHANY:1275753 L1 length:1 (32,6)->(32,6))                             0.061     0.388
| (IPIN:249984 side: (RIGHT,) (32,6))                                    0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n150__.in[3] (.names at (32,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.197     0.771
$abc$7896$new_new_n150__.out[0] (.names at (32,6))                       0.000     0.771
| (intra 'clb' routing)                                                  0.000     0.771
| (OPIN:249948 side: (RIGHT,) (32,6))                                    0.000     0.771
| (CHANY:1275767 L1 length:1 (32,6)->(32,6))                             0.061     0.832
| (CHANX:1021531 L4 length:4 (32,5)->(29,5))                             0.119     0.951
| (CHANX:1021471 L4 length:4 (31,5)->(28,5))                             0.119     1.070
| (IPIN:233531 side: (TOP,) (30,5))                                      0.101     1.170
| (intra 'clb' routing)                                                  0.085     1.256
$abc$7896$new_new_n156__.in[2] (.names at (30,5))                        0.000     1.256
| (primitive '.names' combinational delay)                               0.099     1.355
$abc$7896$new_new_n156__.out[0] (.names at (30,5))                       0.000     1.355
| (intra 'clb' routing)                                                  0.000     1.355
| (OPIN:233508 side: (TOP,) (30,5))                                      0.000     1.355
| (CHANX:1021562 L1 length:1 (30,5)->(30,5))                             0.061     1.416
| (IPIN:233535 side: (TOP,) (30,5))                                      0.101     1.516
| (intra 'clb' routing)                                                  0.085     1.602
$abc$3384$li12_li12.in[1] (.names at (30,5))                             0.000     1.602
| (primitive '.names' combinational delay)                               0.148     1.749
$abc$3384$li12_li12.out[0] (.names at (30,5))                            0.000     1.749
| (intra 'clb' routing)                                                  0.000     1.749
counter_output[12].D[0] (dffnre at (30,5))                               0.000     1.749
data arrival time                                                                  1.749

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                               0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.749
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.727


#Path 41
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249964 side: (TOP,) (32,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$7896$new_new_n221__.in[2] (.names at (32,6))                        0.000     1.210
| (primitive '.names' combinational delay)                               0.099     1.310
$abc$7896$new_new_n221__.out[0] (.names at (32,6))                       0.000     1.310
| (intra 'clb' routing)                                                  0.000     1.310
| (OPIN:249950 side: (RIGHT,) (32,6))                                    0.000     1.310
| (CHANY:1275770 L1 length:1 (32,6)->(32,6))                             0.061     1.370
| (CHANX:1025757 L1 length:1 (32,6)->(32,6))                             0.061     1.431
| (IPIN:249966 side: (TOP,) (32,6))                                      0.101     1.532
| (intra 'clb' routing)                                                  0.085     1.617
$abc$3384$li08_li08.in[1] (.names at (32,6))                             0.000     1.617
| (primitive '.names' combinational delay)                               0.099     1.716
$abc$3384$li08_li08.out[0] (.names at (32,6))                            0.000     1.716
| (intra 'clb' routing)                                                  0.000     1.716
counter_output[8].D[0] (dffnre at (32,6))                                0.000     1.716
data arrival time                                                                  1.716

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[8].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.716
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.694


#Path 42
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278702 L4 length:4 (33,6)->(33,9))                             0.119     0.327
| (CHANX:1025819 L1 length:1 (33,6)->(33,6))                             0.061     0.388
| (IPIN:250116 side: (TOP,) (33,6))                                      0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n148__.in[1] (.names at (33,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.148     0.722
$abc$7896$new_new_n148__.out[0] (.names at (33,6))                       0.000     0.722
| (intra 'clb' routing)                                                  0.000     0.722
| (OPIN:250096 side: (RIGHT,) (33,6))                                    0.000     0.722
| (CHANY:1278720 L4 length:4 (33,6)->(33,9))                             0.119     0.841
| (CHANX:1025809 L1 length:1 (33,6)->(33,6))                             0.061     0.902
| (IPIN:250111 side: (TOP,) (33,6))                                      0.101     1.002
| (intra 'clb' routing)                                                  0.085     1.088
$abc$3384$li04_li04.in[3] (.names at (33,6))                             0.000     1.088
| (primitive '.names' combinational delay)                               0.173     1.260
$abc$3384$li04_li04.out[0] (.names at (33,6))                            0.000     1.260
| (intra 'clb' routing)                                                  0.000     1.260
| (OPIN:250094 side: (RIGHT,) (33,6))                                    0.000     1.260
| (CHANY:1278668 L1 length:1 (33,6)->(33,6))                             0.061     1.321
| (IPIN:250137 side: (RIGHT,) (33,6))                                    0.101     1.422
| (intra 'clb' routing)                                                  0.282     1.704
counter_output[4].D[0] (dffnre at (33,6))                               -0.000     1.704
data arrival time                                                                  1.704

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.704
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.681


#Path 43
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278702 L4 length:4 (33,6)->(33,9))                             0.119     0.327
| (CHANX:1025819 L1 length:1 (33,6)->(33,6))                             0.061     0.388
| (IPIN:250116 side: (TOP,) (33,6))                                      0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n148__.in[1] (.names at (33,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.148     0.722
$abc$7896$new_new_n148__.out[0] (.names at (33,6))                       0.000     0.722
| (intra 'clb' routing)                                                  0.000     0.722
| (OPIN:250096 side: (RIGHT,) (33,6))                                    0.000     0.722
| (CHANY:1278720 L4 length:4 (33,6)->(33,9))                             0.119     0.841
| (CHANX:1025809 L1 length:1 (33,6)->(33,6))                             0.061     0.902
| (IPIN:250111 side: (TOP,) (33,6))                                      0.101     1.002
| (intra 'clb' routing)                                                  0.085     1.088
$abc$3384$li03_li03.in[2] (.names at (33,6))                             0.000     1.088
| (primitive '.names' combinational delay)                               0.148     1.235
$abc$3384$li03_li03.out[0] (.names at (33,6))                            0.000     1.235
| (intra 'clb' routing)                                                  0.000     1.235
| (OPIN:250083 side: (TOP,) (33,6))                                      0.000     1.235
| (CHANX:1025806 L1 length:1 (33,6)->(33,6))                             0.061     1.296
| (IPIN:250110 side: (TOP,) (33,6))                                      0.101     1.397
| (intra 'clb' routing)                                                  0.303     1.700
counter_output[3].D[0] (dffnre at (33,6))                                0.000     1.700
data arrival time                                                                  1.700

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[3].C[0] (dffnre at (33,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.700
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.677


#Path 44
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278702 L4 length:4 (33,6)->(33,9))                             0.119     0.327
| (CHANX:1025819 L1 length:1 (33,6)->(33,6))                             0.061     0.388
| (IPIN:250116 side: (TOP,) (33,6))                                      0.101     0.489
| (intra 'clb' routing)                                                  0.085     0.574
$abc$7896$new_new_n202__.in[4] (.names at (33,6))                       -0.000     0.574
| (primitive '.names' combinational delay)                               0.173     0.747
$abc$7896$new_new_n202__.out[0] (.names at (33,6))                       0.000     0.747
| (intra 'clb' routing)                                                  0.000     0.747
| (OPIN:250103 side: (RIGHT,) (33,6))                                    0.000     0.747
| (CHANY:1278718 L4 length:4 (33,6)->(33,9))                             0.119     0.865
| (CHANX:1033935 L1 length:1 (33,8)->(33,8))                             0.061     0.926
| (CHANY:1275743 L4 length:4 (32,8)->(32,5))                             0.119     1.045
| (CHANX:1025741 L1 length:1 (32,6)->(32,6))                             0.061     1.106
| (IPIN:249958 side: (TOP,) (32,6))                                      0.101     1.207
| (intra 'clb' routing)                                                  0.085     1.292
$abc$3384$li05_li05.in[3] (.names at (32,6))                            -0.000     1.292
| (primitive '.names' combinational delay)                               0.218     1.510
$abc$3384$li05_li05.out[0] (.names at (32,6))                            0.000     1.510
| (intra 'clb' routing)                                                  0.000     1.510
counter_output[5].D[0] (dffnre at (32,6))                                0.000     1.510
data arrival time                                                                  1.510

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[5].C[0] (dffnre at (32,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.510
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.487


#Path 45
Startpoint: counter_input[2].inpad[0] (.input at (33,1) clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffnre at (32,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
counter_input[2].inpad[0] (.input at (33,1))                        0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (OPIN:93617 side: (TOP,) (33,1))                                  0.000     0.054
| (CHANX:1005482 L1 length:1 (33,1)->(33,1))                        0.061     0.115
| (CHANY:1278470 L4 length:4 (33,2)->(33,5))                        0.119     0.234
| (CHANX:1017703 L1 length:1 (33,4)->(33,4))                        0.061     0.295
| (CHANY:1275716 L1 length:1 (32,5)->(32,5))                        0.061     0.356
| (CHANX:1021768 L4 length:4 (33,5)->(36,5))                        0.119     0.475
| (CHANY:1278664 L1 length:1 (33,6)->(33,6))                        0.061     0.536
| (IPIN:250135 side: (RIGHT,) (33,6))                               0.101     0.637
| (intra 'clb' routing)                                             0.085     0.722
$abc$3384$li02_li02.in[5] (.names at (33,6))                        0.000     0.722
| (primitive '.names' combinational delay)                          0.103     0.824
$abc$3384$li02_li02.out[0] (.names at (33,6))                       0.000     0.824
| (intra 'clb' routing)                                             0.000     0.824
| (OPIN:250100 side: (RIGHT,) (33,6))                               0.000     0.824
| (CHANY:1278681 L1 length:1 (33,6)->(33,6))                        0.061     0.885
| (CHANX:1021593 L4 length:4 (33,5)->(30,5))                        0.119     1.004
| (CHANY:1275800 L4 length:4 (32,6)->(32,9))                        0.119     1.123
| (IPIN:249992 side: (RIGHT,) (32,6))                               0.101     1.224
| (intra 'clb' routing)                                             0.282     1.506
counter_output[2].D[0] (dffnre at (32,6))                          -0.000     1.506
data arrival time                                                             1.506

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing:global net)                                  0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.506
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.483


#Path 46
Startpoint: reset.inpad[0] (.input at (30,1) clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
reset.inpad[0] (.input at (30,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (OPIN:85002 side: (TOP,) (30,1))                                  0.000     0.054
| (CHANX:1005149 L4 length:4 (30,1)->(27,1))                        0.119     0.173
| (CHANY:1266820 L4 length:4 (29,2)->(29,5))                        0.119     0.292
| (CHANX:1021544 L1 length:1 (30,5)->(30,5))                        0.061     0.353
| (CHANY:1269928 L1 length:1 (30,6)->(30,6))                        0.061     0.414
| (CHANX:1025732 L4 length:4 (31,6)->(34,6))                        0.119     0.533
| (IPIN:250109 side: (TOP,) (33,6))                                 0.101     0.634
| (intra 'clb' routing)                                             0.085     0.719
$abc$3384$li01_li01.in[1] (.names at (33,6))                        0.000     0.719
| (primitive '.names' combinational delay)                          0.218     0.937
$abc$3384$li01_li01.out[0] (.names at (33,6))                       0.000     0.937
| (intra 'clb' routing)                                             0.000     0.937
| (OPIN:250081 side: (TOP,) (33,6))                                 0.000     0.937
| (CHANX:1025802 L1 length:1 (33,6)->(33,6))                        0.061     0.998
| (IPIN:250108 side: (TOP,) (33,6))                                 0.101     1.099
| (intra 'clb' routing)                                             0.303     1.402
counter_output[1].D[0] (dffnre at (33,6))                           0.000     1.402
data arrival time                                                             1.402

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing:global net)                                  0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.402
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.379


#Path 47
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffnre at (31,6) clocked by clock0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                0.000     0.054
| (primitive 'dffnre' Tcq_max)                                           0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]              0.000     0.208
| (intra 'clb' routing)                                                  0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                    0.000     0.208
| (CHANY:1278671 L1 length:1 (33,6)->(33,6))                             0.061     0.269
| (CHANX:1021603 L4 length:4 (33,5)->(30,5))                             0.119     0.388
| (CHANY:1275766 L1 length:1 (32,6)->(32,6))                             0.061     0.449
| (IPIN:249991 side: (RIGHT,) (32,6))                                    0.101     0.550
| (intra 'clb' routing)                                                  0.085     0.635
$abc$7896$new_new_n149__.in[4] (.names at (32,6))                        0.000     0.635
| (primitive '.names' combinational delay)                               0.152     0.787
$abc$7896$new_new_n149__.out[0] (.names at (32,6))                       0.000     0.787
| (intra 'clb' routing)                                                  0.000     0.787
| (OPIN:249943 side: (RIGHT,) (32,6))                                    0.000     0.787
| (CHANY:1275804 L4 length:4 (32,6)->(32,9))                             0.119     0.906
| (CHANX:1025605 L4 length:4 (32,6)->(29,6))                             0.119     1.024
| (IPIN:249822 side: (TOP,) (31,6))                                      0.101     1.125
| (intra 'clb' routing)                                                  0.085     1.210
$abc$3384$li06_li06.in[2] (.names at (31,6))                             0.000     1.210
| (primitive '.names' combinational delay)                               0.136     1.346
$abc$3384$li06_li06.out[0] (.names at (31,6))                            0.000     1.346
| (intra 'clb' routing)                                                  0.000     1.346
counter_output[6].D[0] (dffnre at (31,6))                                0.000     1.346
data arrival time                                                                  1.346

clock clock0 (rise edge)                                                 0.000     0.000
clock source latency                                                     0.000     0.000
clock0.inpad[0] (.input at (2,1))                                        0.000     0.000
| (intra 'io' routing)                                                   0.054     0.054
| (inter-block routing:global net)                                       0.000     0.054
| (intra 'clb' routing)                                                  0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                0.000     0.054
clock uncertainty                                                        0.000     0.054
cell setup time                                                         -0.032     0.023
data required time                                                                 0.023
----------------------------------------------------------------------------------------
data required time                                                                 0.023
data arrival time                                                                 -1.346
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.323


#Path 48
Startpoint: counter_output[37].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[37].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[37].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[37].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262944 side: (TOP,) (27,7))                                        0.000     0.208
| (CHANX:1029351 L4 length:4 (27,7)->(24,7))                               0.119     0.327
| (CHANX:1029443 L1 length:1 (26,7)->(26,7))                               0.061     0.388
| (CHANY:1255275 L4 length:4 (25,7)->(25,4))                               0.119     0.507
| (CHANX:1021233 L1 length:1 (25,5)->(25,5))                               0.061     0.568
| (CHANY:1252253 L4 length:4 (24,5)->(24,2))                               0.119     0.687
| (CHANX:1005022 L4 length:4 (25,1)->(28,1))                               0.119     0.806
| (CHANX:1005100 L1 length:1 (27,1)->(27,1))                               0.061     0.867
| (CHANY:1260779 L1 length:1 (27,1)->(27,1))                               0.061     0.928
| (IPIN:76513 side: (RIGHT,) (27,1))                                       0.101     1.028
| (intra 'io' routing)                                                     0.023     1.051
out:counter_output[37].outpad[0] (.output at (27,1))                      -0.000     1.051
data arrival time                                                                    1.051

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -1.051
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.051


#Path 49
Startpoint: counter_output[4].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[4].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[4].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:250086 side: (TOP,) (33,6))                                       0.000     0.208
| (CHANX:1025812 L1 length:1 (33,6)->(33,6))                              0.061     0.269
| (CHANY:1278675 L1 length:1 (33,6)->(33,6))                              0.061     0.330
| (CHANX:1021812 L1 length:1 (34,5)->(34,5))                              0.061     0.391
| (CHANY:1281523 L1 length:1 (34,5)->(34,5))                              0.061     0.452
| (CHANX:1017599 L4 length:4 (34,4)->(31,4))                              0.119     0.571
| (CHANX:1017675 L1 length:1 (33,4)->(33,4))                              0.061     0.632
| (CHANY:1275479 L4 length:4 (32,4)->(32,1))                              0.119     0.751
| (CHANX:1005498 L1 length:1 (33,1)->(33,1))                              0.061     0.812
| (CHANY:1278265 L1 length:1 (33,1)->(33,1))                              0.061     0.873
| (IPIN:93800 side: (RIGHT,) (33,1))                                      0.101     0.974
| (intra 'io' routing)                                                    0.023     0.996
out:counter_output[4].outpad[0] (.output at (33,1))                      -0.000     0.996
data arrival time                                                                   0.996

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.996
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.996


#Path 50
Startpoint: counter_output[14].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[14].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[14].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:233502 side: (TOP,) (30,5))                                        0.000     0.208
| (CHANX:1021550 L1 length:1 (30,5)->(30,5))                               0.061     0.269
| (CHANY:1269869 L1 length:1 (30,5)->(30,5))                               0.061     0.330
| (CHANX:1017550 L1 length:1 (31,4)->(31,4))                               0.061     0.391
| (CHANY:1272717 L1 length:1 (31,4)->(31,4))                               0.061     0.452
| (CHANX:1013550 L1 length:1 (32,3)->(32,3))                               0.061     0.513
| (CHANY:1275565 L1 length:1 (32,3)->(32,3))                               0.061     0.574
| (CHANX:1009349 L4 length:4 (32,2)->(29,2))                               0.119     0.693
| (CHANY:1269695 L1 length:1 (30,2)->(30,2))                               0.061     0.754
| (CHANX:1005139 L4 length:4 (30,1)->(27,1))                               0.119     0.873
| (IPIN:85108 side: (TOP,) (30,1))                                         0.101     0.974
| (intra 'io' routing)                                                     0.023     0.996
out:counter_output[14].outpad[0] (.output at (30,1))                      -0.000     0.996
data arrival time                                                                    0.996

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.996
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.996


#Path 51
Startpoint: counter_output[40].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[40].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[40].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[40].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262796 side: (TOP,) (26,7))                                        0.000     0.208
| (CHANX:1029468 L4 length:4 (26,7)->(29,7))                               0.119     0.327
| (CHANY:1258213 L4 length:4 (26,7)->(26,4))                               0.119     0.446
| (CHANY:1258177 L1 length:1 (26,4)->(26,4))                               0.061     0.507
| (CHANX:1013250 L1 length:1 (27,3)->(27,3))                               0.061     0.568
| (CHANY:1261025 L1 length:1 (27,3)->(27,3))                               0.061     0.629
| (CHANX:1009250 L1 length:1 (28,2)->(28,2))                               0.061     0.690
| (CHANY:1263873 L1 length:1 (28,2)->(28,2))                               0.061     0.751
| (CHANX:1005009 L4 length:4 (28,1)->(25,1))                               0.119     0.870
| (IPIN:73618 side: (TOP,) (26,1))                                         0.101     0.971
| (intra 'io' routing)                                                     0.023     0.993
out:counter_output[40].outpad[0] (.output at (26,1))                      -0.000     0.993
data arrival time                                                                    0.993

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.993
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.993


#Path 52
Startpoint: counter_output[47].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[47].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[47].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[47].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262959 side: (RIGHT,) (27,7))                                      0.000     0.208
| (CHANY:1261276 L1 length:1 (27,7)->(27,7))                               0.061     0.269
| (CHANX:1029503 L1 length:1 (27,7)->(27,7))                               0.061     0.330
| (CHANY:1258191 L4 length:4 (26,7)->(26,4))                               0.119     0.449
| (CHANX:1017247 L1 length:1 (26,4)->(26,4))                               0.061     0.510
| (CHANY:1255015 L4 length:4 (25,4)->(25,1))                               0.119     0.629
| (CHANX:1000968 L1 length:1 (26,0)->(26,0))                               0.061     0.690
| (CHANY:1257864 L1 length:1 (26,1)->(26,1))                               0.061     0.751
| (CHANX:1005156 L4 length:4 (27,1)->(30,1))                               0.119     0.870
| (IPIN:76504 side: (TOP,) (27,1))                                         0.101     0.971
| (intra 'io' routing)                                                     0.023     0.993
out:counter_output[47].outpad[0] (.output at (27,1))                       0.000     0.993
data arrival time                                                                    0.993

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.993
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.993


#Path 53
Startpoint: counter_output[16].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[16].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[16].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[16].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262792 side: (TOP,) (26,7))                                        0.000     0.208
| (CHANX:1029460 L4 length:4 (26,7)->(29,7))                               0.119     0.327
| (CHANY:1258189 L4 length:4 (26,7)->(26,4))                               0.119     0.446
| (CHANX:1017304 L1 length:1 (27,4)->(27,4))                               0.061     0.507
| (CHANY:1261079 L1 length:1 (27,4)->(27,4))                               0.061     0.568
| (CHANX:1013083 L4 length:4 (27,3)->(24,3))                               0.119     0.687
| (CHANY:1257989 L4 length:3 (26,3)->(26,1))                               0.119     0.806
| (CHANY:1257869 L1 length:1 (26,1)->(26,1))                               0.061     0.867
| (IPIN:73650 side: (RIGHT,) (26,1))                                       0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[16].outpad[0] (.output at (26,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 54
Startpoint: counter_output[42].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[42].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[42].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[42].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249180 side: (TOP,) (26,6))                                        0.000     0.208
| (CHANX:1025412 L4 length:4 (26,6)->(29,6))                               0.119     0.327
| (CHANY:1261215 L1 length:1 (27,6)->(27,6))                               0.061     0.388
| (CHANX:1021203 L4 length:4 (27,5)->(24,5))                               0.119     0.507
| (CHANY:1255145 L4 length:4 (25,5)->(25,2))                               0.119     0.626
| (CHANX:1017224 L1 length:1 (26,4)->(26,4))                               0.061     0.687
| (CHANY:1258023 L4 length:4 (26,4)->(26,1))                               0.119     0.806
| (CHANX:1005063 L1 length:1 (26,1)->(26,1))                               0.061     0.867
| (IPIN:73615 side: (TOP,) (26,1))                                         0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[42].outpad[0] (.output at (26,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 55
Startpoint: counter_output[21].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[21].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[21].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[21].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:263089 side: (TOP,) (29,7))                                        0.000     0.208
| (CHANX:1029642 L4 length:4 (29,7)->(32,7))                               0.119     0.327
| (CHANY:1275657 L4 length:4 (32,7)->(32,4))                               0.119     0.446
| (CHANY:1275629 L1 length:1 (32,4)->(32,4))                               0.061     0.507
| (CHANX:1013413 L4 length:4 (32,3)->(29,3))                               0.119     0.626
| (CHANX:1013439 L1 length:1 (30,3)->(30,3))                               0.061     0.687
| (CHANY:1266661 L4 length:3 (29,3)->(29,1))                               0.119     0.806
| (CHANX:1005245 L1 length:1 (29,1)->(29,1))                               0.061     0.867
| (IPIN:82266 side: (TOP,) (29,1))                                         0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[21].outpad[0] (.output at (29,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 56
Startpoint: counter_output[36].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[36].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[36].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[36].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262943 side: (TOP,) (27,7))                                        0.000     0.208
| (CHANX:1029333 L4 length:4 (27,7)->(24,7))                               0.119     0.327
| (CHANY:1255279 L4 length:4 (25,7)->(25,4))                               0.119     0.446
| (CHANX:1013200 L4 length:4 (26,3)->(29,3))                               0.119     0.565
| (CHANY:1263941 L1 length:1 (28,3)->(28,3))                               0.061     0.626
| (CHANX:1009318 L1 length:1 (29,2)->(29,2))                               0.061     0.687
| (CHANY:1266789 L1 length:1 (29,2)->(29,2))                               0.061     0.748
| (CHANX:1005069 L4 length:4 (29,1)->(26,1))                               0.119     0.867
| (IPIN:76490 side: (TOP,) (27,1))                                         0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[36].outpad[0] (.output at (27,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 57
Startpoint: counter_output[34].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[34].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[34].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[34].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249326 side: (TOP,) (27,6))                                        0.000     0.208
| (CHANX:1025466 L4 length:4 (27,6)->(30,6))                               0.119     0.327
| (CHANY:1261055 L4 length:4 (27,6)->(27,3))                               0.119     0.446
| (CHANX:1009171 L1 length:1 (27,2)->(27,2))                               0.061     0.507
| (CHANY:1257971 L4 length:2 (26,2)->(26,1))                               0.119     0.626
| (CHANX:1000991 L1 length:1 (26,0)->(26,0))                               0.061     0.687
| (CHANY:1254972 L1 length:1 (25,1)->(25,1))                               0.061     0.748
| (CHANX:1005072 L4 length:4 (26,1)->(29,1))                               0.119     0.867
| (IPIN:73600 side: (TOP,) (26,1))                                         0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[34].outpad[0] (.output at (26,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 58
Startpoint: counter_output[32].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[32].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[32].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[32].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249331 side: (TOP,) (27,6))                                        0.000     0.208
| (CHANX:1025269 L4 length:4 (27,6)->(24,6))                               0.119     0.327
| (CHANY:1258125 L4 length:4 (26,6)->(26,3))                               0.119     0.446
| (CHANX:1009125 L1 length:1 (26,2)->(26,2))                               0.061     0.507
| (CHANY:1254987 L4 length:2 (25,2)->(25,1))                               0.119     0.626
| (CHANY:1254953 L1 length:1 (25,1)->(25,1))                               0.061     0.687
| (CHANX:1000970 L1 length:1 (26,0)->(26,0))                               0.061     0.748
| (CHANY:1258022 L4 length:1 (26,1)->(26,1))                               0.119     0.867
| (IPIN:73639 side: (RIGHT,) (26,1))                                       0.101     0.968
| (intra 'io' routing)                                                     0.023     0.990
out:counter_output[32].outpad[0] (.output at (26,1))                      -0.000     0.990
data arrival time                                                                    0.990

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.990
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.990


#Path 59
Startpoint: counter_output[5].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[5].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[5].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249935 side: (TOP,) (32,6))                                       0.000     0.208
| (CHANX:1025796 L4 length:4 (32,6)->(35,6))                              0.119     0.327
| (CHANY:1278687 L1 length:1 (33,6)->(33,6))                              0.061     0.388
| (CHANX:1021824 L1 length:1 (34,5)->(34,5))                              0.061     0.449
| (CHANY:1281535 L1 length:1 (34,5)->(34,5))                              0.061     0.510
| (CHANX:1017587 L4 length:4 (34,4)->(31,4))                              0.119     0.629
| (CHANY:1275375 L4 length:4 (32,4)->(32,1))                              0.119     0.748
| (CHANX:1005421 L1 length:1 (32,1)->(32,1))                              0.061     0.809
| (IPIN:90882 side: (TOP,) (32,1))                                        0.101     0.910
| (intra 'io' routing)                                                    0.023     0.932
out:counter_output[5].outpad[0] (.output at (32,1))                      -0.000     0.932
data arrival time                                                                   0.932

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.932
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.932


#Path 60
Startpoint: counter_output[35].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[35].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[35].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[35].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249325 side: (TOP,) (27,6))                                        0.000     0.208
| (CHANX:1025416 L1 length:1 (27,6)->(27,6))                               0.061     0.269
| (CHANY:1261063 L4 length:4 (27,6)->(27,3))                               0.119     0.388
| (CHANX:1013318 L1 length:1 (28,3)->(28,3))                               0.061     0.449
| (CHANY:1264010 L4 length:4 (28,4)->(28,7))                               0.119     0.568
| (CHANX:1017359 L1 length:1 (28,4)->(28,4))                               0.061     0.629
| (CHANY:1260903 L4 length:4 (27,4)->(27,1))                               0.119     0.748
| (CHANX:1005103 L1 length:1 (27,1)->(27,1))                               0.061     0.809
| (IPIN:76499 side: (TOP,) (27,1))                                         0.101     0.910
| (intra 'io' routing)                                                     0.023     0.932
out:counter_output[35].outpad[0] (.output at (27,1))                       0.000     0.932
data arrival time                                                                    0.932

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.932
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.932


#Path 61
Startpoint: counter_output[31].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[31].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[31].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[31].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249177 side: (TOP,) (26,6))                                        0.000     0.208
| (CHANX:1025406 L4 length:4 (26,6)->(29,6))                               0.119     0.327
| (CHANY:1264174 L1 length:1 (28,7)->(28,7))                               0.061     0.388
| (CHANX:1029553 L1 length:1 (28,7)->(28,7))                               0.061     0.449
| (CHANY:1261117 L4 length:4 (27,7)->(27,4))                               0.119     0.568
| (CHANX:1017289 L1 length:1 (27,4)->(27,4))                               0.061     0.629
| (CHANY:1258015 L4 length:4 (26,4)->(26,1))                               0.119     0.748
| (CHANX:1005120 L1 length:1 (27,1)->(27,1))                               0.061     0.809
| (IPIN:76492 side: (TOP,) (27,1))                                         0.101     0.910
| (intra 'io' routing)                                                     0.023     0.932
out:counter_output[31].outpad[0] (.output at (27,1))                      -0.000     0.932
data arrival time                                                                    0.932

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.932
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.932


#Path 62
Startpoint: counter_output[45].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[45].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[45].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[45].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:232320 side: (TOP,) (27,5))                                        0.000     0.208
| (CHANX:1021392 L4 length:4 (27,5)->(30,5))                               0.119     0.327
| (CHANY:1266981 L1 length:1 (29,5)->(29,5))                               0.061     0.388
| (CHANX:1017261 L4 length:4 (29,4)->(26,4))                               0.119     0.507
| (CHANX:1017365 L1 length:1 (28,4)->(28,4))                               0.061     0.568
| (CHANY:1260879 L4 length:4 (27,4)->(27,1))                               0.119     0.687
| (CHANX:1004957 L4 length:4 (27,1)->(24,1))                               0.119     0.806
| (IPIN:76464 side: (TOP,) (27,1))                                         0.101     0.907
| (intra 'io' routing)                                                     0.023     0.929
out:counter_output[45].outpad[0] (.output at (27,1))                       0.000     0.929
data arrival time                                                                    0.929

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.929
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.929


#Path 63
Startpoint: counter_output[43].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[43].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[43].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[43].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:232319 side: (TOP,) (27,5))                                        0.000     0.208
| (CHANX:1021390 L4 length:4 (27,5)->(30,5))                               0.119     0.327
| (CHANX:1021500 L1 length:1 (29,5)->(29,5))                               0.061     0.388
| (CHANY:1266971 L1 length:1 (29,5)->(29,5))                               0.061     0.449
| (CHANX:1017271 L4 length:4 (29,4)->(26,4))                               0.119     0.568
| (CHANY:1260863 L4 length:4 (27,4)->(27,1))                               0.119     0.687
| (CHANY:1260835 L4 length:2 (27,2)->(27,1))                               0.119     0.806
| (IPIN:76525 side: (RIGHT,) (27,1))                                       0.101     0.907
| (intra 'io' routing)                                                     0.023     0.929
out:counter_output[43].outpad[0] (.output at (27,1))                       0.000     0.929
data arrival time                                                                    0.929

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.929
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.929


#Path 64
Startpoint: counter_output[39].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[39].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[39].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[39].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262808 side: (RIGHT,) (26,7))                                      0.000     0.208
| (CHANY:1258365 L1 length:1 (26,7)->(26,7))                               0.061     0.269
| (CHANX:1025205 L4 length:4 (26,6)->(23,6))                               0.119     0.388
| (CHANY:1249393 L4 length:4 (23,6)->(23,3))                               0.119     0.507
| (CHANX:1009010 L4 length:4 (24,2)->(27,2))                               0.119     0.626
| (CHANY:1252231 L1 length:1 (24,2)->(24,2))                               0.061     0.687
| (CHANX:1005000 L4 length:4 (25,1)->(28,1))                               0.119     0.806
| (IPIN:76474 side: (TOP,) (27,1))                                         0.101     0.907
| (intra 'io' routing)                                                     0.023     0.929
out:counter_output[39].outpad[0] (.output at (27,1))                       0.000     0.929
data arrival time                                                                    0.929

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.929
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.929


#Path 65
Startpoint: counter_output[19].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[19].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[19].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[19].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262789 side: (TOP,) (26,7))                                        0.000     0.208
| (CHANX:1029454 L4 length:4 (26,7)->(29,7))                               0.119     0.327
| (CHANY:1258363 L1 length:1 (26,7)->(26,7))                               0.061     0.388
| (CHANX:1025207 L4 length:4 (26,6)->(23,6))                               0.119     0.507
| (CHANY:1255219 L4 length:4 (25,6)->(25,3))                               0.119     0.626
| (CHANY:1254997 L4 length:3 (25,3)->(25,1))                               0.119     0.745
| (CHANX:1005040 L1 length:1 (26,1)->(26,1))                               0.061     0.806
| (IPIN:73604 side: (TOP,) (26,1))                                         0.101     0.907
| (intra 'io' routing)                                                     0.023     0.929
out:counter_output[19].outpad[0] (.output at (26,1))                       0.000     0.929
data arrival time                                                                    0.929

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.929
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.929


#Path 66
Startpoint: load.inpad[0] (.input at (28,1) clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffnre at (33,6) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
load.inpad[0] (.input at (28,1))                                    0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (OPIN:79212 side: (TOP,) (28,1))                                  0.000     0.054
| (CHANX:1005216 L4 length:4 (28,1)->(31,1))                        0.119     0.173
| (CHANY:1269684 L1 length:1 (30,2)->(30,2))                        0.061     0.234
| (CHANX:1009464 L4 length:4 (31,2)->(34,2))                        0.119     0.353
| (CHANY:1275610 L4 length:4 (32,3)->(32,6))                        0.119     0.472
| (CHANX:1025810 L1 length:1 (33,6)->(33,6))                        0.061     0.533
| (IPIN:250128 side: (TOP,) (33,6))                                 0.101     0.634
| (intra 'clb' routing)                                             0.085     0.719
$abc$3384$li00_li00.in[0] (.names at (33,6))                        0.000     0.719
| (primitive '.names' combinational delay)                          0.197     0.916
$abc$3384$li00_li00.out[0] (.names at (33,6))                       0.000     0.916
| (intra 'clb' routing)                                             0.000     0.916
counter_output[0].D[0] (dffnre at (33,6))                           0.000     0.916
data arrival time                                                             0.916

clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (2,1))                                   0.000     0.000
| (intra 'io' routing)                                              0.054     0.054
| (inter-block routing:global net)                                  0.000     0.054
| (intra 'clb' routing)                                             0.000     0.054
counter_output[0].C[0] (dffnre at (33,6))                           0.000     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -0.916
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.893


#Path 67
Startpoint: counter_output[46].Q[0] (dffnre at (27,7) clocked by clock0)
Endpoint  : out:counter_output[46].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[46].C[0] (dffnre at (27,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[46].Q[0] (dffnre at (27,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262955 side: (RIGHT,) (27,7))                                      0.000     0.208
| (CHANY:1261125 L4 length:4 (27,7)->(27,4))                               0.119     0.327
| (CHANX:1017313 L1 length:1 (27,4)->(27,4))                               0.061     0.388
| (CHANY:1257919 L4 length:4 (26,4)->(26,1))                               0.119     0.507
| (CHANX:1000979 L1 length:1 (26,0)->(26,0))                               0.061     0.568
| (CHANY:1254960 L1 length:1 (25,1)->(25,1))                               0.061     0.629
| (CHANX:1005084 L4 length:4 (26,1)->(29,1))                               0.119     0.748
| (IPIN:76489 side: (TOP,) (27,1))                                         0.101     0.849
| (intra 'io' routing)                                                     0.023     0.871
out:counter_output[46].outpad[0] (.output at (27,1))                       0.000     0.871
data arrival time                                                                    0.871

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.871
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.871


#Path 68
Startpoint: counter_output[30].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : out:counter_output[30].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[30].C[0] (dffnre at (31,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[30].Q[0] (dffnre at (31,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249793 side: (RIGHT,) (31,6))                                      0.000     0.208
| (CHANY:1272687 L4 length:4 (31,6)->(31,3))                               0.119     0.327
| (CHANY:1272671 L1 length:1 (31,3)->(31,3))                               0.061     0.388
| (CHANX:1009504 L1 length:1 (32,2)->(32,2))                               0.061     0.449
| (CHANY:1275519 L1 length:1 (32,2)->(32,2))                               0.061     0.510
| (CHANX:1005267 L4 length:4 (32,1)->(29,1))                               0.119     0.629
| (CHANX:1005067 L4 length:4 (29,1)->(26,1))                               0.119     0.748
| (IPIN:82244 side: (TOP,) (29,1))                                         0.101     0.849
| (intra 'io' routing)                                                     0.023     0.871
out:counter_output[30].outpad[0] (.output at (29,1))                      -0.000     0.871
data arrival time                                                                    0.871

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.871
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.871


#Path 69
Startpoint: counter_output[38].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[38].outpad[0] (.output at (26,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[38].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[38].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249196 side: (RIGHT,) (26,6))                                      0.000     0.208
| (CHANY:1258300 L1 length:1 (26,6)->(26,6))                               0.061     0.269
| (CHANX:1025375 L1 length:1 (26,6)->(26,6))                               0.061     0.330
| (CHANY:1255215 L4 length:4 (25,6)->(25,3))                               0.119     0.449
| (CHANX:1009136 L4 length:4 (26,2)->(29,2))                               0.119     0.568
| (CHANY:1260963 L1 length:1 (27,2)->(27,2))                               0.061     0.629
| (CHANX:1004943 L4 length:4 (27,1)->(24,1))                               0.119     0.748
| (IPIN:73621 side: (TOP,) (26,1))                                         0.101     0.849
| (intra 'io' routing)                                                     0.023     0.871
out:counter_output[38].outpad[0] (.output at (26,1))                       0.000     0.871
data arrival time                                                                    0.871

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.871
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.871


#Path 70
Startpoint: counter_output[33].Q[0] (dffnre at (27,6) clocked by clock0)
Endpoint  : out:counter_output[33].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[33].C[0] (dffnre at (27,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[33].Q[0] (dffnre at (27,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249328 side: (TOP,) (27,6))                                        0.000     0.208
| (CHANX:1025423 L1 length:1 (27,6)->(27,6))                               0.061     0.269
| (CHANY:1258143 L4 length:4 (26,6)->(26,3))                               0.119     0.388
| (CHANX:1009107 L1 length:1 (26,2)->(26,2))                               0.061     0.449
| (CHANY:1255184 L1 length:1 (25,3)->(25,3))                               0.061     0.510
| (CHANX:1013212 L4 length:4 (26,3)->(29,3))                               0.119     0.629
| (CHANY:1260933 L4 length:3 (27,3)->(27,1))                               0.119     0.748
| (IPIN:76518 side: (RIGHT,) (27,1))                                       0.101     0.849
| (intra 'io' routing)                                                     0.023     0.871
out:counter_output[33].outpad[0] (.output at (27,1))                       0.000     0.871
data arrival time                                                                    0.871

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.871
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.871


#Path 71
Startpoint: counter_output[27].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[27].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[27].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[27].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249633 side: (TOP,) (30,6))                                        0.000     0.208
| (CHANX:1025621 L1 length:1 (30,6)->(30,6))                               0.061     0.269
| (CHANY:1266873 L4 length:4 (29,6)->(29,3))                               0.119     0.388
| (CHANY:1266711 L4 length:4 (29,4)->(29,1))                               0.119     0.507
| (CHANX:1001272 L4 length:4 (30,0)->(33,0))                               0.119     0.626
| (CHANY:1269560 L4 length:4 (30,1)->(30,4))                               0.119     0.745
| (IPIN:85152 side: (RIGHT,) (30,1))                                       0.101     0.846
| (intra 'io' routing)                                                     0.023     0.868
out:counter_output[27].outpad[0] (.output at (30,1))                       0.000     0.868
data arrival time                                                                    0.868

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.868
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.868


#Path 72
Startpoint: counter_output[9].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[9].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[9].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249932 side: (TOP,) (32,6))                                       0.000     0.208
| (CHANX:1025790 L4 length:4 (32,6)->(35,6))                              0.119     0.327
| (CHANY:1284349 L4 length:4 (35,6)->(35,3))                              0.119     0.446
| (CHANX:1017671 L4 length:4 (35,4)->(32,4))                              0.119     0.565
| (CHANY:1272583 L4 length:4 (31,4)->(31,1))                              0.119     0.684
| (CHANX:1005446 L1 length:1 (32,1)->(32,1))                              0.061     0.745
| (IPIN:90911 side: (TOP,) (32,1))                                        0.101     0.846
| (intra 'io' routing)                                                    0.023     0.868
out:counter_output[9].outpad[0] (.output at (32,1))                       0.000     0.868
data arrival time                                                                   0.868

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.868
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.868


#Path 73
Startpoint: counter_output[44].Q[0] (dffnre at (27,5) clocked by clock0)
Endpoint  : out:counter_output[44].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[44].C[0] (dffnre at (27,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[44].Q[0] (dffnre at (27,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:232322 side: (TOP,) (27,5))                                        0.000     0.208
| (CHANX:1021221 L4 length:4 (27,5)->(24,5))                               0.119     0.327
| (CHANX:1021309 L1 length:1 (26,5)->(26,5))                               0.061     0.388
| (CHANY:1255153 L4 length:4 (25,5)->(25,2))                               0.119     0.507
| (CHANX:1005074 L4 length:4 (26,1)->(29,1))                               0.119     0.626
| (CHANY:1260809 L4 length:1 (27,1)->(27,1))                               0.119     0.745
| (IPIN:76512 side: (RIGHT,) (27,1))                                       0.101     0.846
| (intra 'io' routing)                                                     0.023     0.868
out:counter_output[44].outpad[0] (.output at (27,1))                       0.000     0.868
data arrival time                                                                    0.868

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.868
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.868


#Path 74
Startpoint: counter_output[17].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[17].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[17].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[17].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:263109 side: (RIGHT,) (29,7))                                      0.000     0.208
| (CHANY:1266923 L4 length:4 (29,7)->(29,4))                               0.119     0.327
| (CHANX:1021489 L1 length:1 (29,5)->(29,5))                               0.061     0.388
| (CHANY:1263901 L4 length:4 (28,5)->(28,2))                               0.119     0.507
| (CHANY:1263849 L1 length:1 (28,2)->(28,2))                               0.061     0.568
| (CHANX:1005226 L1 length:1 (29,1)->(29,1))                               0.061     0.629
| (CHANY:1266601 L1 length:1 (29,1)->(29,1))                               0.061     0.690
| (IPIN:82272 side: (RIGHT,) (29,1))                                       0.101     0.791
| (intra 'io' routing)                                                     0.023     0.813
out:counter_output[17].outpad[0] (.output at (29,1))                       0.000     0.813
data arrival time                                                                    0.813

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.813
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.813


#Path 75
Startpoint: counter_output[29].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[29].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[29].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[29].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249637 side: (TOP,) (30,6))                                        0.000     0.208
| (CHANX:1025628 L1 length:1 (30,6)->(30,6))                               0.061     0.269
| (CHANY:1269947 L1 length:1 (30,6)->(30,6))                               0.061     0.330
| (CHANX:1021399 L4 length:4 (30,5)->(27,5))                               0.119     0.449
| (CHANY:1260983 L4 length:4 (27,5)->(27,2))                               0.119     0.568
| (CHANX:1005208 L4 length:4 (28,1)->(31,1))                               0.119     0.687
| (IPIN:85130 side: (TOP,) (30,1))                                         0.101     0.788
| (intra 'io' routing)                                                     0.023     0.810
out:counter_output[29].outpad[0] (.output at (30,1))                       0.000     0.810
data arrival time                                                                    0.810

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.810


#Path 76
Startpoint: counter_output[6].Q[0] (dffnre at (31,6) clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[6].C[0] (dffnre at (31,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[6].Q[0] (dffnre at (31,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249784 side: (TOP,) (31,6))                                       0.000     0.208
| (CHANX:1025685 L1 length:1 (31,6)->(31,6))                              0.061     0.269
| (CHANY:1269785 L4 length:4 (30,6)->(30,3))                              0.119     0.388
| (CHANX:1013532 L4 length:4 (31,3)->(34,3))                              0.119     0.507
| (CHANY:1272573 L4 length:3 (31,3)->(31,1))                              0.119     0.626
| (CHANX:1005438 L1 length:1 (32,1)->(32,1))                              0.061     0.687
| (IPIN:90891 side: (TOP,) (32,1))                                        0.101     0.788
| (intra 'io' routing)                                                    0.023     0.810
out:counter_output[6].outpad[0] (.output at (32,1))                       0.000     0.810
data arrival time                                                                   0.810

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.810
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.810


#Path 77
Startpoint: counter_output[12].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[12].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[12].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:233506 side: (TOP,) (30,5))                                        0.000     0.208
| (CHANX:1021559 L1 length:1 (30,5)->(30,5))                               0.061     0.269
| (CHANY:1266807 L4 length:4 (29,5)->(29,2))                               0.119     0.388
| (CHANX:1013460 L4 length:4 (30,3)->(33,3))                               0.119     0.507
| (CHANY:1269565 L4 length:3 (30,3)->(30,1))                               0.119     0.626
| (CHANX:1005303 L1 length:1 (30,1)->(30,1))                               0.061     0.687
| (IPIN:85143 side: (TOP,) (30,1))                                         0.101     0.788
| (intra 'io' routing)                                                     0.023     0.810
out:counter_output[12].outpad[0] (.output at (30,1))                       0.000     0.810
data arrival time                                                                    0.810

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.810


#Path 78
Startpoint: counter_output[22].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[22].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[22].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[22].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:263110 side: (RIGHT,) (29,7))                                      0.000     0.208
| (CHANY:1266941 L4 length:4 (29,7)->(29,4))                               0.119     0.327
| (CHANY:1266885 L4 length:4 (29,6)->(29,3))                               0.119     0.446
| (CHANX:1013377 L1 length:1 (29,3)->(29,3))                               0.061     0.507
| (CHANY:1263741 L4 length:3 (28,3)->(28,1))                               0.119     0.626
| (CHANX:1005238 L1 length:1 (29,1)->(29,1))                               0.061     0.687
| (IPIN:82263 side: (TOP,) (29,1))                                         0.101     0.788
| (intra 'io' routing)                                                     0.023     0.810
out:counter_output[22].outpad[0] (.output at (29,1))                       0.000     0.810
data arrival time                                                                    0.810

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.810


#Path 79
Startpoint: counter_output[0].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[0].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[0].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:250090 side: (TOP,) (33,6))                                       0.000     0.208
| (CHANX:1025852 L4 length:4 (33,6)->(36,6))                              0.119     0.327
| (CHANY:1278533 L4 length:4 (33,6)->(33,3))                              0.119     0.446
| (CHANX:1013633 L1 length:1 (33,3)->(33,3))                              0.061     0.507
| (CHANY:1275389 L4 length:3 (32,3)->(32,1))                              0.119     0.626
| (CHANX:1005431 L1 length:1 (32,1)->(32,1))                              0.061     0.687
| (IPIN:90887 side: (TOP,) (32,1))                                        0.101     0.788
| (intra 'io' routing)                                                    0.023     0.810
out:counter_output[0].outpad[0] (.output at (32,1))                       0.000     0.810
data arrival time                                                                   0.810

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.810
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.810


#Path 80
Startpoint: counter_output[18].Q[0] (dffnre at (26,7) clocked by clock0)
Endpoint  : out:counter_output[18].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[18].C[0] (dffnre at (26,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[18].Q[0] (dffnre at (26,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:262790 side: (TOP,) (26,7))                                        0.000     0.208
| (CHANX:1029456 L4 length:4 (26,7)->(29,7))                               0.119     0.327
| (CHANY:1266927 L4 length:4 (29,7)->(29,4))                               0.119     0.446
| (CHANX:1017439 L1 length:1 (29,4)->(29,4))                               0.061     0.507
| (CHANY:1263751 L4 length:4 (28,4)->(28,1))                               0.119     0.626
| (CHANX:1005246 L1 length:1 (29,1)->(29,1))                               0.061     0.687
| (IPIN:82251 side: (TOP,) (29,1))                                         0.101     0.788
| (intra 'io' routing)                                                     0.023     0.810
out:counter_output[18].outpad[0] (.output at (29,1))                       0.000     0.810
data arrival time                                                                    0.810

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.810


#Path 81
Startpoint: counter_output[2].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[2].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[2].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249936 side: (TOP,) (32,6))                                       0.000     0.208
| (CHANX:1025782 L4 length:4 (32,6)->(35,6))                              0.119     0.327
| (CHANY:1281431 L4 length:4 (34,6)->(34,3))                              0.119     0.446
| (CHANX:1013527 L4 length:4 (34,3)->(31,3))                              0.119     0.565
| (CHANY:1278325 L4 length:3 (33,3)->(33,1))                              0.119     0.684
| (IPIN:93806 side: (RIGHT,) (33,1))                                      0.101     0.785
| (intra 'io' routing)                                                    0.023     0.807
out:counter_output[2].outpad[0] (.output at (33,1))                       0.000     0.807
data arrival time                                                                   0.807

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.807
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.807


#Path 82
Startpoint: counter_output[24].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[24].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[24].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[24].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249491 side: (RIGHT,) (29,6))                                      0.000     0.208
| (CHANY:1266879 L4 length:4 (29,6)->(29,3))                               0.119     0.327
| (CHANX:1013359 L1 length:1 (29,3)->(29,3))                               0.061     0.388
| (CHANY:1263813 L4 length:3 (28,3)->(28,1))                               0.119     0.507
| (CHANX:1005228 L1 length:1 (29,1)->(29,1))                               0.061     0.568
| (CHANY:1266603 L1 length:1 (29,1)->(29,1))                               0.061     0.629
| (IPIN:82289 side: (RIGHT,) (29,1))                                       0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[24].outpad[0] (.output at (29,1))                       0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 83
Startpoint: counter_output[15].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[15].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[15].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:233505 side: (TOP,) (30,5))                                        0.000     0.208
| (CHANX:1021397 L4 length:4 (30,5)->(27,5))                               0.119     0.327
| (CHANY:1266797 L4 length:4 (29,5)->(29,2))                               0.119     0.446
| (CHANY:1266777 L1 length:1 (29,2)->(29,2))                               0.061     0.507
| (CHANX:1005306 L1 length:1 (30,1)->(30,1))                               0.061     0.568
| (CHANY:1269529 L1 length:1 (30,1)->(30,1))                               0.061     0.629
| (IPIN:85160 side: (RIGHT,) (30,1))                                       0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[15].outpad[0] (.output at (30,1))                       0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 84
Startpoint: counter_output[20].Q[0] (dffnre at (29,7) clocked by clock0)
Endpoint  : out:counter_output[20].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[20].C[0] (dffnre at (29,7))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[20].Q[0] (dffnre at (29,7)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:263092 side: (TOP,) (29,7))                                        0.000     0.208
| (CHANX:1029617 L1 length:1 (29,7)->(29,7))                               0.061     0.269
| (CHANY:1264029 L4 length:4 (28,7)->(28,4))                               0.119     0.388
| (CHANX:1017416 L1 length:1 (29,4)->(29,4))                               0.061     0.449
| (CHANY:1266759 L4 length:4 (29,4)->(29,1))                               0.119     0.568
| (CHANX:1005255 L1 length:1 (29,1)->(29,1))                               0.061     0.629
| (IPIN:82255 side: (TOP,) (29,1))                                         0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[20].outpad[0] (.output at (29,1))                       0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 85
Startpoint: counter_output[10].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[10].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[10].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249944 side: (RIGHT,) (32,6))                                      0.000     0.208
| (CHANY:1275599 L4 length:4 (32,6)->(32,3))                               0.119     0.327
| (CHANY:1275583 L1 length:1 (32,3)->(32,3))                               0.061     0.388
| (CHANX:1009568 L1 length:1 (33,2)->(33,2))                               0.061     0.449
| (CHANY:1278431 L1 length:1 (33,2)->(33,2))                               0.061     0.510
| (CHANX:1005331 L4 length:4 (33,1)->(30,1))                               0.119     0.629
| (IPIN:90885 side: (TOP,) (32,1))                                         0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[10].outpad[0] (.output at (32,1))                      -0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 86
Startpoint: counter_output[25].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[25].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[25].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[25].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249492 side: (RIGHT,) (29,6))                                      0.000     0.208
| (CHANY:1267024 L1 length:1 (29,6)->(29,6))                               0.061     0.269
| (CHANX:1025555 L1 length:1 (29,6)->(29,6))                               0.061     0.330
| (CHANY:1263963 L4 length:4 (28,6)->(28,3))                               0.119     0.449
| (CHANY:1263829 L4 length:3 (28,3)->(28,1))                               0.119     0.568
| (CHANX:1005240 L1 length:1 (29,1)->(29,1))                               0.061     0.629
| (IPIN:82232 side: (TOP,) (29,1))                                         0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[25].outpad[0] (.output at (29,1))                       0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 87
Startpoint: counter_output[28].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[28].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[28].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[28].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249627 side: (TOP,) (30,6))                                        0.000     0.208
| (CHANX:1025608 L1 length:1 (30,6)->(30,6))                               0.061     0.269
| (CHANY:1269799 L4 length:4 (30,6)->(30,3))                               0.119     0.388
| (CHANX:1017509 L1 length:1 (30,4)->(30,4))                               0.061     0.449
| (CHANY:1266639 L4 length:4 (29,4)->(29,1))                               0.119     0.568
| (CHANX:1005292 L1 length:1 (30,1)->(30,1))                               0.061     0.629
| (IPIN:85122 side: (TOP,) (30,1))                                         0.101     0.730
| (intra 'io' routing)                                                     0.023     0.753
out:counter_output[28].outpad[0] (.output at (30,1))                       0.000     0.753
data arrival time                                                                    0.753

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.753
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.753


#Path 88
Startpoint: counter_output[13].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[13].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[13].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:233518 side: (RIGHT,) (30,5))                                      0.000     0.208
| (CHANY:1269926 L4 length:4 (30,5)->(30,8))                               0.119     0.327
| (CHANX:1021571 L1 length:1 (30,5)->(30,5))                               0.061     0.388
| (CHANY:1266795 L4 length:4 (29,5)->(29,2))                               0.119     0.507
| (CHANX:1005324 L4 length:4 (30,1)->(33,1))                               0.119     0.626
| (IPIN:85120 side: (TOP,) (30,1))                                         0.101     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[13].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 89
Startpoint: counter_output[26].Q[0] (dffnre at (30,6) clocked by clock0)
Endpoint  : out:counter_output[26].outpad[0] (.output at (30,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[26].C[0] (dffnre at (30,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[26].Q[0] (dffnre at (30,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249634 side: (TOP,) (30,6))                                        0.000     0.208
| (CHANX:1025623 L1 length:1 (30,6)->(30,6))                               0.061     0.269
| (CHANY:1266871 L4 length:4 (29,6)->(29,3))                               0.119     0.388
| (CHANX:1017524 L4 length:4 (30,4)->(33,4))                               0.119     0.507
| (CHANY:1269567 L4 length:4 (30,4)->(30,1))                               0.119     0.626
| (IPIN:85163 side: (RIGHT,) (30,1))                                       0.101     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[26].outpad[0] (.output at (30,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 90
Startpoint: counter_output[8].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[8].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[8].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249930 side: (TOP,) (32,6))                                       0.000     0.208
| (CHANX:1025786 L4 length:4 (32,6)->(35,6))                              0.119     0.327
| (CHANY:1278529 L4 length:4 (33,6)->(33,3))                              0.119     0.446
| (CHANX:1009553 L1 length:1 (33,2)->(33,2))                              0.061     0.507
| (CHANY:1275451 L4 length:2 (32,2)->(32,1))                              0.119     0.626
| (IPIN:90921 side: (RIGHT,) (32,1))                                      0.101     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[8].outpad[0] (.output at (32,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 91
Startpoint: counter_output[3].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output at (33,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[3].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[3].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:250087 side: (TOP,) (33,6))                                       0.000     0.208
| (CHANX:1025815 L1 length:1 (33,6)->(33,6))                              0.061     0.269
| (CHANY:1275607 L4 length:4 (32,6)->(32,3))                              0.119     0.388
| (CHANY:1275423 L4 length:4 (32,4)->(32,1))                              0.119     0.507
| (CHANX:1005520 L4 length:4 (33,1)->(36,1))                              0.119     0.626
| (IPIN:93760 side: (TOP,) (33,1))                                        0.101     0.727
| (intra 'io' routing)                                                    0.023     0.749
out:counter_output[3].outpad[0] (.output at (33,1))                       0.000     0.749
data arrival time                                                                   0.749

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.749
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.749


#Path 92
Startpoint: counter_output[41].Q[0] (dffnre at (26,6) clocked by clock0)
Endpoint  : out:counter_output[41].outpad[0] (.output at (27,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[41].C[0] (dffnre at (26,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[41].Q[0] (dffnre at (26,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249195 side: (RIGHT,) (26,6))                                      0.000     0.208
| (CHANY:1258299 L1 length:1 (26,6)->(26,6))                               0.061     0.269
| (CHANX:1021143 L4 length:4 (26,5)->(23,5))                               0.119     0.388
| (CHANY:1249335 L4 length:4 (23,5)->(23,2))                               0.119     0.507
| (CHANX:1004952 L4 length:4 (24,1)->(27,1))                               0.119     0.626
| (IPIN:76483 side: (TOP,) (27,1))                                         0.101     0.727
| (intra 'io' routing)                                                     0.023     0.749
out:counter_output[41].outpad[0] (.output at (27,1))                       0.000     0.749
data arrival time                                                                    0.749

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.749
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.749


#Path 93
Startpoint: counter_output[1].Q[0] (dffnre at (33,6) clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[1].C[0] (dffnre at (33,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[1].Q[0] (dffnre at (33,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:250095 side: (RIGHT,) (33,6))                                     0.000     0.208
| (CHANY:1278511 L4 length:4 (33,6)->(33,3))                              0.119     0.327
| (CHANX:1013631 L1 length:1 (33,3)->(33,3))                              0.061     0.388
| (CHANY:1275397 L4 length:3 (32,3)->(32,1))                              0.119     0.507
| (CHANX:1005437 L1 length:1 (32,1)->(32,1))                              0.061     0.568
| (IPIN:90874 side: (TOP,) (32,1))                                        0.101     0.669
| (intra 'io' routing)                                                    0.023     0.692
out:counter_output[1].outpad[0] (.output at (32,1))                       0.000     0.692
data arrival time                                                                   0.692

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.692
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.692


#Path 94
Startpoint: counter_output[7].Q[0] (dffnre at (32,6) clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output at (32,1) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.054     0.054
| (inter-block routing:global net)                                        0.000     0.054
| (intra 'clb' routing)                                                   0.000     0.054
counter_output[7].C[0] (dffnre at (32,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                            0.154     0.208
counter_output[7].Q[0] (dffnre at (32,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                   0.000     0.208
| (OPIN:249929 side: (TOP,) (32,6))                                       0.000     0.208
| (CHANX:1025784 L4 length:4 (32,6)->(35,6))                              0.119     0.327
| (CHANY:1275609 L4 length:4 (32,6)->(32,3))                              0.119     0.446
| (CHANY:1275453 L4 length:3 (32,3)->(32,1))                              0.119     0.565
| (IPIN:90914 side: (RIGHT,) (32,1))                                      0.101     0.666
| (intra 'io' routing)                                                    0.023     0.689
out:counter_output[7].outpad[0] (.output at (32,1))                       0.000     0.689
data arrival time                                                                   0.689

clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                  -0.689
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.689


#Path 95
Startpoint: counter_output[23].Q[0] (dffnre at (29,6) clocked by clock0)
Endpoint  : out:counter_output[23].outpad[0] (.output at (29,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[23].C[0] (dffnre at (29,6))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[23].Q[0] (dffnre at (29,6)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:249497 side: (RIGHT,) (29,6))                                      0.000     0.208
| (CHANY:1266875 L4 length:4 (29,6)->(29,3))                               0.119     0.327
| (CHANY:1266735 L4 length:4 (29,4)->(29,1))                               0.119     0.446
| (IPIN:82275 side: (RIGHT,) (29,1))                                       0.101     0.547
| (intra 'io' routing)                                                     0.023     0.570
out:counter_output[23].outpad[0] (.output at (29,1))                       0.000     0.570
data arrival time                                                                    0.570

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.570
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.570


#Path 96
Startpoint: counter_output[11].Q[0] (dffnre at (30,5) clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output at (31,1) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (2,1))                                          0.000     0.000
| (intra 'io' routing)                                                     0.054     0.054
| (inter-block routing:global net)                                         0.000     0.054
| (intra 'clb' routing)                                                    0.000     0.054
counter_output[11].C[0] (dffnre at (30,5))                                 0.000     0.054
| (primitive 'dffnre' Tcq_max)                                             0.154     0.208
counter_output[11].Q[0] (dffnre at (30,5)) [clock-to-output]               0.000     0.208
| (intra 'clb' routing)                                                    0.000     0.208
| (OPIN:233517 side: (RIGHT,) (30,5))                                      0.000     0.208
| (CHANY:1269717 L4 length:4 (30,5)->(30,2))                               0.119     0.327
| (CHANX:1005398 L4 length:4 (31,1)->(34,1))                               0.119     0.446
| (IPIN:88028 side: (TOP,) (31,1))                                         0.101     0.547
| (intra 'io' routing)                                                     0.023     0.570
out:counter_output[11].outpad[0] (.output at (31,1))                       0.000     0.570
data arrival time                                                                    0.570

clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -0.570
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.570


#End of timing report
