
---------- Begin Simulation Statistics ----------
final_tick                               494285444500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95144                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                    95460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6447.11                       # Real time elapsed on the host
host_tick_rate                               76667722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613401982                       # Number of instructions simulated
sim_ops                                     615440746                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.494285                       # Number of seconds simulated
sim_ticks                                494285444500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.967448                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76166261                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88598956                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6454695                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119614416                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11654611                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11764753                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          110142                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155164483                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052542                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509398                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4571274                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138969780                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17251596                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53519132                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561792447                       # Number of instructions committed
system.cpu0.commit.committedOps             562303115                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    892194001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.630248                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    627727205     70.36%     70.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158090678     17.72%     88.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34377741      3.85%     91.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34906090      3.91%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12143747      1.36%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4326336      0.48%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1075007      0.12%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2295601      0.26%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17251596      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    892194001                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672208                       # Number of function calls committed.
system.cpu0.commit.int_insts                543438056                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758473                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311047407     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267863     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812907     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562303115                       # Class of committed instruction
system.cpu0.commit.refs                     245080798                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561792447                       # Number of Instructions Simulated
system.cpu0.committedOps                    562303115                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.732793                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.732793                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            119101372                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1888068                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74570411                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             626934344                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               343118776                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432450174                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4576331                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8491608                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2462347                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155164483                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100162070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    558960340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2343155                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     644595547                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12919522                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159393                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         336288713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87820872                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.662163                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         901709000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.715427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451055587     50.02%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332626434     36.89%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61047333      6.77%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43559679      4.83%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10555933      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1743728      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98964      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     464      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020878      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           901709000                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       71760799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4680712                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146291831                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.627295                       # Inst execution rate
system.cpu0.iew.exec_refs                   274747726                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77176624                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               93478798                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197200542                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512661                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2298824                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78193716                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615807287                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197571102                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3925172                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610652729                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                485471                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2933919                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4576331                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3974614                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9279933                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32487                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5242                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3514832                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22442069                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7871391                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5242                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       824721                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3855991                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271444404                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604062595                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837422                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227313612                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.620525                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604198640                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743110642                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386302926                       # number of integer regfile writes
system.cpu0.ipc                              0.577103                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.577103                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020964      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            331895079     54.00%     54.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213291      0.69%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199383784     32.44%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77046668     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614577901                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     771638                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001256                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 134551     17.44%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                534293     69.24%     86.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102787     13.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614328519                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2131697560                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604062543                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669315954                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614274440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614577901                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532847                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53504169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            61228                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           493                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11936592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    901709000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.681570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870377                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          474803450     52.66%     52.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284872545     31.59%     84.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104404437     11.58%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31101636      3.45%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5676726      0.63%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             412009      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             305050      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              70851      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62296      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      901709000                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.631327                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7368788                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1433830                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197200542                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78193716                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1026                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       973469799                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    15101116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              101816651                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357819667                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3705744                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347622379                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5430239                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14174                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            760442586                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623683859                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400028465                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                430088838                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8323782                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4576331                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17497348                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42208794                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       760442542                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        107453                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3122                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7703005                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3108                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1490751860                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241166656                       # The number of ROB writes
system.cpu0.timesIdled                       11618647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  993                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.935883                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2930471                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3153218                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           385745                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4857141                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137319                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141168                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3849                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5484156                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8772                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           287833                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419577                       # Number of branches committed
system.cpu1.commit.bw_lim_events               466691                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2374119                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244106                       # Number of instructions committed
system.cpu1.commit.committedOps              19753497                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    119782504                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.164911                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.799611                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    111505729     93.09%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4134524      3.45%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1406421      1.17%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1283298      1.07%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324266      0.27%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115095      0.10%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475190      0.40%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71290      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       466691      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    119782504                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227439                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552939                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320272                       # Number of loads committed
system.cpu1.commit.membars                    1018440                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018440      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645884     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829451     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259584      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753497                       # Class of committed instruction
system.cpu1.commit.refs                       7089047                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244106                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753497                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.289508                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.289508                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            106264282                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               102821                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2778277                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23170318                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3872525                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8669995                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288243                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               258914                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1178593                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5484156                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3643133                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    115797705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71718                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23794626                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 772310                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045310                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4089777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3067790                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.196591                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120273638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.202085                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.626821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105100315     87.38%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9389883      7.81%     95.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3423626      2.85%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1713588      1.42%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  421572      0.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106913      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117574      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     156      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120273638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         762318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              306272                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4768104                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.177054                       # Inst execution rate
system.cpu1.iew.exec_refs                     7721006                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850987                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               91850742                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5948508                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510053                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           307578                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1926983                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22121911                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5870019                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           272190                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21429941                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                377461                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1404588                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288243                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2439808                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16450                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146372                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6552                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1371                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       628236                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       158208                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           454                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92883                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        213389                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12145988                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21176920                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845236                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10266229                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.174964                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21186254                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26709530                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14185294                       # number of integer regfile writes
system.cpu1.ipc                              0.158995                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158995                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018640      4.69%      4.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12876864     59.33%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6448591     29.71%     93.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357891      6.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21702131                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     571794                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026347                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  97753     17.10%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                419685     73.40%     90.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                54352      9.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21255269                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164278704                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21176908                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24490569                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20593295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21702131                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528616                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2368413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            29038                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           385                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1036225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120273638                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.180440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.621646                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          106824017     88.82%     88.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8741804      7.27%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2753237      2.29%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             940351      0.78%     99.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             713481      0.59%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             108137      0.09%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             135622      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              31453      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25536      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120273638                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179303                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3278063                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          344949                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5948508                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1926983                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       121035956                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   867518036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               97985077                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165542                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3335398                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4403362                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1004180                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12570                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28571067                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22803315                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15260986                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8953883                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4070629                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288243                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8619792                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2095444                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28571055                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23281                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6968802                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   141442480                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44747400                       # The number of ROB writes
system.cpu1.timesIdled                          13382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.777698                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2248402                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2818334                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           256825                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3973177                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98535                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101730                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3195                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4376169                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2653                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509161                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171583                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647188                       # Number of branches committed
system.cpu2.commit.bw_lim_events               402115                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1628445                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505079                       # Number of instructions committed
system.cpu2.commit.committedOps              17014431                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    118160084                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.143995                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.754650                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    111115645     94.04%     94.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3505815      2.97%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1182176      1.00%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1103887      0.93%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       228964      0.19%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        88968      0.08%     99.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       472611      0.40%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59903      0.05%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       402115      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    118160084                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174060                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892874                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697179                       # Number of loads committed
system.cpu2.commit.membars                    1018397                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018397      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796551     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206340     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993005      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014431                       # Class of committed instruction
system.cpu2.commit.refs                       6199357                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505079                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014431                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.197180                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.197180                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            108004797                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87858                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2137716                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19270086                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2881664                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6356628                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171900                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               227045                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1069201                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4376169                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3079796                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    114943789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46831                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19637622                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 514284                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.036840                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3283232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2346937                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.165314                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         118484190                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.170049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.576999                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               105965985     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7608003      6.42%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2918647      2.46%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1480603      1.25%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  360464      0.30%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84165      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   66113      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     200      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           118484190                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         305829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185187                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3911497                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.153071                       # Inst execution rate
system.cpu2.iew.exec_refs                     6604437                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525580                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93808915                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5095600                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510022                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           180999                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554403                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18638685                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5078857                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           152965                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18183336                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                398681                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1375201                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171900                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2391954                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13727                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          101929                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4032                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       398421                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52225                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48633                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136554                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10611818                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18036850                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853123                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9053188                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.151838                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18041881                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22452107                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12196316                       # number of integer regfile writes
system.cpu2.ipc                              0.138943                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.138943                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018601      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10672852     58.21%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5622906     30.67%     94.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021799      5.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18336301                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     545868                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029770                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  92144     16.88%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407768     74.70%     91.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                45952      8.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17863552                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155733798                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18036838                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20263055                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17110123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18336301                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528562                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1624253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            31166                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       651070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    118484190                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.154757                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.579450                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          106973889     90.29%     90.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7790195      6.57%     96.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2038303      1.72%     98.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             743704      0.63%     99.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             676360      0.57%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              96364      0.08%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             123312      0.10%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25248      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              16815      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      118484190                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154359                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3197621                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          362339                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5095600                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554403                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu2.numCycles                       118790019                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   869761782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               99889596                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441895                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3410535                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3347524                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               1001183                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8181                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23572391                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19043099                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12892923                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6645280                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3851489                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171900                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8402630                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1451028                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23572379                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27260                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6794296                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           843                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   136399740                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37610142                       # The number of ROB writes
system.cpu2.timesIdled                           5009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            67.240269                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2321475                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3452507                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           528507                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4465431                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112121                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         242208                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          130087                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4986795                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1252                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509152                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           308012                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470540                       # Number of branches committed
system.cpu3.commit.bw_lim_events               378211                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3647052                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860350                       # Number of instructions committed
system.cpu3.commit.committedOps              16369703                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    112585047                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.145399                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.750010                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    105637451     93.83%     93.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3507464      3.12%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1234501      1.10%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1049906      0.93%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       212315      0.19%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        80352      0.07%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       427118      0.38%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        57729      0.05%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       378211      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    112585047                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151214                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254738                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568781                       # Number of loads committed
system.cpu3.commit.membars                    1018393                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018393      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353520     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077933     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919719      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369703                       # Class of committed instruction
system.cpu3.commit.refs                       5997664                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860350                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369703                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.152620                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.152620                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100433995                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               221129                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2158242                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21692584                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3538339                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7927263                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                308274                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               371745                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1037061                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4986795                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3510874                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    108892270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44540                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      23783761                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1057538                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043959                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3823852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2433596                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.209654                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         113244932                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.216632                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.677128                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                98648690     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8666769      7.65%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3417384      3.02%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1657614      1.46%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488363      0.43%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   92449      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  273447      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           113244932                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         198131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              319163                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3913277                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.157520                       # Inst execution rate
system.cpu3.iew.exec_refs                     6354229                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440515                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               87326827                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5439001                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            597048                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           573699                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1619262                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20013152                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4913714                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           317978                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17869526                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                411643                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1322159                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                308274                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2277554                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           89858                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2478                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          152                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       870220                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       190379                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        98828                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        220335                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10247427                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17741941                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.862076                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8834064                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.156395                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17746462                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22044361                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11975951                       # number of integer regfile writes
system.cpu3.ipc                              0.139809                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.139809                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018600      5.60%      5.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10780654     59.28%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5453157     29.98%     94.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934952      5.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18187504                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     545175                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029975                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  94036     17.25%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405077     74.30%     91.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                46058      8.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17714063                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         150209460                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17741929                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23656651                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18196264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18187504                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1816888                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3643448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            44373                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        288703                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2227821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    113244932                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.160603                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.588222                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          101800053     89.89%     89.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7737574      6.83%     96.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2078661      1.84%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             700592      0.62%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             669422      0.59%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              97398      0.09%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             118889      0.10%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25924      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              16419      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      113244932                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.160323                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3642716                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          401329                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5439001                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1619262                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu3.numCycles                       113443063                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   875109877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               92806467                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036708                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2873143                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4182174                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1030454                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4859                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26051262                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21193761                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14542252                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7960735                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3849726                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                308274                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7959527                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3505544                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26051250                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27755                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               879                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6472835                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           874                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   132222421                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40693983                       # The number of ROB writes
system.cpu3.timesIdled                           2488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5424191                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5439796                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12114690                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             829254                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                967792                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6530503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13015063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311648                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88062                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25973486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2147469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52065271                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2235531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5146821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1587331                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4897104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1001                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            658                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1377161                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1377114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5146821                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          4985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19538996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19538996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    519121024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               519121024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6530626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6530626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6530626                       # Request fanout histogram
system.membus.respLayer1.occupancy        33500770358                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20681260469                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3682700084.745763                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21082009427.271381                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          115     97.46%     97.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 198470385000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    59726834500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 434558610000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3073558                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3073558                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3073558                       # number of overall hits
system.cpu2.icache.overall_hits::total        3073558                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6238                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6238                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6238                       # number of overall misses
system.cpu2.icache.overall_misses::total         6238                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    289079000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    289079000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    289079000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    289079000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3079796                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3079796                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3079796                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3079796                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002025                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002025                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002025                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002025                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 46341.615903                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46341.615903                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 46341.615903                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46341.615903                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1204                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    70.823529                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5552                       # number of writebacks
system.cpu2.icache.writebacks::total             5552                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          654                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          654                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          654                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5584                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5584                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5584                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5584                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    261755000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    261755000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    261755000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    261755000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001813                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001813                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001813                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001813                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 46875.895415                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46875.895415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 46875.895415                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46875.895415                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5552                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3073558                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3073558                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6238                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6238                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    289079000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    289079000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3079796                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3079796                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002025                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 46341.615903                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46341.615903                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          654                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5584                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5584                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    261755000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    261755000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001813                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 46875.895415                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46875.895415                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978345                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3009303                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5552                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           542.021434                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        331898000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978345                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999323                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999323                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6165176                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6165176                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4693261                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4693261                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4693261                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4693261                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1215138                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1215138                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1215138                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1215138                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 153125236748                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 153125236748                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 153125236748                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 153125236748                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5908399                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5908399                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5908399                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5908399                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205663                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205663                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205663                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205663                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 126014.688659                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126014.688659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 126014.688659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126014.688659                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1223901                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        76968                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14474                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            584                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    84.558588                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   131.794521                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       530798                       # number of writebacks
system.cpu2.dcache.writebacks::total           530798                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       890160                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       890160                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       890160                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       890160                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       324978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       324978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       324978                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       324978                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38402332866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38402332866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38402332866                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38402332866                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055003                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055003                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055003                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055003                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118169.023337                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118169.023337                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118169.023337                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118169.023337                       # average overall mshr miss latency
system.cpu2.dcache.replacements                530798                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4219345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4219345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       696442                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       696442                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  79823416500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  79823416500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4915787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4915787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.141675                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.141675                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114616.029045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114616.029045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       541847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       541847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154595                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154595                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17182067500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17182067500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111142.452861                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111142.452861                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       473916                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        473916                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       518696                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       518696                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  73301820248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  73301820248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.522557                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.522557                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 141319.424572                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 141319.424572                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       348313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       348313                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170383                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170383                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21220265366                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21220265366                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124544.498958                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124544.498958                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6146500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6146500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30732.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30732.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.118095                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.118095                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12088.709677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12088.709677                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1368000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1368000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469003                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469003                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7862.068966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7862.068966                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1224000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1224000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.463612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463612                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7116.279070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7116.279070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       654000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       654000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       626000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       626000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284949                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284949                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224212                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224212                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21748480500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21748480500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509161                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509161                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440356                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440356                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 96999.627585                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 96999.627585                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224212                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224212                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21524268500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21524268500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440356                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440356                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 95999.627585                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 95999.627585                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.810195                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5525861                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549027                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.064826                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        331909500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.810195                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13385967                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13385967                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3736980910.256410                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21168616904.781277                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 198470414500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    57058678000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 437226766500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3507647                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3507647                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3507647                       # number of overall hits
system.cpu3.icache.overall_hits::total        3507647                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3227                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3227                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3227                       # number of overall misses
system.cpu3.icache.overall_misses::total         3227                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    187975998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    187975998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    187975998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    187975998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3510874                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3510874                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3510874                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3510874                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000919                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000919                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000919                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000919                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58251.006508                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58251.006508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58251.006508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58251.006508                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          829                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.681818                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2934                       # number of writebacks
system.cpu3.icache.writebacks::total             2934                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          261                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          261                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2966                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2966                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2966                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2966                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    171172998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    171172998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    171172998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    171172998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000845                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000845                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000845                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000845                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57711.732299                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57711.732299                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57711.732299                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57711.732299                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2934                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3507647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3507647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    187975998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    187975998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3510874                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3510874                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000919                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000919                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58251.006508                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58251.006508                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          261                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2966                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2966                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    171172998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    171172998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000845                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000845                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57711.732299                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57711.732299                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978087                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3456186                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2934                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1177.977505                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        337219000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978087                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999315                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999315                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7024714                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7024714                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4511141                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4511141                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4511141                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4511141                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1176457                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1176457                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1176457                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1176457                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 150996293807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 150996293807                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 150996293807                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 150996293807                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5687598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5687598                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5687598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5687598                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206846                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206846                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206846                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206846                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128348.332159                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128348.332159                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128348.332159                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128348.332159                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1206797                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        56870                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13613                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            437                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    88.650334                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   130.137300                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495172                       # number of writebacks
system.cpu3.dcache.writebacks::total           495172                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       871643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       871643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       871643                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       871643                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       304814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       304814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       304814                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       304814                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36010221428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36010221428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36010221428                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36010221428                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053593                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053593                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053593                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053593                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118138.344787                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118138.344787                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118138.344787                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118138.344787                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495172                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4082250                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4082250                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       686050                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       686050                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  80457304000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  80457304000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4768300                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4768300                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.143877                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.143877                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 117276.151884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117276.151884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       536759                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       536759                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16816875500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16816875500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112644.938409                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112644.938409                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       428891                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        428891                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       490407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       490407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  70538989807                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  70538989807                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.533458                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.533458                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 143837.648743                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143837.648743                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       334884                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       334884                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19193345928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19193345928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123411.623541                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123411.623541                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5649500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5649500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.362039                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.362039                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27424.757282                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27424.757282                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       808000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.107206                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.107206                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13245.901639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13245.901639                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          197                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1571500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1571500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.493734                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.493734                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7977.157360                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7977.157360                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          186                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          186                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1413500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1413500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.466165                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.466165                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7599.462366                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7599.462366                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       656500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       656500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       628500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       628500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305657                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305657                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203495                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203495                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  20461957500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  20461957500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399674                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399674                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 100552.630286                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 100552.630286                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203495                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203495                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  20258462500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  20258462500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399674                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399674                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 99552.630286                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 99552.630286                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.668601                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5324181                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508116                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.478279                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        337230500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.668601                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.864644                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864644                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12903578                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12903578                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    686414863.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1036500317.217730                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1000500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3129713500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   486734881000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7550563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86335196                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86335196                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86335196                       # number of overall hits
system.cpu0.icache.overall_hits::total       86335196                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13826874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13826874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13826874                       # number of overall misses
system.cpu0.icache.overall_misses::total     13826874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180084522496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180084522496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180084522496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180084522496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100162070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100162070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100162070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100162070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138045                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13024.239788                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13024.239788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13024.239788                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13024.239788                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2507                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.783333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12817782                       # number of writebacks
system.cpu0.icache.writebacks::total         12817782                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1009059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1009059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1009059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1009059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12817815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12817815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12817815                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12817815                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157999493496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157999493496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157999493496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157999493496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127971                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127971                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127971                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127971                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12326.554370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12326.554370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12326.554370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12326.554370                       # average overall mshr miss latency
system.cpu0.icache.replacements              12817782                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86335196                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86335196                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13826874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13826874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180084522496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180084522496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100162070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100162070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13024.239788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13024.239788                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1009059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1009059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12817815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12817815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157999493496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157999493496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12326.554370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12326.554370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999906                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99151602                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12817782                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.735473                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999906                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213141954                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213141954                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238584529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238584529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238584529                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238584529                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15582754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15582754                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15582754                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15582754                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 486352802790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 486352802790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 486352802790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 486352802790                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254167283                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254167283                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254167283                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254167283                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061309                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061309                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061309                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061309                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31210.965840                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31210.965840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31210.965840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31210.965840                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5398947                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       229001                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94736                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2206                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.989392                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.808250                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11563675                       # number of writebacks
system.cpu0.dcache.writebacks::total         11563675                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4189657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4189657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4189657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4189657                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11393097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11393097                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11393097                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11393097                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 221106002455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 221106002455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 221106002455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 221106002455                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044825                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044825                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044825                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044825                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19407.014831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19407.014831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19407.014831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19407.014831                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11563675                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172491555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172491555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11864806                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11864806                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 316063074500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 316063074500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184356361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184356361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26638.705639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26638.705639                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2405954                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2405954                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9458852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9458852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 165651019500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 165651019500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051307                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051307                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17512.803827                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17512.803827                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66092974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66092974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3717948                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3717948                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 170289728290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 170289728290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053257                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053257                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45802.073695                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45802.073695                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1783703                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1783703                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1934245                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1934245                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55454982955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55454982955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027707                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28670.092442                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28670.092442                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1524                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1524                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          589                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          589                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8312500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8312500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.278751                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.278751                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14112.903226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14112.903226                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1398500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1398500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014198                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014198                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46616.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46616.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          269                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          269                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2845000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2845000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2002                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.134366                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.134366                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10576.208178                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10576.208178                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.131868                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131868                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9787.878788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9787.878788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        74500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        74500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        71500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        71500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318307                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318307                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191091                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191091                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17325335000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17325335000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509398                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375131                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375131                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90665.363623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90665.363623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191091                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191091                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17134244000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17134244000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375131                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375131                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89665.363623                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89665.363623                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.848874                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250490624                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11583896                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.624039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.848874                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995277                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995277                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520945520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520945520                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12782123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10834180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               84619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               73619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               72943                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23863495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12782123                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10834180                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10885                       # number of overall hits
system.l2.overall_hits::.cpu1.data              84619                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3664                       # number of overall hits
system.l2.overall_hits::.cpu2.data              73619                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1462                       # number of overall hits
system.l2.overall_hits::.cpu3.data              72943                       # number of overall hits
system.l2.overall_hits::total                23863495                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            726521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            456653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            455980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            421355                       # number of demand (read+write) misses
system.l2.demand_misses::total                2103879                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35691                       # number of overall misses
system.l2.overall_misses::.cpu0.data           726521                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4255                       # number of overall misses
system.l2.overall_misses::.cpu1.data           456653                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1920                       # number of overall misses
system.l2.overall_misses::.cpu2.data           455980                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1504                       # number of overall misses
system.l2.overall_misses::.cpu3.data           421355                       # number of overall misses
system.l2.overall_misses::total               2103879                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3253771910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  85224257182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    485521912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58316331614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    207620470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57731815598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    149053988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54195001872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259563374546                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3253771910                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  85224257182                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    485521912                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58316331614                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    207620470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57731815598                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    149053988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54195001872                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259563374546                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12817814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11560701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          541272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          529599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          494298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25967374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12817814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11560701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         541272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         529599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         494298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25967374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.062844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.281044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.343840                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.860991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.507080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.852431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.062844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.281044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.343840                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.860991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.507080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.852431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91165.053095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117304.602595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 114106.207286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127703.818028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 108135.661458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126610.411856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99105.045213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128620.763660                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123373.718045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91165.053095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117304.602595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 114106.207286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127703.818028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 108135.661458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126610.411856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99105.045213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128620.763660                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123373.718045                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2247859                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     85116                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.409359                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4250027                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1587333                       # number of writebacks
system.l2.writebacks::total                   1587333                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          66289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104004                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         66289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104004                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       660232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       443227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       444083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       410036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1999875                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       660232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       443227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       444083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       410036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4610865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6610740                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2886131912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  74079998940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    422419919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52715722141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    165801471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52235664163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    117237989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49084627847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 231707604382                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2886131912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  74079998940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    422419919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52715722141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    165801471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52235664163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    117237989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49084627847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 455551434031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 687259038413                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.259841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.283668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.838527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.415374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.829532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.259841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.283668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.838527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.415374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.829532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81191.996849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112202.981588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 107376.695221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118936.170723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 104672.645833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117625.903633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95160.705357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119708.093550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115861.043506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81191.996849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112202.981588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 107376.695221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118936.170723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 104672.645833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117625.903633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95160.705357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119708.093550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98799.560176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103960.984461                       # average overall mshr miss latency
system.l2.replacements                        8618075                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22478109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22478109                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22478109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22478109                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4610865                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4610865                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 455551434031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 455551434031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98799.560176                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98799.560176                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                136                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       604500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       604500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.515152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.470588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7462.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4444.852941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1630500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       443000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       344500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2746000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.515152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.470588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.629630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20264.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.176471                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       112500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        97500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       210000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.816901                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.758621                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.748503                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5113.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1680                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       361000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       422000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       522000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2467000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.816901                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.724138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.736527                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20034.482759                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20095.238095                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20076.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20056.910569                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1676562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            32989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1781583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         433576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         335614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         310265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1421963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51023768773                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40920859423                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41450532437                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  38216308018                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171611468651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2110138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       372347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       375497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       345564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3203546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.205473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.912146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.897851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.443872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117681.257203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121928.344536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121020.625612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 123173.119810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120686.310861                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31218                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5220                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4606                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4609                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45653                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       402358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       330394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       337902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       305656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1376310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44674881095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37124091590                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37624827095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34712611154                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154136410934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.899879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.884513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.429621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111032.665176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112363.092520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111348.340924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113567.576472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111992.509634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12782123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12798134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3253771910                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    485521912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    207620470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    149053988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4095968280                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12817814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12841504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.281044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.343840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.507080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91165.053095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 114106.207286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 108135.661458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99105.045213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94442.432096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          144                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          321                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1073                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2886131912                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    422419919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    165801471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    117237989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3591591291                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.259841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.283668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.415374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81191.996849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 107376.695221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 104672.645833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95160.705357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84913.617774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9157618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        40630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9283778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       292945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       113472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       111090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          638546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34200488409                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17395472191                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16281283161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15978693854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83855937615                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9450563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       148734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9922324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.736343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.746904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116747.131404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 143717.910682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 143482.825375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 143835.573445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131323.252538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        35071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6710                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       257874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       112833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       106181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       104380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       581268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  29405117845                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15591630551                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14610837068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14372016693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73979602157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.667947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.689031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.701790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114029.013569                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138183.249147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 137603.121726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 137689.372418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 127272.793543                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               324                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1745                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1208                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1300                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1287                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            5540                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18537380                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10245410                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     11009396                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9582917                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49375103                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1905                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1263                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1342                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5864                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.916010                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.956453                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.960118                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.959016                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944748                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10623.140401                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8481.299669                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8468.766154                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7445.933955                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8912.473466                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          224                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          119                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          555                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1521                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1097                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1181                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         4985                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31304260                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     22873789                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     24753244                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     24751778                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    103683071                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.798425                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.868567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.872230                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.883756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.850102                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20581.367521                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20851.220602                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20959.563082                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20869.964587                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20799.011234                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999827                       # Cycle average of tags in use
system.l2.tags.total_refs                    56249944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8618954                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.526307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.350253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.669437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.273270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.416203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.416869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.369228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.468207                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.442973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.335441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423305450                       # Number of tag accesses
system.l2.tags.data_accesses                423305450                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42309952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        251776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28376000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28429440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         78848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      26250240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    289459264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          417531840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2274944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       251776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2706944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101589184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101589184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         661093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         443375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         444210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         410160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4522801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6523935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1587331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1587331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4602490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         85598216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           509374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57408124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           205096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57516239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           159519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53107451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    585611547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844718056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4602490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       509374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       205096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       159519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5476479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205527363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205527363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205527363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4602490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        85598216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          509374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57408124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          205096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57516239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          159519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53107451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    585611547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1050245419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1571482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    638726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    437394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    437373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    401568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4513306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002888704250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96858                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96858                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9891475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482852                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6523935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1587331                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6523935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1587331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15849                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            378067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            621953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            386978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            443206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            418297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            398471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            443508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            458322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           475435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           375115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           378739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           347249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           342362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           342898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            109389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            142856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75802                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 339043218298                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32353315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            460368149548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52396.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71146.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5145549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  965983                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6523935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1587331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  483191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  588865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  621985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  603641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  534003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  467094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  396865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  341417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  284662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  255821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 326775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 612109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 388387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 138465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 113400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  78178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  96574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1930572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.600498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.114849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.443710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       605705     31.37%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       680217     35.23%     66.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       174609      9.04%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       116271      6.02%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112230      5.81%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46543      2.41%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24675      1.28%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17580      0.91%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152742      7.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1930572                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.805509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.364939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    620.491408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        96857    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96858                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.224297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87919     90.77%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              722      0.75%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5406      5.58%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1778      1.84%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              612      0.63%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              246      0.25%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96858                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              414122432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3409408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100572992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               417531840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101589184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       837.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    844.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  494285407000                       # Total gap between requests
system.mem_ctrls.avgGap                      60938.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     40878464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       251776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     27993216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       101376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     27991872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        78848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25700352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    288851584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100572992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4602490.373353488743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 82702139.937280714512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 509373.688425494358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56633704.899639219046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 205096.065700554929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56630985.823010616004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 159519.162211542716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51994960.171237654984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 584382136.302215099335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203471482.154882669449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       661093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       443375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       444210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       410160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4522801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1587331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1411171044                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46711600268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    255518466                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34204681929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     98629341                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33697897109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     65187549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31992439501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 311931024341                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11913848919618                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39699.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70658.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     64951.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77146.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     62266.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75860.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52911.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77999.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68968.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7505585.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7378368900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3921677100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22588303920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4370664240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39017961840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88997273190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     114860538720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       281134787910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.770113                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 297598176889                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16505060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180182207611                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6406000860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3404843640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23612229900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3832320420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39017961840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     145349716140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67405849920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       289028922720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.740914                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 173649024190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16505060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 304131360310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3412924771.653543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20331025926.947243                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 198469823500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60843998500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 433441446000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3625934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3625934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3625934                       # number of overall hits
system.cpu1.icache.overall_hits::total        3625934                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17199                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17199                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17199                       # number of overall misses
system.cpu1.icache.overall_misses::total        17199                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    711313000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    711313000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    711313000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    711313000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3643133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3643133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3643133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3643133                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004721                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004721                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004721                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004721                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41357.811501                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41357.811501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41357.811501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41357.811501                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          573                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15108                       # number of writebacks
system.cpu1.icache.writebacks::total            15108                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2059                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2059                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2059                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2059                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15140                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15140                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    637636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    637636000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    637636000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    637636000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004156                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004156                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 42115.984148                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42115.984148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 42115.984148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42115.984148                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15108                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3625934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3625934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17199                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17199                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    711313000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    711313000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3643133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3643133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004721                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004721                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41357.811501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41357.811501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2059                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2059                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    637636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    637636000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 42115.984148                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42115.984148                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978660                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3539549                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15108                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           234.283095                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326185500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978660                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999333                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999333                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7301406                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7301406                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5582335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5582335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5582335                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5582335                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1322043                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1322043                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1322043                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1322043                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 166739633138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 166739633138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 166739633138                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 166739633138                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6904378                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6904378                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6904378                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6904378                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191479                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191479                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126122.700349                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126122.700349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126122.700349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126122.700349                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1347940                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121978                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17173                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            977                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.491819                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   124.849539                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       541867                       # number of writebacks
system.cpu1.dcache.writebacks::total           541867                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       975884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       975884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       975884                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       975884                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346159                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346159                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346159                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40506934091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40506934091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40506934091                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40506934091                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050136                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117018.289546                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117018.289546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117018.289546                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117018.289546                       # average overall mshr miss latency
system.cpu1.dcache.replacements                541867                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4877832                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4877832                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       767362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       767362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87842199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87842199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5645194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5645194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 114472.959307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114472.959307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       597947                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       597947                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169415                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18420826500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18420826500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108731.968834                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108731.968834                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       704503                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        704503                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       554681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       554681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  78897434138                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  78897434138                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.440508                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440508                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 142239.294546                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 142239.294546                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       377937                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       377937                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22086107591                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22086107591                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140364                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124961.003434                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124961.003434                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          261                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6727000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6727000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.480663                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.480663                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25773.946360                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25773.946360                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           90                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1088500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1088500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.165746                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.165746                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12094.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12094.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          188                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          188                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1184500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1184500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.462857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7311.728395                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7311.728395                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6575.471698                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6575.471698                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       517500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       517500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       497500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       497500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292229                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292229                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216950                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216950                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  20399243000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  20399243000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94027.393409                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94027.393409                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216950                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216950                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  20182293000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  20182293000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93027.393409                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93027.393409                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.931278                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6436953                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           562947                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.434385                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326197000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.931278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935352                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935352                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15391877                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15391877                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 494285444500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22766195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4971435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22588769                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7030742                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7807065                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1045                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1747                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3273469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3273468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12841505                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9924691                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38453410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34710913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1647835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1611242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1499451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77993825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1640678080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1479959680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1935872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69320960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       712704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67865088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       377600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63326144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3324176128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16498912                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106221568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42491667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39969889     94.07%     94.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2334479      5.49%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39620      0.09%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 103522      0.24%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  44140      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42491667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52027302171                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         823003299                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8542607                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         761636868                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4585153                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17376550415                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19263690409                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         844006258                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22886083                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               541290260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   387758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1859.16                       # Real time elapsed on the host
host_tick_rate                               25282761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718640428                       # Number of instructions simulated
sim_ops                                     720906707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047005                       # Number of seconds simulated
sim_ticks                                 47004815500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.517434                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7447011                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7796494                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1345054                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13524156                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             35047                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          55447                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20400                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14519362                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12445                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4325                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1134935                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5966220                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1443303                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22945367                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27381698                       # Number of instructions committed
system.cpu0.commit.committedOps              27446625                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     77244262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.355323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304581                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     67188013     86.98%     86.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5492820      7.11%     94.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1393033      1.80%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       742179      0.96%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       334620      0.43%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       163768      0.21%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168224      0.22%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318302      0.41%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1443303      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     77244262                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70322                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27009991                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6768019                       # Number of loads committed
system.cpu0.commit.membars                      97765                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98449      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19509122     71.08%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6771770     24.67%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1055378      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27446625                       # Class of committed instruction
system.cpu0.commit.refs                       7828031                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27381698                       # Number of Instructions Simulated
system.cpu0.committedOps                     27446625                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.322889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.322889                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             43456746                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               212005                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6423843                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55880259                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7686598                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27924454                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1137736                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               654573                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1030746                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14519362                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3778798                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     72934204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85124                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          685                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63979179                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2695766                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159577                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6953152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7482058                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.703173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          81236280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.791685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.026986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                42698895     52.56%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20437435     25.16%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11901209     14.65%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5481051      6.75%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  248205      0.31%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292350      0.36%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  112212      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16697      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48226      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            81236280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2807                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                        9750064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1264513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9386605                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.486268                       # Inst execution rate
system.cpu0.iew.exec_refs                    12758684                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1154796                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               13576402                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12466356                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68913                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           586544                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1252577                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50348568                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11603888                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1333454                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44243762                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 66286                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4462874                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1137736                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4587364                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           21304                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5698337                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       192565                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           203                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       454170                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        810343                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31018194                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42305386                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819307                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25413430                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464964                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42585278                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56780334                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32033121                       # number of integer regfile writes
system.cpu0.ipc                              0.300943                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.300943                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101102      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32152363     70.54%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7062      0.02%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1931      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1375      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12149628     26.66%     97.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1161823      2.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            597      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           325      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45577216                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3368                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6687                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3285                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3390                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     280511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006155                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153549     54.74%     54.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.01%     54.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     66      0.02%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     54.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     54.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                110009     39.22%     93.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16801      5.99%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               42      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45753257                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         172738444                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42302101                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73247321                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50144546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45577216                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             204022                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22901945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73908                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         64139                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9469925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     81236280                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561045                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.086680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56851333     69.98%     69.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12982270     15.98%     85.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5940295      7.31%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2797285      3.44%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1721255      2.12%     98.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             461700      0.57%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             282165      0.35%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             163825      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              36152      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       81236280                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.500924                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           143913                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           12267                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12466356                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1252577                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6164                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        90986344                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3023289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26161666                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20397779                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                403204                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9030294                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12121112                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               352415                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69363301                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53528651                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40194738                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27322132                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                562803                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1137736                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13372825                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19796963                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2849                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69360452                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4211627                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             62890                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2510924                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         62902                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   126161699                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104783661                       # The number of ROB writes
system.cpu0.timesIdled                         111817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2624                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.589415                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7537425                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7645268                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1348446                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13532676                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12761                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17028                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4267                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14440862                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2102                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3970                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1144645                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5719403                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1334130                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128979                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23520539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26108135                       # Number of instructions committed
system.cpu1.commit.committedOps              26169575                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74130842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.353019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.290890                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     64329237     86.78%     86.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5458527      7.36%     94.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1359948      1.83%     95.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       699362      0.94%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       317865      0.43%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155053      0.21%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       163739      0.22%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312981      0.42%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1334130      1.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74130842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20454                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25747299                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6530038                       # Number of loads committed
system.cpu1.commit.membars                      92393                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92393      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18789235     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            201      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6534008     24.97%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        753384      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26169575                       # Class of committed instruction
system.cpu1.commit.refs                       7287392                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26108135                       # Number of Instructions Simulated
system.cpu1.committedOps                     26169575                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.080942                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.080942                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42400796                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               204933                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6482825                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55238774                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5695362                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27921404                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1146231                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               657320                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1020430                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14440862                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3614191                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     72185955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59689                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63435441                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2700064                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.179529                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4648177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7550186                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.788629                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78184223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.815754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.024870                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                39826976     50.94%     50.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20374867     26.06%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11852324     15.16%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5486854      7.02%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  211819      0.27%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  276384      0.35%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  109023      0.14%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12158      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33818      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78184223                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2253430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1279966                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9236059                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.538763                       # Inst execution rate
system.cpu1.iew.exec_refs                    12288126                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    866639                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13660714                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12309731                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             58998                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           590394                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1019706                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49647644                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11421487                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1342839                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43336842                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 63716                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4183626                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1146231                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4303206                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        90073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12396                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5779693                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       262352                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       461984                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        817982                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30510841                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41397146                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820666                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25039218                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.514649                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41707993                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55566765                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31570157                       # number of integer regfile writes
system.cpu1.ipc                              0.324576                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.324576                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93929      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31750396     71.06%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 253      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11961469     26.77%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             873280      1.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44679681                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     238581                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005340                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145730     61.08%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     61.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 91951     38.54%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  900      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44824333                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167858914                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41397146                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73125770                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49461987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44679681                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             185657                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23478069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76748                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56678                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9821042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78184223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.571467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.086292                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           54213016     69.34%     69.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12652965     16.18%     85.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5979185      7.65%     93.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2794441      3.57%     96.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1688345      2.16%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             422166      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             251545      0.32%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             148937      0.19%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33623      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78184223                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.555457                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           133625                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9317                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12309731                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1019706                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1536                       # number of misc regfile reads
system.cpu1.numCycles                        80437653                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13491972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               25992981                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19646716                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                389759                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7045620                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12164483                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               347639                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68600282                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52865280                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39832462                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27298353                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                141635                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1146231                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12970721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20185746                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68600282                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3730317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             53647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2381581                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         53626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   122477362                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103440856                       # The number of ROB writes
system.cpu1.timesIdled                          23043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.799761                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7470265                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7717235                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1328668                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13356098                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12844                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17531                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4687                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14269377                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2022                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3936                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1141155                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5687488                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1270463                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23793222                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25950018                       # Number of instructions committed
system.cpu2.commit.committedOps              26004797                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73094293                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.355771                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.282203                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     63124086     86.36%     86.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5638880      7.71%     94.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1377985      1.89%     95.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       711259      0.97%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       328413      0.45%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167873      0.23%     97.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       167889      0.23%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307445      0.42%     98.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1270463      1.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73094293                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20400                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25591319                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6481208                       # Number of loads committed
system.cpu2.commit.membars                      82415                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82415      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18703184     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            217      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6485144     24.94%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        733483      2.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26004797                       # Class of committed instruction
system.cpu2.commit.refs                       7218627                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25950018                       # Number of Instructions Simulated
system.cpu2.committedOps                     26004797                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.060717                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.060717                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             41153975                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               188592                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6489253                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55375055                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5738822                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28117469                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1142681                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               607077                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1015991                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14269377                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3707997                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     71112222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59372                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63431991                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2660388                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.179657                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4726405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7483109                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.798634                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77168938                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.824717                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.016471                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                38657861     50.10%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20562926     26.65%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11904462     15.43%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5454432      7.07%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  212570      0.28%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  280107      0.36%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   52230      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11610      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   32740      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77168938                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2256713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1279690                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9206984                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.545112                       # Inst execution rate
system.cpu2.iew.exec_refs                    12248705                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    857961                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               13439162                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12276513                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             50695                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           572598                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1046513                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49758629                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11390744                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1354598                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43295902                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 64990                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3924831                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1142681                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4044380                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        86699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12454                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5795305                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       309094                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       475885                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        803805                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30291571                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41358140                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.819619                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24827553                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.520715                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41683286                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55494912                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31589447                       # number of integer regfile writes
system.cpu2.ipc                              0.326721                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.326721                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83895      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31781200     71.18%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 275      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11925327     26.71%     98.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             859449      1.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44650500                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     229935                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005150                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141834     61.68%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     61.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 87140     37.90%     99.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  961      0.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44796540                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         166780466                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41358140                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73512515                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49600402                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44650500                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             158227                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23753832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            80593                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         42622                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10051682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77168938                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.578607                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.086270                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           53179541     68.91%     68.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12599381     16.33%     85.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6055970      7.85%     93.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2813617      3.65%     96.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1706952      2.21%     98.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             410805      0.53%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             234029      0.30%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             136823      0.18%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31820      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77168938                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.562167                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           133324                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11787                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12276513                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1046513                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1480                       # number of misc regfile reads
system.cpu2.numCycles                        79425651                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14505605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               25510103                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19540387                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                384496                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7073363                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              11888764                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               337295                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68798235                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52987061                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39982510                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27505854                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 95647                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1142681                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             12629186                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20442123                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68798235                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3307751                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             45646                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2365472                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         45625                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   121612931                       # The number of ROB reads
system.cpu2.rob.rob_writes                  103678082                       # The number of ROB writes
system.cpu2.timesIdled                          23337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.490229                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7357598                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7625226                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1322741                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13185461                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13246                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17325                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4079                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14089538                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1886                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4019                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1123609                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5651153                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1286118                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23510944                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25798595                       # Number of instructions committed
system.cpu3.commit.committedOps              25844964                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     72032840                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358794                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.290607                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     62189452     86.33%     86.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5530513      7.68%     94.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1365465      1.90%     95.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       721251      1.00%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       318947      0.44%     97.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       163948      0.23%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164726      0.23%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292420      0.41%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1286118      1.79%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     72032840                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20476                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25445138                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6409322                       # Number of loads committed
system.cpu3.commit.membars                      69761                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69761      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18635140     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            213      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6413341     24.81%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726155      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25844964                       # Class of committed instruction
system.cpu3.commit.refs                       7139496                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25798595                       # Number of Instructions Simulated
system.cpu3.committedOps                     25844964                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.034716                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.034716                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             40384080                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               200194                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6384235                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54828497                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5718261                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27832427                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1125229                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               641417                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               996793                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14089538                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3613529                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     70099415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57497                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62794737                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                 107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2648722                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.179963                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4632873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7370844                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.802064                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          76056790                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.828814                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.021022                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38051447     50.03%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20201123     26.56%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11750296     15.45%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5440847      7.15%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  223242      0.29%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279097      0.37%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   76305      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9056      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25377      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            76056790                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2234617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1258991                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9103279                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.548044                       # Inst execution rate
system.cpu3.iew.exec_refs                    12057004                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    831832                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               13634597                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12134110                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46203                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           552363                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1009610                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49317368                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11225172                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1337704                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42907101                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 65601                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3738090                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1125229                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3857707                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        81299                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12319                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5724788                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       279436                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            57                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       462861                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        796130                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30086067                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41020442                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.819346                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24650912                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.523946                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41335627                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54980565                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31380123                       # number of integer regfile writes
system.cpu3.ipc                              0.329520                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.329520                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71326      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31583930     71.38%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 245      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11757720     26.57%     98.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             831230      1.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44244805                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     229678                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005191                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 145549     63.37%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 83174     36.21%     99.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  955      0.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44403157                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         164853352                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41020442                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72789828                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49179448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44244805                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             137920                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23472404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            77274                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         39013                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9919875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     76056790                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.581734                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.090886                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52365702     68.85%     68.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12371406     16.27%     85.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6014154      7.91%     93.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2810410      3.70%     96.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1677365      2.21%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             406418      0.53%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             239450      0.31%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             139469      0.18%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              32416      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       76056790                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.565130                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           114431                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10561                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12134110                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1009610                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1565                       # number of misc regfile reads
system.cpu3.numCycles                        78291407                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15638380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25393336                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19432714                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                381349                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7032010                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              11873107                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               352081                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68113556                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52500452                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39707916                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27225584                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                109484                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1125229                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             12615291                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20275202                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68113556                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2665340                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40675                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2278522                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40673                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   120092906                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102742914                       # The number of ROB writes
system.cpu3.timesIdled                          23131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4862275                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4990011                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11595876                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1394859                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                826323                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5857853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11436536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       311099                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2620326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1937000                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5733088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2248099                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5731220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       388621                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5191419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13307                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21834                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89563                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5731220                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17257319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17257319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    397402624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               397402624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30506                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5856484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5856484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5856484                       # Request fanout histogram
system.membus.respLayer1.occupancy        29676613027                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14657700455                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1600                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9104107.365793                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13150139.400913                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          801    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    133471000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39712425500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7292390000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3683296                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3683296                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3683296                       # number of overall hits
system.cpu2.icache.overall_hits::total        3683296                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24701                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24701                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24701                       # number of overall misses
system.cpu2.icache.overall_misses::total        24701                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1764425499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1764425499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1764425499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1764425499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3707997                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3707997                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3707997                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3707997                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006662                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006662                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006662                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006662                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71431.338772                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71431.338772                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71431.338772                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71431.338772                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2716                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23100                       # number of writebacks
system.cpu2.icache.writebacks::total            23100                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1601                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1601                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1601                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1601                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23100                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23100                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23100                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23100                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1636950999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1636950999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1636950999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1636950999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006230                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006230                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006230                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006230                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70863.679610                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70863.679610                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70863.679610                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70863.679610                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23100                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3683296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3683296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24701                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24701                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1764425499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1764425499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3707997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3707997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006662                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006662                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71431.338772                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71431.338772                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1601                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1601                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23100                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23100                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1636950999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1636950999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006230                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006230                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70863.679610                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70863.679610                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3776235                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           163.247233                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7439094                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7439094                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8694258                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8694258                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8694258                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8694258                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2905025                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2905025                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2905025                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2905025                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 270021737980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 270021737980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 270021737980                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 270021737980                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11599283                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11599283                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11599283                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11599283                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250449                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.250449                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250449                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.250449                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92949.884418                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92949.884418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92949.884418                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92949.884418                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5831740                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       293489                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            91674                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2993                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.613893                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    98.058470                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617408                       # number of writebacks
system.cpu2.dcache.writebacks::total           617408                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2275187                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2275187                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2275187                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2275187                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       629838                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       629838                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       629838                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       629838                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63295012378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63295012378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63295012378                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63295012378                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054300                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054300                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054300                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054300                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100494.114960                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100494.114960                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100494.114960                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100494.114960                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617407                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8167312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8167312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2726262                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2726262                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 253921436000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 253921436000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10893574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10893574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250263                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.250263                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93139.043863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93139.043863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2125432                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2125432                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       600830                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       600830                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60327187500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60327187500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055155                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055155                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100406.416957                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100406.416957                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       526946                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        526946                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       178763                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       178763                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16100301980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16100301980                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       705709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       705709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.253310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.253310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 90065.069282                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90065.069282                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       149755                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       149755                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29008                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29008                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2967824878                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2967824878                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041105                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041105                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 102310.565292                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 102310.565292                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27218                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27218                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     45763500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     45763500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27305.190931                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27305.190931                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          471                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          471                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1205                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1205                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041704                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041704                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15647.717842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15647.717842                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5812                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5812                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     46140000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46140000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27527                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27527                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.211138                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.211138                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7938.747419                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7938.747419                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5636                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5636                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40655000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40655000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.204744                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.204744                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7213.449255                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7213.449255                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3632500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3632500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3481500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3481500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1088                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1088                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2848                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2848                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     61549500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     61549500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3936                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3936                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.723577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.723577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 21611.481742                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 21611.481742                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2845                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2845                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58701500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58701500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.722815                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.722815                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 20633.216169                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 20633.216169                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.029169                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9387574                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           630811                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.881754                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.029169                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.969662                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969662                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23950063                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23950063                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1652                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          827                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9503657.799274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   16697893.339713                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          827    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    229283000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            827                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    39145290500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7859525000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3588694                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3588694                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3588694                       # number of overall hits
system.cpu3.icache.overall_hits::total        3588694                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24834                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24834                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24834                       # number of overall misses
system.cpu3.icache.overall_misses::total        24834                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1785848000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1785848000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1785848000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1785848000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3613528                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3613528                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3613528                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3613528                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006873                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006873                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006873                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006873                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71911.411774                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71911.411774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71911.411774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71911.411774                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2424                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    73.454545                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22940                       # number of writebacks
system.cpu3.icache.writebacks::total            22940                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1894                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1894                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1894                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1894                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22940                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22940                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22940                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22940                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1637446000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1637446000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1637446000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1637446000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006348                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006348                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006348                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006348                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71379.511770                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71379.511770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71379.511770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71379.511770                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22940                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3588694                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3588694                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24834                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24834                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1785848000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1785848000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3613528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3613528                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006873                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006873                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71911.411774                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71911.411774                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1894                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1894                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22940                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22940                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1637446000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1637446000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006348                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006348                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71379.511770                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71379.511770                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3666061                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22972                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.588238                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7249996                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7249996                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8580587                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8580587                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8580587                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8580587                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2883755                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2883755                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2883755                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2883755                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 269728458412                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 269728458412                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 269728458412                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 269728458412                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11464342                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11464342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11464342                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11464342                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.251541                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.251541                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.251541                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.251541                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93533.763587                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93533.763587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93533.763587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93533.763587                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5494924                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       300820                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            86043                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3048                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.862534                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    98.694226                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       606532                       # number of writebacks
system.cpu3.dcache.writebacks::total           606532                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2264556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2264556                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2264556                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2264556                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       619199                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       619199                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       619199                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       619199                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  62410463871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  62410463871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  62410463871                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  62410463871                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054011                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054011                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054011                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054011                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100792.255593                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100792.255593                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100792.255593                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100792.255593                       # average overall mshr miss latency
system.cpu3.dcache.replacements                606532                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8050906                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8050906                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2710843                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2710843                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 254279423500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 254279423500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10761749                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10761749                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.251896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.251896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93800.866926                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93800.866926                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2121476                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2121476                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       589367                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       589367                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59471746000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59471746000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054765                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054765                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 100907.831623                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100907.831623                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       529681                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        529681                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       172912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       172912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  15449034912                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  15449034912                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702593                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702593                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.246105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.246105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 89346.227630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89346.227630                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       143080                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       143080                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29832                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29832                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2938717871                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2938717871                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042460                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042460                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 98508.912275                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 98508.912275                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23061                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23061                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1651                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1651                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47786500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47786500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.066810                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066810                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28943.973349                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28943.973349                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          510                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          510                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1141                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1141                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17663000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17663000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15480.280456                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15480.280456                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17914                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17914                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5353                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5353                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     38753500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     38753500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23267                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.230068                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.230068                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7239.585279                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7239.585279                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5192                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5192                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33698500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33698500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.223149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223149                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6490.466102                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6490.466102                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3056000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3056000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2919000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2919000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1114                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2905                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2905                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     62959500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     62959500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4019                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4019                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.722817                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.722817                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21672.805508                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21672.805508                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2904                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2904                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     60054500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     60054500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.722568                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.722568                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20679.924242                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20679.924242                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.877958                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9254281                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           619811                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.930811                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.877958                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.964936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23652465                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23652465                       # Number of data accesses
system.cpu0.numPwrStateTransitions                462                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          231                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6544415.584416                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12214871.435655                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          231    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     97591500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            231                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45493055500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1511760000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3660080                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3660080                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3660080                       # number of overall hits
system.cpu0.icache.overall_hits::total        3660080                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118716                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118716                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118716                       # number of overall misses
system.cpu0.icache.overall_misses::total       118716                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7843503486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7843503486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7843503486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7843503486                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3778796                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3778796                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3778796                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3778796                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66069.472405                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66069.472405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66069.472405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66069.472405                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20217                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              371                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.493261                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110361                       # number of writebacks
system.cpu0.icache.writebacks::total           110361                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8355                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8355                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8355                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8355                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110361                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110361                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110361                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110361                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7267511986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7267511986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7267511986                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7267511986                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029205                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029205                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029205                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029205                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65852.175914                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65852.175914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65852.175914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65852.175914                       # average overall mshr miss latency
system.cpu0.icache.replacements                110361                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3660080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3660080                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7843503486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7843503486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3778796                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3778796                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66069.472405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66069.472405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8355                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8355                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110361                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110361                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7267511986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7267511986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029205                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65852.175914                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65852.175914                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3771849                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110393                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.167465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7667953                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7667953                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8899345                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8899345                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8899345                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8899345                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3154468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3154468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3154468                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3154468                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 287120826805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 287120826805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 287120826805                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 287120826805                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12053813                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12053813                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12053813                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12053813                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.261699                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.261699                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.261699                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.261699                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91020.364386                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91020.364386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91020.364386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91020.364386                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7001352                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       241415                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           115263                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2613                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.742406                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.389973                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692913                       # number of writebacks
system.cpu0.dcache.writebacks::total           692913                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2450170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2450170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2450170                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2450170                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       704298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       704298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       704298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       704298                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  69176907219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  69176907219                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  69176907219                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  69176907219                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058429                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98221.075765                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98221.075765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98221.075765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98221.075765                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692912                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8211922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8211922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2820688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2820688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 261943250000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 261943250000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11032610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11032610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.255668                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.255668                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92865.020874                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92865.020874                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2175563                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2175563                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645125                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  64315399000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  64315399000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99694.476264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99694.476264                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       687423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        687423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       333780                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       333780                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25177576805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25177576805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1021203                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1021203                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326850                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326850                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75431.652001                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75431.652001                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       274607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       274607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4861508219                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4861508219                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82157.541767                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82157.541767                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32953                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32953                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.072974                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072974                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27276.985351                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27276.985351                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          674                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6544500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6544500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018961                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018961                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9709.940653                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9709.940653                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27426                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27426                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6881                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6881                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     64983000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     64983000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34307                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34307                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200571                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200571                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9443.830839                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9443.830839                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6748                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6748                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58290000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58290000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196695                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8638.114997                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8638.114997                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1052000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1052000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       997000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       997000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2029                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2029                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2296                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2296                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     57690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     57690000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4325                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4325                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.530867                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.530867                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25126.306620                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25126.306620                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2295                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2295                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     55394000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     55394000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.530636                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.530636                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24136.819172                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24136.819172                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.746623                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9677019                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           703548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.754597                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.746623                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24959500                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24959500                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               35760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              156361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              147435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              145676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              144044                       # number of demand (read+write) hits
system.l2.demand_hits::total                   652381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              35760                       # number of overall hits
system.l2.overall_hits::.cpu0.data             156361                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7692                       # number of overall hits
system.l2.overall_hits::.cpu1.data             147435                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7697                       # number of overall hits
system.l2.overall_hits::.cpu2.data             145676                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7716                       # number of overall hits
system.l2.overall_hits::.cpu3.data             144044                       # number of overall hits
system.l2.overall_hits::total                  652381                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            533829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            482108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            472617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15224                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            463195                       # number of demand (read+write) misses
system.l2.demand_misses::total                2072457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74600                       # number of overall misses
system.l2.overall_misses::.cpu0.data           533829                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15481                       # number of overall misses
system.l2.overall_misses::.cpu1.data           482108                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15403                       # number of overall misses
system.l2.overall_misses::.cpu2.data           472617                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15224                       # number of overall misses
system.l2.overall_misses::.cpu3.data           463195                       # number of overall misses
system.l2.overall_misses::total               2072457                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6699125352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65041814056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1527207919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  60747726037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1504203931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  59380457653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1503243912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  58540406432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254944185292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6699125352                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65041814056                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1527207919                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  60747726037                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1504203931                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  59380457653                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1503243912                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  58540406432                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254944185292                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          690190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23100                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          607239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         690190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23100                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         607239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.675970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.773452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.668062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.765806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.666797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.764390                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.663644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.762789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760580                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.675970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.773452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.668062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.765806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.666797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.764390                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.663644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.762789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760580                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89800.607936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121840.166151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98650.469543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126004.393283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97656.555931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125641.814943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98741.717814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126383.934265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123015.428205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89800.607936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121840.166151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98650.469543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126004.393283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97656.555931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125641.814943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98741.717814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126383.934265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123015.428205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            6148977                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    374890                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.402083                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3745035                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              388614                       # number of writebacks
system.l2.writebacks::total                    388614                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            820                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65097                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          55653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          54545                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          53994                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              241598                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           820                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65097                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3731                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         55653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         54545                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         53994                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             241598                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       468732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       426455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       418072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       409201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1830859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       468732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       426455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       418072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       409201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4145488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5976347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5901405866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  55940327611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1075665930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52545412008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1037371940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51397180128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1051233925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50643146842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 219591744250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5901405866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  55940327611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1075665930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52545412008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1037371940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51397180128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1051233925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50643146842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 438877197815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 658468942065                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.668539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.679135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.507056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.677404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.494416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.676171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.499041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.673871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.668539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.679135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.507056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.677404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.494416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.676171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.499041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.673871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.193285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79986.525698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 119343.948378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91546.036596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123214.435305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90830.219771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 122938.585048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91826.862771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123761.053472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119939.189337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79986.525698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 119343.948378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91546.036596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123214.435305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90830.219771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 122938.585048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91826.862771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123761.053472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105868.645094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110179.168322                       # average overall mshr miss latency
system.l2.replacements                        7641605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447203                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       447208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1828181                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1828181                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           12                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             12                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1828193                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1828193                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4145488                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4145488                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 438877197815                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 438877197815                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105868.645094                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105868.645094                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  774                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           447                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1838                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2800500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       524497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       557000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4091997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          820                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          638                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2612                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.739024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.683333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.677524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.700627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.703675                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4621.287129                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   569.105691                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1260.810096                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1246.085011                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2226.331338                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          414                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          445                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1833                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12177997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7449498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8436999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      8983495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     37047989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.737805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.674267                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.697492                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.701761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.920661                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20188.341463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20379.224638                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20187.629213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20211.668849                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           245                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                912                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          754                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          706                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          556                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5886498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4644497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4259500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2878499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17668994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          969                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          951                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          731                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.812331                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.778122                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.742376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.760602                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779016                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4909.506255                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6159.810345                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6033.286119                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5177.156475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5495.799067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            65                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          738                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          685                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          544                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3150                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24667997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15768999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14308498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11676000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     66421494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.801491                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.761610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.720294                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.744186                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.763266                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20852.068470                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21367.207317                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20888.318248                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21463.235294                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21086.188571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27182                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          21656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          21933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110302                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4586797002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2876175883                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2807511228                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2781237877                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13051721990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.806546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.800532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.797274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102274.282064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131542.459776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129641.264684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126806.085670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118327.156262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12204                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3124                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2835                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3031                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21194                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        32644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3538409203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2458532578                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2415074918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2378309534                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10790326233                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.587070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.686056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.695734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.687096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108393.861138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 131184.706152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 128318.097763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 125823.168659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121092.676673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         35760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6699125352                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1527207919                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1504203931                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1503243912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11233781114                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23100                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.675970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.668062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.666797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.663644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.672195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89800.607936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98650.469543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97656.555931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98741.717814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93065.754664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          820                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3982                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3776                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5901405866                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1075665930                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1037371940                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1051233925                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9065677661                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.668539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.507056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.494416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.499041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.603649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79986.525698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91546.036596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90830.219771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91826.862771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83632.484257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       145604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       141983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       140280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       138467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            566334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       488981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       460243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       450961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1841447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  60455017054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  57871550154                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56572946425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55759168555                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 230658682188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       579729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2407781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.770552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.764236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.762736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.761152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.764790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123634.695528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125741.293521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125449.753804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126362.951161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125259.473766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        52529                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        51710                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        50963                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       208095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       436088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       407714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       399251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       390299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1633352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52401918408                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50086879430                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  48982105210                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  48264837308                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 199735740356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.687202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.677012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.675276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.673244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.678364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120163.633047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122848.073478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122684.990670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123661.186188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122285.790421                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          181                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               203                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             284                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6058497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1250994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       179999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       403499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7892989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          350                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           487                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.482857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.837209                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.895833                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.782609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.583162                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35849.094675                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34749.833333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4186.023256                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11208.305556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27792.214789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1275997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       501000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       815495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       649498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3241990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.185714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.581395                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.695652                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.332649                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19630.723077                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20040                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20387.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20296.812500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20012.283951                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999693                       # Cycle average of tags in use
system.l2.tags.total_refs                     8751124                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7641993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.948327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.718020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.692876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.269074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.410720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.263540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.288450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.270807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.214322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    37.923556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.233568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.035757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.034599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.592556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47702049                       # Number of tag accesses
system.l2.tags.data_accesses                 47702049                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4722240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      30051520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        752128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      27326592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        731072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      26789568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        732800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      26214080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    255210112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          372530112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4722240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       752128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       731072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       732800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6938240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24871744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24871744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         469555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         426978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         418587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         409595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3987658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5820783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       388621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             388621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        100462898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        639328539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16001084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        581357287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         15553130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        569932415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15589892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        557689244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5429446096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7925360584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    100462898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16001084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     15553130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15589892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147607004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      529131829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            529131829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      529131829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       100462898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       639328539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16001084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       581357287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        15553130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       569932415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15589892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       557689244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5429446096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8454492413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    458692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    420244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    411784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    403353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3980933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474812250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6379288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352900                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5820783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     388633                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5820783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   388633                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            268317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            292843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            297286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            301234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            376832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            374140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            376220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            375206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            306939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           332069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           280039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           301041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           382543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           520306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           612509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 345919303678                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28917080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            454358353678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59812.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78562.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4973049                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337922                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5820783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               388633                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  111126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   88785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   76925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   76301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   81853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  134308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 628469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1962763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1352255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 297954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 244152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 186860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 116775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  11728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       845692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    465.921380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.529165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.866047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       164508     19.45%     19.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       175195     20.72%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90373     10.69%     50.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        82435      9.75%     60.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58201      6.88%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27926      3.30%     70.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18682      2.21%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15399      1.82%     74.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       212973     25.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       845692                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     249.390254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.432139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    309.515835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15771     68.01%     68.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4135     17.83%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2023      8.72%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          697      3.01%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          263      1.13%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          122      0.53%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           73      0.31%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           28      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           22      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           20      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           10      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.561987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22306     96.19%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              172      0.74%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              409      1.76%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      0.69%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      0.32%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23190                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              370138624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2391488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23887872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               372530112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24872512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7874.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       508.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7925.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    529.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        65.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   47004776500                       # Total gap between requests
system.mem_ctrls.avgGap                       7569.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4722240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     29356288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       752128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     26895616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       731072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26354176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       732800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25814592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    254779712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23887872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 100462898.317301139235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 624537883.783417940140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16001083.974045170471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 572188523.960912108421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 15553129.870278930292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 560669704.149780154228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15589892.061165520921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 549190369.654785752296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5420289587.138152122498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 508200526.816236555576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       469555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       426978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       418587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       409595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3987658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       388633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2839558466                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  36325836416                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    581279253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34661049704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    557183339                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33859936528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    569578487                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33479476981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 311484454504                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1631232915060                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38484.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     77362.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49462.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     81177.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48777.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     80891.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49744.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     81738.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78112.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4197360.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3598445760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1912619280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22210055280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          976849920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3710581680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21216190020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183583680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53808325620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1144.740705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    296781507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1569620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45138413993                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2439802260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1296781860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19083534960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          971504640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3710581680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20660656620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        651401280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48814263300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1038.494945                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1505819738                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1569620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43929375762                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1630                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8316662.377451                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10869539.677620                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          816    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     61924500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            816                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    40218419000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6786396500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3589475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3589475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3589475                       # number of overall hits
system.cpu1.icache.overall_hits::total        3589475                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24716                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24716                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24716                       # number of overall misses
system.cpu1.icache.overall_misses::total        24716                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1791099996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1791099996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1791099996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1791099996                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3614191                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3614191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3614191                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3614191                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006839                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006839                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006839                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006839                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72467.227545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72467.227545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72467.227545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72467.227545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1930                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.208333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23173                       # number of writebacks
system.cpu1.icache.writebacks::total            23173                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1543                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1543                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1543                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1543                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23173                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23173                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1661044996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1661044996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1661044996                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1661044996                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006412                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006412                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006412                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006412                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71680.187977                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71680.187977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71680.187977                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71680.187977                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23173                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3589475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3589475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24716                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1791099996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1791099996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3614191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3614191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006839                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006839                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72467.227545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72467.227545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1543                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1661044996                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1661044996                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71680.187977                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71680.187977                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3714173                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23205                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           160.059168                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7251555                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7251555                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8689308                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8689308                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8689308                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8689308                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2945033                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2945033                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2945033                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2945033                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 276909012140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 276909012140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 276909012140                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 276909012140                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11634341                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11634341                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11634341                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11634341                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253133                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94025.775650                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94025.775650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94025.775650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94025.775650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6094982                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       258033                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2682                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.643200                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.209172                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628741                       # number of writebacks
system.cpu1.dcache.writebacks::total           628741                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2303796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2303796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2303796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2303796                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641237                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  64664481411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  64664481411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  64664481411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64664481411                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055116                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100843.340935                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100843.340935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100843.340935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100843.340935                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628740                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8152609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8152609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2759428                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2759428                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 259676530500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 259676530500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10912037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10912037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.252879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.252879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94105.202419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94105.202419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2147389                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2147389                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61641073000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61641073000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100714.289449                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100714.289449                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       536699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        536699                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       185605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       185605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17232481640                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17232481640                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       722304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.256962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.256962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92844.921419                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92844.921419                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       156407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       156407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3023408411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3023408411                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040423                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040423                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103548.476300                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103548.476300                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1636                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1636                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46308000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46308000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050817                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050817                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28305.623472                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28305.623472                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          463                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1173                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1173                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18716000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18716000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036435                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036435                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15955.669224                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15955.669224                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24933                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24933                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5855                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5855                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47154000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47154000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190171                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190171                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8053.629377                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8053.629377                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5682                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5682                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.184552                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.184552                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7324.357621                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7324.357621                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3591500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3591500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3446500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2876                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2876                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     60513500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     60513500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3970                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3970                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.724433                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.724433                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21040.855355                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21040.855355                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2876                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2876                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     57637500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     57637500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.724433                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.724433                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20040.855355                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20040.855355                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.118619                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9399670                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642304                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.634301                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.118619                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972457                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24044860                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24044860                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47004815500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2630213                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       835822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2277944                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7252992                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6677772                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14078                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22770                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          488                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179573                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2450653                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          487                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          487                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       331082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2099802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1910877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1876912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1843695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8270007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14126208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88518272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2966144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80530112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2956800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79084864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2936320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77681280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348800000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14400103                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28110720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17257290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.215371                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.566637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14441205     83.68%     83.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2255764     13.07%     96.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 291399      1.69%     98.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 197531      1.14%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  71391      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17257290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5684814386                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955248883                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36642832                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         938677874                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36293105                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1064523828                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165777963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         972528080                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36629523                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12012                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
