--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml instruccion_top.twx instruccion_top.ncd -o
instruccion_top.twr instruccion_top.pcf

Design file:              instruccion_top.ncd
Physical constraint file: instruccion_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |   -0.307(R)|      FAST  |    2.179(R)|      SLOW  |clk_BUFGP         |   0.000|
id<0>       |   -0.445(R)|      FAST  |    2.306(R)|      SLOW  |clk_BUFGP         |   0.000|
id<1>       |   -0.393(R)|      FAST  |    2.227(R)|      SLOW  |clk_BUFGP         |   0.000|
id<2>       |   -0.360(R)|      FAST  |    2.213(R)|      SLOW  |clk_BUFGP         |   0.000|
id<3>       |   -0.347(R)|      FAST  |    2.187(R)|      SLOW  |clk_BUFGP         |   0.000|
inicio      |   -0.426(R)|      FAST  |    2.534(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<0>       |   -0.568(R)|      FAST  |    2.487(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<1>       |   -0.588(R)|      FAST  |    2.521(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<2>       |   -0.569(R)|      FAST  |    2.504(R)|      SLOW  |clk_BUFGP         |   0.000|
ir<3>       |   -0.644(R)|      FAST  |    2.597(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |         9.050(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
N           |         9.178(R)|      SLOW  |         3.375(R)|      FAST  |clk_BUFGP         |   0.000|
V           |         8.921(R)|      SLOW  |         3.399(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |         9.423(R)|      SLOW  |         3.276(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.861|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 18 18:37:27 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5000 MB



