library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity parabrisa is 
port (
	clk, rst: in std_logic;
	control: out std_logic
	);
end entity;

architecture behavioral of parabrisa is
	
	signal clkl: std_logic;
	signal duty: integer range 0 to 200;
	
begin
	
	u1: entity work.divf(arqdivf) generic map(25000000) port map (clk, clkl);
	u2: entity work.senal(arqsenal) port map (clkl, duty, control);
	u3: entity work.movimiento(arqmov) port map(clkl, rst, duty);
	
end architecture;