digraph "1_linux_05692d7005a364add85c6e25a6c4447ce08f913a@del" {
"1000747" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_NONE)"];
"1000734" [label="(Call,hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000738" [label="(Call,~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000739" [label="(Call,VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000746" [label="(Call,!(hdr.flags & VFIO_IRQ_SET_DATA_NONE))"];
"1000763" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_BOOL)"];
"1000774" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_EVENTFD)"];
"1000844" [label="(Call,vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000842" [label="(Call,ret = vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000866" [label="(Return,return ret;)"];
"1000864" [label="(Call,kfree(data))"];
"1000739" [label="(Call,VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000866" [label="(Return,return ret;)"];
"1000741" [label="(Identifier,VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000775" [label="(Call,hdr.flags)"];
"1000801" [label="(Call,hdr.start >= max)"];
"1000748" [label="(Call,hdr.flags)"];
"1000840" [label="(Identifier,vdev)"];
"1000774" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_EVENTFD)"];
"1000745" [label="(ControlStructure,if (!(hdr.flags & VFIO_IRQ_SET_DATA_NONE)))"];
"1000700" [label="(Block,)"];
"1000862" [label="(Identifier,vdev)"];
"1000734" [label="(Call,hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000738" [label="(Call,~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000767" [label="(Identifier,VFIO_IRQ_SET_DATA_BOOL)"];
"1000729" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS)"];
"1000735" [label="(Call,hdr.flags)"];
"1000843" [label="(Identifier,ret)"];
"1000864" [label="(Call,kfree(data))"];
"1000746" [label="(Call,!(hdr.flags & VFIO_IRQ_SET_DATA_NONE))"];
"1000865" [label="(Identifier,data)"];
"1000122" [label="(Call,*vdev = device_data)"];
"1000740" [label="(Identifier,VFIO_IRQ_SET_DATA_TYPE_MASK)"];
"1000728" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000786" [label="(Identifier,EINVAL)"];
"1000703" [label="(Call,*data = NULL)"];
"1000858" [label="(Identifier,data)"];
"1000842" [label="(Call,ret = vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000776" [label="(Identifier,hdr)"];
"1001369" [label="(MethodReturn,static long)"];
"1000852" [label="(Call,hdr.start)"];
"1000756" [label="(Identifier,max)"];
"1000867" [label="(Identifier,ret)"];
"1000757" [label="(Call,vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000826" [label="(Call,hdr.count * size)"];
"1000762" [label="(ControlStructure,if (hdr.flags & VFIO_IRQ_SET_DATA_BOOL))"];
"1000773" [label="(ControlStructure,if (hdr.flags & VFIO_IRQ_SET_DATA_EVENTFD))"];
"1000855" [label="(Call,hdr.count)"];
"1000764" [label="(Call,hdr.flags)"];
"1000844" [label="(Call,vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000832" [label="(Call,IS_ERR(data))"];
"1000747" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_NONE)"];
"1000769" [label="(Identifier,size)"];
"1000780" [label="(Identifier,size)"];
"1000849" [label="(Call,hdr.index)"];
"1000751" [label="(Identifier,VFIO_IRQ_SET_DATA_NONE)"];
"1000846" [label="(Call,hdr.flags)"];
"1000778" [label="(Identifier,VFIO_IRQ_SET_DATA_EVENTFD)"];
"1000763" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_BOOL)"];
"1000845" [label="(Identifier,vdev)"];
"1000747" -> "1000746"  [label="AST: "];
"1000747" -> "1000751"  [label="CFG: "];
"1000748" -> "1000747"  [label="AST: "];
"1000751" -> "1000747"  [label="AST: "];
"1000746" -> "1000747"  [label="CFG: "];
"1000747" -> "1001369"  [label="DDG: VFIO_IRQ_SET_DATA_NONE"];
"1000747" -> "1000746"  [label="DDG: hdr.flags"];
"1000747" -> "1000746"  [label="DDG: VFIO_IRQ_SET_DATA_NONE"];
"1000734" -> "1000747"  [label="DDG: hdr.flags"];
"1000747" -> "1000763"  [label="DDG: hdr.flags"];
"1000747" -> "1000844"  [label="DDG: hdr.flags"];
"1000734" -> "1000728"  [label="AST: "];
"1000734" -> "1000738"  [label="CFG: "];
"1000735" -> "1000734"  [label="AST: "];
"1000738" -> "1000734"  [label="AST: "];
"1000728" -> "1000734"  [label="CFG: "];
"1000734" -> "1001369"  [label="DDG: hdr.flags"];
"1000734" -> "1001369"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000734" -> "1000728"  [label="DDG: hdr.flags"];
"1000734" -> "1000728"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000738" -> "1000734"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000738" -> "1000739"  [label="CFG: "];
"1000739" -> "1000738"  [label="AST: "];
"1000738" -> "1001369"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000739" -> "1000738"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000739" -> "1000738"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000739" -> "1000741"  [label="CFG: "];
"1000740" -> "1000739"  [label="AST: "];
"1000741" -> "1000739"  [label="AST: "];
"1000739" -> "1001369"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000739" -> "1001369"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000746" -> "1000745"  [label="AST: "];
"1000756" -> "1000746"  [label="CFG: "];
"1000840" -> "1000746"  [label="CFG: "];
"1000746" -> "1001369"  [label="DDG: hdr.flags & VFIO_IRQ_SET_DATA_NONE"];
"1000746" -> "1001369"  [label="DDG: !(hdr.flags & VFIO_IRQ_SET_DATA_NONE)"];
"1000763" -> "1000762"  [label="AST: "];
"1000763" -> "1000767"  [label="CFG: "];
"1000764" -> "1000763"  [label="AST: "];
"1000767" -> "1000763"  [label="AST: "];
"1000769" -> "1000763"  [label="CFG: "];
"1000776" -> "1000763"  [label="CFG: "];
"1000763" -> "1001369"  [label="DDG: VFIO_IRQ_SET_DATA_BOOL"];
"1000763" -> "1001369"  [label="DDG: hdr.flags & VFIO_IRQ_SET_DATA_BOOL"];
"1000763" -> "1001369"  [label="DDG: hdr.flags"];
"1000763" -> "1000774"  [label="DDG: hdr.flags"];
"1000763" -> "1000844"  [label="DDG: hdr.flags"];
"1000774" -> "1000773"  [label="AST: "];
"1000774" -> "1000778"  [label="CFG: "];
"1000775" -> "1000774"  [label="AST: "];
"1000778" -> "1000774"  [label="AST: "];
"1000780" -> "1000774"  [label="CFG: "];
"1000786" -> "1000774"  [label="CFG: "];
"1000774" -> "1001369"  [label="DDG: hdr.flags & VFIO_IRQ_SET_DATA_EVENTFD"];
"1000774" -> "1001369"  [label="DDG: VFIO_IRQ_SET_DATA_EVENTFD"];
"1000774" -> "1001369"  [label="DDG: hdr.flags"];
"1000774" -> "1000844"  [label="DDG: hdr.flags"];
"1000844" -> "1000842"  [label="AST: "];
"1000844" -> "1000858"  [label="CFG: "];
"1000845" -> "1000844"  [label="AST: "];
"1000846" -> "1000844"  [label="AST: "];
"1000849" -> "1000844"  [label="AST: "];
"1000852" -> "1000844"  [label="AST: "];
"1000855" -> "1000844"  [label="AST: "];
"1000858" -> "1000844"  [label="AST: "];
"1000842" -> "1000844"  [label="CFG: "];
"1000844" -> "1001369"  [label="DDG: hdr.index"];
"1000844" -> "1001369"  [label="DDG: hdr.start"];
"1000844" -> "1001369"  [label="DDG: hdr.flags"];
"1000844" -> "1001369"  [label="DDG: hdr.count"];
"1000844" -> "1001369"  [label="DDG: vdev"];
"1000844" -> "1000842"  [label="DDG: hdr.start"];
"1000844" -> "1000842"  [label="DDG: hdr.count"];
"1000844" -> "1000842"  [label="DDG: vdev"];
"1000844" -> "1000842"  [label="DDG: data"];
"1000844" -> "1000842"  [label="DDG: hdr.index"];
"1000844" -> "1000842"  [label="DDG: hdr.flags"];
"1000757" -> "1000844"  [label="DDG: vdev"];
"1000757" -> "1000844"  [label="DDG: hdr.index"];
"1000122" -> "1000844"  [label="DDG: vdev"];
"1000729" -> "1000844"  [label="DDG: hdr.index"];
"1000801" -> "1000844"  [label="DDG: hdr.start"];
"1000826" -> "1000844"  [label="DDG: hdr.count"];
"1000832" -> "1000844"  [label="DDG: data"];
"1000703" -> "1000844"  [label="DDG: data"];
"1000844" -> "1000864"  [label="DDG: data"];
"1000842" -> "1000700"  [label="AST: "];
"1000843" -> "1000842"  [label="AST: "];
"1000862" -> "1000842"  [label="CFG: "];
"1000842" -> "1001369"  [label="DDG: ret"];
"1000842" -> "1001369"  [label="DDG: vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data)"];
"1000842" -> "1000866"  [label="DDG: ret"];
"1000866" -> "1000700"  [label="AST: "];
"1000866" -> "1000867"  [label="CFG: "];
"1000867" -> "1000866"  [label="AST: "];
"1001369" -> "1000866"  [label="CFG: "];
"1000866" -> "1001369"  [label="DDG: <RET>"];
"1000867" -> "1000866"  [label="DDG: ret"];
"1000864" -> "1000700"  [label="AST: "];
"1000864" -> "1000865"  [label="CFG: "];
"1000865" -> "1000864"  [label="AST: "];
"1000867" -> "1000864"  [label="CFG: "];
"1000864" -> "1001369"  [label="DDG: data"];
"1000864" -> "1001369"  [label="DDG: kfree(data)"];
}
