LISTING FOR LOGIC DESCRIPTION FILE: Z80 VGA BUS LOGIC.pld            Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Nov 17 20:05:04 2021

  1:Name     Z80 VGA Bus Logic ;
  2:PartNo   00 ;
  3:Date     11/15/2021 ;
  4:Revision 01 ;
  5:Designer Aidan J ;
  6:Company   ;
  7:Assembly None ;
  8:Location  ;
  9:Device   G16V8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1 = CLK                    ; /*                                 */ 
 13:PIN 2 = READ                   ; /*   Active Low                              */ 
 14:PIN 3 = WRITE                  ; /*   Active Low                              */ 
 15:PIN 4 = MREQ                   ; /*   Active Low                              */ 
 16:PIN 5 = IORQ                   ; /*   Active Low                              */ 
 17:PIN 6 = BUSACK                 ; /*   Active Low                              */ 
 18:PIN 7 = A15                    ; /*   Active Low                              */ 
 19:PIN 8 = PS2CLK                 ; /*                                 */ 
 20:PIN 9 = M1                     ; /*   Active Low                              */ 
 21:/* PIN 10 =                       ;       Unused                           */ 
 22:
 23:/* *************** OUTPUT PINS *********************/
 24:PIN 19 = ROM_CS                ; /*   Active Low                              */ 
 25:PIN 18 = RAM_CS                ; /*   Active Low                              */  
 26:PIN 17 = ROM_OE                ; /*   Active Low                              */ 
 27:PIN 16 = RAM_OE                ; /*   Active Low                              */ 
 28:PIN 15 = nPS2                  ; /*                                 */ 
 29:PIN 14 = SIO_CS                ; /*   Active Low                              */ 
 30:/* PIN 13 =                         ;     Unused                             */ 
 31:/* PIN 12 =                         ;     Unused                             */ 
 32:
 33:// Active when BUSACK is inactive and when accessing memory 0x0000 - 0x7FFF

 34:!ROM_CS = !A15 & !MREQ & BUSACK;
 35:
 36:// Active when BUSACK is inactive on a read memory request

 37:!ROM_OE = !MREQ & !READ & BUSACK;
 38:
 39:// Active when BUSACK is active or when accessing memory 0x8000 - 0xFFFF

 40:!RAM_CS = (A15 & !MREQ) # !BUSACK;
 41:
 42:// Active when BUSACK is active or a read memory request

 43:!RAM_OE = (!MREQ & !READ) # !BUSACK;
 44:
 45:// Active when IORQ and BUSACK is inactive (what about interrupt request?)

 46:!SIO_CS = !IORQ & BUSACK;
 47:
 48:// Invert PS/2 Clock (possibly not needed)

 49:nPS2 = !PS2CLK;
 50:
 51:



Jedec Fuse Checksum       (2860)
Jedec Transmit Checksum   (aa54)
