// Seed: 3169366605
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  always id_2 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial #1;
  module_0 modCall_1 (id_4);
  notif1 primCall (id_6, id_7, id_3);
  assign id_9 = id_3;
  tri0 id_10;
  assign id_10 = 1'b0;
  genvar id_11;
endmodule
