#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x279cb70 .scope module, "execution" "execution" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "datain"
v0x28ae250_0 .net "ALUctrl", 2 0, v0x289e4a0_0;  1 drivers
v0x28bf600_0 .net "ALUsrc", 0 0, v0x289e5b0_0;  1 drivers
v0x28bf6f0_0 .net "FUNCT", 5 0, L_0x28c2d20;  1 drivers
v0x28bf7e0_0 .net "IMM16", 15 0, L_0x28c2a30;  1 drivers
v0x28bf880_0 .net "IsBranch", 0 0, v0x289e750_0;  1 drivers
v0x28bf970_0 .net "IsJAL", 0 0, v0x289e7f0_0;  1 drivers
v0x28bfa10_0 .net "IsJR", 0 0, v0x289e900_0;  1 drivers
v0x28bfb00_0 .net "IsJump", 0 0, v0x289e9c0_0;  1 drivers
v0x28bfbf0_0 .net "MemToReg", 0 0, v0x289ea80_0;  1 drivers
v0x28bfd20_0 .net "MemWr", 0 0, v0x289eb40_0;  1 drivers
v0x28bfe10_0 .net "OP", 5 0, L_0x28c2690;  1 drivers
v0x28bff00_0 .net "PCcount", 31 0, v0x28a3750_0;  1 drivers
RS_0x7face50c6198 .resolv tri, L_0x291b360, L_0x2920af0;
v0x28bffa0_0 .net8 "PCplus4", 31 0, RS_0x7face50c6198;  2 drivers
v0x28c0040_0 .net "RD", 4 0, L_0x28c2990;  1 drivers
v0x28c0130_0 .net "RS", 4 0, L_0x28c2860;  1 drivers
v0x28c01d0_0 .net "RT", 4 0, L_0x28c2730;  1 drivers
v0x28c0300_0 .net "RegDst", 0 0, v0x289ed40_0;  1 drivers
v0x28c04b0_0 .net "RegWr", 0 0, v0x289ede0_0;  1 drivers
v0x28c0550_0 .net "Rint", 4 0, L_0x2995db0;  1 drivers
v0x28c05f0_0 .net "SE", 31 0, L_0x29fc0d0;  1 drivers
v0x28c0690_0 .net "SHAMT", 4 0, L_0x28c2c80;  1 drivers
v0x28c0730_0 .net "TA", 25 0, L_0x28c2ad0;  1 drivers
v0x28c07d0_0 .net *"_s13", 0 0, L_0x2934430;  1 drivers
v0x28c0870_0 .net *"_s14", 13 0, L_0x29344d0;  1 drivers
L_0x7face503a180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28c0910_0 .net/2u *"_s16", 1 0, L_0x7face503a180;  1 drivers
v0x28c09b0_0 .net *"_s25", 0 0, L_0x29fbca0;  1 drivers
v0x28c0a50_0 .net *"_s26", 15 0, L_0x29fbfa0;  1 drivers
v0x28c0af0_0 .net *"_s7", 3 0, L_0x2923f90;  1 drivers
L_0x7face503a138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28c0b90_0 .net/2u *"_s8", 1 0, L_0x7face503a138;  1 drivers
v0x28c0c30_0 .net "aluadd4carryout", 0 0, L_0x291ece0;  1 drivers
v0x28c0cd0_0 .net "aluadd4overflow", 0 0, L_0x29207e0;  1 drivers
v0x28c0dc0_0 .net "aluadd4zero", 0 0, L_0x2920e50;  1 drivers
v0x28c0eb0_0 .net "aluaddcarryout", 0 0, L_0x2990300;  1 drivers
v0x28c03a0_0 .net "aluaddoverflow", 0 0, L_0x29920b0;  1 drivers
RS_0x7face50c5778 .resolv tri, L_0x298d490, L_0x29923c0;
v0x28c1160_0 .net8 "aluaddsum", 31 0, RS_0x7face50c5778;  2 drivers
v0x28c1200_0 .net "aluaddzero", 0 0, L_0x2992720;  1 drivers
v0x28c12f0_0 .net "alusrcout", 31 0, L_0x29fc480;  1 drivers
v0x28c13e0_0 .net "branchaddr", 31 0, L_0x29347e0;  1 drivers
v0x28c1480_0 .net "carryout", 0 0, L_0x29f69e0;  1 drivers
o0x7face5089a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x28c1520_0 .net "clk", 0 0, o0x7face5089a98;  0 drivers
o0x7face5089c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x28c15c0_0 .net "datain", 31 0, o0x7face5089c78;  0 drivers
v0x28c16b0_0 .net "isbranchout", 31 0, L_0x2995850;  1 drivers
v0x28c17a0_0 .net "isjrout", 31 0, L_0x2995c80;  1 drivers
v0x28c1890_0 .net "isjumpout", 31 0, L_0x2995b50;  1 drivers
v0x28c1980_0 .net "jumpaddr", 31 0, L_0x29342a0;  1 drivers
v0x28c1a20_0 .net "mem2regout", 31 0, L_0x29fc520;  1 drivers
v0x28c1b10_0 .net "memout", 31 0, v0x289c110_0;  1 drivers
v0x28c1c00_0 .net "overflow", 0 0, L_0x29f84c0;  1 drivers
v0x28c1ca0_0 .net "regAw", 4 0, L_0x2995ee0;  1 drivers
v0x28c1d40_0 .net "regDa", 31 0, L_0x299a2a0;  1 drivers
v0x28c1e70_0 .net "regDb", 31 0, L_0x299b5f0;  1 drivers
v0x28c1fa0_0 .net "regDin", 31 0, L_0x2996130;  1 drivers
RS_0x7face5088e68 .resolv tri, L_0x29f3060, L_0x29f8810;
v0x28c2040_0 .net8 "result", 31 0, RS_0x7face5088e68;  2 drivers
v0x28c2170_0 .net "shift2", 31 0, L_0x2934910;  1 drivers
v0x28c2210_0 .net "zero", 0 0, L_0x29f8b70;  1 drivers
L_0x2923f90 .part RS_0x7face50c6198, 28, 4;
L_0x29342a0 .concat [ 2 26 4 0], L_0x7face503a138, L_0x28c2ad0, L_0x2923f90;
L_0x2934430 .part L_0x28c2a30, 15, 1;
LS_0x29344d0_0_0 .concat [ 1 1 1 1], L_0x2934430, L_0x2934430, L_0x2934430, L_0x2934430;
LS_0x29344d0_0_4 .concat [ 1 1 1 1], L_0x2934430, L_0x2934430, L_0x2934430, L_0x2934430;
LS_0x29344d0_0_8 .concat [ 1 1 1 1], L_0x2934430, L_0x2934430, L_0x2934430, L_0x2934430;
LS_0x29344d0_0_12 .concat [ 1 1 0 0], L_0x2934430, L_0x2934430;
L_0x29344d0 .concat [ 4 4 4 2], LS_0x29344d0_0_0, LS_0x29344d0_0_4, LS_0x29344d0_0_8, LS_0x29344d0_0_12;
L_0x29347e0 .concat [ 2 16 14 0], L_0x7face503a180, L_0x28c2a30, L_0x29344d0;
L_0x29fbca0 .part L_0x28c2a30, 15, 1;
LS_0x29fbfa0_0_0 .concat [ 1 1 1 1], L_0x29fbca0, L_0x29fbca0, L_0x29fbca0, L_0x29fbca0;
LS_0x29fbfa0_0_4 .concat [ 1 1 1 1], L_0x29fbca0, L_0x29fbca0, L_0x29fbca0, L_0x29fbca0;
LS_0x29fbfa0_0_8 .concat [ 1 1 1 1], L_0x29fbca0, L_0x29fbca0, L_0x29fbca0, L_0x29fbca0;
LS_0x29fbfa0_0_12 .concat [ 1 1 1 1], L_0x29fbca0, L_0x29fbca0, L_0x29fbca0, L_0x29fbca0;
L_0x29fbfa0 .concat [ 4 4 4 4], LS_0x29fbfa0_0_0, LS_0x29fbfa0_0_4, LS_0x29fbfa0_0_8, LS_0x29fbfa0_0_12;
L_0x29fc0d0 .concat [ 16 16 0 0], L_0x28c2a30, L_0x29fbfa0;
S_0x279c790 .scope module, "aluadd" "alu" 2 87, 3 145 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x298cce0/d .functor OR 1, L_0x298fde0, L_0x298ff40, C4<0>, C4<0>;
L_0x298cce0 .delay 1 (40,40,40) L_0x298cce0/d;
L_0x29901f0/d .functor OR 1, L_0x298cce0, L_0x298cce0, C4<0>, C4<0>;
L_0x29901f0 .delay 1 (40,40,40) L_0x29901f0/d;
L_0x2990300/d .functor OR 1, L_0x2991370, L_0x2990c40, C4<0>, C4<0>;
L_0x2990300 .delay 1 (40,40,40) L_0x2990300/d;
L_0x2992300/d .functor NOT 1, L_0x29916b0, C4<0>, C4<0>, C4<0>;
L_0x2992300 .delay 1 (10,10,10) L_0x2992300/d;
L_0x2991810/d .functor NOT 1, L_0x29920b0, C4<0>, C4<0>, C4<0>;
L_0x2991810 .delay 1 (10,10,10) L_0x2991810/d;
L_0x2991910/d .functor AND 1, L_0x2992300, L_0x2991a70, L_0x2992b30, C4<1>;
L_0x2991910 .delay 1 (60,60,60) L_0x2991910/d;
L_0x2992c20/d .functor NOT 1, L_0x2991910, C4<0>, C4<0>, C4<0>;
L_0x2992c20 .delay 1 (10,10,10) L_0x2992c20/d;
L_0x2992d30/d .functor AND 1, L_0x2992ee0, L_0x2991810, L_0x2991910, C4<1>;
L_0x2992d30 .delay 1 (60,60,60) L_0x2992d30/d;
L_0x2992460/d .functor OR 1, L_0x29925c0, L_0x2992d30, C4<0>, C4<0>;
L_0x2992460 .delay 1 (40,40,40) L_0x2992460/d;
v0x225c3e0_0 .net "SLTval", 0 0, L_0x2992d30;  1 drivers
v0x225c480_0 .net *"_s321", 0 0, L_0x295ca10;  1 drivers
v0x2268190_0 .net *"_s324", 0 0, L_0x2987cf0;  1 drivers
v0x2268250_0 .net *"_s327", 0 0, L_0x2987ea0;  1 drivers
v0x2255fd0_0 .net *"_s330", 0 0, L_0x298afd0;  1 drivers
v0x22560b0_0 .net *"_s333", 0 0, L_0x298b1c0;  1 drivers
v0x2256190_0 .net *"_s336", 0 0, L_0x298be20;  1 drivers
v0x2256270_0 .net *"_s339", 0 0, L_0x298bff0;  1 drivers
v0x2256350_0 .net *"_s342", 0 0, L_0x298af40;  1 drivers
v0x2277b00_0 .net *"_s345", 0 0, L_0x298ba50;  1 drivers
v0x2277be0_0 .net *"_s348", 0 0, L_0x298bc70;  1 drivers
v0x2277cc0_0 .net *"_s351", 0 0, L_0x298c9d0;  1 drivers
v0x2277da0_0 .net *"_s354", 0 0, L_0x298c320;  1 drivers
v0x2277e80_0 .net *"_s357", 0 0, L_0x298c540;  1 drivers
v0x27a2030_0 .net *"_s360", 0 0, L_0x298c760;  1 drivers
v0x27a2110_0 .net *"_s363", 0 0, L_0x298d270;  1 drivers
v0x27a21f0_0 .net *"_s366", 0 0, L_0x298c210;  1 drivers
v0x27a23a0_0 .net *"_s369", 0 0, L_0x298ce00;  1 drivers
v0x27a2480_0 .net *"_s372", 0 0, L_0x298d020;  1 drivers
v0x268cff0_0 .net *"_s375", 0 0, L_0x298dd40;  1 drivers
v0x268d0d0_0 .net *"_s378", 0 0, L_0x298d6a0;  1 drivers
v0x268d1b0_0 .net *"_s381", 0 0, L_0x298d8c0;  1 drivers
v0x268d290_0 .net *"_s384", 0 0, L_0x298dae0;  1 drivers
v0x268d370_0 .net *"_s387", 0 0, L_0x298e620;  1 drivers
v0x268d450_0 .net *"_s390", 0 0, L_0x298df60;  1 drivers
v0x27c28a0_0 .net *"_s393", 0 0, L_0x298e180;  1 drivers
v0x27c2940_0 .net *"_s396", 0 0, L_0x298e3a0;  1 drivers
v0x27c29e0_0 .net *"_s399", 0 0, L_0x298e500;  1 drivers
v0x27c2a80_0 .net *"_s402", 0 0, L_0x298e840;  1 drivers
v0x27c2b20_0 .net *"_s405", 0 0, L_0x298ea60;  1 drivers
v0x27c2bc0_0 .net *"_s408", 0 0, L_0x298ec80;  1 drivers
v0x27c2c60_0 .net *"_s411", 0 0, L_0x298eea0;  1 drivers
v0x27c2d00_0 .net *"_s414", 0 0, L_0x2990770;  1 drivers
v0x27a2290_0 .net *"_s420", 0 0, L_0x298fde0;  1 drivers
v0x27c2fb0_0 .net *"_s422", 0 0, L_0x298ff40;  1 drivers
v0x27c3050_0 .net *"_s424", 0 0, L_0x29901f0;  1 drivers
v0x27c30f0_0 .net *"_s429", 0 0, L_0x2991370;  1 drivers
v0x27c3190_0 .net *"_s431", 0 0, L_0x2990c40;  1 drivers
v0x27c3230_0 .net *"_s440", 0 0, L_0x29916b0;  1 drivers
v0x27c32d0_0 .net *"_s444", 0 0, L_0x2991a70;  1 drivers
v0x27c3370_0 .net *"_s446", 0 0, L_0x2992b30;  1 drivers
v0x27c3410_0 .net *"_s450", 0 0, L_0x2992ee0;  1 drivers
v0x27c34b0_0 .net *"_s452", 0 0, L_0x2992460;  1 drivers
v0x27c3550_0 .net *"_s455", 0 0, L_0x29925c0;  1 drivers
v0x27c35f0_0 .net "carryOut", 32 0, L_0x2990030;  1 drivers
v0x27c3690_0 .net "carryout", 0 0, L_0x2990300;  alias, 1 drivers
L_0x7face503a1c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x27c3730_0 .net "command", 2 0, L_0x7face503a1c8;  1 drivers
v0x27c37d0_0 .net "initialResult", 31 0, L_0x298a120;  1 drivers
v0x27c3870_0 .net "isSLT", 0 0, L_0x2991910;  1 drivers
v0x27c3910_0 .net "isSLTinv", 0 0, L_0x2992c20;  1 drivers
v0x27c39b0_0 .net "isSubtract", 0 0, L_0x298cce0;  1 drivers
v0x27c3a50_0 .net8 "operandA", 31 0, RS_0x7face50c6198;  alias, 2 drivers
v0x27c3af0_0 .net "operandB", 31 0, L_0x2934910;  alias, 1 drivers
v0x27c3b90_0 .net "overflow", 0 0, L_0x29920b0;  alias, 1 drivers
v0x27c3c30_0 .net "overflowInv", 0 0, L_0x2991810;  1 drivers
v0x27c3cd0_0 .net8 "result", 31 0, RS_0x7face50c5778;  alias, 2 drivers
v0x27c3d70_0 .net "s2inv", 0 0, L_0x2992300;  1 drivers
v0x27c3e10_0 .net "zero", 0 0, L_0x2992720;  alias, 1 drivers
L_0x2936f30 .part RS_0x7face50c6198, 0, 1;
L_0x2937090 .part L_0x2934910, 0, 1;
L_0x2934db0 .part L_0x2990030, 0, 1;
L_0x29372d0 .part L_0x7face503a1c8, 0, 1;
L_0x2937370 .part L_0x7face503a1c8, 1, 1;
L_0x2937410 .part L_0x7face503a1c8, 2, 1;
L_0x29398e0 .part RS_0x7face50c6198, 1, 1;
L_0x2939a40 .part L_0x2934910, 1, 1;
L_0x2937750 .part L_0x2990030, 1, 1;
L_0x2939c80 .part L_0x7face503a1c8, 0, 1;
L_0x2939db0 .part L_0x7face503a1c8, 1, 1;
L_0x2939e50 .part L_0x7face503a1c8, 2, 1;
L_0x293c360 .part RS_0x7face50c6198, 2, 1;
L_0x293c4c0 .part L_0x2934910, 2, 1;
L_0x293a1b0 .part L_0x2990030, 2, 1;
L_0x293c700 .part L_0x7face503a1c8, 0, 1;
L_0x293c830 .part L_0x7face503a1c8, 1, 1;
L_0x293c9e0 .part L_0x7face503a1c8, 2, 1;
L_0x293ee00 .part RS_0x7face50c6198, 3, 1;
L_0x293ef60 .part L_0x2934910, 3, 1;
L_0x293ca80 .part L_0x2990030, 3, 1;
L_0x293f2d0 .part L_0x7face503a1c8, 0, 1;
L_0x293f220 .part L_0x7face503a1c8, 1, 1;
L_0x293f430 .part L_0x7face503a1c8, 2, 1;
L_0x2941920 .part RS_0x7face50c6198, 4, 1;
L_0x2941a80 .part L_0x2934910, 4, 1;
L_0x293f4d0 .part L_0x2990030, 4, 1;
L_0x2941d10 .part L_0x7face503a1c8, 0, 1;
L_0x2941c30 .part L_0x7face503a1c8, 1, 1;
L_0x2941ea0 .part L_0x7face503a1c8, 2, 1;
L_0x29443c0 .part RS_0x7face50c6198, 5, 1;
L_0x2944520 .part L_0x2934910, 5, 1;
L_0x2941f40 .part L_0x2990030, 5, 1;
L_0x29447e0 .part L_0x7face503a1c8, 0, 1;
L_0x293c8d0 .part L_0x7face503a1c8, 1, 1;
L_0x29446d0 .part L_0x7face503a1c8, 2, 1;
L_0x2946f90 .part RS_0x7face50c6198, 6, 1;
L_0x29470f0 .part L_0x2934910, 6, 1;
L_0x2944a90 .part L_0x2990030, 6, 1;
L_0x29473e0 .part L_0x7face503a1c8, 0, 1;
L_0x29472a0 .part L_0x7face503a1c8, 1, 1;
L_0x2947340 .part L_0x7face503a1c8, 2, 1;
L_0x29499e0 .part RS_0x7face50c6198, 7, 1;
L_0x2949b40 .part L_0x2934910, 7, 1;
L_0x2947850 .part L_0x2990030, 7, 1;
L_0x2947510 .part L_0x7face503a1c8, 0, 1;
L_0x2949cf0 .part L_0x7face503a1c8, 1, 1;
L_0x2949d90 .part L_0x7face503a1c8, 2, 1;
L_0x294c500 .part RS_0x7face50c6198, 8, 1;
L_0x294c660 .part L_0x2934910, 8, 1;
L_0x294a370 .part L_0x2990030, 8, 1;
L_0x294a000 .part L_0x7face503a1c8, 0, 1;
L_0x294c9c0 .part L_0x7face503a1c8, 1, 1;
L_0x294ca60 .part L_0x7face503a1c8, 2, 1;
L_0x294ef60 .part RS_0x7face50c6198, 9, 1;
L_0x294f0c0 .part L_0x2934910, 9, 1;
L_0x294cd80 .part L_0x2990030, 9, 1;
L_0x294cb90 .part L_0x7face503a1c8, 0, 1;
L_0x294f450 .part L_0x7face503a1c8, 1, 1;
L_0x294f4f0 .part L_0x7face503a1c8, 2, 1;
L_0x29519d0 .part RS_0x7face50c6198, 10, 1;
L_0x2951b30 .part L_0x2934910, 10, 1;
L_0x294f840 .part L_0x2990030, 10, 1;
L_0x294f620 .part L_0x7face503a1c8, 0, 1;
L_0x294f6c0 .part L_0x7face503a1c8, 1, 1;
L_0x2944880 .part L_0x7face503a1c8, 2, 1;
L_0x29545f0 .part RS_0x7face50c6198, 11, 1;
L_0x2954750 .part L_0x2934910, 11, 1;
L_0x293f110 .part L_0x2990030, 11, 1;
L_0x2952300 .part L_0x7face503a1c8, 0, 1;
L_0x29523a0 .part L_0x7face503a1c8, 1, 1;
L_0x2952440 .part L_0x7face503a1c8, 2, 1;
L_0x29570f0 .part RS_0x7face50c6198, 12, 1;
L_0x2957250 .part L_0x2934910, 12, 1;
L_0x2954f60 .part L_0x2990030, 12, 1;
L_0x2954ba0 .part L_0x7face503a1c8, 0, 1;
L_0x2954c40 .part L_0x7face503a1c8, 1, 1;
L_0x2957670 .part L_0x7face503a1c8, 2, 1;
L_0x2959aa0 .part RS_0x7face50c6198, 13, 1;
L_0x2959c00 .part L_0x2934910, 13, 1;
L_0x2957710 .part L_0x2990030, 13, 1;
L_0x29577b0 .part L_0x7face503a1c8, 0, 1;
L_0x2957850 .part L_0x7face503a1c8, 1, 1;
L_0x29578f0 .part L_0x7face503a1c8, 2, 1;
L_0x295c490 .part RS_0x7face50c6198, 14, 1;
L_0x295c5f0 .part L_0x2934910, 14, 1;
L_0x295a2b0 .part L_0x2990030, 14, 1;
L_0x2959e40 .part L_0x7face503a1c8, 0, 1;
L_0x2959ee0 .part L_0x7face503a1c8, 1, 1;
L_0x2959f80 .part L_0x7face503a1c8, 2, 1;
L_0x295eeb0 .part RS_0x7face50c6198, 15, 1;
L_0x295f010 .part L_0x2934910, 15, 1;
L_0x295ccd0 .part L_0x2990030, 15, 1;
L_0x2949e30 .part L_0x7face503a1c8, 0, 1;
L_0x2949ed0 .part L_0x7face503a1c8, 1, 1;
L_0x295f4c0 .part L_0x7face503a1c8, 2, 1;
L_0x2961a20 .part RS_0x7face50c6198, 16, 1;
L_0x2961b80 .part L_0x2934910, 16, 1;
L_0x295f560 .part L_0x2990030, 16, 1;
L_0x295f600 .part L_0x7face503a1c8, 0, 1;
L_0x295f6a0 .part L_0x7face503a1c8, 1, 1;
L_0x295f740 .part L_0x7face503a1c8, 2, 1;
L_0x2964400 .part RS_0x7face50c6198, 17, 1;
L_0x2964560 .part L_0x2934910, 17, 1;
L_0x2962270 .part L_0x2990030, 17, 1;
L_0x2961dc0 .part L_0x7face503a1c8, 0, 1;
L_0x2961e60 .part L_0x7face503a1c8, 1, 1;
L_0x2961f00 .part L_0x7face503a1c8, 2, 1;
L_0x2966eb0 .part RS_0x7face50c6198, 18, 1;
L_0x2967010 .part L_0x2934910, 18, 1;
L_0x2964c30 .part L_0x2990030, 18, 1;
L_0x29647a0 .part L_0x7face503a1c8, 0, 1;
L_0x2964840 .part L_0x7face503a1c8, 1, 1;
L_0x29648e0 .part L_0x7face503a1c8, 2, 1;
L_0x29698b0 .part RS_0x7face50c6198, 19, 1;
L_0x2969a10 .part L_0x2934910, 19, 1;
L_0x29671c0 .part L_0x2990030, 19, 1;
L_0x2967260 .part L_0x7face503a1c8, 0, 1;
L_0x2967300 .part L_0x7face503a1c8, 1, 1;
L_0x29673a0 .part L_0x7face503a1c8, 2, 1;
L_0x296c2e0 .part RS_0x7face50c6198, 20, 1;
L_0x296c440 .part L_0x2934910, 20, 1;
L_0x2969bc0 .part L_0x2990030, 20, 1;
L_0x2969c60 .part L_0x7face503a1c8, 0, 1;
L_0x2969d00 .part L_0x7face503a1c8, 1, 1;
L_0x2969da0 .part L_0x7face503a1c8, 2, 1;
L_0x296ecf0 .part RS_0x7face50c6198, 21, 1;
L_0x296ee50 .part L_0x2934910, 21, 1;
L_0x296c5f0 .part L_0x2990030, 21, 1;
L_0x296c690 .part L_0x7face503a1c8, 0, 1;
L_0x296c730 .part L_0x7face503a1c8, 1, 1;
L_0x296c7d0 .part L_0x7face503a1c8, 2, 1;
L_0x2971b40 .part RS_0x7face50c6198, 22, 1;
L_0x2971ca0 .part L_0x2934910, 22, 1;
L_0x2951eb0 .part L_0x2990030, 22, 1;
L_0x2951f50 .part L_0x7face503a1c8, 0, 1;
L_0x2951ff0 .part L_0x7face503a1c8, 1, 1;
L_0x2952090 .part L_0x7face503a1c8, 2, 1;
L_0x2974620 .part RS_0x7face50c6198, 23, 1;
L_0x2923950 .part L_0x2934910, 23, 1;
L_0x2972300 .part L_0x2990030, 23, 1;
L_0x2923b90 .part L_0x7face503a1c8, 0, 1;
L_0x2923c30 .part L_0x7face503a1c8, 1, 1;
L_0x2971e50 .part L_0x7face503a1c8, 2, 1;
L_0x2977450 .part RS_0x7face50c6198, 24, 1;
L_0x29775b0 .part L_0x2934910, 24, 1;
L_0x2974f90 .part L_0x2990030, 24, 1;
L_0x2975030 .part L_0x7face503a1c8, 0, 1;
L_0x29750d0 .part L_0x7face503a1c8, 1, 1;
L_0x2975170 .part L_0x7face503a1c8, 2, 1;
L_0x2979f40 .part RS_0x7face50c6198, 25, 1;
L_0x297a0a0 .part L_0x2934910, 25, 1;
L_0x2977c70 .part L_0x2990030, 25, 1;
L_0x29777f0 .part L_0x7face503a1c8, 0, 1;
L_0x2977890 .part L_0x7face503a1c8, 1, 1;
L_0x2977930 .part L_0x7face503a1c8, 2, 1;
L_0x297c9b0 .part RS_0x7face50c6198, 26, 1;
L_0x297cb10 .part L_0x2934910, 26, 1;
L_0x297a250 .part L_0x2990030, 26, 1;
L_0x297a2f0 .part L_0x7face503a1c8, 0, 1;
L_0x297a390 .part L_0x7face503a1c8, 1, 1;
L_0x297a430 .part L_0x7face503a1c8, 2, 1;
L_0x297f450 .part RS_0x7face50c6198, 27, 1;
L_0x297f5b0 .part L_0x2934910, 27, 1;
L_0x2954900 .part L_0x2990030, 27, 1;
L_0x29549a0 .part L_0x7face503a1c8, 0, 1;
L_0x2954a40 .part L_0x7face503a1c8, 1, 1;
L_0x297ccc0 .part L_0x7face503a1c8, 2, 1;
L_0x2982110 .part RS_0x7face50c6198, 28, 1;
L_0x2982270 .part L_0x2934910, 28, 1;
L_0x297fb70 .part L_0x2990030, 28, 1;
L_0x297fc10 .part L_0x7face503a1c8, 0, 1;
L_0x297fcb0 .part L_0x7face503a1c8, 1, 1;
L_0x297fd50 .part L_0x7face503a1c8, 2, 1;
L_0x2984b00 .part RS_0x7face50c6198, 29, 1;
L_0x2984c60 .part L_0x2934910, 29, 1;
L_0x2984e10 .part L_0x2990030, 29, 1;
L_0x2984f40 .part L_0x7face503a1c8, 0, 1;
L_0x2982420 .part L_0x7face503a1c8, 1, 1;
L_0x29824c0 .part L_0x7face503a1c8, 2, 1;
L_0x2987660 .part RS_0x7face50c6198, 30, 1;
L_0x29877c0 .part L_0x2934910, 30, 1;
L_0x2984fe0 .part L_0x2990030, 30, 1;
L_0x2985080 .part L_0x7face503a1c8, 0, 1;
L_0x2985120 .part L_0x7face503a1c8, 1, 1;
L_0x29851c0 .part L_0x7face503a1c8, 2, 1;
LS_0x298a120_0_0 .concat8 [ 1 1 1 1], L_0x2936b40, L_0x29394f0, L_0x293bf70, L_0x293ea10;
LS_0x298a120_0_4 .concat8 [ 1 1 1 1], L_0x2941530, L_0x2943fd0, L_0x2946ba0, L_0x29495f0;
LS_0x298a120_0_8 .concat8 [ 1 1 1 1], L_0x294c110, L_0x294eb70, L_0x29515e0, L_0x2954200;
LS_0x298a120_0_12 .concat8 [ 1 1 1 1], L_0x2956d00, L_0x29596b0, L_0x295c0a0, L_0x295eac0;
LS_0x298a120_0_16 .concat8 [ 1 1 1 1], L_0x2961630, L_0x2964010, L_0x2966ac0, L_0x29694c0;
LS_0x298a120_0_20 .concat8 [ 1 1 1 1], L_0x296bef0, L_0x296e900, L_0x2971750, L_0x2974230;
LS_0x298a120_0_24 .concat8 [ 1 1 1 1], L_0x2977060, L_0x2979b50, L_0x297c5c0, L_0x297f060;
LS_0x298a120_0_28 .concat8 [ 1 1 1 1], L_0x2981d20, L_0x2984710, L_0x2987270, L_0x2989d30;
LS_0x298a120_1_0 .concat8 [ 4 4 4 4], LS_0x298a120_0_0, LS_0x298a120_0_4, LS_0x298a120_0_8, LS_0x298a120_0_12;
LS_0x298a120_1_4 .concat8 [ 4 4 4 4], LS_0x298a120_0_16, LS_0x298a120_0_20, LS_0x298a120_0_24, LS_0x298a120_0_28;
L_0x298a120 .concat8 [ 16 16 0 0], LS_0x298a120_1_0, LS_0x298a120_1_4;
L_0x298ad40 .part RS_0x7face50c6198, 31, 1;
L_0x2987970 .part L_0x2934910, 31, 1;
L_0x2987b20 .part L_0x2990030, 31, 1;
L_0x295c830 .part L_0x7face503a1c8, 0, 1;
L_0x295c8d0 .part L_0x7face503a1c8, 1, 1;
L_0x295c970 .part L_0x7face503a1c8, 2, 1;
L_0x2987c50 .part L_0x298a120, 0, 1;
L_0x2987e00 .part L_0x298a120, 1, 1;
L_0x298ade0 .part L_0x298a120, 2, 1;
L_0x298b0d0 .part L_0x298a120, 3, 1;
L_0x298b280 .part L_0x298a120, 4, 1;
L_0x298be90 .part L_0x298a120, 5, 1;
L_0x298c0b0 .part L_0x298a120, 6, 1;
L_0x298b8f0 .part L_0x298a120, 7, 1;
L_0x298bb10 .part L_0x298a120, 8, 1;
L_0x298bd80 .part L_0x298a120, 9, 1;
L_0x298ca90 .part L_0x298a120, 10, 1;
L_0x298c3e0 .part L_0x298a120, 11, 1;
L_0x298c600 .part L_0x298a120, 12, 1;
L_0x298c820 .part L_0x298a120, 13, 1;
L_0x298d330 .part L_0x298a120, 14, 1;
L_0x298b7e0 .part L_0x298a120, 15, 1;
L_0x298cec0 .part L_0x298a120, 16, 1;
L_0x298d0e0 .part L_0x298a120, 17, 1;
L_0x298de00 .part L_0x298a120, 18, 1;
L_0x298d760 .part L_0x298a120, 19, 1;
L_0x298d980 .part L_0x298a120, 20, 1;
L_0x298dba0 .part L_0x298a120, 21, 1;
L_0x298e6e0 .part L_0x298a120, 22, 1;
L_0x298e020 .part L_0x298a120, 23, 1;
L_0x298e240 .part L_0x298a120, 24, 1;
L_0x298e460 .part L_0x298a120, 25, 1;
L_0x298ef70 .part L_0x298a120, 26, 1;
L_0x298e900 .part L_0x298a120, 27, 1;
L_0x298eb20 .part L_0x298a120, 28, 1;
L_0x298ed40 .part L_0x298a120, 29, 1;
L_0x298f820 .part L_0x298a120, 30, 1;
LS_0x298d490_0_0 .concat8 [ 1 1 1 1], L_0x295ca10, L_0x2987cf0, L_0x2987ea0, L_0x298afd0;
LS_0x298d490_0_4 .concat8 [ 1 1 1 1], L_0x298b1c0, L_0x298be20, L_0x298bff0, L_0x298af40;
LS_0x298d490_0_8 .concat8 [ 1 1 1 1], L_0x298ba50, L_0x298bc70, L_0x298c9d0, L_0x298c320;
LS_0x298d490_0_12 .concat8 [ 1 1 1 1], L_0x298c540, L_0x298c760, L_0x298d270, L_0x298c210;
LS_0x298d490_0_16 .concat8 [ 1 1 1 1], L_0x298ce00, L_0x298d020, L_0x298dd40, L_0x298d6a0;
LS_0x298d490_0_20 .concat8 [ 1 1 1 1], L_0x298d8c0, L_0x298dae0, L_0x298e620, L_0x298df60;
LS_0x298d490_0_24 .concat8 [ 1 1 1 1], L_0x298e180, L_0x298e3a0, L_0x298e500, L_0x298e840;
LS_0x298d490_0_28 .concat8 [ 1 1 1 1], L_0x298ea60, L_0x298ec80, L_0x298eea0, L_0x2990770;
LS_0x298d490_1_0 .concat8 [ 4 4 4 4], LS_0x298d490_0_0, LS_0x298d490_0_4, LS_0x298d490_0_8, LS_0x298d490_0_12;
LS_0x298d490_1_4 .concat8 [ 4 4 4 4], LS_0x298d490_0_16, LS_0x298d490_0_20, LS_0x298d490_0_24, LS_0x298d490_0_28;
L_0x298d490 .concat8 [ 16 16 0 0], LS_0x298d490_1_0, LS_0x298d490_1_4;
L_0x298cc40 .part L_0x298a120, 31, 1;
L_0x298fde0 .part L_0x7face503a1c8, 0, 1;
L_0x298ff40 .part L_0x7face503a1c8, 0, 1;
LS_0x2990030_0_0 .concat8 [ 1 1 1 1], L_0x29901f0, L_0x29357a0, L_0x2938140, L_0x293aba0;
LS_0x2990030_0_4 .concat8 [ 1 1 1 1], L_0x293d610, L_0x29400e0, L_0x2942b80, L_0x2945700;
LS_0x2990030_0_8 .concat8 [ 1 1 1 1], L_0x2948240, L_0x294ad60, L_0x294d7c0, L_0x2950230;
LS_0x2990030_0_12 .concat8 [ 1 1 1 1], L_0x2952dd0, L_0x2955900, L_0x2958300, L_0x295aca0;
LS_0x2990030_0_16 .concat8 [ 1 1 1 1], L_0x295d6c0, L_0x29601e0, L_0x2962c60, L_0x2965620;
LS_0x2990030_0_20 .concat8 [ 1 1 1 1], L_0x2968110, L_0x296ab40, L_0x296d550, L_0x29702b0;
LS_0x2990030_0_24 .concat8 [ 1 1 1 1], L_0x2972d40, L_0x2975c10, L_0x29786b0, L_0x297b170;
LS_0x2990030_0_28 .concat8 [ 1 1 1 1], L_0x297dc10, L_0x29808d0, L_0x2983380, L_0x2985dd0;
LS_0x2990030_0_32 .concat8 [ 1 0 0 0], L_0x2988890;
LS_0x2990030_1_0 .concat8 [ 4 4 4 4], LS_0x2990030_0_0, LS_0x2990030_0_4, LS_0x2990030_0_8, LS_0x2990030_0_12;
LS_0x2990030_1_4 .concat8 [ 4 4 4 4], LS_0x2990030_0_16, LS_0x2990030_0_20, LS_0x2990030_0_24, LS_0x2990030_0_28;
LS_0x2990030_1_8 .concat8 [ 1 0 0 0], LS_0x2990030_0_32;
L_0x2990030 .concat8 [ 16 16 1 0], LS_0x2990030_1_0, LS_0x2990030_1_4, LS_0x2990030_1_8;
L_0x2991370 .part L_0x2990030, 32, 1;
L_0x2990c40 .part L_0x2990030, 32, 1;
L_0x2992260 .part RS_0x7face50c6198, 31, 1;
L_0x29914d0 .part L_0x2934910, 31, 1;
L_0x29915c0 .part L_0x298a120, 31, 1;
L_0x29916b0 .part L_0x7face503a1c8, 2, 1;
L_0x2991a70 .part L_0x7face503a1c8, 0, 1;
L_0x2992b30 .part L_0x7face503a1c8, 1, 1;
L_0x2992ee0 .part L_0x298a120, 31, 1;
L_0x29923c0 .part/pv L_0x2992460, 0, 1, 32;
L_0x29925c0 .part L_0x298a120, 0, 1;
S_0x2796e50 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2790440 .param/l "i" 0 3 165, +C4<00>;
S_0x2796a70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2796e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2934ad0/d .functor AND 1, L_0x2936f30, L_0x2937090, C4<1>, C4<1>;
L_0x2934ad0 .delay 1 (40,40,40) L_0x2934ad0/d;
L_0x2934b90/d .functor NAND 1, L_0x2936f30, L_0x2937090, C4<1>, C4<1>;
L_0x2934b90 .delay 1 (20,20,20) L_0x2934b90/d;
L_0x2934cf0/d .functor OR 1, L_0x2936f30, L_0x2937090, C4<0>, C4<0>;
L_0x2934cf0 .delay 1 (40,40,40) L_0x2934cf0/d;
L_0x2934e80/d .functor NOR 1, L_0x2936f30, L_0x2937090, C4<0>, C4<0>;
L_0x2934e80 .delay 1 (20,20,20) L_0x2934e80/d;
L_0x2934f40/d .functor XOR 1, L_0x2936f30, L_0x2937090, C4<0>, C4<0>;
L_0x2934f40 .delay 1 (40,40,40) L_0x2934f40/d;
L_0x2935950/d .functor NOT 1, L_0x29372d0, C4<0>, C4<0>, C4<0>;
L_0x2935950 .delay 1 (10,10,10) L_0x2935950/d;
L_0x2935ab0/d .functor NOT 1, L_0x2937370, C4<0>, C4<0>, C4<0>;
L_0x2935ab0 .delay 1 (10,10,10) L_0x2935ab0/d;
L_0x2935b70/d .functor NOT 1, L_0x2937410, C4<0>, C4<0>, C4<0>;
L_0x2935b70 .delay 1 (10,10,10) L_0x2935b70/d;
L_0x2935d20/d .functor AND 1, L_0x29352c0, L_0x2935950, L_0x2935ab0, L_0x2935b70;
L_0x2935d20 .delay 1 (80,80,80) L_0x2935d20/d;
L_0x2935ed0/d .functor AND 1, L_0x29352c0, L_0x29372d0, L_0x2935ab0, L_0x2935b70;
L_0x2935ed0 .delay 1 (80,80,80) L_0x2935ed0/d;
L_0x29360e0/d .functor AND 1, L_0x2934f40, L_0x2935950, L_0x2937370, L_0x2935b70;
L_0x29360e0 .delay 1 (80,80,80) L_0x29360e0/d;
L_0x29362c0/d .functor AND 1, L_0x29352c0, L_0x29372d0, L_0x2937370, L_0x2935b70;
L_0x29362c0 .delay 1 (80,80,80) L_0x29362c0/d;
L_0x2936490/d .functor AND 1, L_0x2934ad0, L_0x2935950, L_0x2935ab0, L_0x2937410;
L_0x2936490 .delay 1 (80,80,80) L_0x2936490/d;
L_0x2936620/d .functor AND 1, L_0x2934b90, L_0x29372d0, L_0x2935ab0, L_0x2937410;
L_0x2936620 .delay 1 (80,80,80) L_0x2936620/d;
L_0x2936420/d .functor AND 1, L_0x2934e80, L_0x2935950, L_0x2937370, L_0x2937410;
L_0x2936420 .delay 1 (80,80,80) L_0x2936420/d;
L_0x29369a0/d .functor AND 1, L_0x2934cf0, L_0x29372d0, L_0x2937370, L_0x2937410;
L_0x29369a0 .delay 1 (80,80,80) L_0x29369a0/d;
L_0x2936b40/0/0 .functor OR 1, L_0x2935d20, L_0x2935ed0, L_0x29360e0, L_0x2936490;
L_0x2936b40/0/4 .functor OR 1, L_0x2936620, L_0x2936420, L_0x29369a0, L_0x29362c0;
L_0x2936b40/d .functor OR 1, L_0x2936b40/0/0, L_0x2936b40/0/4, C4<0>, C4<0>;
L_0x2936b40 .delay 1 (160,160,160) L_0x2936b40/d;
v0x26acf30_0 .net "a", 0 0, L_0x2936f30;  1 drivers
v0x25d7a10_0 .net "addSub", 0 0, L_0x29352c0;  1 drivers
v0x26c5520_0 .net "andRes", 0 0, L_0x2934ad0;  1 drivers
v0x279bb50_0 .net "b", 0 0, L_0x2937090;  1 drivers
v0x2790270_0 .net "carryIn", 0 0, L_0x2934db0;  1 drivers
v0x2790310_0 .net "carryOut", 0 0, L_0x29357a0;  1 drivers
v0x278a4a0_0 .net "initialResult", 0 0, L_0x2936b40;  1 drivers
v0x278a540_0 .net "isAdd", 0 0, L_0x2935d20;  1 drivers
v0x27846a0_0 .net "isAnd", 0 0, L_0x2936490;  1 drivers
v0x276d180_0 .net "isNand", 0 0, L_0x2936620;  1 drivers
v0x276d220_0 .net "isNor", 0 0, L_0x2936420;  1 drivers
v0x27673b0_0 .net "isOr", 0 0, L_0x29369a0;  1 drivers
v0x2767450_0 .net "isSLT", 0 0, L_0x29362c0;  1 drivers
v0x274fe50_0 .net "isSub", 0 0, L_0x2935ed0;  1 drivers
v0x274a080_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x27445d0_0 .net "isXor", 0 0, L_0x29360e0;  1 drivers
v0x2744670_0 .net "nandRes", 0 0, L_0x2934b90;  1 drivers
v0x272cd30_0 .net "norRes", 0 0, L_0x2934e80;  1 drivers
v0x272cdd0_0 .net "orRes", 0 0, L_0x2934cf0;  1 drivers
v0x2726f30_0 .net "s0", 0 0, L_0x29372d0;  1 drivers
v0x27100c0_0 .net "s0inv", 0 0, L_0x2935950;  1 drivers
v0x270fd90_0 .net "s1", 0 0, L_0x2937370;  1 drivers
v0x270fa80_0 .net "s1inv", 0 0, L_0x2935ab0;  1 drivers
v0x270a2f0_0 .net "s2", 0 0, L_0x2937410;  1 drivers
v0x2709fc0_0 .net "s2inv", 0 0, L_0x2935b70;  1 drivers
v0x2709cb0_0 .net "xorRes", 0 0, L_0x2934f40;  1 drivers
S_0x277f7d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2796a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29350a0/d .functor XOR 1, L_0x2937090, L_0x298cce0, C4<0>, C4<0>;
L_0x29350a0 .delay 1 (40,40,40) L_0x29350a0/d;
L_0x2935160/d .functor XOR 1, L_0x2936f30, L_0x29350a0, C4<0>, C4<0>;
L_0x2935160 .delay 1 (40,40,40) L_0x2935160/d;
L_0x29352c0/d .functor XOR 1, L_0x2935160, L_0x2934db0, C4<0>, C4<0>;
L_0x29352c0 .delay 1 (40,40,40) L_0x29352c0/d;
L_0x29354c0/d .functor AND 1, L_0x2936f30, L_0x29350a0, C4<1>, C4<1>;
L_0x29354c0 .delay 1 (40,40,40) L_0x29354c0/d;
L_0x2935730/d .functor AND 1, L_0x2935160, L_0x2934db0, C4<1>, C4<1>;
L_0x2935730 .delay 1 (40,40,40) L_0x2935730/d;
L_0x29357a0/d .functor OR 1, L_0x29354c0, L_0x2935730, C4<0>, C4<0>;
L_0x29357a0 .delay 1 (40,40,40) L_0x29357a0/d;
v0x26af300_0 .net "AandB", 0 0, L_0x29354c0;  1 drivers
v0x26b76b0_0 .net "BxorSub", 0 0, L_0x29350a0;  1 drivers
v0x26b6b10_0 .net "a", 0 0, L_0x2936f30;  alias, 1 drivers
v0x26b5f70_0 .net "b", 0 0, L_0x2937090;  alias, 1 drivers
v0x26b53d0_0 .net "carryin", 0 0, L_0x2934db0;  alias, 1 drivers
v0x26b4830_0 .net "carryout", 0 0, L_0x29357a0;  alias, 1 drivers
v0x26b3c90_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26b30f0_0 .net "res", 0 0, L_0x29352c0;  alias, 1 drivers
v0x26b2590_0 .net "xAorB", 0 0, L_0x2935160;  1 drivers
v0x26b1a00_0 .net "xAorBandCin", 0 0, L_0x2935730;  1 drivers
S_0x277f3f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26b6050 .param/l "i" 0 3 165, +C4<01>;
S_0x2779ab0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x277f3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2936fd0/d .functor AND 1, L_0x29398e0, L_0x2939a40, C4<1>, C4<1>;
L_0x2936fd0 .delay 1 (40,40,40) L_0x2936fd0/d;
L_0x29375a0/d .functor NAND 1, L_0x29398e0, L_0x2939a40, C4<1>, C4<1>;
L_0x29375a0 .delay 1 (20,20,20) L_0x29375a0/d;
L_0x2936720/d .functor OR 1, L_0x29398e0, L_0x2939a40, C4<0>, C4<0>;
L_0x2936720 .delay 1 (40,40,40) L_0x2936720/d;
L_0x2937820/d .functor NOR 1, L_0x29398e0, L_0x2939a40, C4<0>, C4<0>;
L_0x2937820 .delay 1 (20,20,20) L_0x2937820/d;
L_0x29378e0/d .functor XOR 1, L_0x29398e0, L_0x2939a40, C4<0>, C4<0>;
L_0x29378e0 .delay 1 (40,40,40) L_0x29378e0/d;
L_0x2938340/d .functor NOT 1, L_0x2939c80, C4<0>, C4<0>, C4<0>;
L_0x2938340 .delay 1 (10,10,10) L_0x2938340/d;
L_0x29384a0/d .functor NOT 1, L_0x2939db0, C4<0>, C4<0>, C4<0>;
L_0x29384a0 .delay 1 (10,10,10) L_0x29384a0/d;
L_0x2938560/d .functor NOT 1, L_0x2939e50, C4<0>, C4<0>, C4<0>;
L_0x2938560 .delay 1 (10,10,10) L_0x2938560/d;
L_0x2938710/d .functor AND 1, L_0x2937c60, L_0x2938340, L_0x29384a0, L_0x2938560;
L_0x2938710 .delay 1 (80,80,80) L_0x2938710/d;
L_0x29388c0/d .functor AND 1, L_0x2937c60, L_0x2939c80, L_0x29384a0, L_0x2938560;
L_0x29388c0 .delay 1 (80,80,80) L_0x29388c0/d;
L_0x2938ad0/d .functor AND 1, L_0x29378e0, L_0x2938340, L_0x2939db0, L_0x2938560;
L_0x2938ad0 .delay 1 (80,80,80) L_0x2938ad0/d;
L_0x2938cb0/d .functor AND 1, L_0x2937c60, L_0x2939c80, L_0x2939db0, L_0x2938560;
L_0x2938cb0 .delay 1 (80,80,80) L_0x2938cb0/d;
L_0x2938e80/d .functor AND 1, L_0x2936fd0, L_0x2938340, L_0x29384a0, L_0x2939e50;
L_0x2938e80 .delay 1 (80,80,80) L_0x2938e80/d;
L_0x2939010/d .functor AND 1, L_0x29375a0, L_0x2939c80, L_0x29384a0, L_0x2939e50;
L_0x2939010 .delay 1 (80,80,80) L_0x2939010/d;
L_0x2938e10/d .functor AND 1, L_0x2937820, L_0x2938340, L_0x2939db0, L_0x2939e50;
L_0x2938e10 .delay 1 (80,80,80) L_0x2938e10/d;
L_0x29393a0/d .functor AND 1, L_0x2936720, L_0x2939c80, L_0x2939db0, L_0x2939e50;
L_0x29393a0 .delay 1 (80,80,80) L_0x29393a0/d;
L_0x29394f0/0/0 .functor OR 1, L_0x2938710, L_0x29388c0, L_0x2938ad0, L_0x2938e80;
L_0x29394f0/0/4 .functor OR 1, L_0x2939010, L_0x2938e10, L_0x29393a0, L_0x2938cb0;
L_0x29394f0/d .functor OR 1, L_0x29394f0/0/0, L_0x29394f0/0/4, C4<0>, C4<0>;
L_0x29394f0 .delay 1 (160,160,160) L_0x29394f0/d;
v0x2548d30_0 .net "a", 0 0, L_0x29398e0;  1 drivers
v0x2542f30_0 .net "addSub", 0 0, L_0x2937c60;  1 drivers
v0x2542fd0_0 .net "andRes", 0 0, L_0x2936fd0;  1 drivers
v0x253d120_0 .net "b", 0 0, L_0x2939a40;  1 drivers
v0x253d1c0_0 .net "carryIn", 0 0, L_0x2937750;  1 drivers
v0x2525b80_0 .net "carryOut", 0 0, L_0x2938140;  1 drivers
v0x251fd80_0 .net "initialResult", 0 0, L_0x29394f0;  1 drivers
v0x251fe20_0 .net "isAdd", 0 0, L_0x2938710;  1 drivers
v0x251a2d0_0 .net "isAnd", 0 0, L_0x2938e80;  1 drivers
v0x251a370_0 .net "isNand", 0 0, L_0x2939010;  1 drivers
v0x2519fc0_0 .net "isNor", 0 0, L_0x2938e10;  1 drivers
v0x251a060_0 .net "isOr", 0 0, L_0x29393a0;  1 drivers
v0x25087d0_0 .net "isSLT", 0 0, L_0x2938cb0;  1 drivers
v0x25029d0_0 .net "isSub", 0 0, L_0x29388c0;  1 drivers
v0x2686ef0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2686f90_0 .net "isXor", 0 0, L_0x2938ad0;  1 drivers
v0x2681440_0 .net "nandRes", 0 0, L_0x29375a0;  1 drivers
v0x26814e0_0 .net "norRes", 0 0, L_0x2937820;  1 drivers
v0x266fd10_0 .net "orRes", 0 0, L_0x2936720;  1 drivers
v0x266fa00_0 .net "s0", 0 0, L_0x2939c80;  1 drivers
v0x266a290_0 .net "s0inv", 0 0, L_0x2938340;  1 drivers
v0x2669f60_0 .net "s1", 0 0, L_0x2939db0;  1 drivers
v0x2669c50_0 .net "s1inv", 0 0, L_0x29384a0;  1 drivers
v0x2664120_0 .net "s2", 0 0, L_0x2939e50;  1 drivers
v0x2663e10_0 .net "s2inv", 0 0, L_0x2938560;  1 drivers
v0x264cfb0_0 .net "xorRes", 0 0, L_0x29378e0;  1 drivers
S_0x27796d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2779ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2937a40/d .functor XOR 1, L_0x2939a40, L_0x298cce0, C4<0>, C4<0>;
L_0x2937a40 .delay 1 (40,40,40) L_0x2937a40/d;
L_0x2937b00/d .functor XOR 1, L_0x29398e0, L_0x2937a40, C4<0>, C4<0>;
L_0x2937b00 .delay 1 (40,40,40) L_0x2937b00/d;
L_0x2937c60/d .functor XOR 1, L_0x2937b00, L_0x2937750, C4<0>, C4<0>;
L_0x2937c60 .delay 1 (40,40,40) L_0x2937c60/d;
L_0x2937e60/d .functor AND 1, L_0x29398e0, L_0x2937a40, C4<1>, C4<1>;
L_0x2937e60 .delay 1 (40,40,40) L_0x2937e60/d;
L_0x29380d0/d .functor AND 1, L_0x2937b00, L_0x2937750, C4<1>, C4<1>;
L_0x29380d0 .delay 1 (40,40,40) L_0x29380d0/d;
L_0x2938140/d .functor OR 1, L_0x2937e60, L_0x29380d0, C4<0>, C4<0>;
L_0x2938140 .delay 1 (40,40,40) L_0x2938140/d;
v0x2703f10_0 .net "AandB", 0 0, L_0x2937e60;  1 drivers
v0x25a6520_0 .net "BxorSub", 0 0, L_0x2937a40;  1 drivers
v0x25a0750_0 .net "a", 0 0, L_0x29398e0;  alias, 1 drivers
v0x25a07f0_0 .net "b", 0 0, L_0x2939a40;  alias, 1 drivers
v0x25891d0_0 .net "carryin", 0 0, L_0x2937750;  alias, 1 drivers
v0x2583400_0 .net "carryout", 0 0, L_0x2938140;  alias, 1 drivers
v0x257d600_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25660e0_0 .net "res", 0 0, L_0x2937c60;  alias, 1 drivers
v0x2560310_0 .net "xAorB", 0 0, L_0x2937b00;  1 drivers
v0x255a860_0 .net "xAorBandCin", 0 0, L_0x29380d0;  1 drivers
S_0x2773d90 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2525c50 .param/l "i" 0 3 165, +C4<010>;
S_0x27739b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2773d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2939ef0/d .functor AND 1, L_0x293c360, L_0x293c4c0, C4<1>, C4<1>;
L_0x2939ef0 .delay 1 (40,40,40) L_0x2939ef0/d;
L_0x293a000/d .functor NAND 1, L_0x293c360, L_0x293c4c0, C4<1>, C4<1>;
L_0x293a000 .delay 1 (20,20,20) L_0x293a000/d;
L_0x2939200/d .functor OR 1, L_0x293c360, L_0x293c4c0, C4<0>, C4<0>;
L_0x2939200 .delay 1 (40,40,40) L_0x2939200/d;
L_0x293a280/d .functor NOR 1, L_0x293c360, L_0x293c4c0, C4<0>, C4<0>;
L_0x293a280 .delay 1 (20,20,20) L_0x293a280/d;
L_0x293a340/d .functor XOR 1, L_0x293c360, L_0x293c4c0, C4<0>, C4<0>;
L_0x293a340 .delay 1 (40,40,40) L_0x293a340/d;
L_0x293ada0/d .functor NOT 1, L_0x293c700, C4<0>, C4<0>, C4<0>;
L_0x293ada0 .delay 1 (10,10,10) L_0x293ada0/d;
L_0x293af00/d .functor NOT 1, L_0x293c830, C4<0>, C4<0>, C4<0>;
L_0x293af00 .delay 1 (10,10,10) L_0x293af00/d;
L_0x293afc0/d .functor NOT 1, L_0x293c9e0, C4<0>, C4<0>, C4<0>;
L_0x293afc0 .delay 1 (10,10,10) L_0x293afc0/d;
L_0x293b170/d .functor AND 1, L_0x293a6c0, L_0x293ada0, L_0x293af00, L_0x293afc0;
L_0x293b170 .delay 1 (80,80,80) L_0x293b170/d;
L_0x293b320/d .functor AND 1, L_0x293a6c0, L_0x293c700, L_0x293af00, L_0x293afc0;
L_0x293b320 .delay 1 (80,80,80) L_0x293b320/d;
L_0x293b530/d .functor AND 1, L_0x293a340, L_0x293ada0, L_0x293c830, L_0x293afc0;
L_0x293b530 .delay 1 (80,80,80) L_0x293b530/d;
L_0x293b710/d .functor AND 1, L_0x293a6c0, L_0x293c700, L_0x293c830, L_0x293afc0;
L_0x293b710 .delay 1 (80,80,80) L_0x293b710/d;
L_0x293b870/d .functor AND 1, L_0x2939ef0, L_0x293ada0, L_0x293af00, L_0x293c9e0;
L_0x293b870 .delay 1 (80,80,80) L_0x293b870/d;
L_0x293ba50/d .functor AND 1, L_0x293a000, L_0x293c700, L_0x293af00, L_0x293c9e0;
L_0x293ba50 .delay 1 (80,80,80) L_0x293ba50/d;
L_0x293bc40/d .functor AND 1, L_0x293a280, L_0x293ada0, L_0x293c830, L_0x293c9e0;
L_0x293bc40 .delay 1 (80,80,80) L_0x293bc40/d;
L_0x293bdd0/d .functor AND 1, L_0x2939200, L_0x293c700, L_0x293c830, L_0x293c9e0;
L_0x293bdd0 .delay 1 (80,80,80) L_0x293bdd0/d;
L_0x293bf70/0/0 .functor OR 1, L_0x293b170, L_0x293b320, L_0x293b530, L_0x293b870;
L_0x293bf70/0/4 .functor OR 1, L_0x293ba50, L_0x293bc40, L_0x293bdd0, L_0x293b710;
L_0x293bf70/d .functor OR 1, L_0x293bf70/0/0, L_0x293bf70/0/4, C4<0>, C4<0>;
L_0x293bf70 .delay 1 (160,160,160) L_0x293bf70/d;
v0x2629bd0_0 .net "a", 0 0, L_0x293c360;  1 drivers
v0x26298c0_0 .net "addSub", 0 0, L_0x293a6c0;  1 drivers
v0x2624130_0 .net "andRes", 0 0, L_0x2939ef0;  1 drivers
v0x2623e00_0 .net "b", 0 0, L_0x293c4c0;  1 drivers
v0x2623af0_0 .net "carryIn", 0 0, L_0x293a1b0;  1 drivers
v0x2623b90_0 .net "carryOut", 0 0, L_0x293aba0;  1 drivers
v0x260cbb0_0 .net "initialResult", 0 0, L_0x293bf70;  1 drivers
v0x260cc50_0 .net "isAdd", 0 0, L_0x293b170;  1 drivers
v0x260c880_0 .net "isAnd", 0 0, L_0x293b870;  1 drivers
v0x260c920_0 .net "isNand", 0 0, L_0x293ba50;  1 drivers
v0x260c570_0 .net "isNor", 0 0, L_0x293bc40;  1 drivers
v0x260c610_0 .net "isOr", 0 0, L_0x293bdd0;  1 drivers
v0x2606de0_0 .net "isSLT", 0 0, L_0x293b710;  1 drivers
v0x2606e80_0 .net "isSub", 0 0, L_0x293b320;  1 drivers
v0x2606ab0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2606b50_0 .net "isXor", 0 0, L_0x293b530;  1 drivers
v0x26067a0_0 .net "nandRes", 0 0, L_0x293a000;  1 drivers
v0x2606840_0 .net "norRes", 0 0, L_0x293a280;  1 drivers
v0x2600960_0 .net "orRes", 0 0, L_0x2939200;  1 drivers
v0x25e9360_0 .net "s0", 0 0, L_0x293c700;  1 drivers
v0x25e3560_0 .net "s0inv", 0 0, L_0x293ada0;  1 drivers
v0x25ddab0_0 .net "s1", 0 0, L_0x293c830;  1 drivers
v0x25dd7a0_0 .net "s1inv", 0 0, L_0x293af00;  1 drivers
v0x24f7dd0_0 .net "s2", 0 0, L_0x293c9e0;  1 drivers
v0x24f7e90_0 .net "s2inv", 0 0, L_0x293afc0;  1 drivers
v0x25d2a50_0 .net "xorRes", 0 0, L_0x293a340;  1 drivers
S_0x275c730 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27739b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x293a4a0/d .functor XOR 1, L_0x293c4c0, L_0x298cce0, C4<0>, C4<0>;
L_0x293a4a0 .delay 1 (40,40,40) L_0x293a4a0/d;
L_0x293a560/d .functor XOR 1, L_0x293c360, L_0x293a4a0, C4<0>, C4<0>;
L_0x293a560 .delay 1 (40,40,40) L_0x293a560/d;
L_0x293a6c0/d .functor XOR 1, L_0x293a560, L_0x293a1b0, C4<0>, C4<0>;
L_0x293a6c0 .delay 1 (40,40,40) L_0x293a6c0/d;
L_0x293a8c0/d .functor AND 1, L_0x293c360, L_0x293a4a0, C4<1>, C4<1>;
L_0x293a8c0 .delay 1 (40,40,40) L_0x293a8c0/d;
L_0x293ab30/d .functor AND 1, L_0x293a560, L_0x293a1b0, C4<1>, C4<1>;
L_0x293ab30 .delay 1 (40,40,40) L_0x293ab30/d;
L_0x293aba0/d .functor OR 1, L_0x293a8c0, L_0x293ab30, C4<0>, C4<0>;
L_0x293aba0 .delay 1 (40,40,40) L_0x293aba0/d;
v0x264ca10_0 .net "AandB", 0 0, L_0x293a8c0;  1 drivers
v0x2647200_0 .net "BxorSub", 0 0, L_0x293a4a0;  1 drivers
v0x2646ed0_0 .net "a", 0 0, L_0x293c360;  alias, 1 drivers
v0x2646f70_0 .net "b", 0 0, L_0x293c4c0;  alias, 1 drivers
v0x2646bc0_0 .net "carryin", 0 0, L_0x293a1b0;  alias, 1 drivers
v0x26410a0_0 .net "carryout", 0 0, L_0x293aba0;  alias, 1 drivers
v0x2640d90_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2640e30_0 .net "res", 0 0, L_0x293a6c0;  alias, 1 drivers
v0x2629f00_0 .net "xAorB", 0 0, L_0x293a560;  1 drivers
v0x2629fa0_0 .net "xAorBandCin", 0 0, L_0x293ab30;  1 drivers
S_0x275c350 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x257d6a0 .param/l "i" 0 3 165, +C4<011>;
S_0x2756a10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x275c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2939980/d .functor AND 1, L_0x293ee00, L_0x293ef60, C4<1>, C4<1>;
L_0x2939980 .delay 1 (40,40,40) L_0x2939980/d;
L_0x270a0a0/d .functor NAND 1, L_0x293ee00, L_0x293ef60, C4<1>, C4<1>;
L_0x270a0a0 .delay 1 (20,20,20) L_0x270a0a0/d;
L_0x293cb20/d .functor OR 1, L_0x293ee00, L_0x293ef60, C4<0>, C4<0>;
L_0x293cb20 .delay 1 (40,40,40) L_0x293cb20/d;
L_0x293cd10/d .functor NOR 1, L_0x293ee00, L_0x293ef60, C4<0>, C4<0>;
L_0x293cd10 .delay 1 (20,20,20) L_0x293cd10/d;
L_0x293cdd0/d .functor XOR 1, L_0x293ee00, L_0x293ef60, C4<0>, C4<0>;
L_0x293cdd0 .delay 1 (40,40,40) L_0x293cdd0/d;
L_0x293d810/d .functor NOT 1, L_0x293f2d0, C4<0>, C4<0>, C4<0>;
L_0x293d810 .delay 1 (10,10,10) L_0x293d810/d;
L_0x293d970/d .functor NOT 1, L_0x293f220, C4<0>, C4<0>, C4<0>;
L_0x293d970 .delay 1 (10,10,10) L_0x293d970/d;
L_0x293da30/d .functor NOT 1, L_0x293f430, C4<0>, C4<0>, C4<0>;
L_0x293da30 .delay 1 (10,10,10) L_0x293da30/d;
L_0x293dbe0/d .functor AND 1, L_0x293d150, L_0x293d810, L_0x293d970, L_0x293da30;
L_0x293dbe0 .delay 1 (80,80,80) L_0x293dbe0/d;
L_0x293dd90/d .functor AND 1, L_0x293d150, L_0x293f2d0, L_0x293d970, L_0x293da30;
L_0x293dd90 .delay 1 (80,80,80) L_0x293dd90/d;
L_0x293dfa0/d .functor AND 1, L_0x293cdd0, L_0x293d810, L_0x293f220, L_0x293da30;
L_0x293dfa0 .delay 1 (80,80,80) L_0x293dfa0/d;
L_0x293e180/d .functor AND 1, L_0x293d150, L_0x293f2d0, L_0x293f220, L_0x293da30;
L_0x293e180 .delay 1 (80,80,80) L_0x293e180/d;
L_0x293e350/d .functor AND 1, L_0x2939980, L_0x293d810, L_0x293d970, L_0x293f430;
L_0x293e350 .delay 1 (80,80,80) L_0x293e350/d;
L_0x293e530/d .functor AND 1, L_0x270a0a0, L_0x293f2d0, L_0x293d970, L_0x293f430;
L_0x293e530 .delay 1 (80,80,80) L_0x293e530/d;
L_0x293e2e0/d .functor AND 1, L_0x293cd10, L_0x293d810, L_0x293f220, L_0x293f430;
L_0x293e2e0 .delay 1 (80,80,80) L_0x293e2e0/d;
L_0x293e8c0/d .functor AND 1, L_0x293cb20, L_0x293f2d0, L_0x293f220, L_0x293f430;
L_0x293e8c0 .delay 1 (80,80,80) L_0x293e8c0/d;
L_0x293ea10/0/0 .functor OR 1, L_0x293dbe0, L_0x293dd90, L_0x293dfa0, L_0x293e350;
L_0x293ea10/0/4 .functor OR 1, L_0x293e530, L_0x293e2e0, L_0x293e8c0, L_0x293e180;
L_0x293ea10/d .functor OR 1, L_0x293ea10/0/0, L_0x293ea10/0/4, C4<0>, C4<0>;
L_0x293ea10 .delay 1 (160,160,160) L_0x293ea10/d;
v0x24ed340_0 .net "a", 0 0, L_0x293ee00;  1 drivers
v0x24ecf00_0 .net "addSub", 0 0, L_0x293d150;  1 drivers
v0x279c400_0 .net "andRes", 0 0, L_0x2939980;  1 drivers
v0x27966e0_0 .net "b", 0 0, L_0x293ef60;  1 drivers
v0x277f060_0 .net "carryIn", 0 0, L_0x293ca80;  1 drivers
v0x277f100_0 .net "carryOut", 0 0, L_0x293d610;  1 drivers
v0x2779340_0 .net "initialResult", 0 0, L_0x293ea10;  1 drivers
v0x27793e0_0 .net "isAdd", 0 0, L_0x293dbe0;  1 drivers
v0x2773620_0 .net "isAnd", 0 0, L_0x293e350;  1 drivers
v0x27736c0_0 .net "isNand", 0 0, L_0x293e530;  1 drivers
v0x2761ce0_0 .net "isNor", 0 0, L_0x293e2e0;  1 drivers
v0x2761d80_0 .net "isOr", 0 0, L_0x293e8c0;  1 drivers
v0x275bfc0_0 .net "isSLT", 0 0, L_0x293e180;  1 drivers
v0x275c060_0 .net "isSub", 0 0, L_0x293dd90;  1 drivers
v0x27562a0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2756340_0 .net "isXor", 0 0, L_0x293dfa0;  1 drivers
v0x273ec40_0 .net "nandRes", 0 0, L_0x270a0a0;  1 drivers
v0x273ece0_0 .net "norRes", 0 0, L_0x293cd10;  1 drivers
v0x2733200_0 .net "orRes", 0 0, L_0x293cb20;  1 drivers
v0x27332a0_0 .net "s0", 0 0, L_0x293f2d0;  1 drivers
v0x27218d0_0 .net "s0inv", 0 0, L_0x293d810;  1 drivers
v0x2721990_0 .net "s1", 0 0, L_0x293f220;  1 drivers
v0x271bbb0_0 .net "s1inv", 0 0, L_0x293d970;  1 drivers
v0x271bc50_0 .net "s2", 0 0, L_0x293f430;  1 drivers
v0x2715e90_0 .net "s2inv", 0 0, L_0x293da30;  1 drivers
v0x2715f50_0 .net "xorRes", 0 0, L_0x293cdd0;  1 drivers
S_0x2756630 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2756a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x293cf30/d .functor XOR 1, L_0x293ef60, L_0x298cce0, C4<0>, C4<0>;
L_0x293cf30 .delay 1 (40,40,40) L_0x293cf30/d;
L_0x293cff0/d .functor XOR 1, L_0x293ee00, L_0x293cf30, C4<0>, C4<0>;
L_0x293cff0 .delay 1 (40,40,40) L_0x293cff0/d;
L_0x293d150/d .functor XOR 1, L_0x293cff0, L_0x293ca80, C4<0>, C4<0>;
L_0x293d150 .delay 1 (40,40,40) L_0x293d150/d;
L_0x293d350/d .functor AND 1, L_0x293ee00, L_0x293cf30, C4<1>, C4<1>;
L_0x293d350 .delay 1 (40,40,40) L_0x293d350/d;
L_0x293cb90/d .functor AND 1, L_0x293cff0, L_0x293ca80, C4<1>, C4<1>;
L_0x293cb90 .delay 1 (40,40,40) L_0x293cb90/d;
L_0x293d610/d .functor OR 1, L_0x293d350, L_0x293cb90, C4<0>, C4<0>;
L_0x293d610 .delay 1 (40,40,40) L_0x293d610/d;
v0x24ecb60_0 .net "AandB", 0 0, L_0x293d350;  1 drivers
v0x24ec680_0 .net "BxorSub", 0 0, L_0x293cf30;  1 drivers
v0x24ec740_0 .net "a", 0 0, L_0x293ee00;  alias, 1 drivers
v0x24ec240_0 .net "b", 0 0, L_0x293ef60;  alias, 1 drivers
v0x24ec300_0 .net "carryin", 0 0, L_0x293ca80;  alias, 1 drivers
v0x24ebe00_0 .net "carryout", 0 0, L_0x293d610;  alias, 1 drivers
v0x24ebea0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x24edbc0_0 .net "res", 0 0, L_0x293d150;  alias, 1 drivers
v0x24edc60_0 .net "xAorB", 0 0, L_0x293cff0;  1 drivers
v0x24ed780_0 .net "xAorBandCin", 0 0, L_0x293cb90;  1 drivers
S_0x273f3b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x266a350 .param/l "i" 0 3 165, +C4<0100>;
S_0x273efd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x273f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x293eea0/d .functor AND 1, L_0x2941920, L_0x2941a80, C4<1>, C4<1>;
L_0x293eea0 .delay 1 (40,40,40) L_0x293eea0/d;
L_0x293e720/d .functor NAND 1, L_0x2941920, L_0x2941a80, C4<1>, C4<1>;
L_0x293e720 .delay 1 (20,20,20) L_0x293e720/d;
L_0x293f5f0/d .functor OR 1, L_0x2941920, L_0x2941a80, C4<0>, C4<0>;
L_0x293f5f0 .delay 1 (40,40,40) L_0x293f5f0/d;
L_0x293f7e0/d .functor NOR 1, L_0x2941920, L_0x2941a80, C4<0>, C4<0>;
L_0x293f7e0 .delay 1 (20,20,20) L_0x293f7e0/d;
L_0x293f8a0/d .functor XOR 1, L_0x2941920, L_0x2941a80, C4<0>, C4<0>;
L_0x293f8a0 .delay 1 (40,40,40) L_0x293f8a0/d;
L_0x29402e0/d .functor NOT 1, L_0x2941d10, C4<0>, C4<0>, C4<0>;
L_0x29402e0 .delay 1 (10,10,10) L_0x29402e0/d;
L_0x2940440/d .functor NOT 1, L_0x2941c30, C4<0>, C4<0>, C4<0>;
L_0x2940440 .delay 1 (10,10,10) L_0x2940440/d;
L_0x2940500/d .functor NOT 1, L_0x2941ea0, C4<0>, C4<0>, C4<0>;
L_0x2940500 .delay 1 (10,10,10) L_0x2940500/d;
L_0x29406b0/d .functor AND 1, L_0x293fc20, L_0x29402e0, L_0x2940440, L_0x2940500;
L_0x29406b0 .delay 1 (80,80,80) L_0x29406b0/d;
L_0x2940860/d .functor AND 1, L_0x293fc20, L_0x2941d10, L_0x2940440, L_0x2940500;
L_0x2940860 .delay 1 (80,80,80) L_0x2940860/d;
L_0x2940a70/d .functor AND 1, L_0x293f8a0, L_0x29402e0, L_0x2941c30, L_0x2940500;
L_0x2940a70 .delay 1 (80,80,80) L_0x2940a70/d;
L_0x2940c50/d .functor AND 1, L_0x293fc20, L_0x2941d10, L_0x2941c30, L_0x2940500;
L_0x2940c50 .delay 1 (80,80,80) L_0x2940c50/d;
L_0x2940e20/d .functor AND 1, L_0x293eea0, L_0x29402e0, L_0x2940440, L_0x2941ea0;
L_0x2940e20 .delay 1 (80,80,80) L_0x2940e20/d;
L_0x2941000/d .functor AND 1, L_0x293e720, L_0x2941d10, L_0x2940440, L_0x2941ea0;
L_0x2941000 .delay 1 (80,80,80) L_0x2941000/d;
L_0x2940db0/d .functor AND 1, L_0x293f7e0, L_0x29402e0, L_0x2941c30, L_0x2941ea0;
L_0x2940db0 .delay 1 (80,80,80) L_0x2940db0/d;
L_0x2941390/d .functor AND 1, L_0x293f5f0, L_0x2941d10, L_0x2941c30, L_0x2941ea0;
L_0x2941390 .delay 1 (80,80,80) L_0x2941390/d;
L_0x2941530/0/0 .functor OR 1, L_0x29406b0, L_0x2940860, L_0x2940a70, L_0x2940e20;
L_0x2941530/0/4 .functor OR 1, L_0x2941000, L_0x2940db0, L_0x2941390, L_0x2940c50;
L_0x2941530/d .functor OR 1, L_0x2941530/0/0, L_0x2941530/0/4, C4<0>, C4<0>;
L_0x2941530 .delay 1 (160,160,160) L_0x2941530/d;
v0x256c580_0 .net "a", 0 0, L_0x2941920;  1 drivers
v0x256c640_0 .net "addSub", 0 0, L_0x293fc20;  1 drivers
v0x2554ec0_0 .net "andRes", 0 0, L_0x293eea0;  1 drivers
v0x254f1a0_0 .net "b", 0 0, L_0x2941a80;  1 drivers
v0x2537a90_0 .net "carryIn", 0 0, L_0x293f4d0;  1 drivers
v0x2537b30_0 .net "carryOut", 0 0, L_0x29400e0;  1 drivers
v0x2531d70_0 .net "initialResult", 0 0, L_0x2941530;  1 drivers
v0x2531e10_0 .net "isAdd", 0 0, L_0x29406b0;  1 drivers
v0x252c050_0 .net "isAnd", 0 0, L_0x2940e20;  1 drivers
v0x252c0f0_0 .net "isNand", 0 0, L_0x2941000;  1 drivers
v0x2514920_0 .net "isNor", 0 0, L_0x2940db0;  1 drivers
v0x25149c0_0 .net "isOr", 0 0, L_0x2941390;  1 drivers
v0x250ec00_0 .net "isSLT", 0 0, L_0x2940c50;  1 drivers
v0x250eca0_0 .net "isSub", 0 0, L_0x2940860;  1 drivers
v0x267bab0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x267bb50_0 .net "isXor", 0 0, L_0x2940a70;  1 drivers
v0x2675d90_0 .net "nandRes", 0 0, L_0x293e720;  1 drivers
v0x2675e30_0 .net "norRes", 0 0, L_0x293f7e0;  1 drivers
v0x2658aa0_0 .net "orRes", 0 0, L_0x293f5f0;  1 drivers
v0x2658b40_0 .net "s0", 0 0, L_0x2941d10;  1 drivers
v0x2652d80_0 .net "s0inv", 0 0, L_0x29402e0;  1 drivers
v0x2652e40_0 .net "s1", 0 0, L_0x2941c30;  1 drivers
v0x263b6c0_0 .net "s1inv", 0 0, L_0x2940440;  1 drivers
v0x263b760_0 .net "s2", 0 0, L_0x2941ea0;  1 drivers
v0x26359a0_0 .net "s2inv", 0 0, L_0x2940500;  1 drivers
v0x2635a60_0 .net "xorRes", 0 0, L_0x293f8a0;  1 drivers
S_0x2739690 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x273efd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x293fa00/d .functor XOR 1, L_0x2941a80, L_0x298cce0, C4<0>, C4<0>;
L_0x293fa00 .delay 1 (40,40,40) L_0x293fa00/d;
L_0x293fac0/d .functor XOR 1, L_0x2941920, L_0x293fa00, C4<0>, C4<0>;
L_0x293fac0 .delay 1 (40,40,40) L_0x293fac0/d;
L_0x293fc20/d .functor XOR 1, L_0x293fac0, L_0x293f4d0, C4<0>, C4<0>;
L_0x293fc20 .delay 1 (40,40,40) L_0x293fc20/d;
L_0x293fe20/d .functor AND 1, L_0x2941920, L_0x293fa00, C4<1>, C4<1>;
L_0x293fe20 .delay 1 (40,40,40) L_0x293fe20/d;
L_0x293f660/d .functor AND 1, L_0x293fac0, L_0x293f4d0, C4<1>, C4<1>;
L_0x293f660 .delay 1 (40,40,40) L_0x293f660/d;
L_0x29400e0/d .functor OR 1, L_0x293fe20, L_0x293f660, C4<0>, C4<0>;
L_0x29400e0 .delay 1 (40,40,40) L_0x29400e0/d;
v0x26f8b30_0 .net "AandB", 0 0, L_0x293fe20;  1 drivers
v0x25ac9c0_0 .net "BxorSub", 0 0, L_0x293fa00;  1 drivers
v0x25aca60_0 .net "a", 0 0, L_0x2941920;  alias, 1 drivers
v0x259ad10_0 .net "b", 0 0, L_0x2941a80;  alias, 1 drivers
v0x259adb0_0 .net "carryin", 0 0, L_0x293f4d0;  alias, 1 drivers
v0x2595340_0 .net "carryout", 0 0, L_0x29400e0;  alias, 1 drivers
v0x2595400_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2577fc0_0 .net "res", 0 0, L_0x293fc20;  alias, 1 drivers
v0x2578080_0 .net "xAorB", 0 0, L_0x293fac0;  1 drivers
v0x25722a0_0 .net "xAorBandCin", 0 0, L_0x293f660;  1 drivers
S_0x27392b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x25e9420 .param/l "i" 0 3 165, +C4<0101>;
S_0x2733970 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27392b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29419c0/d .functor AND 1, L_0x29443c0, L_0x2944520, C4<1>, C4<1>;
L_0x29419c0 .delay 1 (40,40,40) L_0x29419c0/d;
L_0x29411f0/d .functor NAND 1, L_0x29443c0, L_0x2944520, C4<1>, C4<1>;
L_0x29411f0 .delay 1 (20,20,20) L_0x29411f0/d;
L_0x2942090/d .functor OR 1, L_0x29443c0, L_0x2944520, C4<0>, C4<0>;
L_0x2942090 .delay 1 (40,40,40) L_0x2942090/d;
L_0x2942280/d .functor NOR 1, L_0x29443c0, L_0x2944520, C4<0>, C4<0>;
L_0x2942280 .delay 1 (20,20,20) L_0x2942280/d;
L_0x2942340/d .functor XOR 1, L_0x29443c0, L_0x2944520, C4<0>, C4<0>;
L_0x2942340 .delay 1 (40,40,40) L_0x2942340/d;
L_0x2942d80/d .functor NOT 1, L_0x29447e0, C4<0>, C4<0>, C4<0>;
L_0x2942d80 .delay 1 (10,10,10) L_0x2942d80/d;
L_0x2942ee0/d .functor NOT 1, L_0x293c8d0, C4<0>, C4<0>, C4<0>;
L_0x2942ee0 .delay 1 (10,10,10) L_0x2942ee0/d;
L_0x2942fa0/d .functor NOT 1, L_0x29446d0, C4<0>, C4<0>, C4<0>;
L_0x2942fa0 .delay 1 (10,10,10) L_0x2942fa0/d;
L_0x2943150/d .functor AND 1, L_0x29426c0, L_0x2942d80, L_0x2942ee0, L_0x2942fa0;
L_0x2943150 .delay 1 (80,80,80) L_0x2943150/d;
L_0x2943300/d .functor AND 1, L_0x29426c0, L_0x29447e0, L_0x2942ee0, L_0x2942fa0;
L_0x2943300 .delay 1 (80,80,80) L_0x2943300/d;
L_0x2943510/d .functor AND 1, L_0x2942340, L_0x2942d80, L_0x293c8d0, L_0x2942fa0;
L_0x2943510 .delay 1 (80,80,80) L_0x2943510/d;
L_0x29436f0/d .functor AND 1, L_0x29426c0, L_0x29447e0, L_0x293c8d0, L_0x2942fa0;
L_0x29436f0 .delay 1 (80,80,80) L_0x29436f0/d;
L_0x29438c0/d .functor AND 1, L_0x29419c0, L_0x2942d80, L_0x2942ee0, L_0x29446d0;
L_0x29438c0 .delay 1 (80,80,80) L_0x29438c0/d;
L_0x2943aa0/d .functor AND 1, L_0x29411f0, L_0x29447e0, L_0x2942ee0, L_0x29446d0;
L_0x2943aa0 .delay 1 (80,80,80) L_0x2943aa0/d;
L_0x2943850/d .functor AND 1, L_0x2942280, L_0x2942d80, L_0x293c8d0, L_0x29446d0;
L_0x2943850 .delay 1 (80,80,80) L_0x2943850/d;
L_0x2943e30/d .functor AND 1, L_0x2942090, L_0x29447e0, L_0x293c8d0, L_0x29446d0;
L_0x2943e30 .delay 1 (80,80,80) L_0x2943e30/d;
L_0x2943fd0/0/0 .functor OR 1, L_0x2943150, L_0x2943300, L_0x2943510, L_0x29438c0;
L_0x2943fd0/0/4 .functor OR 1, L_0x2943aa0, L_0x2943850, L_0x2943e30, L_0x29436f0;
L_0x2943fd0/d .functor OR 1, L_0x2943fd0/0/0, L_0x2943fd0/0/4, C4<0>, C4<0>;
L_0x2943fd0 .delay 1 (160,160,160) L_0x2943fd0/d;
v0x26e1c00_0 .net "a", 0 0, L_0x29443c0;  1 drivers
v0x26e1900_0 .net "addSub", 0 0, L_0x29426c0;  1 drivers
v0x26d6a50_0 .net "andRes", 0 0, L_0x29419c0;  1 drivers
v0x26d6720_0 .net "b", 0 0, L_0x2944520;  1 drivers
v0x26d62e0_0 .net "carryIn", 0 0, L_0x2941f40;  1 drivers
v0x26d6380_0 .net "carryOut", 0 0, L_0x2942b80;  1 drivers
v0x26d5fb0_0 .net "initialResult", 0 0, L_0x2943fd0;  1 drivers
v0x26d6050_0 .net "isAdd", 0 0, L_0x2943150;  1 drivers
v0x26d5c80_0 .net "isAnd", 0 0, L_0x29438c0;  1 drivers
v0x26d5d20_0 .net "isNand", 0 0, L_0x2943aa0;  1 drivers
v0x26d5950_0 .net "isNor", 0 0, L_0x2943850;  1 drivers
v0x26d59f0_0 .net "isOr", 0 0, L_0x2943e30;  1 drivers
v0x26d5620_0 .net "isSLT", 0 0, L_0x29436f0;  1 drivers
v0x26d56c0_0 .net "isSub", 0 0, L_0x2943300;  1 drivers
v0x26d52f0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26d5390_0 .net "isXor", 0 0, L_0x2943510;  1 drivers
v0x26d4fc0_0 .net "nandRes", 0 0, L_0x29411f0;  1 drivers
v0x26d5060_0 .net "norRes", 0 0, L_0x2942280;  1 drivers
v0x26d4960_0 .net "orRes", 0 0, L_0x2942090;  1 drivers
v0x26d4a00_0 .net "s0", 0 0, L_0x29447e0;  1 drivers
v0x26d4630_0 .net "s0inv", 0 0, L_0x2942d80;  1 drivers
v0x26d46f0_0 .net "s1", 0 0, L_0x293c8d0;  1 drivers
v0x26d4300_0 .net "s1inv", 0 0, L_0x2942ee0;  1 drivers
v0x26d43c0_0 .net "s2", 0 0, L_0x29446d0;  1 drivers
v0x26d3fd0_0 .net "s2inv", 0 0, L_0x2942fa0;  1 drivers
v0x26d4090_0 .net "xorRes", 0 0, L_0x2942340;  1 drivers
S_0x2733590 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2733970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29424a0/d .functor XOR 1, L_0x2944520, L_0x298cce0, C4<0>, C4<0>;
L_0x29424a0 .delay 1 (40,40,40) L_0x29424a0/d;
L_0x2942560/d .functor XOR 1, L_0x29443c0, L_0x29424a0, C4<0>, C4<0>;
L_0x2942560 .delay 1 (40,40,40) L_0x2942560/d;
L_0x29426c0/d .functor XOR 1, L_0x2942560, L_0x2941f40, C4<0>, C4<0>;
L_0x29426c0 .delay 1 (40,40,40) L_0x29426c0/d;
L_0x29428c0/d .functor AND 1, L_0x29443c0, L_0x29424a0, C4<1>, C4<1>;
L_0x29428c0 .delay 1 (40,40,40) L_0x29428c0/d;
L_0x2942100/d .functor AND 1, L_0x2942560, L_0x2941f40, C4<1>, C4<1>;
L_0x2942100 .delay 1 (40,40,40) L_0x2942100/d;
L_0x2942b80/d .functor OR 1, L_0x29428c0, L_0x2942100, C4<0>, C4<0>;
L_0x2942b80 .delay 1 (40,40,40) L_0x2942b80/d;
v0x26129c0_0 .net "AandB", 0 0, L_0x29428c0;  1 drivers
v0x25fb270_0 .net "BxorSub", 0 0, L_0x29424a0;  1 drivers
v0x25fb330_0 .net "a", 0 0, L_0x29443c0;  alias, 1 drivers
v0x25f5550_0 .net "b", 0 0, L_0x2944520;  alias, 1 drivers
v0x25f5610_0 .net "carryin", 0 0, L_0x2941f40;  alias, 1 drivers
v0x25ef830_0 .net "carryout", 0 0, L_0x2942b80;  alias, 1 drivers
v0x25ef8d0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25d8080_0 .net "res", 0 0, L_0x29426c0;  alias, 1 drivers
v0x25d8120_0 .net "xAorB", 0 0, L_0x2942560;  1 drivers
v0x25d07c0_0 .net "xAorBandCin", 0 0, L_0x2942100;  1 drivers
S_0x2721c60 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x254f270 .param/l "i" 0 3 165, +C4<0110>;
S_0x271c320 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2721c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2944460/d .functor AND 1, L_0x2946f90, L_0x29470f0, C4<1>, C4<1>;
L_0x2944460 .delay 1 (40,40,40) L_0x2944460/d;
L_0x2943c90/d .functor NAND 1, L_0x2946f90, L_0x29470f0, C4<1>, C4<1>;
L_0x2943c90 .delay 1 (20,20,20) L_0x2943c90/d;
L_0x2944c10/d .functor OR 1, L_0x2946f90, L_0x29470f0, C4<0>, C4<0>;
L_0x2944c10 .delay 1 (40,40,40) L_0x2944c10/d;
L_0x2944e00/d .functor NOR 1, L_0x2946f90, L_0x29470f0, C4<0>, C4<0>;
L_0x2944e00 .delay 1 (20,20,20) L_0x2944e00/d;
L_0x2944f60/d .functor XOR 1, L_0x2946f90, L_0x29470f0, C4<0>, C4<0>;
L_0x2944f60 .delay 1 (40,40,40) L_0x2944f60/d;
L_0x2945900/d .functor NOT 1, L_0x29473e0, C4<0>, C4<0>, C4<0>;
L_0x2945900 .delay 1 (10,10,10) L_0x2945900/d;
L_0x2945a60/d .functor NOT 1, L_0x29472a0, C4<0>, C4<0>, C4<0>;
L_0x2945a60 .delay 1 (10,10,10) L_0x2945a60/d;
L_0x2945b20/d .functor NOT 1, L_0x2947340, C4<0>, C4<0>, C4<0>;
L_0x2945b20 .delay 1 (10,10,10) L_0x2945b20/d;
L_0x2945cd0/d .functor AND 1, L_0x2945240, L_0x2945900, L_0x2945a60, L_0x2945b20;
L_0x2945cd0 .delay 1 (80,80,80) L_0x2945cd0/d;
L_0x2945e80/d .functor AND 1, L_0x2945240, L_0x29473e0, L_0x2945a60, L_0x2945b20;
L_0x2945e80 .delay 1 (80,80,80) L_0x2945e80/d;
L_0x2946090/d .functor AND 1, L_0x2944f60, L_0x2945900, L_0x29472a0, L_0x2945b20;
L_0x2946090 .delay 1 (80,80,80) L_0x2946090/d;
L_0x2946270/d .functor AND 1, L_0x2945240, L_0x29473e0, L_0x29472a0, L_0x2945b20;
L_0x2946270 .delay 1 (80,80,80) L_0x2946270/d;
L_0x2946440/d .functor AND 1, L_0x2944460, L_0x2945900, L_0x2945a60, L_0x2947340;
L_0x2946440 .delay 1 (80,80,80) L_0x2946440/d;
L_0x2946620/d .functor AND 1, L_0x2943c90, L_0x29473e0, L_0x2945a60, L_0x2947340;
L_0x2946620 .delay 1 (80,80,80) L_0x2946620/d;
L_0x29463d0/d .functor AND 1, L_0x2944e00, L_0x2945900, L_0x29472a0, L_0x2947340;
L_0x29463d0 .delay 1 (80,80,80) L_0x29463d0/d;
L_0x2946a00/d .functor AND 1, L_0x2944c10, L_0x29473e0, L_0x29472a0, L_0x2947340;
L_0x2946a00 .delay 1 (80,80,80) L_0x2946a00/d;
L_0x2946ba0/0/0 .functor OR 1, L_0x2945cd0, L_0x2945e80, L_0x2946090, L_0x2946440;
L_0x2946ba0/0/4 .functor OR 1, L_0x2946620, L_0x29463d0, L_0x2946a00, L_0x2946270;
L_0x2946ba0/d .functor OR 1, L_0x2946ba0/0/0, L_0x2946ba0/0/4, C4<0>, C4<0>;
L_0x2946ba0 .delay 1 (160,160,160) L_0x2946ba0/d;
v0x26d25e0_0 .net "a", 0 0, L_0x2946f90;  1 drivers
v0x26d22b0_0 .net "addSub", 0 0, L_0x2945240;  1 drivers
v0x26c4a30_0 .net "andRes", 0 0, L_0x2944460;  1 drivers
v0x279cfe0_0 .net "b", 0 0, L_0x29470f0;  1 drivers
v0x27972c0_0 .net "carryIn", 0 0, L_0x2944a90;  1 drivers
v0x2797360_0 .net "carryOut", 0 0, L_0x2945700;  1 drivers
v0x2790580_0 .net "initialResult", 0 0, L_0x2946ba0;  1 drivers
v0x2790620_0 .net "isAdd", 0 0, L_0x2945cd0;  1 drivers
v0x278a7b0_0 .net "isAnd", 0 0, L_0x2946440;  1 drivers
v0x278a850_0 .net "isNand", 0 0, L_0x2946620;  1 drivers
v0x277fc40_0 .net "isNor", 0 0, L_0x29463d0;  1 drivers
v0x277fce0_0 .net "isOr", 0 0, L_0x2946a00;  1 drivers
v0x2779f20_0 .net "isSLT", 0 0, L_0x2946270;  1 drivers
v0x2779fc0_0 .net "isSub", 0 0, L_0x2945e80;  1 drivers
v0x2774200_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x27742a0_0 .net "isXor", 0 0, L_0x2946090;  1 drivers
v0x276d490_0 .net "nandRes", 0 0, L_0x2943c90;  1 drivers
v0x276d530_0 .net "norRes", 0 0, L_0x2944e00;  1 drivers
v0x275cba0_0 .net "orRes", 0 0, L_0x2944c10;  1 drivers
v0x275cc40_0 .net "s0", 0 0, L_0x29473e0;  1 drivers
v0x2756e80_0 .net "s0inv", 0 0, L_0x2945900;  1 drivers
v0x2756f40_0 .net "s1", 0 0, L_0x29472a0;  1 drivers
v0x2750160_0 .net "s1inv", 0 0, L_0x2945a60;  1 drivers
v0x2750220_0 .net "s2", 0 0, L_0x2947340;  1 drivers
v0x274a390_0 .net "s2inv", 0 0, L_0x2945b20;  1 drivers
v0x274a450_0 .net "xorRes", 0 0, L_0x2944f60;  1 drivers
S_0x271bf40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x271c320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2944fd0/d .functor XOR 1, L_0x29470f0, L_0x298cce0, C4<0>, C4<0>;
L_0x2944fd0 .delay 1 (40,40,40) L_0x2944fd0/d;
L_0x2945130/d .functor XOR 1, L_0x2946f90, L_0x2944fd0, C4<0>, C4<0>;
L_0x2945130 .delay 1 (40,40,40) L_0x2945130/d;
L_0x2945240/d .functor XOR 1, L_0x2945130, L_0x2944a90, C4<0>, C4<0>;
L_0x2945240 .delay 1 (40,40,40) L_0x2945240/d;
L_0x2945440/d .functor AND 1, L_0x2946f90, L_0x2944fd0, C4<1>, C4<1>;
L_0x2945440 .delay 1 (40,40,40) L_0x2945440/d;
L_0x2944c80/d .functor AND 1, L_0x2945130, L_0x2944a90, C4<1>, C4<1>;
L_0x2944c80 .delay 1 (40,40,40) L_0x2944c80/d;
L_0x2945700/d .functor OR 1, L_0x2945440, L_0x2944c80, C4<0>, C4<0>;
L_0x2945700 .delay 1 (40,40,40) L_0x2945700/d;
v0x26d3a10_0 .net "AandB", 0 0, L_0x2945440;  1 drivers
v0x26d3640_0 .net "BxorSub", 0 0, L_0x2944fd0;  1 drivers
v0x26d3700_0 .net "a", 0 0, L_0x2946f90;  alias, 1 drivers
v0x26d3340_0 .net "b", 0 0, L_0x29470f0;  alias, 1 drivers
v0x26d3400_0 .net "carryin", 0 0, L_0x2944a90;  alias, 1 drivers
v0x26d2f70_0 .net "carryout", 0 0, L_0x2945700;  alias, 1 drivers
v0x26d3010_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26d2c40_0 .net "res", 0 0, L_0x2945240;  alias, 1 drivers
v0x26d2ce0_0 .net "xAorB", 0 0, L_0x2945130;  1 drivers
v0x26d2910_0 .net "xAorBandCin", 0 0, L_0x2944c80;  1 drivers
S_0x2716600 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x279d0b0 .param/l "i" 0 3 165, +C4<0111>;
S_0x2716220 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2716600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2947030/d .functor AND 1, L_0x29499e0, L_0x2949b40, C4<1>, C4<1>;
L_0x2947030 .delay 1 (40,40,40) L_0x2947030/d;
L_0x2947630/d .functor NAND 1, L_0x29499e0, L_0x2949b40, C4<1>, C4<1>;
L_0x2947630 .delay 1 (20,20,20) L_0x2947630/d;
L_0x2947790/d .functor OR 1, L_0x29499e0, L_0x2949b40, C4<0>, C4<0>;
L_0x2947790 .delay 1 (40,40,40) L_0x2947790/d;
L_0x2947920/d .functor NOR 1, L_0x29499e0, L_0x2949b40, C4<0>, C4<0>;
L_0x2947920 .delay 1 (20,20,20) L_0x2947920/d;
L_0x29479e0/d .functor XOR 1, L_0x29499e0, L_0x2949b40, C4<0>, C4<0>;
L_0x29479e0 .delay 1 (40,40,40) L_0x29479e0/d;
L_0x2948440/d .functor NOT 1, L_0x2947510, C4<0>, C4<0>, C4<0>;
L_0x2948440 .delay 1 (10,10,10) L_0x2948440/d;
L_0x29485a0/d .functor NOT 1, L_0x2949cf0, C4<0>, C4<0>, C4<0>;
L_0x29485a0 .delay 1 (10,10,10) L_0x29485a0/d;
L_0x2948660/d .functor NOT 1, L_0x2949d90, C4<0>, C4<0>, C4<0>;
L_0x2948660 .delay 1 (10,10,10) L_0x2948660/d;
L_0x2948810/d .functor AND 1, L_0x2947d60, L_0x2948440, L_0x29485a0, L_0x2948660;
L_0x2948810 .delay 1 (80,80,80) L_0x2948810/d;
L_0x29489c0/d .functor AND 1, L_0x2947d60, L_0x2947510, L_0x29485a0, L_0x2948660;
L_0x29489c0 .delay 1 (80,80,80) L_0x29489c0/d;
L_0x2948b70/d .functor AND 1, L_0x29479e0, L_0x2948440, L_0x2949cf0, L_0x2948660;
L_0x2948b70 .delay 1 (80,80,80) L_0x2948b70/d;
L_0x2948d60/d .functor AND 1, L_0x2947d60, L_0x2947510, L_0x2949cf0, L_0x2948660;
L_0x2948d60 .delay 1 (80,80,80) L_0x2948d60/d;
L_0x2948e90/d .functor AND 1, L_0x2947030, L_0x2948440, L_0x29485a0, L_0x2949d90;
L_0x2948e90 .delay 1 (80,80,80) L_0x2948e90/d;
L_0x29490f0/d .functor AND 1, L_0x2947630, L_0x2947510, L_0x29485a0, L_0x2949d90;
L_0x29490f0 .delay 1 (80,80,80) L_0x29490f0/d;
L_0x2948e20/d .functor AND 1, L_0x2947920, L_0x2948440, L_0x2949cf0, L_0x2949d90;
L_0x2948e20 .delay 1 (80,80,80) L_0x2948e20/d;
L_0x2949450/d .functor AND 1, L_0x2947790, L_0x2947510, L_0x2949cf0, L_0x2949d90;
L_0x2949450 .delay 1 (80,80,80) L_0x2949450/d;
L_0x29495f0/0/0 .functor OR 1, L_0x2948810, L_0x29489c0, L_0x2948b70, L_0x2948e90;
L_0x29495f0/0/4 .functor OR 1, L_0x29490f0, L_0x2948e20, L_0x2949450, L_0x2948d60;
L_0x29495f0/d .functor OR 1, L_0x29495f0/0/0, L_0x29495f0/0/4, C4<0>, C4<0>;
L_0x29495f0 .delay 1 (160,160,160) L_0x29495f0/d;
v0x25ad5a0_0 .net "a", 0 0, L_0x29499e0;  1 drivers
v0x25ad660_0 .net "addSub", 0 0, L_0x2947d60;  1 drivers
v0x25a6830_0 .net "andRes", 0 0, L_0x2947030;  1 drivers
v0x25a0a60_0 .net "b", 0 0, L_0x2949b40;  1 drivers
v0x2595f20_0 .net "carryIn", 0 0, L_0x2947850;  1 drivers
v0x2595fc0_0 .net "carryOut", 0 0, L_0x2948240;  1 drivers
v0x2590200_0 .net "initialResult", 0 0, L_0x29495f0;  1 drivers
v0x25902a0_0 .net "isAdd", 0 0, L_0x2948810;  1 drivers
v0x25894e0_0 .net "isAnd", 0 0, L_0x2948e90;  1 drivers
v0x2589580_0 .net "isNand", 0 0, L_0x29490f0;  1 drivers
v0x2583710_0 .net "isNor", 0 0, L_0x2948e20;  1 drivers
v0x25837b0_0 .net "isOr", 0 0, L_0x2949450;  1 drivers
v0x2578ba0_0 .net "isSLT", 0 0, L_0x2948d60;  1 drivers
v0x2578c40_0 .net "isSub", 0 0, L_0x29489c0;  1 drivers
v0x2572e80_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2572f20_0 .net "isXor", 0 0, L_0x2948b70;  1 drivers
v0x256d160_0 .net "nandRes", 0 0, L_0x2947630;  1 drivers
v0x256d200_0 .net "norRes", 0 0, L_0x2947920;  1 drivers
v0x2560620_0 .net "orRes", 0 0, L_0x2947790;  1 drivers
v0x25606c0_0 .net "s0", 0 0, L_0x2947510;  1 drivers
v0x2555aa0_0 .net "s0inv", 0 0, L_0x2948440;  1 drivers
v0x2555b60_0 .net "s1", 0 0, L_0x2949cf0;  1 drivers
v0x254fd80_0 .net "s1inv", 0 0, L_0x29485a0;  1 drivers
v0x254fe40_0 .net "s2", 0 0, L_0x2949d90;  1 drivers
v0x2538670_0 .net "s2inv", 0 0, L_0x2948660;  1 drivers
v0x2538730_0 .net "xorRes", 0 0, L_0x29479e0;  1 drivers
S_0x26fef20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2716220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2947b40/d .functor XOR 1, L_0x2949b40, L_0x298cce0, C4<0>, C4<0>;
L_0x2947b40 .delay 1 (40,40,40) L_0x2947b40/d;
L_0x2947c00/d .functor XOR 1, L_0x29499e0, L_0x2947b40, C4<0>, C4<0>;
L_0x2947c00 .delay 1 (40,40,40) L_0x2947c00/d;
L_0x2947d60/d .functor XOR 1, L_0x2947c00, L_0x2947850, C4<0>, C4<0>;
L_0x2947d60 .delay 1 (40,40,40) L_0x2947d60/d;
L_0x2947f60/d .functor AND 1, L_0x29499e0, L_0x2947b40, C4<1>, C4<1>;
L_0x2947f60 .delay 1 (40,40,40) L_0x2947f60/d;
L_0x29481d0/d .functor AND 1, L_0x2947c00, L_0x2947850, C4<1>, C4<1>;
L_0x29481d0 .delay 1 (40,40,40) L_0x29481d0/d;
L_0x2948240/d .functor OR 1, L_0x2947f60, L_0x29481d0, C4<0>, C4<0>;
L_0x2948240 .delay 1 (40,40,40) L_0x2948240/d;
v0x2733de0_0 .net "AandB", 0 0, L_0x2947f60;  1 drivers
v0x2733ea0_0 .net "BxorSub", 0 0, L_0x2947b40;  1 drivers
v0x271c790_0 .net "a", 0 0, L_0x29499e0;  alias, 1 drivers
v0x2716a70_0 .net "b", 0 0, L_0x2949b40;  alias, 1 drivers
v0x2716b30_0 .net "carryin", 0 0, L_0x2947850;  alias, 1 drivers
v0x26ff390_0 .net "carryout", 0 0, L_0x2948240;  alias, 1 drivers
v0x26ff450_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26f9670_0 .net "res", 0 0, L_0x2947d60;  alias, 1 drivers
v0x26f9730_0 .net "xAorB", 0 0, L_0x2947c00;  1 drivers
v0x26f3a00_0 .net "xAorBandCin", 0 0, L_0x29481d0;  1 drivers
S_0x26feb40 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x266fac0 .param/l "i" 0 3 165, +C4<01000>;
S_0x26f9200 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26feb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2949a80/d .functor AND 1, L_0x294c500, L_0x294c660, C4<1>, C4<1>;
L_0x2949a80 .delay 1 (40,40,40) L_0x2949a80/d;
L_0x294a150/d .functor NAND 1, L_0x294c500, L_0x294c660, C4<1>, C4<1>;
L_0x294a150 .delay 1 (20,20,20) L_0x294a150/d;
L_0x294a2b0/d .functor OR 1, L_0x294c500, L_0x294c660, C4<0>, C4<0>;
L_0x294a2b0 .delay 1 (40,40,40) L_0x294a2b0/d;
L_0x294a440/d .functor NOR 1, L_0x294c500, L_0x294c660, C4<0>, C4<0>;
L_0x294a440 .delay 1 (20,20,20) L_0x294a440/d;
L_0x294a500/d .functor XOR 1, L_0x294c500, L_0x294c660, C4<0>, C4<0>;
L_0x294a500 .delay 1 (40,40,40) L_0x294a500/d;
L_0x294af60/d .functor NOT 1, L_0x294a000, C4<0>, C4<0>, C4<0>;
L_0x294af60 .delay 1 (10,10,10) L_0x294af60/d;
L_0x294b0c0/d .functor NOT 1, L_0x294c9c0, C4<0>, C4<0>, C4<0>;
L_0x294b0c0 .delay 1 (10,10,10) L_0x294b0c0/d;
L_0x294b180/d .functor NOT 1, L_0x294ca60, C4<0>, C4<0>, C4<0>;
L_0x294b180 .delay 1 (10,10,10) L_0x294b180/d;
L_0x294b330/d .functor AND 1, L_0x294a880, L_0x294af60, L_0x294b0c0, L_0x294b180;
L_0x294b330 .delay 1 (80,80,80) L_0x294b330/d;
L_0x294b4e0/d .functor AND 1, L_0x294a880, L_0x294a000, L_0x294b0c0, L_0x294b180;
L_0x294b4e0 .delay 1 (80,80,80) L_0x294b4e0/d;
L_0x294b690/d .functor AND 1, L_0x294a500, L_0x294af60, L_0x294c9c0, L_0x294b180;
L_0x294b690 .delay 1 (80,80,80) L_0x294b690/d;
L_0x294b880/d .functor AND 1, L_0x294a880, L_0x294a000, L_0x294c9c0, L_0x294b180;
L_0x294b880 .delay 1 (80,80,80) L_0x294b880/d;
L_0x294b9b0/d .functor AND 1, L_0x2949a80, L_0x294af60, L_0x294b0c0, L_0x294ca60;
L_0x294b9b0 .delay 1 (80,80,80) L_0x294b9b0/d;
L_0x294bc10/d .functor AND 1, L_0x294a150, L_0x294a000, L_0x294b0c0, L_0x294ca60;
L_0x294bc10 .delay 1 (80,80,80) L_0x294bc10/d;
L_0x294b940/d .functor AND 1, L_0x294a440, L_0x294af60, L_0x294c9c0, L_0x294ca60;
L_0x294b940 .delay 1 (80,80,80) L_0x294b940/d;
L_0x294bf70/d .functor AND 1, L_0x294a2b0, L_0x294a000, L_0x294c9c0, L_0x294ca60;
L_0x294bf70 .delay 1 (80,80,80) L_0x294bf70/d;
L_0x294c110/0/0 .functor OR 1, L_0x294b330, L_0x294b4e0, L_0x294b690, L_0x294b9b0;
L_0x294c110/0/4 .functor OR 1, L_0x294bc10, L_0x294b940, L_0x294bf70, L_0x294b880;
L_0x294c110/d .functor OR 1, L_0x294c110/0/0, L_0x294c110/0/4, C4<0>, C4<0>;
L_0x294c110 .delay 1 (160,160,160) L_0x294c110/d;
v0x26596a0_0 .net "a", 0 0, L_0x294c500;  1 drivers
v0x2653960_0 .net "addSub", 0 0, L_0x294a880;  1 drivers
v0x2653a00_0 .net "andRes", 0 0, L_0x2949a80;  1 drivers
v0x263c2a0_0 .net "b", 0 0, L_0x294c660;  1 drivers
v0x2636580_0 .net "carryIn", 0 0, L_0x294a370;  1 drivers
v0x2636620_0 .net "carryOut", 0 0, L_0x294ad60;  1 drivers
v0x2630860_0 .net "initialResult", 0 0, L_0x294c110;  1 drivers
v0x2630900_0 .net "isAdd", 0 0, L_0x294b330;  1 drivers
v0x2630410_0 .net "isAnd", 0 0, L_0x294b9b0;  1 drivers
v0x26304b0_0 .net "isNand", 0 0, L_0x294bc10;  1 drivers
v0x2630050_0 .net "isNor", 0 0, L_0x294b940;  1 drivers
v0x26300f0_0 .net "isOr", 0 0, L_0x294bf70;  1 drivers
v0x2619220_0 .net "isSLT", 0 0, L_0x294b880;  1 drivers
v0x26192c0_0 .net "isSub", 0 0, L_0x294b4e0;  1 drivers
v0x2613500_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26135a0_0 .net "isXor", 0 0, L_0x294b690;  1 drivers
v0x25fbe50_0 .net "nandRes", 0 0, L_0x294a150;  1 drivers
v0x25fbef0_0 .net "norRes", 0 0, L_0x294a440;  1 drivers
v0x25f0410_0 .net "orRes", 0 0, L_0x294a2b0;  1 drivers
v0x25f04b0_0 .net "s0", 0 0, L_0x294a000;  1 drivers
v0x25d8cc0_0 .net "s0inv", 0 0, L_0x294af60;  1 drivers
v0x25d8d60_0 .net "s1", 0 0, L_0x294c9c0;  1 drivers
v0x2261a70_0 .net "s1inv", 0 0, L_0x294b0c0;  1 drivers
v0x2261b10_0 .net "s2", 0 0, L_0x294ca60;  1 drivers
v0x25d0550_0 .net "s2inv", 0 0, L_0x294b180;  1 drivers
v0x25d0610_0 .net "xorRes", 0 0, L_0x294a500;  1 drivers
S_0x26f8e20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26f9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x294a660/d .functor XOR 1, L_0x294c660, L_0x298cce0, C4<0>, C4<0>;
L_0x294a660 .delay 1 (40,40,40) L_0x294a660/d;
L_0x294a720/d .functor XOR 1, L_0x294c500, L_0x294a660, C4<0>, C4<0>;
L_0x294a720 .delay 1 (40,40,40) L_0x294a720/d;
L_0x294a880/d .functor XOR 1, L_0x294a720, L_0x294a370, C4<0>, C4<0>;
L_0x294a880 .delay 1 (40,40,40) L_0x294a880/d;
L_0x294aa80/d .functor AND 1, L_0x294c500, L_0x294a660, C4<1>, C4<1>;
L_0x294aa80 .delay 1 (40,40,40) L_0x294aa80/d;
L_0x294acf0/d .functor AND 1, L_0x294a720, L_0x294a370, C4<1>, C4<1>;
L_0x294acf0 .delay 1 (40,40,40) L_0x294acf0/d;
L_0x294ad60/d .functor OR 1, L_0x294aa80, L_0x294acf0, C4<0>, C4<0>;
L_0x294ad60 .delay 1 (40,40,40) L_0x294ad60/d;
v0x250f7e0_0 .net "AandB", 0 0, L_0x294aa80;  1 drivers
v0x250f8a0_0 .net "BxorSub", 0 0, L_0x294a660;  1 drivers
v0x2509ac0_0 .net "a", 0 0, L_0x294c500;  alias, 1 drivers
v0x2687200_0 .net "b", 0 0, L_0x294c660;  alias, 1 drivers
v0x26872c0_0 .net "carryin", 0 0, L_0x294a370;  alias, 1 drivers
v0x267c690_0 .net "carryout", 0 0, L_0x294ad60;  alias, 1 drivers
v0x267c750_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x258f620_0 .net "res", 0 0, L_0x294a880;  alias, 1 drivers
v0x2676970_0 .net "xAorB", 0 0, L_0x294a720;  1 drivers
v0x265f3a0_0 .net "xAorBandCin", 0 0, L_0x294acf0;  1 drivers
S_0x26f34e0 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26e05d0 .param/l "i" 0 3 165, +C4<01001>;
S_0x25ad130 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26f34e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x294c5a0/d .functor AND 1, L_0x294ef60, L_0x294f0c0, C4<1>, C4<1>;
L_0x294c5a0 .delay 1 (40,40,40) L_0x294c5a0/d;
L_0x294c860/d .functor NAND 1, L_0x294ef60, L_0x294f0c0, C4<1>, C4<1>;
L_0x294c860 .delay 1 (20,20,20) L_0x294c860/d;
L_0x294ccc0/d .functor OR 1, L_0x294ef60, L_0x294f0c0, C4<0>, C4<0>;
L_0x294ccc0 .delay 1 (40,40,40) L_0x294ccc0/d;
L_0x294ce50/d .functor NOR 1, L_0x294ef60, L_0x294f0c0, C4<0>, C4<0>;
L_0x294ce50 .delay 1 (20,20,20) L_0x294ce50/d;
L_0x294cfb0/d .functor XOR 1, L_0x294ef60, L_0x294f0c0, C4<0>, C4<0>;
L_0x294cfb0 .delay 1 (40,40,40) L_0x294cfb0/d;
L_0x294d9c0/d .functor NOT 1, L_0x294cb90, C4<0>, C4<0>, C4<0>;
L_0x294d9c0 .delay 1 (10,10,10) L_0x294d9c0/d;
L_0x294db20/d .functor NOT 1, L_0x294f450, C4<0>, C4<0>, C4<0>;
L_0x294db20 .delay 1 (10,10,10) L_0x294db20/d;
L_0x294dbe0/d .functor NOT 1, L_0x294f4f0, C4<0>, C4<0>, C4<0>;
L_0x294dbe0 .delay 1 (10,10,10) L_0x294dbe0/d;
L_0x294dd90/d .functor AND 1, L_0x294d2e0, L_0x294d9c0, L_0x294db20, L_0x294dbe0;
L_0x294dd90 .delay 1 (80,80,80) L_0x294dd90/d;
L_0x294df40/d .functor AND 1, L_0x294d2e0, L_0x294cb90, L_0x294db20, L_0x294dbe0;
L_0x294df40 .delay 1 (80,80,80) L_0x294df40/d;
L_0x294e0f0/d .functor AND 1, L_0x294cfb0, L_0x294d9c0, L_0x294f450, L_0x294dbe0;
L_0x294e0f0 .delay 1 (80,80,80) L_0x294e0f0/d;
L_0x294e2e0/d .functor AND 1, L_0x294d2e0, L_0x294cb90, L_0x294f450, L_0x294dbe0;
L_0x294e2e0 .delay 1 (80,80,80) L_0x294e2e0/d;
L_0x294e410/d .functor AND 1, L_0x294c5a0, L_0x294d9c0, L_0x294db20, L_0x294f4f0;
L_0x294e410 .delay 1 (80,80,80) L_0x294e410/d;
L_0x294e670/d .functor AND 1, L_0x294c860, L_0x294cb90, L_0x294db20, L_0x294f4f0;
L_0x294e670 .delay 1 (80,80,80) L_0x294e670/d;
L_0x294e3a0/d .functor AND 1, L_0x294ce50, L_0x294d9c0, L_0x294f450, L_0x294f4f0;
L_0x294e3a0 .delay 1 (80,80,80) L_0x294e3a0/d;
L_0x294e9d0/d .functor AND 1, L_0x294ccc0, L_0x294cb90, L_0x294f450, L_0x294f4f0;
L_0x294e9d0 .delay 1 (80,80,80) L_0x294e9d0/d;
L_0x294eb70/0/0 .functor OR 1, L_0x294dd90, L_0x294df40, L_0x294e0f0, L_0x294e410;
L_0x294eb70/0/4 .functor OR 1, L_0x294e670, L_0x294e3a0, L_0x294e9d0, L_0x294e2e0;
L_0x294eb70/d .functor OR 1, L_0x294eb70/0/0, L_0x294eb70/0/4, C4<0>, C4<0>;
L_0x294eb70 .delay 1 (160,160,160) L_0x294eb70/d;
v0x26dd9c0_0 .net "a", 0 0, L_0x294ef60;  1 drivers
v0x26dda80_0 .net "addSub", 0 0, L_0x294d2e0;  1 drivers
v0x26dd4f0_0 .net "andRes", 0 0, L_0x294c5a0;  1 drivers
v0x26dd5c0_0 .net "b", 0 0, L_0x294f0c0;  1 drivers
v0x26dd020_0 .net "carryIn", 0 0, L_0x294cd80;  1 drivers
v0x26dd0c0_0 .net "carryOut", 0 0, L_0x294d7c0;  1 drivers
v0x26dcb50_0 .net "initialResult", 0 0, L_0x294eb70;  1 drivers
v0x26dcbf0_0 .net "isAdd", 0 0, L_0x294dd90;  1 drivers
v0x26dc680_0 .net "isAnd", 0 0, L_0x294e410;  1 drivers
v0x26dc1b0_0 .net "isNand", 0 0, L_0x294e670;  1 drivers
v0x26dc250_0 .net "isNor", 0 0, L_0x294e3a0;  1 drivers
v0x26dbce0_0 .net "isOr", 0 0, L_0x294e9d0;  1 drivers
v0x26dbda0_0 .net "isSLT", 0 0, L_0x294e2e0;  1 drivers
v0x26d74b0_0 .net "isSub", 0 0, L_0x294df40;  1 drivers
v0x26d7570_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26db810_0 .net "isXor", 0 0, L_0x294e0f0;  1 drivers
v0x26db8d0_0 .net "nandRes", 0 0, L_0x294c860;  1 drivers
v0x26dc720_0 .net "norRes", 0 0, L_0x294ce50;  1 drivers
v0x26dae70_0 .net "orRes", 0 0, L_0x294ccc0;  1 drivers
v0x26daf30_0 .net "s0", 0 0, L_0x294cb90;  1 drivers
v0x26da9a0_0 .net "s0inv", 0 0, L_0x294d9c0;  1 drivers
v0x26daa60_0 .net "s1", 0 0, L_0x294f450;  1 drivers
v0x26da4d0_0 .net "s1inv", 0 0, L_0x294db20;  1 drivers
v0x26da570_0 .net "s2", 0 0, L_0x294f4f0;  1 drivers
v0x26da000_0 .net "s2inv", 0 0, L_0x294dbe0;  1 drivers
v0x26da0c0_0 .net "xorRes", 0 0, L_0x294cfb0;  1 drivers
S_0x25acd50 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25ad130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x294d070/d .functor XOR 1, L_0x294f0c0, L_0x298cce0, C4<0>, C4<0>;
L_0x294d070 .delay 1 (40,40,40) L_0x294d070/d;
L_0x294d1d0/d .functor XOR 1, L_0x294ef60, L_0x294d070, C4<0>, C4<0>;
L_0x294d1d0 .delay 1 (40,40,40) L_0x294d1d0/d;
L_0x294d2e0/d .functor XOR 1, L_0x294d1d0, L_0x294cd80, C4<0>, C4<0>;
L_0x294d2e0 .delay 1 (40,40,40) L_0x294d2e0/d;
L_0x294d4e0/d .functor AND 1, L_0x294ef60, L_0x294d070, C4<1>, C4<1>;
L_0x294d4e0 .delay 1 (40,40,40) L_0x294d4e0/d;
L_0x294d750/d .functor AND 1, L_0x294d1d0, L_0x294cd80, C4<1>, C4<1>;
L_0x294d750 .delay 1 (40,40,40) L_0x294d750/d;
L_0x294d7c0/d .functor OR 1, L_0x294d4e0, L_0x294d750, C4<0>, C4<0>;
L_0x294d7c0 .delay 1 (40,40,40) L_0x294d7c0/d;
v0x26df6a0_0 .net "AandB", 0 0, L_0x294d4e0;  1 drivers
v0x26df760_0 .net "BxorSub", 0 0, L_0x294d070;  1 drivers
v0x26df1f0_0 .net "a", 0 0, L_0x294ef60;  alias, 1 drivers
v0x26ded00_0 .net "b", 0 0, L_0x294f0c0;  alias, 1 drivers
v0x26dedc0_0 .net "carryin", 0 0, L_0x294cd80;  alias, 1 drivers
v0x26d7980_0 .net "carryout", 0 0, L_0x294d7c0;  alias, 1 drivers
v0x26d7a40_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26de830_0 .net "res", 0 0, L_0x294d2e0;  alias, 1 drivers
v0x26de8f0_0 .net "xAorB", 0 0, L_0x294d1d0;  1 drivers
v0x26de410_0 .net "xAorBandCin", 0 0, L_0x294d750;  1 drivers
S_0x2595ab0 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26d9680 .param/l "i" 0 3 165, +C4<01010>;
S_0x25956d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2595ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x294f000/d .functor AND 1, L_0x29519d0, L_0x2951b30, C4<1>, C4<1>;
L_0x294f000 .delay 1 (40,40,40) L_0x294f000/d;
L_0x294f2c0/d .functor NAND 1, L_0x29519d0, L_0x2951b30, C4<1>, C4<1>;
L_0x294f2c0 .delay 1 (20,20,20) L_0x294f2c0/d;
L_0x294f780/d .functor OR 1, L_0x29519d0, L_0x2951b30, C4<0>, C4<0>;
L_0x294f780 .delay 1 (40,40,40) L_0x294f780/d;
L_0x294f910/d .functor NOR 1, L_0x29519d0, L_0x2951b30, C4<0>, C4<0>;
L_0x294f910 .delay 1 (20,20,20) L_0x294f910/d;
L_0x294f9d0/d .functor XOR 1, L_0x29519d0, L_0x2951b30, C4<0>, C4<0>;
L_0x294f9d0 .delay 1 (40,40,40) L_0x294f9d0/d;
L_0x2950430/d .functor NOT 1, L_0x294f620, C4<0>, C4<0>, C4<0>;
L_0x2950430 .delay 1 (10,10,10) L_0x2950430/d;
L_0x2950590/d .functor NOT 1, L_0x294f6c0, C4<0>, C4<0>, C4<0>;
L_0x2950590 .delay 1 (10,10,10) L_0x2950590/d;
L_0x2950650/d .functor NOT 1, L_0x2944880, C4<0>, C4<0>, C4<0>;
L_0x2950650 .delay 1 (10,10,10) L_0x2950650/d;
L_0x2950800/d .functor AND 1, L_0x294fd50, L_0x2950430, L_0x2950590, L_0x2950650;
L_0x2950800 .delay 1 (80,80,80) L_0x2950800/d;
L_0x29509b0/d .functor AND 1, L_0x294fd50, L_0x294f620, L_0x2950590, L_0x2950650;
L_0x29509b0 .delay 1 (80,80,80) L_0x29509b0/d;
L_0x2950b60/d .functor AND 1, L_0x294f9d0, L_0x2950430, L_0x294f6c0, L_0x2950650;
L_0x2950b60 .delay 1 (80,80,80) L_0x2950b60/d;
L_0x2950d50/d .functor AND 1, L_0x294fd50, L_0x294f620, L_0x294f6c0, L_0x2950650;
L_0x2950d50 .delay 1 (80,80,80) L_0x2950d50/d;
L_0x2950e80/d .functor AND 1, L_0x294f000, L_0x2950430, L_0x2950590, L_0x2944880;
L_0x2950e80 .delay 1 (80,80,80) L_0x2950e80/d;
L_0x29510e0/d .functor AND 1, L_0x294f2c0, L_0x294f620, L_0x2950590, L_0x2944880;
L_0x29510e0 .delay 1 (80,80,80) L_0x29510e0/d;
L_0x2950e10/d .functor AND 1, L_0x294f910, L_0x2950430, L_0x294f6c0, L_0x2944880;
L_0x2950e10 .delay 1 (80,80,80) L_0x2950e10/d;
L_0x2951440/d .functor AND 1, L_0x294f780, L_0x294f620, L_0x294f6c0, L_0x2944880;
L_0x2951440 .delay 1 (80,80,80) L_0x2951440/d;
L_0x29515e0/0/0 .functor OR 1, L_0x2950800, L_0x29509b0, L_0x2950b60, L_0x2950e80;
L_0x29515e0/0/4 .functor OR 1, L_0x29510e0, L_0x2950e10, L_0x2951440, L_0x2950d50;
L_0x29515e0/d .functor OR 1, L_0x29515e0/0/0, L_0x29515e0/0/4, C4<0>, C4<0>;
L_0x29515e0 .delay 1 (160,160,160) L_0x29515e0/d;
v0x2578750_0 .net "a", 0 0, L_0x29519d0;  1 drivers
v0x2578810_0 .net "addSub", 0 0, L_0x294fd50;  1 drivers
v0x2578380_0 .net "andRes", 0 0, L_0x294f000;  1 drivers
v0x2572a10_0 .net "b", 0 0, L_0x2951b30;  1 drivers
v0x2572ae0_0 .net "carryIn", 0 0, L_0x294f840;  1 drivers
v0x2572630_0 .net "carryOut", 0 0, L_0x2950230;  1 drivers
v0x25726d0_0 .net "initialResult", 0 0, L_0x29515e0;  1 drivers
v0x256ccf0_0 .net "isAdd", 0 0, L_0x2950800;  1 drivers
v0x256cd90_0 .net "isAnd", 0 0, L_0x2950e80;  1 drivers
v0x256c9a0_0 .net "isNand", 0 0, L_0x29510e0;  1 drivers
v0x2555630_0 .net "isNor", 0 0, L_0x2950e10;  1 drivers
v0x25556f0_0 .net "isOr", 0 0, L_0x2951440;  1 drivers
v0x2555250_0 .net "isSLT", 0 0, L_0x2950d50;  1 drivers
v0x2555310_0 .net "isSub", 0 0, L_0x29509b0;  1 drivers
v0x254f910_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x254f9b0_0 .net "isXor", 0 0, L_0x2950b60;  1 drivers
v0x254f530_0 .net "nandRes", 0 0, L_0x294f2c0;  1 drivers
v0x254f5d0_0 .net "norRes", 0 0, L_0x294f910;  1 drivers
v0x2537e20_0 .net "orRes", 0 0, L_0x294f780;  1 drivers
v0x2537ec0_0 .net "s0", 0 0, L_0x294f620;  1 drivers
v0x25324e0_0 .net "s0inv", 0 0, L_0x2950430;  1 drivers
v0x2532580_0 .net "s1", 0 0, L_0x294f6c0;  1 drivers
v0x2532100_0 .net "s1inv", 0 0, L_0x2950590;  1 drivers
v0x25321a0_0 .net "s2", 0 0, L_0x2944880;  1 drivers
v0x252c7c0_0 .net "s2inv", 0 0, L_0x2950650;  1 drivers
v0x252c860_0 .net "xorRes", 0 0, L_0x294f9d0;  1 drivers
S_0x258fd90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25956d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x294fb30/d .functor XOR 1, L_0x2951b30, L_0x298cce0, C4<0>, C4<0>;
L_0x294fb30 .delay 1 (40,40,40) L_0x294fb30/d;
L_0x294fbf0/d .functor XOR 1, L_0x29519d0, L_0x294fb30, C4<0>, C4<0>;
L_0x294fbf0 .delay 1 (40,40,40) L_0x294fbf0/d;
L_0x294fd50/d .functor XOR 1, L_0x294fbf0, L_0x294f840, C4<0>, C4<0>;
L_0x294fd50 .delay 1 (40,40,40) L_0x294fd50/d;
L_0x294ff50/d .functor AND 1, L_0x29519d0, L_0x294fb30, C4<1>, C4<1>;
L_0x294ff50 .delay 1 (40,40,40) L_0x294ff50/d;
L_0x29501c0/d .functor AND 1, L_0x294fbf0, L_0x294f840, C4<1>, C4<1>;
L_0x29501c0 .delay 1 (40,40,40) L_0x29501c0/d;
L_0x2950230/d .functor OR 1, L_0x294ff50, L_0x29501c0, C4<0>, C4<0>;
L_0x2950230 .delay 1 (40,40,40) L_0x2950230/d;
v0x26d6fe0_0 .net "AandB", 0 0, L_0x294ff50;  1 drivers
v0x26d87f0_0 .net "BxorSub", 0 0, L_0x294fb30;  1 drivers
v0x26d88b0_0 .net "a", 0 0, L_0x29519d0;  alias, 1 drivers
v0x26d8320_0 .net "b", 0 0, L_0x2951b30;  alias, 1 drivers
v0x26d83e0_0 .net "carryin", 0 0, L_0x294f840;  alias, 1 drivers
v0x26d7e50_0 .net "carryout", 0 0, L_0x2950230;  alias, 1 drivers
v0x26d7f10_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x24eb8e0_0 .net "res", 0 0, L_0x294fd50;  alias, 1 drivers
v0x24eb9a0_0 .net "xAorB", 0 0, L_0x294fbf0;  1 drivers
v0x258f9b0_0 .net "xAorBandCin", 0 0, L_0x29501c0;  1 drivers
S_0x252c3e0 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2578470 .param/l "i" 0 3 165, +C4<01011>;
S_0x2515090 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x252c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2951a70/d .functor AND 1, L_0x29545f0, L_0x2954750, C4<1>, C4<1>;
L_0x2951a70 .delay 1 (40,40,40) L_0x2951a70/d;
L_0x2946810/d .functor NAND 1, L_0x29545f0, L_0x2954750, C4<1>, C4<1>;
L_0x2946810 .delay 1 (20,20,20) L_0x2946810/d;
L_0x2951e40/d .functor OR 1, L_0x29545f0, L_0x2954750, C4<0>, C4<0>;
L_0x2951e40 .delay 1 (40,40,40) L_0x2951e40/d;
L_0x2952520/d .functor NOR 1, L_0x29545f0, L_0x2954750, C4<0>, C4<0>;
L_0x2952520 .delay 1 (20,20,20) L_0x2952520/d;
L_0x29525e0/d .functor XOR 1, L_0x29545f0, L_0x2954750, C4<0>, C4<0>;
L_0x29525e0 .delay 1 (40,40,40) L_0x29525e0/d;
L_0x2952fd0/d .functor NOT 1, L_0x2952300, C4<0>, C4<0>, C4<0>;
L_0x2952fd0 .delay 1 (10,10,10) L_0x2952fd0/d;
L_0x2953130/d .functor NOT 1, L_0x29523a0, C4<0>, C4<0>, C4<0>;
L_0x2953130 .delay 1 (10,10,10) L_0x2953130/d;
L_0x29531f0/d .functor NOT 1, L_0x2952440, C4<0>, C4<0>, C4<0>;
L_0x29531f0 .delay 1 (10,10,10) L_0x29531f0/d;
L_0x29533a0/d .functor AND 1, L_0x2952960, L_0x2952fd0, L_0x2953130, L_0x29531f0;
L_0x29533a0 .delay 1 (80,80,80) L_0x29533a0/d;
L_0x2953550/d .functor AND 1, L_0x2952960, L_0x2952300, L_0x2953130, L_0x29531f0;
L_0x2953550 .delay 1 (80,80,80) L_0x2953550/d;
L_0x2953700/d .functor AND 1, L_0x29525e0, L_0x2952fd0, L_0x29523a0, L_0x29531f0;
L_0x2953700 .delay 1 (80,80,80) L_0x2953700/d;
L_0x29538f0/d .functor AND 1, L_0x2952960, L_0x2952300, L_0x29523a0, L_0x29531f0;
L_0x29538f0 .delay 1 (80,80,80) L_0x29538f0/d;
L_0x2953a20/d .functor AND 1, L_0x2951a70, L_0x2952fd0, L_0x2953130, L_0x2952440;
L_0x2953a20 .delay 1 (80,80,80) L_0x2953a20/d;
L_0x2953c80/d .functor AND 1, L_0x2946810, L_0x2952300, L_0x2953130, L_0x2952440;
L_0x2953c80 .delay 1 (80,80,80) L_0x2953c80/d;
L_0x29539b0/d .functor AND 1, L_0x2952520, L_0x2952fd0, L_0x29523a0, L_0x2952440;
L_0x29539b0 .delay 1 (80,80,80) L_0x29539b0/d;
L_0x2954060/d .functor AND 1, L_0x2951e40, L_0x2952300, L_0x29523a0, L_0x2952440;
L_0x2954060 .delay 1 (80,80,80) L_0x2954060/d;
L_0x2954200/0/0 .functor OR 1, L_0x29533a0, L_0x2953550, L_0x2953700, L_0x2953a20;
L_0x2954200/0/4 .functor OR 1, L_0x2953c80, L_0x29539b0, L_0x2954060, L_0x29538f0;
L_0x2954200/d .functor OR 1, L_0x2954200/0/0, L_0x2954200/0/4, C4<0>, C4<0>;
L_0x2954200 .delay 1 (160,160,160) L_0x2954200/d;
v0x2676120_0 .net "a", 0 0, L_0x29545f0;  1 drivers
v0x26761c0_0 .net "addSub", 0 0, L_0x2952960;  1 drivers
v0x265ef30_0 .net "andRes", 0 0, L_0x2951a70;  1 drivers
v0x265f000_0 .net "b", 0 0, L_0x2954750;  1 drivers
v0x265eb80_0 .net "carryIn", 0 0, L_0x293f110;  1 drivers
v0x265ec20_0 .net "carryOut", 0 0, L_0x2952dd0;  1 drivers
v0x2659240_0 .net "initialResult", 0 0, L_0x2954200;  1 drivers
v0x26592e0_0 .net "isAdd", 0 0, L_0x29533a0;  1 drivers
v0x2658e30_0 .net "isAnd", 0 0, L_0x2953a20;  1 drivers
v0x26534f0_0 .net "isNand", 0 0, L_0x2953c80;  1 drivers
v0x2653590_0 .net "isNor", 0 0, L_0x29539b0;  1 drivers
v0x2653110_0 .net "isOr", 0 0, L_0x2954060;  1 drivers
v0x26531d0_0 .net "isSLT", 0 0, L_0x29538f0;  1 drivers
v0x263be30_0 .net "isSub", 0 0, L_0x2953550;  1 drivers
v0x263bef0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x263ba50_0 .net "isXor", 0 0, L_0x2953700;  1 drivers
v0x263baf0_0 .net "nandRes", 0 0, L_0x2946810;  1 drivers
v0x2658ed0_0 .net "norRes", 0 0, L_0x2952520;  1 drivers
v0x2635d30_0 .net "orRes", 0 0, L_0x2951e40;  1 drivers
v0x2635df0_0 .net "s0", 0 0, L_0x2952300;  1 drivers
v0x2618db0_0 .net "s0inv", 0 0, L_0x2952fd0;  1 drivers
v0x2618e70_0 .net "s1", 0 0, L_0x29523a0;  1 drivers
v0x26189d0_0 .net "s1inv", 0 0, L_0x2953130;  1 drivers
v0x2618a90_0 .net "s2", 0 0, L_0x2952440;  1 drivers
v0x2613090_0 .net "s2inv", 0 0, L_0x29531f0;  1 drivers
v0x2613150_0 .net "xorRes", 0 0, L_0x29525e0;  1 drivers
S_0x250f370 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2515090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2952740/d .functor XOR 1, L_0x2954750, L_0x298cce0, C4<0>, C4<0>;
L_0x2952740 .delay 1 (40,40,40) L_0x2952740/d;
L_0x2952800/d .functor XOR 1, L_0x29545f0, L_0x2952740, C4<0>, C4<0>;
L_0x2952800 .delay 1 (40,40,40) L_0x2952800/d;
L_0x2952960/d .functor XOR 1, L_0x2952800, L_0x293f110, C4<0>, C4<0>;
L_0x2952960 .delay 1 (40,40,40) L_0x2952960/d;
L_0x2952b60/d .functor AND 1, L_0x29545f0, L_0x2952740, C4<1>, C4<1>;
L_0x2952b60 .delay 1 (40,40,40) L_0x2952b60/d;
L_0x2944970/d .functor AND 1, L_0x2952800, L_0x293f110, C4<1>, C4<1>;
L_0x2944970 .delay 1 (40,40,40) L_0x2944970/d;
L_0x2952dd0/d .functor OR 1, L_0x2952b60, L_0x2944970, C4<0>, C4<0>;
L_0x2952dd0 .delay 1 (40,40,40) L_0x2952dd0/d;
v0x2509650_0 .net "AandB", 0 0, L_0x2952b60;  1 drivers
v0x2509730_0 .net "BxorSub", 0 0, L_0x2952740;  1 drivers
v0x2509270_0 .net "a", 0 0, L_0x29545f0;  alias, 1 drivers
v0x2509310_0 .net "b", 0 0, L_0x2954750;  alias, 1 drivers
v0x265dd80_0 .net "carryin", 0 0, L_0x293f110;  alias, 1 drivers
v0x265de20_0 .net "carryout", 0 0, L_0x2952dd0;  alias, 1 drivers
v0x267c220_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x267c2c0_0 .net "res", 0 0, L_0x2952960;  alias, 1 drivers
v0x267be40_0 .net "xAorB", 0 0, L_0x2952800;  1 drivers
v0x2676500_0 .net "xAorBandCin", 0 0, L_0x2944970;  1 drivers
S_0x25fb9e0 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2612d30 .param/l "i" 0 3 165, +C4<01100>;
S_0x25fb600 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x25fb9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2954690/d .functor AND 1, L_0x29570f0, L_0x2957250, C4<1>, C4<1>;
L_0x2954690 .delay 1 (40,40,40) L_0x2954690/d;
L_0x2954db0/d .functor NAND 1, L_0x29570f0, L_0x2957250, C4<1>, C4<1>;
L_0x2954db0 .delay 1 (20,20,20) L_0x2954db0/d;
L_0x2953e70/d .functor OR 1, L_0x29570f0, L_0x2957250, C4<0>, C4<0>;
L_0x2953e70 .delay 1 (40,40,40) L_0x2953e70/d;
L_0x2955030/d .functor NOR 1, L_0x29570f0, L_0x2957250, C4<0>, C4<0>;
L_0x2955030 .delay 1 (20,20,20) L_0x2955030/d;
L_0x29550a0/d .functor XOR 1, L_0x29570f0, L_0x2957250, C4<0>, C4<0>;
L_0x29550a0 .delay 1 (40,40,40) L_0x29550a0/d;
L_0x2955b00/d .functor NOT 1, L_0x2954ba0, C4<0>, C4<0>, C4<0>;
L_0x2955b00 .delay 1 (10,10,10) L_0x2955b00/d;
L_0x2955c60/d .functor NOT 1, L_0x2954c40, C4<0>, C4<0>, C4<0>;
L_0x2955c60 .delay 1 (10,10,10) L_0x2955c60/d;
L_0x2955d20/d .functor NOT 1, L_0x2957670, C4<0>, C4<0>, C4<0>;
L_0x2955d20 .delay 1 (10,10,10) L_0x2955d20/d;
L_0x2955ed0/d .functor AND 1, L_0x2955420, L_0x2955b00, L_0x2955c60, L_0x2955d20;
L_0x2955ed0 .delay 1 (80,80,80) L_0x2955ed0/d;
L_0x2956080/d .functor AND 1, L_0x2955420, L_0x2954ba0, L_0x2955c60, L_0x2955d20;
L_0x2956080 .delay 1 (80,80,80) L_0x2956080/d;
L_0x2956290/d .functor AND 1, L_0x29550a0, L_0x2955b00, L_0x2954c40, L_0x2955d20;
L_0x2956290 .delay 1 (80,80,80) L_0x2956290/d;
L_0x2956470/d .functor AND 1, L_0x2955420, L_0x2954ba0, L_0x2954c40, L_0x2955d20;
L_0x2956470 .delay 1 (80,80,80) L_0x2956470/d;
L_0x2956640/d .functor AND 1, L_0x2954690, L_0x2955b00, L_0x2955c60, L_0x2957670;
L_0x2956640 .delay 1 (80,80,80) L_0x2956640/d;
L_0x29567d0/d .functor AND 1, L_0x2954db0, L_0x2954ba0, L_0x2955c60, L_0x2957670;
L_0x29567d0 .delay 1 (80,80,80) L_0x29567d0/d;
L_0x29565d0/d .functor AND 1, L_0x2955030, L_0x2955b00, L_0x2954c40, L_0x2957670;
L_0x29565d0 .delay 1 (80,80,80) L_0x29565d0/d;
L_0x2956b60/d .functor AND 1, L_0x2953e70, L_0x2954ba0, L_0x2954c40, L_0x2957670;
L_0x2956b60 .delay 1 (80,80,80) L_0x2956b60/d;
L_0x2956d00/0/0 .functor OR 1, L_0x2955ed0, L_0x2956080, L_0x2956290, L_0x2956640;
L_0x2956d00/0/4 .functor OR 1, L_0x29567d0, L_0x29565d0, L_0x2956b60, L_0x2956470;
L_0x2956d00/d .functor OR 1, L_0x2956d00/0/0, L_0x2956d00/0/4, C4<0>, C4<0>;
L_0x2956d00 .delay 1 (160,160,160) L_0x2956d00/d;
v0x26e7290_0 .net "a", 0 0, L_0x29570f0;  1 drivers
v0x26e7350_0 .net "addSub", 0 0, L_0x2955420;  1 drivers
v0x26e6f60_0 .net "andRes", 0 0, L_0x2954690;  1 drivers
v0x26e7000_0 .net "b", 0 0, L_0x2957250;  1 drivers
v0x26e6c30_0 .net "carryIn", 0 0, L_0x2954f60;  1 drivers
v0x26e6cd0_0 .net "carryOut", 0 0, L_0x2955900;  1 drivers
v0x26e6900_0 .net "initialResult", 0 0, L_0x2956d00;  1 drivers
v0x26e69a0_0 .net "isAdd", 0 0, L_0x2955ed0;  1 drivers
v0x26e65d0_0 .net "isAnd", 0 0, L_0x2956640;  1 drivers
v0x26e62a0_0 .net "isNand", 0 0, L_0x29567d0;  1 drivers
v0x26e6340_0 .net "isNor", 0 0, L_0x29565d0;  1 drivers
v0x26e5f70_0 .net "isOr", 0 0, L_0x2956b60;  1 drivers
v0x26e6010_0 .net "isSLT", 0 0, L_0x2956470;  1 drivers
v0x26e5c40_0 .net "isSub", 0 0, L_0x2956080;  1 drivers
v0x26e5d00_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26e5910_0 .net "isXor", 0 0, L_0x2956290;  1 drivers
v0x26e59d0_0 .net "nandRes", 0 0, L_0x2954db0;  1 drivers
v0x26e6670_0 .net "norRes", 0 0, L_0x2955030;  1 drivers
v0x26e52b0_0 .net "orRes", 0 0, L_0x2953e70;  1 drivers
v0x26e5370_0 .net "s0", 0 0, L_0x2954ba0;  1 drivers
v0x26e4f80_0 .net "s0inv", 0 0, L_0x2955b00;  1 drivers
v0x26e5040_0 .net "s1", 0 0, L_0x2954c40;  1 drivers
v0x26e4c50_0 .net "s1inv", 0 0, L_0x2955c60;  1 drivers
v0x26e4d10_0 .net "s2", 0 0, L_0x2957670;  1 drivers
v0x26e4920_0 .net "s2inv", 0 0, L_0x2955d20;  1 drivers
v0x26e49e0_0 .net "xorRes", 0 0, L_0x29550a0;  1 drivers
S_0x25f58e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25fb600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2955200/d .functor XOR 1, L_0x2957250, L_0x298cce0, C4<0>, C4<0>;
L_0x2955200 .delay 1 (40,40,40) L_0x2955200/d;
L_0x29552c0/d .functor XOR 1, L_0x29570f0, L_0x2955200, C4<0>, C4<0>;
L_0x29552c0 .delay 1 (40,40,40) L_0x29552c0/d;
L_0x2955420/d .functor XOR 1, L_0x29552c0, L_0x2954f60, C4<0>, C4<0>;
L_0x2955420 .delay 1 (40,40,40) L_0x2955420/d;
L_0x2955620/d .functor AND 1, L_0x29570f0, L_0x2955200, C4<1>, C4<1>;
L_0x2955620 .delay 1 (40,40,40) L_0x2955620/d;
L_0x2955890/d .functor AND 1, L_0x29552c0, L_0x2954f60, C4<1>, C4<1>;
L_0x2955890 .delay 1 (40,40,40) L_0x2955890/d;
L_0x2955900/d .functor OR 1, L_0x2955620, L_0x2955890, C4<0>, C4<0>;
L_0x2955900 .delay 1 (40,40,40) L_0x2955900/d;
v0x25efbc0_0 .net "AandB", 0 0, L_0x2955620;  1 drivers
v0x25efca0_0 .net "BxorSub", 0 0, L_0x2955200;  1 drivers
v0x25d8850_0 .net "a", 0 0, L_0x29570f0;  alias, 1 drivers
v0x25d8920_0 .net "b", 0 0, L_0x2957250;  alias, 1 drivers
v0x25d8440_0 .net "carryin", 0 0, L_0x2954f60;  alias, 1 drivers
v0x26e7d20_0 .net "carryout", 0 0, L_0x2955900;  alias, 1 drivers
v0x26e7de0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26e79f0_0 .net "res", 0 0, L_0x2955420;  alias, 1 drivers
v0x26e7ab0_0 .net "xAorB", 0 0, L_0x29552c0;  1 drivers
v0x26e7670_0 .net "xAorBandCin", 0 0, L_0x2955890;  1 drivers
S_0x26e45f0 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26e3f10 .param/l "i" 0 3 165, +C4<01101>;
S_0x26e3be0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26e45f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2957190/d .functor AND 1, L_0x2959aa0, L_0x2959c00, C4<1>, C4<1>;
L_0x2957190 .delay 1 (40,40,40) L_0x2957190/d;
L_0x29575b0/d .functor NAND 1, L_0x2959aa0, L_0x2959c00, C4<1>, C4<1>;
L_0x29575b0 .delay 1 (20,20,20) L_0x29575b0/d;
L_0x2957450/d .functor OR 1, L_0x2959aa0, L_0x2959c00, C4<0>, C4<0>;
L_0x2957450 .delay 1 (40,40,40) L_0x2957450/d;
L_0x29569c0/d .functor NOR 1, L_0x2959aa0, L_0x2959c00, C4<0>, C4<0>;
L_0x29569c0 .delay 1 (20,20,20) L_0x29569c0/d;
L_0x2957ac0/d .functor XOR 1, L_0x2959aa0, L_0x2959c00, C4<0>, C4<0>;
L_0x2957ac0 .delay 1 (40,40,40) L_0x2957ac0/d;
L_0x2958500/d .functor NOT 1, L_0x29577b0, C4<0>, C4<0>, C4<0>;
L_0x2958500 .delay 1 (10,10,10) L_0x2958500/d;
L_0x2958660/d .functor NOT 1, L_0x2957850, C4<0>, C4<0>, C4<0>;
L_0x2958660 .delay 1 (10,10,10) L_0x2958660/d;
L_0x29586d0/d .functor NOT 1, L_0x29578f0, C4<0>, C4<0>, C4<0>;
L_0x29586d0 .delay 1 (10,10,10) L_0x29586d0/d;
L_0x2958880/d .functor AND 1, L_0x2957e40, L_0x2958500, L_0x2958660, L_0x29586d0;
L_0x2958880 .delay 1 (80,80,80) L_0x2958880/d;
L_0x2958a30/d .functor AND 1, L_0x2957e40, L_0x29577b0, L_0x2958660, L_0x29586d0;
L_0x2958a30 .delay 1 (80,80,80) L_0x2958a30/d;
L_0x2958c40/d .functor AND 1, L_0x2957ac0, L_0x2958500, L_0x2957850, L_0x29586d0;
L_0x2958c40 .delay 1 (80,80,80) L_0x2958c40/d;
L_0x2958e20/d .functor AND 1, L_0x2957e40, L_0x29577b0, L_0x2957850, L_0x29586d0;
L_0x2958e20 .delay 1 (80,80,80) L_0x2958e20/d;
L_0x2958ff0/d .functor AND 1, L_0x2957190, L_0x2958500, L_0x2958660, L_0x29578f0;
L_0x2958ff0 .delay 1 (80,80,80) L_0x2958ff0/d;
L_0x29591d0/d .functor AND 1, L_0x29575b0, L_0x29577b0, L_0x2958660, L_0x29578f0;
L_0x29591d0 .delay 1 (80,80,80) L_0x29591d0/d;
L_0x2958f80/d .functor AND 1, L_0x29569c0, L_0x2958500, L_0x2957850, L_0x29578f0;
L_0x2958f80 .delay 1 (80,80,80) L_0x2958f80/d;
L_0x2959560/d .functor AND 1, L_0x2957450, L_0x29577b0, L_0x2957850, L_0x29578f0;
L_0x2959560 .delay 1 (80,80,80) L_0x2959560/d;
L_0x29596b0/0/0 .functor OR 1, L_0x2958880, L_0x2958a30, L_0x2958c40, L_0x2958ff0;
L_0x29596b0/0/4 .functor OR 1, L_0x29591d0, L_0x2958f80, L_0x2959560, L_0x2958e20;
L_0x29596b0/d .functor OR 1, L_0x29596b0/0/0, L_0x29596b0/0/4, C4<0>, C4<0>;
L_0x29596b0 .delay 1 (160,160,160) L_0x29596b0/d;
v0x26d1f60_0 .net "a", 0 0, L_0x2959aa0;  1 drivers
v0x26d1bd0_0 .net "addSub", 0 0, L_0x2957e40;  1 drivers
v0x26d1ca0_0 .net "andRes", 0 0, L_0x2957190;  1 drivers
v0x26d18a0_0 .net "b", 0 0, L_0x2959c00;  1 drivers
v0x26d1970_0 .net "carryIn", 0 0, L_0x2957710;  1 drivers
v0x26d1520_0 .net "carryOut", 0 0, L_0x2958300;  1 drivers
v0x26d15c0_0 .net "initialResult", 0 0, L_0x29596b0;  1 drivers
v0x26d11f0_0 .net "isAdd", 0 0, L_0x2958880;  1 drivers
v0x26d1290_0 .net "isAnd", 0 0, L_0x2958ff0;  1 drivers
v0x26d0f50_0 .net "isNand", 0 0, L_0x29591d0;  1 drivers
v0x26d0b90_0 .net "isNor", 0 0, L_0x2958f80;  1 drivers
v0x26d0c30_0 .net "isOr", 0 0, L_0x2959560;  1 drivers
v0x26d0530_0 .net "isSLT", 0 0, L_0x2958e20;  1 drivers
v0x26d05f0_0 .net "isSub", 0 0, L_0x2958a30;  1 drivers
v0x27849b0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2784a50_0 .net "isXor", 0 0, L_0x2958c40;  1 drivers
v0x272d040_0 .net "nandRes", 0 0, L_0x29575b0;  1 drivers
v0x272d0e0_0 .net "norRes", 0 0, L_0x29569c0;  1 drivers
v0x2721fa0_0 .net "orRes", 0 0, L_0x2957450;  1 drivers
v0x2722060_0 .net "s0", 0 0, L_0x29577b0;  1 drivers
v0x26f2ab0_0 .net "s0inv", 0 0, L_0x2958500;  1 drivers
v0x26f2b70_0 .net "s1", 0 0, L_0x2957850;  1 drivers
v0x26ecbc0_0 .net "s1inv", 0 0, L_0x2958660;  1 drivers
v0x26ecc80_0 .net "s2", 0 0, L_0x29578f0;  1 drivers
v0x26ec870_0 .net "s2inv", 0 0, L_0x29586d0;  1 drivers
v0x26ec930_0 .net "xorRes", 0 0, L_0x2957ac0;  1 drivers
S_0x26e3580 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26e3be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2957c20/d .functor XOR 1, L_0x2959c00, L_0x298cce0, C4<0>, C4<0>;
L_0x2957c20 .delay 1 (40,40,40) L_0x2957c20/d;
L_0x2957ce0/d .functor XOR 1, L_0x2959aa0, L_0x2957c20, C4<0>, C4<0>;
L_0x2957ce0 .delay 1 (40,40,40) L_0x2957ce0/d;
L_0x2957e40/d .functor XOR 1, L_0x2957ce0, L_0x2957710, C4<0>, C4<0>;
L_0x2957e40 .delay 1 (40,40,40) L_0x2957e40/d;
L_0x2958040/d .functor AND 1, L_0x2959aa0, L_0x2957c20, C4<1>, C4<1>;
L_0x2958040 .delay 1 (40,40,40) L_0x2958040/d;
L_0x29574c0/d .functor AND 1, L_0x2957ce0, L_0x2957710, C4<1>, C4<1>;
L_0x29574c0 .delay 1 (40,40,40) L_0x29574c0/d;
L_0x2958300/d .functor OR 1, L_0x2958040, L_0x29574c0, C4<0>, C4<0>;
L_0x2958300 .delay 1 (40,40,40) L_0x2958300/d;
v0x26e32f0_0 .net "AandB", 0 0, L_0x2958040;  1 drivers
v0x26e2f20_0 .net "BxorSub", 0 0, L_0x2957c20;  1 drivers
v0x26e2fe0_0 .net "a", 0 0, L_0x2959aa0;  alias, 1 drivers
v0x26e2bf0_0 .net "b", 0 0, L_0x2959c00;  alias, 1 drivers
v0x26e2cb0_0 .net "carryin", 0 0, L_0x2957710;  alias, 1 drivers
v0x26e2870_0 .net "carryout", 0 0, L_0x2958300;  alias, 1 drivers
v0x26e2930_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26e2540_0 .net "res", 0 0, L_0x2957e40;  alias, 1 drivers
v0x26e2600_0 .net "xAorB", 0 0, L_0x2957ce0;  1 drivers
v0x26e22c0_0 .net "xAorBandCin", 0 0, L_0x29574c0;  1 drivers
S_0x257d910 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2727350 .param/l "i" 0 3 165, +C4<01110>;
S_0x2549040 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x257d910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2959b40/d .functor AND 1, L_0x295c490, L_0x295c5f0, C4<1>, C4<1>;
L_0x2959b40 .delay 1 (40,40,40) L_0x2959b40/d;
L_0x295a100/d .functor NAND 1, L_0x295c490, L_0x295c5f0, C4<1>, C4<1>;
L_0x295a100 .delay 1 (20,20,20) L_0x295a100/d;
L_0x29593c0/d .functor OR 1, L_0x295c490, L_0x295c5f0, C4<0>, C4<0>;
L_0x29593c0 .delay 1 (40,40,40) L_0x29593c0/d;
L_0x295a380/d .functor NOR 1, L_0x295c490, L_0x295c5f0, C4<0>, C4<0>;
L_0x295a380 .delay 1 (20,20,20) L_0x295a380/d;
L_0x295a440/d .functor XOR 1, L_0x295c490, L_0x295c5f0, C4<0>, C4<0>;
L_0x295a440 .delay 1 (40,40,40) L_0x295a440/d;
L_0x295aea0/d .functor NOT 1, L_0x2959e40, C4<0>, C4<0>, C4<0>;
L_0x295aea0 .delay 1 (10,10,10) L_0x295aea0/d;
L_0x295b000/d .functor NOT 1, L_0x2959ee0, C4<0>, C4<0>, C4<0>;
L_0x295b000 .delay 1 (10,10,10) L_0x295b000/d;
L_0x295b0c0/d .functor NOT 1, L_0x2959f80, C4<0>, C4<0>, C4<0>;
L_0x295b0c0 .delay 1 (10,10,10) L_0x295b0c0/d;
L_0x295b270/d .functor AND 1, L_0x295a7c0, L_0x295aea0, L_0x295b000, L_0x295b0c0;
L_0x295b270 .delay 1 (80,80,80) L_0x295b270/d;
L_0x295b420/d .functor AND 1, L_0x295a7c0, L_0x2959e40, L_0x295b000, L_0x295b0c0;
L_0x295b420 .delay 1 (80,80,80) L_0x295b420/d;
L_0x295b630/d .functor AND 1, L_0x295a440, L_0x295aea0, L_0x2959ee0, L_0x295b0c0;
L_0x295b630 .delay 1 (80,80,80) L_0x295b630/d;
L_0x295b810/d .functor AND 1, L_0x295a7c0, L_0x2959e40, L_0x2959ee0, L_0x295b0c0;
L_0x295b810 .delay 1 (80,80,80) L_0x295b810/d;
L_0x295b9e0/d .functor AND 1, L_0x2959b40, L_0x295aea0, L_0x295b000, L_0x2959f80;
L_0x295b9e0 .delay 1 (80,80,80) L_0x295b9e0/d;
L_0x295bb70/d .functor AND 1, L_0x295a100, L_0x2959e40, L_0x295b000, L_0x2959f80;
L_0x295bb70 .delay 1 (80,80,80) L_0x295bb70/d;
L_0x295b970/d .functor AND 1, L_0x295a380, L_0x295aea0, L_0x2959ee0, L_0x2959f80;
L_0x295b970 .delay 1 (80,80,80) L_0x295b970/d;
L_0x295bf00/d .functor AND 1, L_0x29593c0, L_0x2959e40, L_0x2959ee0, L_0x2959f80;
L_0x295bf00 .delay 1 (80,80,80) L_0x295bf00/d;
L_0x295c0a0/0/0 .functor OR 1, L_0x295b270, L_0x295b420, L_0x295b630, L_0x295b9e0;
L_0x295c0a0/0/4 .functor OR 1, L_0x295bb70, L_0x295b970, L_0x295bf00, L_0x295b810;
L_0x295c0a0/d .functor OR 1, L_0x295c0a0/0/0, L_0x295c0a0/0/4, C4<0>, C4<0>;
L_0x295c0a0 .delay 1 (160,160,160) L_0x295c0a0/d;
v0x25e3870_0 .net "a", 0 0, L_0x295c490;  1 drivers
v0x25e3930_0 .net "addSub", 0 0, L_0x295a7c0;  1 drivers
v0x26bfb30_0 .net "andRes", 0 0, L_0x2959b40;  1 drivers
v0x26bfbd0_0 .net "b", 0 0, L_0x295c5f0;  1 drivers
v0x27c0810_0 .net "carryIn", 0 0, L_0x295a2b0;  1 drivers
v0x27c08b0_0 .net "carryOut", 0 0, L_0x295aca0;  1 drivers
v0x25d24f0_0 .net "initialResult", 0 0, L_0x295c0a0;  1 drivers
v0x25d2590_0 .net "isAdd", 0 0, L_0x295b270;  1 drivers
v0x25d1200_0 .net "isAnd", 0 0, L_0x295b9e0;  1 drivers
v0x26c06d0_0 .net "isNand", 0 0, L_0x295bb70;  1 drivers
v0x26c0770_0 .net "isNor", 0 0, L_0x295b970;  1 drivers
v0x26bef90_0 .net "isOr", 0 0, L_0x295bf00;  1 drivers
v0x26bf050_0 .net "isSLT", 0 0, L_0x295b810;  1 drivers
v0x26be3f0_0 .net "isSub", 0 0, L_0x295b420;  1 drivers
v0x26be4b0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26bd850_0 .net "isXor", 0 0, L_0x295b630;  1 drivers
v0x26bd910_0 .net "nandRes", 0 0, L_0x295a100;  1 drivers
v0x25d12a0_0 .net "norRes", 0 0, L_0x295a380;  1 drivers
v0x26bc110_0 .net "orRes", 0 0, L_0x29593c0;  1 drivers
v0x26bc1d0_0 .net "s0", 0 0, L_0x2959e40;  1 drivers
v0x26bb570_0 .net "s0inv", 0 0, L_0x295aea0;  1 drivers
v0x26bb610_0 .net "s1", 0 0, L_0x2959ee0;  1 drivers
v0x26ba9d0_0 .net "s1inv", 0 0, L_0x295b000;  1 drivers
v0x26baa90_0 .net "s2", 0 0, L_0x2959f80;  1 drivers
v0x26b9e30_0 .net "s2inv", 0 0, L_0x295b0c0;  1 drivers
v0x26b9ed0_0 .net "xorRes", 0 0, L_0x295a440;  1 drivers
S_0x2525e90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2549040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x295a5a0/d .functor XOR 1, L_0x295c5f0, L_0x298cce0, C4<0>, C4<0>;
L_0x295a5a0 .delay 1 (40,40,40) L_0x295a5a0/d;
L_0x295a660/d .functor XOR 1, L_0x295c490, L_0x295a5a0, C4<0>, C4<0>;
L_0x295a660 .delay 1 (40,40,40) L_0x295a660/d;
L_0x295a7c0/d .functor XOR 1, L_0x295a660, L_0x295a2b0, C4<0>, C4<0>;
L_0x295a7c0 .delay 1 (40,40,40) L_0x295a7c0/d;
L_0x295a9c0/d .functor AND 1, L_0x295c490, L_0x295a5a0, C4<1>, C4<1>;
L_0x295a9c0 .delay 1 (40,40,40) L_0x295a9c0/d;
L_0x295ac30/d .functor AND 1, L_0x295a660, L_0x295a2b0, C4<1>, C4<1>;
L_0x295ac30 .delay 1 (40,40,40) L_0x295ac30/d;
L_0x295aca0/d .functor OR 1, L_0x295a9c0, L_0x295ac30, C4<0>, C4<0>;
L_0x295aca0 .delay 1 (40,40,40) L_0x295aca0/d;
v0x2508ae0_0 .net "AandB", 0 0, L_0x295a9c0;  1 drivers
v0x2508bc0_0 .net "BxorSub", 0 0, L_0x295a5a0;  1 drivers
v0x2502ce0_0 .net "a", 0 0, L_0x295c490;  alias, 1 drivers
v0x2502dd0_0 .net "b", 0 0, L_0x295c5f0;  alias, 1 drivers
v0x24fcb20_0 .net "carryin", 0 0, L_0x295a2b0;  alias, 1 drivers
v0x24fcc10_0 .net "carryout", 0 0, L_0x295aca0;  alias, 1 drivers
v0x26413d0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2641470_0 .net "res", 0 0, L_0x295a7c0;  alias, 1 drivers
v0x262f9e0_0 .net "xAorB", 0 0, L_0x295a660;  1 drivers
v0x25e9670_0 .net "xAorBandCin", 0 0, L_0x295ac30;  1 drivers
S_0x26b9290 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26bfc70 .param/l "i" 0 3 165, +C4<01111>;
S_0x26b86f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26b9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x295c530/d .functor AND 1, L_0x295eeb0, L_0x295f010, C4<1>, C4<1>;
L_0x295c530 .delay 1 (40,40,40) L_0x295c530/d;
L_0x295cb20/d .functor NAND 1, L_0x295eeb0, L_0x295f010, C4<1>, C4<1>;
L_0x295cb20 .delay 1 (20,20,20) L_0x295cb20/d;
L_0x295bd60/d .functor OR 1, L_0x295eeb0, L_0x295f010, C4<0>, C4<0>;
L_0x295bd60 .delay 1 (40,40,40) L_0x295bd60/d;
L_0x295cda0/d .functor NOR 1, L_0x295eeb0, L_0x295f010, C4<0>, C4<0>;
L_0x295cda0 .delay 1 (20,20,20) L_0x295cda0/d;
L_0x295ce60/d .functor XOR 1, L_0x295eeb0, L_0x295f010, C4<0>, C4<0>;
L_0x295ce60 .delay 1 (40,40,40) L_0x295ce60/d;
L_0x295d8c0/d .functor NOT 1, L_0x2949e30, C4<0>, C4<0>, C4<0>;
L_0x295d8c0 .delay 1 (10,10,10) L_0x295d8c0/d;
L_0x295da20/d .functor NOT 1, L_0x2949ed0, C4<0>, C4<0>, C4<0>;
L_0x295da20 .delay 1 (10,10,10) L_0x295da20/d;
L_0x295dae0/d .functor NOT 1, L_0x295f4c0, C4<0>, C4<0>, C4<0>;
L_0x295dae0 .delay 1 (10,10,10) L_0x295dae0/d;
L_0x295dc90/d .functor AND 1, L_0x295d1e0, L_0x295d8c0, L_0x295da20, L_0x295dae0;
L_0x295dc90 .delay 1 (80,80,80) L_0x295dc90/d;
L_0x295de40/d .functor AND 1, L_0x295d1e0, L_0x2949e30, L_0x295da20, L_0x295dae0;
L_0x295de40 .delay 1 (80,80,80) L_0x295de40/d;
L_0x295e050/d .functor AND 1, L_0x295ce60, L_0x295d8c0, L_0x2949ed0, L_0x295dae0;
L_0x295e050 .delay 1 (80,80,80) L_0x295e050/d;
L_0x295e230/d .functor AND 1, L_0x295d1e0, L_0x2949e30, L_0x2949ed0, L_0x295dae0;
L_0x295e230 .delay 1 (80,80,80) L_0x295e230/d;
L_0x295e400/d .functor AND 1, L_0x295c530, L_0x295d8c0, L_0x295da20, L_0x295f4c0;
L_0x295e400 .delay 1 (80,80,80) L_0x295e400/d;
L_0x295e5e0/d .functor AND 1, L_0x295cb20, L_0x2949e30, L_0x295da20, L_0x295f4c0;
L_0x295e5e0 .delay 1 (80,80,80) L_0x295e5e0/d;
L_0x295e390/d .functor AND 1, L_0x295cda0, L_0x295d8c0, L_0x2949ed0, L_0x295f4c0;
L_0x295e390 .delay 1 (80,80,80) L_0x295e390/d;
L_0x295e970/d .functor AND 1, L_0x295bd60, L_0x2949e30, L_0x2949ed0, L_0x295f4c0;
L_0x295e970 .delay 1 (80,80,80) L_0x295e970/d;
L_0x295eac0/0/0 .functor OR 1, L_0x295dc90, L_0x295de40, L_0x295e050, L_0x295e400;
L_0x295eac0/0/4 .functor OR 1, L_0x295e5e0, L_0x295e390, L_0x295e970, L_0x295e230;
L_0x295eac0/d .functor OR 1, L_0x295eac0/0/0, L_0x295eac0/0/4, C4<0>, C4<0>;
L_0x295eac0 .delay 1 (160,160,160) L_0x295eac0/d;
v0x26b1e60_0 .net "a", 0 0, L_0x295eeb0;  1 drivers
v0x26b1f20_0 .net "addSub", 0 0, L_0x295d1e0;  1 drivers
v0x26b12d0_0 .net "andRes", 0 0, L_0x295c530;  1 drivers
v0x26b13a0_0 .net "b", 0 0, L_0x295f010;  1 drivers
v0x275b740_0 .net "carryIn", 0 0, L_0x295ccd0;  1 drivers
v0x275b7e0_0 .net "carryOut", 0 0, L_0x295d6c0;  1 drivers
v0x2732740_0 .net "initialResult", 0 0, L_0x295eac0;  1 drivers
v0x27327e0_0 .net "isAdd", 0 0, L_0x295dc90;  1 drivers
v0x27908e0_0 .net "isAnd", 0 0, L_0x295e400;  1 drivers
v0x278ab10_0 .net "isNand", 0 0, L_0x295e5e0;  1 drivers
v0x278abb0_0 .net "isNor", 0 0, L_0x295e390;  1 drivers
v0x2784d40_0 .net "isOr", 0 0, L_0x295e970;  1 drivers
v0x2784e00_0 .net "isSLT", 0 0, L_0x295e230;  1 drivers
v0x276d7f0_0 .net "isSub", 0 0, L_0x295de40;  1 drivers
v0x276d890_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2767a20_0 .net "isXor", 0 0, L_0x295e050;  1 drivers
v0x2767ae0_0 .net "nandRes", 0 0, L_0x295cb20;  1 drivers
v0x2790980_0 .net "norRes", 0 0, L_0x295cda0;  1 drivers
v0x27504c0_0 .net "orRes", 0 0, L_0x295bd60;  1 drivers
v0x2750580_0 .net "s0", 0 0, L_0x2949e30;  1 drivers
v0x274a6f0_0 .net "s0inv", 0 0, L_0x295d8c0;  1 drivers
v0x274a790_0 .net "s1", 0 0, L_0x2949ed0;  1 drivers
v0x2744920_0 .net "s1inv", 0 0, L_0x295da20;  1 drivers
v0x27449e0_0 .net "s2", 0 0, L_0x295f4c0;  1 drivers
v0x272d3d0_0 .net "s2inv", 0 0, L_0x295dae0;  1 drivers
v0x272d470_0 .net "xorRes", 0 0, L_0x295ce60;  1 drivers
S_0x26b6fb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26b86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x295cfc0/d .functor XOR 1, L_0x295f010, L_0x298cce0, C4<0>, C4<0>;
L_0x295cfc0 .delay 1 (40,40,40) L_0x295cfc0/d;
L_0x295d080/d .functor XOR 1, L_0x295eeb0, L_0x295cfc0, C4<0>, C4<0>;
L_0x295d080 .delay 1 (40,40,40) L_0x295d080/d;
L_0x295d1e0/d .functor XOR 1, L_0x295d080, L_0x295ccd0, C4<0>, C4<0>;
L_0x295d1e0 .delay 1 (40,40,40) L_0x295d1e0/d;
L_0x295d3e0/d .functor AND 1, L_0x295eeb0, L_0x295cfc0, C4<1>, C4<1>;
L_0x295d3e0 .delay 1 (40,40,40) L_0x295d3e0/d;
L_0x295d650/d .functor AND 1, L_0x295d080, L_0x295ccd0, C4<1>, C4<1>;
L_0x295d650 .delay 1 (40,40,40) L_0x295d650/d;
L_0x295d6c0/d .functor OR 1, L_0x295d3e0, L_0x295d650, C4<0>, C4<0>;
L_0x295d6c0 .delay 1 (40,40,40) L_0x295d6c0/d;
v0x26b6410_0 .net "AandB", 0 0, L_0x295d3e0;  1 drivers
v0x26b64b0_0 .net "BxorSub", 0 0, L_0x295cfc0;  1 drivers
v0x26b5870_0 .net "a", 0 0, L_0x295eeb0;  alias, 1 drivers
v0x26b5940_0 .net "b", 0 0, L_0x295f010;  alias, 1 drivers
v0x26b4cd0_0 .net "carryin", 0 0, L_0x295ccd0;  alias, 1 drivers
v0x26b4130_0 .net "carryout", 0 0, L_0x295d6c0;  alias, 1 drivers
v0x26b41f0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26b3590_0 .net "res", 0 0, L_0x295d1e0;  alias, 1 drivers
v0x26b3650_0 .net "xAorB", 0 0, L_0x295d080;  1 drivers
v0x26b29f0_0 .net "xAorBandCin", 0 0, L_0x295d650;  1 drivers
S_0x27275d0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2732880 .param/l "i" 0 3 165, +C4<010000>;
S_0x26ecf30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27275d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x295ef50/d .functor AND 1, L_0x2961a20, L_0x2961b80, C4<1>, C4<1>;
L_0x295ef50 .delay 1 (40,40,40) L_0x295ef50/d;
L_0x295f3c0/d .functor NAND 1, L_0x2961a20, L_0x2961b80, C4<1>, C4<1>;
L_0x295f3c0 .delay 1 (20,20,20) L_0x295f3c0/d;
L_0x295f260/d .functor OR 1, L_0x2961a20, L_0x2961b80, C4<0>, C4<0>;
L_0x295f260 .delay 1 (40,40,40) L_0x295f260/d;
L_0x295e7d0/d .functor NOR 1, L_0x2961a20, L_0x2961b80, C4<0>, C4<0>;
L_0x295e7d0 .delay 1 (20,20,20) L_0x295e7d0/d;
L_0x295f9a0/d .functor XOR 1, L_0x2961a20, L_0x2961b80, C4<0>, C4<0>;
L_0x295f9a0 .delay 1 (40,40,40) L_0x295f9a0/d;
L_0x29603e0/d .functor NOT 1, L_0x295f600, C4<0>, C4<0>, C4<0>;
L_0x29603e0 .delay 1 (10,10,10) L_0x29603e0/d;
L_0x2960540/d .functor NOT 1, L_0x295f6a0, C4<0>, C4<0>, C4<0>;
L_0x2960540 .delay 1 (10,10,10) L_0x2960540/d;
L_0x2960600/d .functor NOT 1, L_0x295f740, C4<0>, C4<0>, C4<0>;
L_0x2960600 .delay 1 (10,10,10) L_0x2960600/d;
L_0x29607b0/d .functor AND 1, L_0x295fd20, L_0x29603e0, L_0x2960540, L_0x2960600;
L_0x29607b0 .delay 1 (80,80,80) L_0x29607b0/d;
L_0x2960960/d .functor AND 1, L_0x295fd20, L_0x295f600, L_0x2960540, L_0x2960600;
L_0x2960960 .delay 1 (80,80,80) L_0x2960960/d;
L_0x2960b70/d .functor AND 1, L_0x295f9a0, L_0x29603e0, L_0x295f6a0, L_0x2960600;
L_0x2960b70 .delay 1 (80,80,80) L_0x2960b70/d;
L_0x2960d50/d .functor AND 1, L_0x295fd20, L_0x295f600, L_0x295f6a0, L_0x2960600;
L_0x2960d50 .delay 1 (80,80,80) L_0x2960d50/d;
L_0x2960f20/d .functor AND 1, L_0x295ef50, L_0x29603e0, L_0x2960540, L_0x295f740;
L_0x2960f20 .delay 1 (80,80,80) L_0x2960f20/d;
L_0x2961100/d .functor AND 1, L_0x295f3c0, L_0x295f600, L_0x2960540, L_0x295f740;
L_0x2961100 .delay 1 (80,80,80) L_0x2961100/d;
L_0x2960eb0/d .functor AND 1, L_0x295e7d0, L_0x29603e0, L_0x295f6a0, L_0x295f740;
L_0x2960eb0 .delay 1 (80,80,80) L_0x2960eb0/d;
L_0x2961490/d .functor AND 1, L_0x295f260, L_0x295f600, L_0x295f6a0, L_0x295f740;
L_0x2961490 .delay 1 (80,80,80) L_0x2961490/d;
L_0x2961630/0/0 .functor OR 1, L_0x29607b0, L_0x2960960, L_0x2960b70, L_0x2960f20;
L_0x2961630/0/4 .functor OR 1, L_0x2961100, L_0x2960eb0, L_0x2961490, L_0x2960d50;
L_0x2961630/d .functor OR 1, L_0x2961630/0/0, L_0x2961630/0/4, C4<0>, C4<0>;
L_0x2961630 .delay 1 (160,160,160) L_0x2961630/d;
v0x2566750_0 .net "a", 0 0, L_0x2961a20;  1 drivers
v0x2566820_0 .net "addSub", 0 0, L_0x295fd20;  1 drivers
v0x2560980_0 .net "andRes", 0 0, L_0x295ef50;  1 drivers
v0x2560a50_0 .net "b", 0 0, L_0x2961b80;  1 drivers
v0x255abb0_0 .net "carryIn", 0 0, L_0x295f560;  1 drivers
v0x255ac50_0 .net "carryOut", 0 0, L_0x29601e0;  1 drivers
v0x25493d0_0 .net "initialResult", 0 0, L_0x2961630;  1 drivers
v0x2549470_0 .net "isAdd", 0 0, L_0x29607b0;  1 drivers
v0x25435d0_0 .net "isAnd", 0 0, L_0x2960f20;  1 drivers
v0x2543670_0 .net "isNand", 0 0, L_0x2961100;  1 drivers
v0x253d7d0_0 .net "isNor", 0 0, L_0x2960eb0;  1 drivers
v0x253d890_0 .net "isOr", 0 0, L_0x2961490;  1 drivers
v0x253d430_0 .net "isSLT", 0 0, L_0x2960d50;  1 drivers
v0x253d4d0_0 .net "isSub", 0 0, L_0x2960960;  1 drivers
v0x2526220_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25262c0_0 .net "isXor", 0 0, L_0x2960b70;  1 drivers
v0x2520420_0 .net "nandRes", 0 0, L_0x295f3c0;  1 drivers
v0x25204c0_0 .net "norRes", 0 0, L_0x295e7d0;  1 drivers
v0x2503070_0 .net "orRes", 0 0, L_0x295f260;  1 drivers
v0x2503130_0 .net "s0", 0 0, L_0x295f600;  1 drivers
v0x24fd220_0 .net "s0inv", 0 0, L_0x29603e0;  1 drivers
v0x24fd2c0_0 .net "s1", 0 0, L_0x295f6a0;  1 drivers
v0x2687560_0 .net "s1inv", 0 0, L_0x2960540;  1 drivers
v0x2687620_0 .net "s2", 0 0, L_0x295f740;  1 drivers
v0x2681790_0 .net "s2inv", 0 0, L_0x2960600;  1 drivers
v0x2681830_0 .net "xorRes", 0 0, L_0x295f9a0;  1 drivers
S_0x256bb10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26ecf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x295fb00/d .functor XOR 1, L_0x2961b80, L_0x298cce0, C4<0>, C4<0>;
L_0x295fb00 .delay 1 (40,40,40) L_0x295fb00/d;
L_0x295fbc0/d .functor XOR 1, L_0x2961a20, L_0x295fb00, C4<0>, C4<0>;
L_0x295fbc0 .delay 1 (40,40,40) L_0x295fbc0/d;
L_0x295fd20/d .functor XOR 1, L_0x295fbc0, L_0x295f560, C4<0>, C4<0>;
L_0x295fd20 .delay 1 (40,40,40) L_0x295fd20/d;
L_0x295ff20/d .functor AND 1, L_0x2961a20, L_0x295fb00, C4<1>, C4<1>;
L_0x295ff20 .delay 1 (40,40,40) L_0x295ff20/d;
L_0x295f2d0/d .functor AND 1, L_0x295fbc0, L_0x295f560, C4<1>, C4<1>;
L_0x295f2d0 .delay 1 (40,40,40) L_0x295f2d0/d;
L_0x29601e0/d .functor OR 1, L_0x295ff20, L_0x295f2d0, C4<0>, C4<0>;
L_0x29601e0 .delay 1 (40,40,40) L_0x29601e0/d;
v0x25a6b90_0 .net "AandB", 0 0, L_0x295ff20;  1 drivers
v0x25a6c30_0 .net "BxorSub", 0 0, L_0x295fb00;  1 drivers
v0x25a0dc0_0 .net "a", 0 0, L_0x2961a20;  alias, 1 drivers
v0x25a0e90_0 .net "b", 0 0, L_0x2961b80;  alias, 1 drivers
v0x259aff0_0 .net "carryin", 0 0, L_0x295f560;  alias, 1 drivers
v0x2589840_0 .net "carryout", 0 0, L_0x29601e0;  alias, 1 drivers
v0x2589900_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2583a70_0 .net "res", 0 0, L_0x295fd20;  alias, 1 drivers
v0x2583b30_0 .net "xAorB", 0 0, L_0x295fbc0;  1 drivers
v0x257dca0_0 .net "xAorBandCin", 0 0, L_0x295f2d0;  1 drivers
S_0x2664450 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x25a6cd0 .param/l "i" 0 3 165, +C4<010001>;
S_0x261e2f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2664450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2961ac0/d .functor AND 1, L_0x2964400, L_0x2964560, C4<1>, C4<1>;
L_0x2961ac0 .delay 1 (40,40,40) L_0x2961ac0/d;
L_0x29620c0/d .functor NAND 1, L_0x2964400, L_0x2964560, C4<1>, C4<1>;
L_0x29620c0 .delay 1 (20,20,20) L_0x29620c0/d;
L_0x29612f0/d .functor OR 1, L_0x2964400, L_0x2964560, C4<0>, C4<0>;
L_0x29612f0 .delay 1 (40,40,40) L_0x29612f0/d;
L_0x2962340/d .functor NOR 1, L_0x2964400, L_0x2964560, C4<0>, C4<0>;
L_0x2962340 .delay 1 (20,20,20) L_0x2962340/d;
L_0x2962400/d .functor XOR 1, L_0x2964400, L_0x2964560, C4<0>, C4<0>;
L_0x2962400 .delay 1 (40,40,40) L_0x2962400/d;
L_0x2962e60/d .functor NOT 1, L_0x2961dc0, C4<0>, C4<0>, C4<0>;
L_0x2962e60 .delay 1 (10,10,10) L_0x2962e60/d;
L_0x2962fc0/d .functor NOT 1, L_0x2961e60, C4<0>, C4<0>, C4<0>;
L_0x2962fc0 .delay 1 (10,10,10) L_0x2962fc0/d;
L_0x2963080/d .functor NOT 1, L_0x2961f00, C4<0>, C4<0>, C4<0>;
L_0x2963080 .delay 1 (10,10,10) L_0x2963080/d;
L_0x2963230/d .functor AND 1, L_0x2962780, L_0x2962e60, L_0x2962fc0, L_0x2963080;
L_0x2963230 .delay 1 (80,80,80) L_0x2963230/d;
L_0x29633e0/d .functor AND 1, L_0x2962780, L_0x2961dc0, L_0x2962fc0, L_0x2963080;
L_0x29633e0 .delay 1 (80,80,80) L_0x29633e0/d;
L_0x29635f0/d .functor AND 1, L_0x2962400, L_0x2962e60, L_0x2961e60, L_0x2963080;
L_0x29635f0 .delay 1 (80,80,80) L_0x29635f0/d;
L_0x29637d0/d .functor AND 1, L_0x2962780, L_0x2961dc0, L_0x2961e60, L_0x2963080;
L_0x29637d0 .delay 1 (80,80,80) L_0x29637d0/d;
L_0x29639a0/d .functor AND 1, L_0x2961ac0, L_0x2962e60, L_0x2962fc0, L_0x2961f00;
L_0x29639a0 .delay 1 (80,80,80) L_0x29639a0/d;
L_0x2963b30/d .functor AND 1, L_0x29620c0, L_0x2961dc0, L_0x2962fc0, L_0x2961f00;
L_0x2963b30 .delay 1 (80,80,80) L_0x2963b30/d;
L_0x2963930/d .functor AND 1, L_0x2962340, L_0x2962e60, L_0x2961e60, L_0x2961f00;
L_0x2963930 .delay 1 (80,80,80) L_0x2963930/d;
L_0x2963ec0/d .functor AND 1, L_0x29612f0, L_0x2961dc0, L_0x2961e60, L_0x2961f00;
L_0x2963ec0 .delay 1 (80,80,80) L_0x2963ec0/d;
L_0x2964010/0/0 .functor OR 1, L_0x2963230, L_0x29633e0, L_0x29635f0, L_0x29639a0;
L_0x2964010/0/4 .functor OR 1, L_0x2963b30, L_0x2963930, L_0x2963ec0, L_0x29637d0;
L_0x2964010/d .functor OR 1, L_0x2964010/0/0, L_0x2964010/0/4, C4<0>, C4<0>;
L_0x2964010 .delay 1 (160,160,160) L_0x2964010/d;
v0x25ac640_0 .net "a", 0 0, L_0x2964400;  1 drivers
v0x25ac700_0 .net "addSub", 0 0, L_0x2962780;  1 drivers
v0x24fce70_0 .net "andRes", 0 0, L_0x2961ac0;  1 drivers
v0x24fcf40_0 .net "b", 0 0, L_0x2964560;  1 drivers
v0x2670370_0 .net "carryIn", 0 0, L_0x2962270;  1 drivers
v0x2670410_0 .net "carryOut", 0 0, L_0x2962c60;  1 drivers
v0x266a5c0_0 .net "initialResult", 0 0, L_0x2964010;  1 drivers
v0x266a660_0 .net "isAdd", 0 0, L_0x2963230;  1 drivers
v0x264d2e0_0 .net "isAnd", 0 0, L_0x29639a0;  1 drivers
v0x264d380_0 .net "isNand", 0 0, L_0x2963b30;  1 drivers
v0x2647530_0 .net "isNor", 0 0, L_0x2963930;  1 drivers
v0x26475d0_0 .net "isOr", 0 0, L_0x2963ec0;  1 drivers
v0x26e4210_0 .net "isSLT", 0 0, L_0x29637d0;  1 drivers
v0x26e42d0_0 .net "isSub", 0 0, L_0x29633e0;  1 drivers
v0x26d0810_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26d08b0_0 .net "isXor", 0 0, L_0x29635f0;  1 drivers
v0x279be10_0 .net "nandRes", 0 0, L_0x29620c0;  1 drivers
v0x277ea70_0 .net "norRes", 0 0, L_0x2962340;  1 drivers
v0x277eb10_0 .net "orRes", 0 0, L_0x29612f0;  1 drivers
v0x2778d50_0 .net "s0", 0 0, L_0x2961dc0;  1 drivers
v0x2778e10_0 .net "s0inv", 0 0, L_0x2962e60;  1 drivers
v0x2772f80_0 .net "s1", 0 0, L_0x2961e60;  1 drivers
v0x2773040_0 .net "s1inv", 0 0, L_0x2962fc0;  1 drivers
v0x27616f0_0 .net "s2", 0 0, L_0x2961f00;  1 drivers
v0x27617b0_0 .net "s2inv", 0 0, L_0x2963080;  1 drivers
v0x275b9d0_0 .net "xorRes", 0 0, L_0x2962400;  1 drivers
S_0x25e9a00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x261e2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2962560/d .functor XOR 1, L_0x2964560, L_0x298cce0, C4<0>, C4<0>;
L_0x2962560 .delay 1 (40,40,40) L_0x2962560/d;
L_0x2962620/d .functor XOR 1, L_0x2964400, L_0x2962560, C4<0>, C4<0>;
L_0x2962620 .delay 1 (40,40,40) L_0x2962620/d;
L_0x2962780/d .functor XOR 1, L_0x2962620, L_0x2962270, C4<0>, C4<0>;
L_0x2962780 .delay 1 (40,40,40) L_0x2962780/d;
L_0x2962980/d .functor AND 1, L_0x2964400, L_0x2962560, C4<1>, C4<1>;
L_0x2962980 .delay 1 (40,40,40) L_0x2962980/d;
L_0x2962bf0/d .functor AND 1, L_0x2962620, L_0x2962270, C4<1>, C4<1>;
L_0x2962bf0 .delay 1 (40,40,40) L_0x2962bf0/d;
L_0x2962c60/d .functor OR 1, L_0x2962980, L_0x2962bf0, C4<0>, C4<0>;
L_0x2962c60 .delay 1 (40,40,40) L_0x2962c60/d;
v0x25e3c00_0 .net "AandB", 0 0, L_0x2962980;  1 drivers
v0x25e3ca0_0 .net "BxorSub", 0 0, L_0x2962560;  1 drivers
v0x25dde00_0 .net "a", 0 0, L_0x2964400;  alias, 1 drivers
v0x25dded0_0 .net "b", 0 0, L_0x2964560;  alias, 1 drivers
v0x26c60e0_0 .net "carryin", 0 0, L_0x2962270;  alias, 1 drivers
v0x26c61f0_0 .net "carryout", 0 0, L_0x2962c60;  alias, 1 drivers
v0x26c4140_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26c41e0_0 .net "res", 0 0, L_0x2962780;  alias, 1 drivers
v0x2732e80_0 .net "xAorB", 0 0, L_0x2962620;  1 drivers
v0x2732f40_0 .net "xAorBandCin", 0 0, L_0x2962bf0;  1 drivers
S_0x2755cb0 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26d0970 .param/l "i" 0 3 165, +C4<010010>;
S_0x273e650 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2755cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29644a0/d .functor AND 1, L_0x2966eb0, L_0x2967010, C4<1>, C4<1>;
L_0x29644a0 .delay 1 (40,40,40) L_0x29644a0/d;
L_0x2964a80/d .functor NAND 1, L_0x2966eb0, L_0x2967010, C4<1>, C4<1>;
L_0x2964a80 .delay 1 (20,20,20) L_0x2964a80/d;
L_0x2963d20/d .functor OR 1, L_0x2966eb0, L_0x2967010, C4<0>, C4<0>;
L_0x2963d20 .delay 1 (40,40,40) L_0x2963d20/d;
L_0x2964d00/d .functor NOR 1, L_0x2966eb0, L_0x2967010, C4<0>, C4<0>;
L_0x2964d00 .delay 1 (20,20,20) L_0x2964d00/d;
L_0x2964dc0/d .functor XOR 1, L_0x2966eb0, L_0x2967010, C4<0>, C4<0>;
L_0x2964dc0 .delay 1 (40,40,40) L_0x2964dc0/d;
L_0x2965820/d .functor NOT 1, L_0x29647a0, C4<0>, C4<0>, C4<0>;
L_0x2965820 .delay 1 (10,10,10) L_0x2965820/d;
L_0x2965980/d .functor NOT 1, L_0x2964840, C4<0>, C4<0>, C4<0>;
L_0x2965980 .delay 1 (10,10,10) L_0x2965980/d;
L_0x2965a40/d .functor NOT 1, L_0x29648e0, C4<0>, C4<0>, C4<0>;
L_0x2965a40 .delay 1 (10,10,10) L_0x2965a40/d;
L_0x2965bf0/d .functor AND 1, L_0x2965140, L_0x2965820, L_0x2965980, L_0x2965a40;
L_0x2965bf0 .delay 1 (80,80,80) L_0x2965bf0/d;
L_0x2965da0/d .functor AND 1, L_0x2965140, L_0x29647a0, L_0x2965980, L_0x2965a40;
L_0x2965da0 .delay 1 (80,80,80) L_0x2965da0/d;
L_0x2965fb0/d .functor AND 1, L_0x2964dc0, L_0x2965820, L_0x2964840, L_0x2965a40;
L_0x2965fb0 .delay 1 (80,80,80) L_0x2965fb0/d;
L_0x2966190/d .functor AND 1, L_0x2965140, L_0x29647a0, L_0x2964840, L_0x2965a40;
L_0x2966190 .delay 1 (80,80,80) L_0x2966190/d;
L_0x2966360/d .functor AND 1, L_0x29644a0, L_0x2965820, L_0x2965980, L_0x29648e0;
L_0x2966360 .delay 1 (80,80,80) L_0x2966360/d;
L_0x2966540/d .functor AND 1, L_0x2964a80, L_0x29647a0, L_0x2965980, L_0x29648e0;
L_0x2966540 .delay 1 (80,80,80) L_0x2966540/d;
L_0x29662f0/d .functor AND 1, L_0x2964d00, L_0x2965820, L_0x2964840, L_0x29648e0;
L_0x29662f0 .delay 1 (80,80,80) L_0x29662f0/d;
L_0x2966920/d .functor AND 1, L_0x2963d20, L_0x29647a0, L_0x2964840, L_0x29648e0;
L_0x2966920 .delay 1 (80,80,80) L_0x2966920/d;
L_0x2966ac0/0/0 .functor OR 1, L_0x2965bf0, L_0x2965da0, L_0x2965fb0, L_0x2966360;
L_0x2966ac0/0/4 .functor OR 1, L_0x2966540, L_0x29662f0, L_0x2966920, L_0x2966190;
L_0x2966ac0/d .functor OR 1, L_0x2966ac0/0/0, L_0x2966ac0/0/4, C4<0>, C4<0>;
L_0x2966ac0 .delay 1 (160,160,160) L_0x2966ac0/d;
v0x26f27b0_0 .net "a", 0 0, L_0x2966eb0;  1 drivers
v0x26f2870_0 .net "addSub", 0 0, L_0x2965140;  1 drivers
v0x25ac340_0 .net "andRes", 0 0, L_0x29644a0;  1 drivers
v0x25ac3e0_0 .net "b", 0 0, L_0x2967010;  1 drivers
v0x259aa70_0 .net "carryIn", 0 0, L_0x2964c30;  1 drivers
v0x259ab10_0 .net "carryOut", 0 0, L_0x2965620;  1 drivers
v0x2594d50_0 .net "initialResult", 0 0, L_0x2966ac0;  1 drivers
v0x2594df0_0 .net "isAdd", 0 0, L_0x2965bf0;  1 drivers
v0x258f030_0 .net "isAnd", 0 0, L_0x2966360;  1 drivers
v0x25779d0_0 .net "isNand", 0 0, L_0x2966540;  1 drivers
v0x2577a70_0 .net "isNor", 0 0, L_0x29662f0;  1 drivers
v0x2571cb0_0 .net "isOr", 0 0, L_0x2966920;  1 drivers
v0x2571d70_0 .net "isSLT", 0 0, L_0x2966190;  1 drivers
v0x256bee0_0 .net "isSub", 0 0, L_0x2965da0;  1 drivers
v0x256bfa0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25548d0_0 .net "isXor", 0 0, L_0x2965fb0;  1 drivers
v0x2554990_0 .net "nandRes", 0 0, L_0x2964a80;  1 drivers
v0x25375b0_0 .net "norRes", 0 0, L_0x2964d00;  1 drivers
v0x258f0d0_0 .net "orRes", 0 0, L_0x2963d20;  1 drivers
v0x2531780_0 .net "s0", 0 0, L_0x29647a0;  1 drivers
v0x2531840_0 .net "s0inv", 0 0, L_0x2965820;  1 drivers
v0x2514330_0 .net "s1", 0 0, L_0x2964840;  1 drivers
v0x25143f0_0 .net "s1inv", 0 0, L_0x2965980;  1 drivers
v0x250e610_0 .net "s2", 0 0, L_0x29648e0;  1 drivers
v0x250e6d0_0 .net "s2inv", 0 0, L_0x2965a40;  1 drivers
v0x267b4c0_0 .net "xorRes", 0 0, L_0x2964dc0;  1 drivers
S_0x2732b80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x273e650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2964f20/d .functor XOR 1, L_0x2967010, L_0x298cce0, C4<0>, C4<0>;
L_0x2964f20 .delay 1 (40,40,40) L_0x2964f20/d;
L_0x2964fe0/d .functor XOR 1, L_0x2966eb0, L_0x2964f20, C4<0>, C4<0>;
L_0x2964fe0 .delay 1 (40,40,40) L_0x2964fe0/d;
L_0x2965140/d .functor XOR 1, L_0x2964fe0, L_0x2964c30, C4<0>, C4<0>;
L_0x2965140 .delay 1 (40,40,40) L_0x2965140/d;
L_0x2965340/d .functor AND 1, L_0x2966eb0, L_0x2964f20, C4<1>, C4<1>;
L_0x2965340 .delay 1 (40,40,40) L_0x2965340/d;
L_0x29655b0/d .functor AND 1, L_0x2964fe0, L_0x2964c30, C4<1>, C4<1>;
L_0x29655b0 .delay 1 (40,40,40) L_0x29655b0/d;
L_0x2965620/d .functor OR 1, L_0x2965340, L_0x29655b0, C4<0>, C4<0>;
L_0x2965620 .delay 1 (40,40,40) L_0x2965620/d;
v0x27212e0_0 .net "AandB", 0 0, L_0x2965340;  1 drivers
v0x2721380_0 .net "BxorSub", 0 0, L_0x2964f20;  1 drivers
v0x271b5c0_0 .net "a", 0 0, L_0x2966eb0;  alias, 1 drivers
v0x271b690_0 .net "b", 0 0, L_0x2967010;  alias, 1 drivers
v0x27158e0_0 .net "carryin", 0 0, L_0x2964c30;  alias, 1 drivers
v0x27159f0_0 .net "carryout", 0 0, L_0x2965620;  alias, 1 drivers
v0x26fe1c0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26fe260_0 .net "res", 0 0, L_0x2965140;  alias, 1 drivers
v0x26f84a0_0 .net "xAorB", 0 0, L_0x2964fe0;  1 drivers
v0x26f8560_0 .net "xAorBandCin", 0 0, L_0x29655b0;  1 drivers
S_0x26757a0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x25ac4b0 .param/l "i" 0 3 165, +C4<010011>;
S_0x265e1d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26757a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2966f50/d .functor AND 1, L_0x29698b0, L_0x2969a10, C4<1>, C4<1>;
L_0x2966f50 .delay 1 (40,40,40) L_0x2966f50/d;
L_0x2967560/d .functor NAND 1, L_0x29698b0, L_0x2969a10, C4<1>, C4<1>;
L_0x2967560 .delay 1 (20,20,20) L_0x2967560/d;
L_0x2967620/d .functor OR 1, L_0x29698b0, L_0x2969a10, C4<0>, C4<0>;
L_0x2967620 .delay 1 (40,40,40) L_0x2967620/d;
L_0x2967810/d .functor NOR 1, L_0x29698b0, L_0x2969a10, C4<0>, C4<0>;
L_0x2967810 .delay 1 (20,20,20) L_0x2967810/d;
L_0x29678d0/d .functor XOR 1, L_0x29698b0, L_0x2969a10, C4<0>, C4<0>;
L_0x29678d0 .delay 1 (40,40,40) L_0x29678d0/d;
L_0x2968310/d .functor NOT 1, L_0x2967260, C4<0>, C4<0>, C4<0>;
L_0x2968310 .delay 1 (10,10,10) L_0x2968310/d;
L_0x2968470/d .functor NOT 1, L_0x2967300, C4<0>, C4<0>, C4<0>;
L_0x2968470 .delay 1 (10,10,10) L_0x2968470/d;
L_0x2968530/d .functor NOT 1, L_0x29673a0, C4<0>, C4<0>, C4<0>;
L_0x2968530 .delay 1 (10,10,10) L_0x2968530/d;
L_0x29686e0/d .functor AND 1, L_0x2967c50, L_0x2968310, L_0x2968470, L_0x2968530;
L_0x29686e0 .delay 1 (80,80,80) L_0x29686e0/d;
L_0x2968890/d .functor AND 1, L_0x2967c50, L_0x2967260, L_0x2968470, L_0x2968530;
L_0x2968890 .delay 1 (80,80,80) L_0x2968890/d;
L_0x2968a40/d .functor AND 1, L_0x29678d0, L_0x2968310, L_0x2967300, L_0x2968530;
L_0x2968a40 .delay 1 (80,80,80) L_0x2968a40/d;
L_0x2968c30/d .functor AND 1, L_0x2967c50, L_0x2967260, L_0x2967300, L_0x2968530;
L_0x2968c30 .delay 1 (80,80,80) L_0x2968c30/d;
L_0x2968d60/d .functor AND 1, L_0x2966f50, L_0x2968310, L_0x2968470, L_0x29673a0;
L_0x2968d60 .delay 1 (80,80,80) L_0x2968d60/d;
L_0x2968fc0/d .functor AND 1, L_0x2967560, L_0x2967260, L_0x2968470, L_0x29673a0;
L_0x2968fc0 .delay 1 (80,80,80) L_0x2968fc0/d;
L_0x2968cf0/d .functor AND 1, L_0x2967810, L_0x2968310, L_0x2967300, L_0x29673a0;
L_0x2968cf0 .delay 1 (80,80,80) L_0x2968cf0/d;
L_0x2969320/d .functor AND 1, L_0x2967620, L_0x2967260, L_0x2967300, L_0x29673a0;
L_0x2969320 .delay 1 (80,80,80) L_0x2969320/d;
L_0x29694c0/0/0 .functor OR 1, L_0x29686e0, L_0x2968890, L_0x2968a40, L_0x2968d60;
L_0x29694c0/0/4 .functor OR 1, L_0x2968fc0, L_0x2968cf0, L_0x2969320, L_0x2968c30;
L_0x29694c0/d .functor OR 1, L_0x29694c0/0/0, L_0x29694c0/0/4, C4<0>, C4<0>;
L_0x29694c0 .delay 1 (160,160,160) L_0x29694c0/d;
v0x25fac80_0 .net "a", 0 0, L_0x29698b0;  1 drivers
v0x25fad40_0 .net "addSub", 0 0, L_0x2967c50;  1 drivers
v0x25f4f60_0 .net "andRes", 0 0, L_0x2966f50;  1 drivers
v0x25f5000_0 .net "b", 0 0, L_0x2969a10;  1 drivers
v0x26e1090_0 .net "carryIn", 0 0, L_0x29671c0;  1 drivers
v0x26e1130_0 .net "carryOut", 0 0, L_0x2968110;  1 drivers
v0x26cf140_0 .net "initialResult", 0 0, L_0x29694c0;  1 drivers
v0x26cf1e0_0 .net "isAdd", 0 0, L_0x29686e0;  1 drivers
v0x26cec70_0 .net "isAnd", 0 0, L_0x2968d60;  1 drivers
v0x26ced10_0 .net "isNand", 0 0, L_0x2968fc0;  1 drivers
v0x26ce7a0_0 .net "isNor", 0 0, L_0x2968cf0;  1 drivers
v0x26ce840_0 .net "isOr", 0 0, L_0x2969320;  1 drivers
v0x26ce2d0_0 .net "isSLT", 0 0, L_0x2968c30;  1 drivers
v0x26ce390_0 .net "isSub", 0 0, L_0x2968890;  1 drivers
v0x26cde00_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26cdea0_0 .net "isXor", 0 0, L_0x2968a40;  1 drivers
v0x26cd930_0 .net "nandRes", 0 0, L_0x2967560;  1 drivers
v0x26c65a0_0 .net "norRes", 0 0, L_0x2967810;  1 drivers
v0x26c6660_0 .net "orRes", 0 0, L_0x2967620;  1 drivers
v0x26cd460_0 .net "s0", 0 0, L_0x2967260;  1 drivers
v0x26cd520_0 .net "s0inv", 0 0, L_0x2968310;  1 drivers
v0x26ccf90_0 .net "s1", 0 0, L_0x2967300;  1 drivers
v0x26cd050_0 .net "s1inv", 0 0, L_0x2968470;  1 drivers
v0x26ccac0_0 .net "s2", 0 0, L_0x29673a0;  1 drivers
v0x26ccb80_0 .net "s2inv", 0 0, L_0x2968530;  1 drivers
v0x26cc5f0_0 .net "xorRes", 0 0, L_0x29678d0;  1 drivers
S_0x26527b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x265e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2967a30/d .functor XOR 1, L_0x2969a10, L_0x298cce0, C4<0>, C4<0>;
L_0x2967a30 .delay 1 (40,40,40) L_0x2967a30/d;
L_0x2967af0/d .functor XOR 1, L_0x29698b0, L_0x2967a30, C4<0>, C4<0>;
L_0x2967af0 .delay 1 (40,40,40) L_0x2967af0/d;
L_0x2967c50/d .functor XOR 1, L_0x2967af0, L_0x29671c0, C4<0>, C4<0>;
L_0x2967c50 .delay 1 (40,40,40) L_0x2967c50/d;
L_0x2967e50/d .functor AND 1, L_0x29698b0, L_0x2967a30, C4<1>, C4<1>;
L_0x2967e50 .delay 1 (40,40,40) L_0x2967e50/d;
L_0x2967690/d .functor AND 1, L_0x2967af0, L_0x29671c0, C4<1>, C4<1>;
L_0x2967690 .delay 1 (40,40,40) L_0x2967690/d;
L_0x2968110/d .functor OR 1, L_0x2967e50, L_0x2967690, C4<0>, C4<0>;
L_0x2968110 .delay 1 (40,40,40) L_0x2968110/d;
v0x263b0d0_0 .net "AandB", 0 0, L_0x2967e50;  1 drivers
v0x263b190_0 .net "BxorSub", 0 0, L_0x2967a30;  1 drivers
v0x26353b0_0 .net "a", 0 0, L_0x29698b0;  alias, 1 drivers
v0x2635450_0 .net "b", 0 0, L_0x2969a10;  alias, 1 drivers
v0x262f6e0_0 .net "carryin", 0 0, L_0x29671c0;  alias, 1 drivers
v0x262f7f0_0 .net "carryout", 0 0, L_0x2968110;  alias, 1 drivers
v0x261dd70_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x261de10_0 .net "res", 0 0, L_0x2967c50;  alias, 1 drivers
v0x2618050_0 .net "xAorB", 0 0, L_0x2967af0;  1 drivers
v0x2612350_0 .net "xAorBandCin", 0 0, L_0x2967690;  1 drivers
S_0x26cc120 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26ce450 .param/l "i" 0 3 165, +C4<010100>;
S_0x26cbc50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26cc120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2969950/d .functor AND 1, L_0x296c2e0, L_0x296c440, C4<1>, C4<1>;
L_0x2969950 .delay 1 (40,40,40) L_0x2969950/d;
L_0x2969f90/d .functor NAND 1, L_0x296c2e0, L_0x296c440, C4<1>, C4<1>;
L_0x2969f90 .delay 1 (20,20,20) L_0x2969f90/d;
L_0x296a050/d .functor OR 1, L_0x296c2e0, L_0x296c440, C4<0>, C4<0>;
L_0x296a050 .delay 1 (40,40,40) L_0x296a050/d;
L_0x296a240/d .functor NOR 1, L_0x296c2e0, L_0x296c440, C4<0>, C4<0>;
L_0x296a240 .delay 1 (20,20,20) L_0x296a240/d;
L_0x296a300/d .functor XOR 1, L_0x296c2e0, L_0x296c440, C4<0>, C4<0>;
L_0x296a300 .delay 1 (40,40,40) L_0x296a300/d;
L_0x296ad40/d .functor NOT 1, L_0x2969c60, C4<0>, C4<0>, C4<0>;
L_0x296ad40 .delay 1 (10,10,10) L_0x296ad40/d;
L_0x296aea0/d .functor NOT 1, L_0x2969d00, C4<0>, C4<0>, C4<0>;
L_0x296aea0 .delay 1 (10,10,10) L_0x296aea0/d;
L_0x296af60/d .functor NOT 1, L_0x2969da0, C4<0>, C4<0>, C4<0>;
L_0x296af60 .delay 1 (10,10,10) L_0x296af60/d;
L_0x296b110/d .functor AND 1, L_0x296a680, L_0x296ad40, L_0x296aea0, L_0x296af60;
L_0x296b110 .delay 1 (80,80,80) L_0x296b110/d;
L_0x296b2c0/d .functor AND 1, L_0x296a680, L_0x2969c60, L_0x296aea0, L_0x296af60;
L_0x296b2c0 .delay 1 (80,80,80) L_0x296b2c0/d;
L_0x296b470/d .functor AND 1, L_0x296a300, L_0x296ad40, L_0x2969d00, L_0x296af60;
L_0x296b470 .delay 1 (80,80,80) L_0x296b470/d;
L_0x296b660/d .functor AND 1, L_0x296a680, L_0x2969c60, L_0x2969d00, L_0x296af60;
L_0x296b660 .delay 1 (80,80,80) L_0x296b660/d;
L_0x296b790/d .functor AND 1, L_0x2969950, L_0x296ad40, L_0x296aea0, L_0x2969da0;
L_0x296b790 .delay 1 (80,80,80) L_0x296b790/d;
L_0x296b9f0/d .functor AND 1, L_0x2969f90, L_0x2969c60, L_0x296aea0, L_0x2969da0;
L_0x296b9f0 .delay 1 (80,80,80) L_0x296b9f0/d;
L_0x296b720/d .functor AND 1, L_0x296a240, L_0x296ad40, L_0x2969d00, L_0x2969da0;
L_0x296b720 .delay 1 (80,80,80) L_0x296b720/d;
L_0x296bd50/d .functor AND 1, L_0x296a050, L_0x2969c60, L_0x2969d00, L_0x2969da0;
L_0x296bd50 .delay 1 (80,80,80) L_0x296bd50/d;
L_0x296bef0/0/0 .functor OR 1, L_0x296b110, L_0x296b2c0, L_0x296b470, L_0x296b790;
L_0x296bef0/0/4 .functor OR 1, L_0x296b9f0, L_0x296b720, L_0x296bd50, L_0x296b660;
L_0x296bef0/d .functor OR 1, L_0x296bef0/0/0, L_0x296bef0/0/4, C4<0>, C4<0>;
L_0x296bef0 .delay 1 (160,160,160) L_0x296bef0/d;
v0x26c95d0_0 .net "a", 0 0, L_0x296c2e0;  1 drivers
v0x26c9670_0 .net "addSub", 0 0, L_0x296a680;  1 drivers
v0x26c9100_0 .net "andRes", 0 0, L_0x2969950;  1 drivers
v0x26c91d0_0 .net "b", 0 0, L_0x296c440;  1 drivers
v0x26c8c30_0 .net "carryIn", 0 0, L_0x2969bc0;  1 drivers
v0x26c8cd0_0 .net "carryOut", 0 0, L_0x296ab40;  1 drivers
v0x26c8760_0 .net "initialResult", 0 0, L_0x296bef0;  1 drivers
v0x26c8800_0 .net "isAdd", 0 0, L_0x296b110;  1 drivers
v0x26c8290_0 .net "isAnd", 0 0, L_0x296b790;  1 drivers
v0x26c8330_0 .net "isNand", 0 0, L_0x296b9f0;  1 drivers
v0x26c7dc0_0 .net "isNor", 0 0, L_0x296b720;  1 drivers
v0x26c7e60_0 .net "isOr", 0 0, L_0x296bd50;  1 drivers
v0x26c78f0_0 .net "isSLT", 0 0, L_0x296b660;  1 drivers
v0x26c79b0_0 .net "isSub", 0 0, L_0x296b2c0;  1 drivers
v0x26c5c00_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26c5ca0_0 .net "isXor", 0 0, L_0x296b470;  1 drivers
v0x26c7410_0 .net "nandRes", 0 0, L_0x2969f90;  1 drivers
v0x26c6f40_0 .net "norRes", 0 0, L_0x296a240;  1 drivers
v0x26c7000_0 .net "orRes", 0 0, L_0x296a050;  1 drivers
v0x26c6a60_0 .net "s0", 0 0, L_0x2969c60;  1 drivers
v0x26c6b20_0 .net "s0inv", 0 0, L_0x296ad40;  1 drivers
v0x26cfd50_0 .net "s1", 0 0, L_0x2969d00;  1 drivers
v0x26cfe10_0 .net "s1inv", 0 0, L_0x296aea0;  1 drivers
v0x24eafb0_0 .net "s2", 0 0, L_0x2969da0;  1 drivers
v0x24eb070_0 .net "s2inv", 0 0, L_0x296af60;  1 drivers
v0x27914c0_0 .net "xorRes", 0 0, L_0x296a300;  1 drivers
S_0x26cb2b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26cbc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x296a460/d .functor XOR 1, L_0x296c440, L_0x298cce0, C4<0>, C4<0>;
L_0x296a460 .delay 1 (40,40,40) L_0x296a460/d;
L_0x296a520/d .functor XOR 1, L_0x296c2e0, L_0x296a460, C4<0>, C4<0>;
L_0x296a520 .delay 1 (40,40,40) L_0x296a520/d;
L_0x296a680/d .functor XOR 1, L_0x296a520, L_0x2969bc0, C4<0>, C4<0>;
L_0x296a680 .delay 1 (40,40,40) L_0x296a680/d;
L_0x296a880/d .functor AND 1, L_0x296c2e0, L_0x296a460, C4<1>, C4<1>;
L_0x296a880 .delay 1 (40,40,40) L_0x296a880/d;
L_0x296a0c0/d .functor AND 1, L_0x296a520, L_0x2969bc0, C4<1>, C4<1>;
L_0x296a0c0 .delay 1 (40,40,40) L_0x296a0c0/d;
L_0x296ab40/d .functor OR 1, L_0x296a880, L_0x296a0c0, C4<0>, C4<0>;
L_0x296ab40 .delay 1 (40,40,40) L_0x296ab40/d;
v0x26cade0_0 .net "AandB", 0 0, L_0x296a880;  1 drivers
v0x26caec0_0 .net "BxorSub", 0 0, L_0x296a460;  1 drivers
v0x26ca910_0 .net "a", 0 0, L_0x296c2e0;  alias, 1 drivers
v0x26ca9b0_0 .net "b", 0 0, L_0x296c440;  alias, 1 drivers
v0x26ca440_0 .net "carryin", 0 0, L_0x2969bc0;  alias, 1 drivers
v0x26ca500_0 .net "carryout", 0 0, L_0x296ab40;  alias, 1 drivers
v0x26c9f70_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26ca010_0 .net "res", 0 0, L_0x296a680;  alias, 1 drivers
v0x26c9aa0_0 .net "xAorB", 0 0, L_0x296a520;  1 drivers
v0x26c9b60_0 .net "xAorBandCin", 0 0, L_0x296a0c0;  1 drivers
S_0x2791070 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26cb900 .param/l "i" 0 3 165, +C4<010101>;
S_0x2790c80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2791070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x296c380/d .functor AND 1, L_0x296ecf0, L_0x296ee50, C4<1>, C4<1>;
L_0x296c380 .delay 1 (40,40,40) L_0x296c380/d;
L_0x296c9f0/d .functor NAND 1, L_0x296ecf0, L_0x296ee50, C4<1>, C4<1>;
L_0x296c9f0 .delay 1 (20,20,20) L_0x296c9f0/d;
L_0x296ca60/d .functor OR 1, L_0x296ecf0, L_0x296ee50, C4<0>, C4<0>;
L_0x296ca60 .delay 1 (40,40,40) L_0x296ca60/d;
L_0x296cc50/d .functor NOR 1, L_0x296ecf0, L_0x296ee50, C4<0>, C4<0>;
L_0x296cc50 .delay 1 (20,20,20) L_0x296cc50/d;
L_0x296cd10/d .functor XOR 1, L_0x296ecf0, L_0x296ee50, C4<0>, C4<0>;
L_0x296cd10 .delay 1 (40,40,40) L_0x296cd10/d;
L_0x296d750/d .functor NOT 1, L_0x296c690, C4<0>, C4<0>, C4<0>;
L_0x296d750 .delay 1 (10,10,10) L_0x296d750/d;
L_0x296d8b0/d .functor NOT 1, L_0x296c730, C4<0>, C4<0>, C4<0>;
L_0x296d8b0 .delay 1 (10,10,10) L_0x296d8b0/d;
L_0x296d970/d .functor NOT 1, L_0x296c7d0, C4<0>, C4<0>, C4<0>;
L_0x296d970 .delay 1 (10,10,10) L_0x296d970/d;
L_0x296db20/d .functor AND 1, L_0x296d090, L_0x296d750, L_0x296d8b0, L_0x296d970;
L_0x296db20 .delay 1 (80,80,80) L_0x296db20/d;
L_0x296dcd0/d .functor AND 1, L_0x296d090, L_0x296c690, L_0x296d8b0, L_0x296d970;
L_0x296dcd0 .delay 1 (80,80,80) L_0x296dcd0/d;
L_0x296de80/d .functor AND 1, L_0x296cd10, L_0x296d750, L_0x296c730, L_0x296d970;
L_0x296de80 .delay 1 (80,80,80) L_0x296de80/d;
L_0x296e070/d .functor AND 1, L_0x296d090, L_0x296c690, L_0x296c730, L_0x296d970;
L_0x296e070 .delay 1 (80,80,80) L_0x296e070/d;
L_0x296e1a0/d .functor AND 1, L_0x296c380, L_0x296d750, L_0x296d8b0, L_0x296c7d0;
L_0x296e1a0 .delay 1 (80,80,80) L_0x296e1a0/d;
L_0x296e400/d .functor AND 1, L_0x296c9f0, L_0x296c690, L_0x296d8b0, L_0x296c7d0;
L_0x296e400 .delay 1 (80,80,80) L_0x296e400/d;
L_0x296e130/d .functor AND 1, L_0x296cc50, L_0x296d750, L_0x296c730, L_0x296c7d0;
L_0x296e130 .delay 1 (80,80,80) L_0x296e130/d;
L_0x296e760/d .functor AND 1, L_0x296ca60, L_0x296c690, L_0x296c730, L_0x296c7d0;
L_0x296e760 .delay 1 (80,80,80) L_0x296e760/d;
L_0x296e900/0/0 .functor OR 1, L_0x296db20, L_0x296dcd0, L_0x296de80, L_0x296e1a0;
L_0x296e900/0/4 .functor OR 1, L_0x296e400, L_0x296e130, L_0x296e760, L_0x296e070;
L_0x296e900/d .functor OR 1, L_0x296e900/0/0, L_0x296e900/0/4, C4<0>, C4<0>;
L_0x296e900 .delay 1 (160,160,160) L_0x296e900/d;
v0x2773280_0 .net "a", 0 0, L_0x296ecf0;  1 drivers
v0x2773340_0 .net "addSub", 0 0, L_0x296d090;  1 drivers
v0x276e3d0_0 .net "andRes", 0 0, L_0x296c380;  1 drivers
v0x276e4a0_0 .net "b", 0 0, L_0x296ee50;  1 drivers
v0x276df80_0 .net "carryIn", 0 0, L_0x296c5f0;  1 drivers
v0x276e020_0 .net "carryOut", 0 0, L_0x296d550;  1 drivers
v0x276db90_0 .net "initialResult", 0 0, L_0x296e900;  1 drivers
v0x276dc30_0 .net "isAdd", 0 0, L_0x296db20;  1 drivers
v0x2768600_0 .net "isAnd", 0 0, L_0x296e1a0;  1 drivers
v0x27686a0_0 .net "isNand", 0 0, L_0x296e400;  1 drivers
v0x27681b0_0 .net "isNor", 0 0, L_0x296e130;  1 drivers
v0x2768250_0 .net "isOr", 0 0, L_0x296e760;  1 drivers
v0x2767dc0_0 .net "isSLT", 0 0, L_0x296e070;  1 drivers
v0x2767e80_0 .net "isSub", 0 0, L_0x296dcd0;  1 drivers
v0x2762830_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x27628d0_0 .net "isXor", 0 0, L_0x296de80;  1 drivers
v0x27623e0_0 .net "nandRes", 0 0, L_0x296c9f0;  1 drivers
v0x2761990_0 .net "norRes", 0 0, L_0x296cc50;  1 drivers
v0x2761a50_0 .net "orRes", 0 0, L_0x296ca60;  1 drivers
v0x27510a0_0 .net "s0", 0 0, L_0x296c690;  1 drivers
v0x2751160_0 .net "s0inv", 0 0, L_0x296d750;  1 drivers
v0x2750c50_0 .net "s1", 0 0, L_0x296c730;  1 drivers
v0x2750d10_0 .net "s1inv", 0 0, L_0x296d8b0;  1 drivers
v0x2750860_0 .net "s2", 0 0, L_0x296c7d0;  1 drivers
v0x2750920_0 .net "s2inv", 0 0, L_0x296d970;  1 drivers
v0x274b2d0_0 .net "xorRes", 0 0, L_0x296cd10;  1 drivers
S_0x278b2a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2790c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x296ce70/d .functor XOR 1, L_0x296ee50, L_0x298cce0, C4<0>, C4<0>;
L_0x296ce70 .delay 1 (40,40,40) L_0x296ce70/d;
L_0x296cf30/d .functor XOR 1, L_0x296ecf0, L_0x296ce70, C4<0>, C4<0>;
L_0x296cf30 .delay 1 (40,40,40) L_0x296cf30/d;
L_0x296d090/d .functor XOR 1, L_0x296cf30, L_0x296c5f0, C4<0>, C4<0>;
L_0x296d090 .delay 1 (40,40,40) L_0x296d090/d;
L_0x296d290/d .functor AND 1, L_0x296ecf0, L_0x296ce70, C4<1>, C4<1>;
L_0x296d290 .delay 1 (40,40,40) L_0x296d290/d;
L_0x296cad0/d .functor AND 1, L_0x296cf30, L_0x296c5f0, C4<1>, C4<1>;
L_0x296cad0 .delay 1 (40,40,40) L_0x296cad0/d;
L_0x296d550/d .functor OR 1, L_0x296d290, L_0x296cad0, C4<0>, C4<0>;
L_0x296d550 .delay 1 (40,40,40) L_0x296d550/d;
v0x278aeb0_0 .net "AandB", 0 0, L_0x296d290;  1 drivers
v0x278af90_0 .net "BxorSub", 0 0, L_0x296ce70;  1 drivers
v0x2785920_0 .net "a", 0 0, L_0x296ecf0;  alias, 1 drivers
v0x27859c0_0 .net "b", 0 0, L_0x296ee50;  alias, 1 drivers
v0x27854d0_0 .net "carryin", 0 0, L_0x296c5f0;  alias, 1 drivers
v0x2785590_0 .net "carryout", 0 0, L_0x296d550;  alias, 1 drivers
v0x27850e0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2785180_0 .net "res", 0 0, L_0x296d090;  alias, 1 drivers
v0x277ed10_0 .net "xAorB", 0 0, L_0x296cf30;  1 drivers
v0x277edd0_0 .net "xAorBandCin", 0 0, L_0x296cad0;  1 drivers
S_0x274ae80 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2785650 .param/l "i" 0 3 165, +C4<010110>;
S_0x274aa90 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x274ae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x296ed90/d .functor AND 1, L_0x2971b40, L_0x2971ca0, C4<1>, C4<1>;
L_0x296ed90 .delay 1 (40,40,40) L_0x296ed90/d;
L_0x2966730/d .functor NAND 1, L_0x2971b40, L_0x2971ca0, C4<1>, C4<1>;
L_0x2966730 .delay 1 (20,20,20) L_0x2966730/d;
L_0x296c960/d .functor OR 1, L_0x2971b40, L_0x2971ca0, C4<0>, C4<0>;
L_0x296c960 .delay 1 (40,40,40) L_0x296c960/d;
L_0x296f090/d .functor NOR 1, L_0x2971b40, L_0x2971ca0, C4<0>, C4<0>;
L_0x296f090 .delay 1 (20,20,20) L_0x296f090/d;
L_0x296f3a0/d .functor XOR 1, L_0x2971b40, L_0x2971ca0, C4<0>, C4<0>;
L_0x296f3a0 .delay 1 (40,40,40) L_0x296f3a0/d;
L_0x29704b0/d .functor NOT 1, L_0x2951f50, C4<0>, C4<0>, C4<0>;
L_0x29704b0 .delay 1 (10,10,10) L_0x29704b0/d;
L_0x2970610/d .functor NOT 1, L_0x2951ff0, C4<0>, C4<0>, C4<0>;
L_0x2970610 .delay 1 (10,10,10) L_0x2970610/d;
L_0x29706d0/d .functor NOT 1, L_0x2952090, C4<0>, C4<0>, C4<0>;
L_0x29706d0 .delay 1 (10,10,10) L_0x29706d0/d;
L_0x2970880/d .functor AND 1, L_0x296fdd0, L_0x29704b0, L_0x2970610, L_0x29706d0;
L_0x2970880 .delay 1 (80,80,80) L_0x2970880/d;
L_0x2970a30/d .functor AND 1, L_0x296fdd0, L_0x2951f50, L_0x2970610, L_0x29706d0;
L_0x2970a30 .delay 1 (80,80,80) L_0x2970a30/d;
L_0x2970c40/d .functor AND 1, L_0x296f3a0, L_0x29704b0, L_0x2951ff0, L_0x29706d0;
L_0x2970c40 .delay 1 (80,80,80) L_0x2970c40/d;
L_0x2970e20/d .functor AND 1, L_0x296fdd0, L_0x2951f50, L_0x2951ff0, L_0x29706d0;
L_0x2970e20 .delay 1 (80,80,80) L_0x2970e20/d;
L_0x2970ff0/d .functor AND 1, L_0x296ed90, L_0x29704b0, L_0x2970610, L_0x2952090;
L_0x2970ff0 .delay 1 (80,80,80) L_0x2970ff0/d;
L_0x29711d0/d .functor AND 1, L_0x2966730, L_0x2951f50, L_0x2970610, L_0x2952090;
L_0x29711d0 .delay 1 (80,80,80) L_0x29711d0/d;
L_0x2970f80/d .functor AND 1, L_0x296f090, L_0x29704b0, L_0x2951ff0, L_0x2952090;
L_0x2970f80 .delay 1 (80,80,80) L_0x2970f80/d;
L_0x29715b0/d .functor AND 1, L_0x296c960, L_0x2951f50, L_0x2951ff0, L_0x2952090;
L_0x29715b0 .delay 1 (80,80,80) L_0x29715b0/d;
L_0x2971750/0/0 .functor OR 1, L_0x2970880, L_0x2970a30, L_0x2970c40, L_0x2970ff0;
L_0x2971750/0/4 .functor OR 1, L_0x29711d0, L_0x2970f80, L_0x29715b0, L_0x2970e20;
L_0x2971750/d .functor OR 1, L_0x2971750/0/0, L_0x2971750/0/4, C4<0>, C4<0>;
L_0x2971750 .delay 1 (160,160,160) L_0x2971750/d;
v0x27281b0_0 .net "a", 0 0, L_0x2971b40;  1 drivers
v0x2728270_0 .net "addSub", 0 0, L_0x296fdd0;  1 drivers
v0x2727d60_0 .net "andRes", 0 0, L_0x296ed90;  1 drivers
v0x2727e30_0 .net "b", 0 0, L_0x2971ca0;  1 drivers
v0x2727970_0 .net "carryIn", 0 0, L_0x2951eb0;  1 drivers
v0x2727a10_0 .net "carryOut", 0 0, L_0x29702b0;  1 drivers
v0x27223b0_0 .net "initialResult", 0 0, L_0x2971750;  1 drivers
v0x2722450_0 .net "isAdd", 0 0, L_0x2970880;  1 drivers
v0x2721580_0 .net "isAnd", 0 0, L_0x2970ff0;  1 drivers
v0x2721620_0 .net "isNand", 0 0, L_0x29711d0;  1 drivers
v0x2710c20_0 .net "isNor", 0 0, L_0x2970f80;  1 drivers
v0x2710cc0_0 .net "isOr", 0 0, L_0x29715b0;  1 drivers
v0x27107e0_0 .net "isSLT", 0 0, L_0x2970e20;  1 drivers
v0x27108a0_0 .net "isSub", 0 0, L_0x2970a30;  1 drivers
v0x27103f0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2710490_0 .net "isXor", 0 0, L_0x2970c40;  1 drivers
v0x270ae50_0 .net "nandRes", 0 0, L_0x2966730;  1 drivers
v0x270aa10_0 .net "norRes", 0 0, L_0x296f090;  1 drivers
v0x270aad0_0 .net "orRes", 0 0, L_0x296c960;  1 drivers
v0x270a620_0 .net "s0", 0 0, L_0x2951f50;  1 drivers
v0x270a6e0_0 .net "s0inv", 0 0, L_0x29704b0;  1 drivers
v0x2705080_0 .net "s1", 0 0, L_0x2951ff0;  1 drivers
v0x2705140_0 .net "s1inv", 0 0, L_0x2970610;  1 drivers
v0x2704c40_0 .net "s2", 0 0, L_0x2952090;  1 drivers
v0x2704d00_0 .net "s2inv", 0 0, L_0x29706d0;  1 drivers
v0x2704850_0 .net "xorRes", 0 0, L_0x296f3a0;  1 drivers
S_0x27450b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x274aa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x296f2e0/d .functor XOR 1, L_0x2971ca0, L_0x298cce0, C4<0>, C4<0>;
L_0x296f2e0 .delay 1 (40,40,40) L_0x296f2e0/d;
L_0x296fc70/d .functor XOR 1, L_0x2971b40, L_0x296f2e0, C4<0>, C4<0>;
L_0x296fc70 .delay 1 (40,40,40) L_0x296fc70/d;
L_0x296fdd0/d .functor XOR 1, L_0x296fc70, L_0x2951eb0, C4<0>, C4<0>;
L_0x296fdd0 .delay 1 (40,40,40) L_0x296fdd0/d;
L_0x296ffd0/d .functor AND 1, L_0x2971b40, L_0x296f2e0, C4<1>, C4<1>;
L_0x296ffd0 .delay 1 (40,40,40) L_0x296ffd0/d;
L_0x2970240/d .functor AND 1, L_0x296fc70, L_0x2951eb0, C4<1>, C4<1>;
L_0x2970240 .delay 1 (40,40,40) L_0x2970240/d;
L_0x29702b0/d .functor OR 1, L_0x296ffd0, L_0x2970240, C4<0>, C4<0>;
L_0x29702b0 .delay 1 (40,40,40) L_0x29702b0/d;
v0x2744cc0_0 .net "AandB", 0 0, L_0x296ffd0;  1 drivers
v0x2744da0_0 .net "BxorSub", 0 0, L_0x296f2e0;  1 drivers
v0x273e8f0_0 .net "a", 0 0, L_0x2971b40;  alias, 1 drivers
v0x273e990_0 .net "b", 0 0, L_0x2971ca0;  alias, 1 drivers
v0x272dfb0_0 .net "carryin", 0 0, L_0x2951eb0;  alias, 1 drivers
v0x272e070_0 .net "carryout", 0 0, L_0x29702b0;  alias, 1 drivers
v0x272db60_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x272dc00_0 .net "res", 0 0, L_0x296fdd0;  alias, 1 drivers
v0x272d770_0 .net "xAorB", 0 0, L_0x296fc70;  1 drivers
v0x272d830_0 .net "xAorBandCin", 0 0, L_0x2970240;  1 drivers
S_0x26edb50 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x270ab90 .param/l "i" 0 3 165, +C4<010111>;
S_0x26ed710 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26edb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2971be0/d .functor AND 1, L_0x2974620, L_0x2923950, C4<1>, C4<1>;
L_0x2971be0 .delay 1 (40,40,40) L_0x2971be0/d;
L_0x29521d0/d .functor NAND 1, L_0x2974620, L_0x2923950, C4<1>, C4<1>;
L_0x29521d0 .delay 1 (20,20,20) L_0x29521d0/d;
L_0x29713c0/d .functor OR 1, L_0x2974620, L_0x2923950, C4<0>, C4<0>;
L_0x29713c0 .delay 1 (40,40,40) L_0x29713c0/d;
L_0x29723d0/d .functor NOR 1, L_0x2974620, L_0x2923950, C4<0>, C4<0>;
L_0x29723d0 .delay 1 (20,20,20) L_0x29723d0/d;
L_0x2972490/d .functor XOR 1, L_0x2974620, L_0x2923950, C4<0>, C4<0>;
L_0x2972490 .delay 1 (40,40,40) L_0x2972490/d;
L_0x2972f40/d .functor NOT 1, L_0x2923b90, C4<0>, C4<0>, C4<0>;
L_0x2972f40 .delay 1 (10,10,10) L_0x2972f40/d;
L_0x29730a0/d .functor NOT 1, L_0x2923c30, C4<0>, C4<0>, C4<0>;
L_0x29730a0 .delay 1 (10,10,10) L_0x29730a0/d;
L_0x2973160/d .functor NOT 1, L_0x2971e50, C4<0>, C4<0>, C4<0>;
L_0x2973160 .delay 1 (10,10,10) L_0x2973160/d;
L_0x2973310/d .functor AND 1, L_0x2972860, L_0x2972f40, L_0x29730a0, L_0x2973160;
L_0x2973310 .delay 1 (80,80,80) L_0x2973310/d;
L_0x2973510/d .functor AND 1, L_0x2972860, L_0x2923b90, L_0x29730a0, L_0x2973160;
L_0x2973510 .delay 1 (80,80,80) L_0x2973510/d;
L_0x2973720/d .functor AND 1, L_0x2972490, L_0x2972f40, L_0x2923c30, L_0x2973160;
L_0x2973720 .delay 1 (80,80,80) L_0x2973720/d;
L_0x2973900/d .functor AND 1, L_0x2972860, L_0x2923b90, L_0x2923c30, L_0x2973160;
L_0x2973900 .delay 1 (80,80,80) L_0x2973900/d;
L_0x2973ad0/d .functor AND 1, L_0x2971be0, L_0x2972f40, L_0x29730a0, L_0x2971e50;
L_0x2973ad0 .delay 1 (80,80,80) L_0x2973ad0/d;
L_0x2973cb0/d .functor AND 1, L_0x29521d0, L_0x2923b90, L_0x29730a0, L_0x2971e50;
L_0x2973cb0 .delay 1 (80,80,80) L_0x2973cb0/d;
L_0x2973a60/d .functor AND 1, L_0x29723d0, L_0x2972f40, L_0x2923c30, L_0x2971e50;
L_0x2973a60 .delay 1 (80,80,80) L_0x2973a60/d;
L_0x2974090/d .functor AND 1, L_0x29713c0, L_0x2923b90, L_0x2923c30, L_0x2971e50;
L_0x2974090 .delay 1 (80,80,80) L_0x2974090/d;
L_0x2974230/0/0 .functor OR 1, L_0x2973310, L_0x2973510, L_0x2973720, L_0x2973ad0;
L_0x2974230/0/4 .functor OR 1, L_0x2973cb0, L_0x2973a60, L_0x2974090, L_0x2973900;
L_0x2974230/d .functor OR 1, L_0x2974230/0/0, L_0x2974230/0/4, C4<0>, C4<0>;
L_0x2974230 .delay 1 (160,160,160) L_0x2974230/d;
v0x259bbd0_0 .net "a", 0 0, L_0x2974620;  1 drivers
v0x259bc90_0 .net "addSub", 0 0, L_0x2972860;  1 drivers
v0x259b780_0 .net "andRes", 0 0, L_0x2971be0;  1 drivers
v0x259b850_0 .net "b", 0 0, L_0x2923950;  1 drivers
v0x259b390_0 .net "carryIn", 0 0, L_0x2972300;  1 drivers
v0x259b430_0 .net "carryOut", 0 0, L_0x2972d40;  1 drivers
v0x258a420_0 .net "initialResult", 0 0, L_0x2974230;  1 drivers
v0x258a4c0_0 .net "isAdd", 0 0, L_0x2973310;  1 drivers
v0x2589fd0_0 .net "isAnd", 0 0, L_0x2973ad0;  1 drivers
v0x258a070_0 .net "isNand", 0 0, L_0x2973cb0;  1 drivers
v0x2589be0_0 .net "isNor", 0 0, L_0x2973a60;  1 drivers
v0x2589c80_0 .net "isOr", 0 0, L_0x2974090;  1 drivers
v0x2584650_0 .net "isSLT", 0 0, L_0x2973900;  1 drivers
v0x2584710_0 .net "isSub", 0 0, L_0x2973510;  1 drivers
v0x2584200_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25842a0_0 .net "isXor", 0 0, L_0x2973720;  1 drivers
v0x2583e10_0 .net "nandRes", 0 0, L_0x29521d0;  1 drivers
v0x257e880_0 .net "norRes", 0 0, L_0x29723d0;  1 drivers
v0x257e940_0 .net "orRes", 0 0, L_0x29713c0;  1 drivers
v0x257e430_0 .net "s0", 0 0, L_0x2923b90;  1 drivers
v0x257e4f0_0 .net "s0inv", 0 0, L_0x2972f40;  1 drivers
v0x257e040_0 .net "s1", 0 0, L_0x2923c30;  1 drivers
v0x257e100_0 .net "s1inv", 0 0, L_0x29730a0;  1 drivers
v0x2577c70_0 .net "s2", 0 0, L_0x2971e50;  1 drivers
v0x2577d30_0 .net "s2inv", 0 0, L_0x2973160;  1 drivers
v0x256c1e0_0 .net "xorRes", 0 0, L_0x2972490;  1 drivers
S_0x25a7770 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x26ed710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29725f0/d .functor XOR 1, L_0x2923950, L_0x298cce0, C4<0>, C4<0>;
L_0x29725f0 .delay 1 (40,40,40) L_0x29725f0/d;
L_0x29726b0/d .functor XOR 1, L_0x2974620, L_0x29725f0, C4<0>, C4<0>;
L_0x29726b0 .delay 1 (40,40,40) L_0x29726b0/d;
L_0x2972860/d .functor XOR 1, L_0x29726b0, L_0x2972300, C4<0>, C4<0>;
L_0x2972860 .delay 1 (40,40,40) L_0x2972860/d;
L_0x2972a60/d .functor AND 1, L_0x2974620, L_0x29725f0, C4<1>, C4<1>;
L_0x2972a60 .delay 1 (40,40,40) L_0x2972a60/d;
L_0x2972cd0/d .functor AND 1, L_0x29726b0, L_0x2972300, C4<1>, C4<1>;
L_0x2972cd0 .delay 1 (40,40,40) L_0x2972cd0/d;
L_0x2972d40/d .functor OR 1, L_0x2972a60, L_0x2972cd0, C4<0>, C4<0>;
L_0x2972d40 .delay 1 (40,40,40) L_0x2972d40/d;
v0x25a7320_0 .net "AandB", 0 0, L_0x2972a60;  1 drivers
v0x25a7400_0 .net "BxorSub", 0 0, L_0x29725f0;  1 drivers
v0x25a6f30_0 .net "a", 0 0, L_0x2974620;  alias, 1 drivers
v0x25a6fd0_0 .net "b", 0 0, L_0x2923950;  alias, 1 drivers
v0x25a19a0_0 .net "carryin", 0 0, L_0x2972300;  alias, 1 drivers
v0x25a1a60_0 .net "carryout", 0 0, L_0x2972d40;  alias, 1 drivers
v0x25a1550_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25a15f0_0 .net "res", 0 0, L_0x2972860;  alias, 1 drivers
v0x25a1160_0 .net "xAorB", 0 0, L_0x29726b0;  1 drivers
v0x25a1220_0 .net "xAorBandCin", 0 0, L_0x2972cd0;  1 drivers
S_0x2567330 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x25847d0 .param/l "i" 0 3 165, +C4<011000>;
S_0x2566ee0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2567330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29746c0/d .functor AND 1, L_0x2977450, L_0x29775b0, C4<1>, C4<1>;
L_0x29746c0 .delay 1 (40,40,40) L_0x29746c0/d;
L_0x2973ea0/d .functor NAND 1, L_0x2977450, L_0x29775b0, C4<1>, C4<1>;
L_0x2973ea0 .delay 1 (20,20,20) L_0x2973ea0/d;
L_0x2971f90/d .functor OR 1, L_0x2977450, L_0x29775b0, C4<0>, C4<0>;
L_0x2971f90 .delay 1 (40,40,40) L_0x2971f90/d;
L_0x2972180/d .functor NOR 1, L_0x2977450, L_0x29775b0, C4<0>, C4<0>;
L_0x2972180 .delay 1 (20,20,20) L_0x2972180/d;
L_0x2975420/d .functor XOR 1, L_0x2977450, L_0x29775b0, C4<0>, C4<0>;
L_0x2975420 .delay 1 (40,40,40) L_0x2975420/d;
L_0x2975e10/d .functor NOT 1, L_0x2975030, C4<0>, C4<0>, C4<0>;
L_0x2975e10 .delay 1 (10,10,10) L_0x2975e10/d;
L_0x2975f70/d .functor NOT 1, L_0x29750d0, C4<0>, C4<0>, C4<0>;
L_0x2975f70 .delay 1 (10,10,10) L_0x2975f70/d;
L_0x2976030/d .functor NOT 1, L_0x2975170, C4<0>, C4<0>, C4<0>;
L_0x2976030 .delay 1 (10,10,10) L_0x2976030/d;
L_0x29761e0/d .functor AND 1, L_0x2975750, L_0x2975e10, L_0x2975f70, L_0x2976030;
L_0x29761e0 .delay 1 (80,80,80) L_0x29761e0/d;
L_0x2976390/d .functor AND 1, L_0x2975750, L_0x2975030, L_0x2975f70, L_0x2976030;
L_0x2976390 .delay 1 (80,80,80) L_0x2976390/d;
L_0x29765a0/d .functor AND 1, L_0x2975420, L_0x2975e10, L_0x29750d0, L_0x2976030;
L_0x29765a0 .delay 1 (80,80,80) L_0x29765a0/d;
L_0x2976780/d .functor AND 1, L_0x2975750, L_0x2975030, L_0x29750d0, L_0x2976030;
L_0x2976780 .delay 1 (80,80,80) L_0x2976780/d;
L_0x2976950/d .functor AND 1, L_0x29746c0, L_0x2975e10, L_0x2975f70, L_0x2975170;
L_0x2976950 .delay 1 (80,80,80) L_0x2976950/d;
L_0x2976b30/d .functor AND 1, L_0x2973ea0, L_0x2975030, L_0x2975f70, L_0x2975170;
L_0x2976b30 .delay 1 (80,80,80) L_0x2976b30/d;
L_0x29768e0/d .functor AND 1, L_0x2972180, L_0x2975e10, L_0x29750d0, L_0x2975170;
L_0x29768e0 .delay 1 (80,80,80) L_0x29768e0/d;
L_0x2976ec0/d .functor AND 1, L_0x2971f90, L_0x2975030, L_0x29750d0, L_0x2975170;
L_0x2976ec0 .delay 1 (80,80,80) L_0x2976ec0/d;
L_0x2977060/0/0 .functor OR 1, L_0x29761e0, L_0x2976390, L_0x29765a0, L_0x2976950;
L_0x2977060/0/4 .functor OR 1, L_0x2976b30, L_0x29768e0, L_0x2976ec0, L_0x2976780;
L_0x2977060/d .functor OR 1, L_0x2977060/0/0, L_0x2977060/0/4, C4<0>, C4<0>;
L_0x2977060 .delay 1 (160,160,160) L_0x2977060/d;
v0x2549fb0_0 .net "a", 0 0, L_0x2977450;  1 drivers
v0x254a070_0 .net "addSub", 0 0, L_0x2975750;  1 drivers
v0x2549b60_0 .net "andRes", 0 0, L_0x29746c0;  1 drivers
v0x2549c30_0 .net "b", 0 0, L_0x29775b0;  1 drivers
v0x2549770_0 .net "carryIn", 0 0, L_0x2974f90;  1 drivers
v0x2549810_0 .net "carryOut", 0 0, L_0x2975c10;  1 drivers
v0x25441b0_0 .net "initialResult", 0 0, L_0x2977060;  1 drivers
v0x2544250_0 .net "isAdd", 0 0, L_0x29761e0;  1 drivers
v0x2543d60_0 .net "isAnd", 0 0, L_0x2976950;  1 drivers
v0x2543e00_0 .net "isNand", 0 0, L_0x2976b30;  1 drivers
v0x2543970_0 .net "isNor", 0 0, L_0x29768e0;  1 drivers
v0x2543a10_0 .net "isOr", 0 0, L_0x2976ec0;  1 drivers
v0x253e3b0_0 .net "isSLT", 0 0, L_0x2976780;  1 drivers
v0x253e470_0 .net "isSub", 0 0, L_0x2976390;  1 drivers
v0x253df60_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x253e000_0 .net "isXor", 0 0, L_0x29765a0;  1 drivers
v0x253db70_0 .net "nandRes", 0 0, L_0x2973ea0;  1 drivers
v0x2537740_0 .net "norRes", 0 0, L_0x2972180;  1 drivers
v0x2537800_0 .net "orRes", 0 0, L_0x2971f90;  1 drivers
v0x252bcb0_0 .net "s0", 0 0, L_0x2975030;  1 drivers
v0x252bd70_0 .net "s0inv", 0 0, L_0x2975e10;  1 drivers
v0x2526e00_0 .net "s1", 0 0, L_0x29750d0;  1 drivers
v0x2526ec0_0 .net "s1inv", 0 0, L_0x2975f70;  1 drivers
v0x25269b0_0 .net "s2", 0 0, L_0x2975170;  1 drivers
v0x2526a70_0 .net "s2inv", 0 0, L_0x2976030;  1 drivers
v0x25265c0_0 .net "xorRes", 0 0, L_0x2975420;  1 drivers
S_0x2561560 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2566ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29754e0/d .functor XOR 1, L_0x29775b0, L_0x298cce0, C4<0>, C4<0>;
L_0x29754e0 .delay 1 (40,40,40) L_0x29754e0/d;
L_0x2975640/d .functor XOR 1, L_0x2977450, L_0x29754e0, C4<0>, C4<0>;
L_0x2975640 .delay 1 (40,40,40) L_0x2975640/d;
L_0x2975750/d .functor XOR 1, L_0x2975640, L_0x2974f90, C4<0>, C4<0>;
L_0x2975750 .delay 1 (40,40,40) L_0x2975750/d;
L_0x2975950/d .functor AND 1, L_0x2977450, L_0x29754e0, C4<1>, C4<1>;
L_0x2975950 .delay 1 (40,40,40) L_0x2975950/d;
L_0x2972000/d .functor AND 1, L_0x2975640, L_0x2974f90, C4<1>, C4<1>;
L_0x2972000 .delay 1 (40,40,40) L_0x2972000/d;
L_0x2975c10/d .functor OR 1, L_0x2975950, L_0x2972000, C4<0>, C4<0>;
L_0x2975c10 .delay 1 (40,40,40) L_0x2975c10/d;
v0x2561110_0 .net "AandB", 0 0, L_0x2975950;  1 drivers
v0x25611f0_0 .net "BxorSub", 0 0, L_0x29754e0;  1 drivers
v0x2560d20_0 .net "a", 0 0, L_0x2977450;  alias, 1 drivers
v0x2560dc0_0 .net "b", 0 0, L_0x29775b0;  alias, 1 drivers
v0x255b790_0 .net "carryin", 0 0, L_0x2974f90;  alias, 1 drivers
v0x255b850_0 .net "carryout", 0 0, L_0x2975c10;  alias, 1 drivers
v0x255b340_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x255b3e0_0 .net "res", 0 0, L_0x2975750;  alias, 1 drivers
v0x255af50_0 .net "xAorB", 0 0, L_0x2975640;  1 drivers
v0x255b010_0 .net "xAorBandCin", 0 0, L_0x2972000;  1 drivers
S_0x2521000 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x253e530 .param/l "i" 0 3 165, +C4<011001>;
S_0x2520bb0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2521000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29774f0/d .functor AND 1, L_0x2979f40, L_0x297a0a0, C4<1>, C4<1>;
L_0x29774f0 .delay 1 (40,40,40) L_0x29774f0/d;
L_0x2976d20/d .functor NAND 1, L_0x2979f40, L_0x297a0a0, C4<1>, C4<1>;
L_0x2976d20 .delay 1 (20,20,20) L_0x2976d20/d;
L_0x2975350/d .functor OR 1, L_0x2979f40, L_0x297a0a0, C4<0>, C4<0>;
L_0x2975350 .delay 1 (40,40,40) L_0x2975350/d;
L_0x2977d40/d .functor NOR 1, L_0x2979f40, L_0x297a0a0, C4<0>, C4<0>;
L_0x2977d40 .delay 1 (20,20,20) L_0x2977d40/d;
L_0x2977e00/d .functor XOR 1, L_0x2979f40, L_0x297a0a0, C4<0>, C4<0>;
L_0x2977e00 .delay 1 (40,40,40) L_0x2977e00/d;
L_0x29788b0/d .functor NOT 1, L_0x29777f0, C4<0>, C4<0>, C4<0>;
L_0x29788b0 .delay 1 (10,10,10) L_0x29788b0/d;
L_0x2978a10/d .functor NOT 1, L_0x2977890, C4<0>, C4<0>, C4<0>;
L_0x2978a10 .delay 1 (10,10,10) L_0x2978a10/d;
L_0x2978ad0/d .functor NOT 1, L_0x2977930, C4<0>, C4<0>, C4<0>;
L_0x2978ad0 .delay 1 (10,10,10) L_0x2978ad0/d;
L_0x2978c80/d .functor AND 1, L_0x29781d0, L_0x29788b0, L_0x2978a10, L_0x2978ad0;
L_0x2978c80 .delay 1 (80,80,80) L_0x2978c80/d;
L_0x2978e80/d .functor AND 1, L_0x29781d0, L_0x29777f0, L_0x2978a10, L_0x2978ad0;
L_0x2978e80 .delay 1 (80,80,80) L_0x2978e80/d;
L_0x2979090/d .functor AND 1, L_0x2977e00, L_0x29788b0, L_0x2977890, L_0x2978ad0;
L_0x2979090 .delay 1 (80,80,80) L_0x2979090/d;
L_0x2979270/d .functor AND 1, L_0x29781d0, L_0x29777f0, L_0x2977890, L_0x2978ad0;
L_0x2979270 .delay 1 (80,80,80) L_0x2979270/d;
L_0x2979440/d .functor AND 1, L_0x29774f0, L_0x29788b0, L_0x2978a10, L_0x2977930;
L_0x2979440 .delay 1 (80,80,80) L_0x2979440/d;
L_0x2979620/d .functor AND 1, L_0x2976d20, L_0x29777f0, L_0x2978a10, L_0x2977930;
L_0x2979620 .delay 1 (80,80,80) L_0x2979620/d;
L_0x29793d0/d .functor AND 1, L_0x2977d40, L_0x29788b0, L_0x2977890, L_0x2977930;
L_0x29793d0 .delay 1 (80,80,80) L_0x29793d0/d;
L_0x29799b0/d .functor AND 1, L_0x2975350, L_0x29777f0, L_0x2977890, L_0x2977930;
L_0x29799b0 .delay 1 (80,80,80) L_0x29799b0/d;
L_0x2979b50/0/0 .functor OR 1, L_0x2978c80, L_0x2978e80, L_0x2979090, L_0x2979440;
L_0x2979b50/0/4 .functor OR 1, L_0x2979620, L_0x29793d0, L_0x29799b0, L_0x2979270;
L_0x2979b50/d .functor OR 1, L_0x2979b50/0/0, L_0x2979b50/0/4, C4<0>, C4<0>;
L_0x2979b50 .delay 1 (160,160,160) L_0x2979b50/d;
v0x2503800_0 .net "a", 0 0, L_0x2979f40;  1 drivers
v0x25038c0_0 .net "addSub", 0 0, L_0x29781d0;  1 drivers
v0x2503410_0 .net "andRes", 0 0, L_0x29774f0;  1 drivers
v0x25034e0_0 .net "b", 0 0, L_0x297a0a0;  1 drivers
v0x24fde50_0 .net "carryIn", 0 0, L_0x2977c70;  1 drivers
v0x24fdef0_0 .net "carryOut", 0 0, L_0x29786b0;  1 drivers
v0x24fda00_0 .net "initialResult", 0 0, L_0x2979b50;  1 drivers
v0x24fdaa0_0 .net "isAdd", 0 0, L_0x2978c80;  1 drivers
v0x24fd610_0 .net "isAnd", 0 0, L_0x2979440;  1 drivers
v0x24fd6b0_0 .net "isNand", 0 0, L_0x2979620;  1 drivers
v0x2688140_0 .net "isNor", 0 0, L_0x29793d0;  1 drivers
v0x26881e0_0 .net "isOr", 0 0, L_0x29799b0;  1 drivers
v0x2687cf0_0 .net "isSLT", 0 0, L_0x2979270;  1 drivers
v0x2687db0_0 .net "isSub", 0 0, L_0x2978e80;  1 drivers
v0x2687900_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26879a0_0 .net "isXor", 0 0, L_0x2979090;  1 drivers
v0x2682370_0 .net "nandRes", 0 0, L_0x2976d20;  1 drivers
v0x2681f20_0 .net "norRes", 0 0, L_0x2977d40;  1 drivers
v0x2681fe0_0 .net "orRes", 0 0, L_0x2975350;  1 drivers
v0x2681b30_0 .net "s0", 0 0, L_0x29777f0;  1 drivers
v0x2681bf0_0 .net "s0inv", 0 0, L_0x29788b0;  1 drivers
v0x2670b80_0 .net "s1", 0 0, L_0x2977890;  1 drivers
v0x2670c40_0 .net "s1inv", 0 0, L_0x2978a10;  1 drivers
v0x2670740_0 .net "s2", 0 0, L_0x2977930;  1 drivers
v0x2670800_0 .net "s2inv", 0 0, L_0x2978ad0;  1 drivers
v0x266add0_0 .net "xorRes", 0 0, L_0x2977e00;  1 drivers
S_0x251b200 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2520bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2977f60/d .functor XOR 1, L_0x297a0a0, L_0x298cce0, C4<0>, C4<0>;
L_0x2977f60 .delay 1 (40,40,40) L_0x2977f60/d;
L_0x2978020/d .functor XOR 1, L_0x2979f40, L_0x2977f60, C4<0>, C4<0>;
L_0x2978020 .delay 1 (40,40,40) L_0x2978020/d;
L_0x29781d0/d .functor XOR 1, L_0x2978020, L_0x2977c70, C4<0>, C4<0>;
L_0x29781d0 .delay 1 (40,40,40) L_0x29781d0/d;
L_0x29783d0/d .functor AND 1, L_0x2979f40, L_0x2977f60, C4<1>, C4<1>;
L_0x29783d0 .delay 1 (40,40,40) L_0x29783d0/d;
L_0x2978640/d .functor AND 1, L_0x2978020, L_0x2977c70, C4<1>, C4<1>;
L_0x2978640 .delay 1 (40,40,40) L_0x2978640/d;
L_0x29786b0/d .functor OR 1, L_0x29783d0, L_0x2978640, C4<0>, C4<0>;
L_0x29786b0 .delay 1 (40,40,40) L_0x29786b0/d;
v0x251adb0_0 .net "AandB", 0 0, L_0x29783d0;  1 drivers
v0x251ae90_0 .net "BxorSub", 0 0, L_0x2977f60;  1 drivers
v0x251a9c0_0 .net "a", 0 0, L_0x2979f40;  alias, 1 drivers
v0x251aa60_0 .net "b", 0 0, L_0x297a0a0;  alias, 1 drivers
v0x25145d0_0 .net "carryin", 0 0, L_0x2977c70;  alias, 1 drivers
v0x2514690_0 .net "carryout", 0 0, L_0x29786b0;  alias, 1 drivers
v0x2508e70_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2508f10_0 .net "res", 0 0, L_0x29781d0;  alias, 1 drivers
v0x2503c50_0 .net "xAorB", 0 0, L_0x2978020;  1 drivers
v0x2503d10_0 .net "xAorBandCin", 0 0, L_0x2978640;  1 drivers
S_0x266a990 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x26820a0 .param/l "i" 0 3 165, +C4<011010>;
S_0x2665020 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x266a990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2979fe0/d .functor AND 1, L_0x297c9b0, L_0x297cb10, C4<1>, C4<1>;
L_0x2979fe0 .delay 1 (40,40,40) L_0x2979fe0/d;
L_0x2979810/d .functor NAND 1, L_0x297c9b0, L_0x297cb10, C4<1>, C4<1>;
L_0x2979810 .delay 1 (20,20,20) L_0x2979810/d;
L_0x2977a70/d .functor OR 1, L_0x297c9b0, L_0x297cb10, C4<0>, C4<0>;
L_0x2977a70 .delay 1 (40,40,40) L_0x2977a70/d;
L_0x297a820/d .functor NOR 1, L_0x297c9b0, L_0x297cb10, C4<0>, C4<0>;
L_0x297a820 .delay 1 (20,20,20) L_0x297a820/d;
L_0x297a8e0/d .functor XOR 1, L_0x297c9b0, L_0x297cb10, C4<0>, C4<0>;
L_0x297a8e0 .delay 1 (40,40,40) L_0x297a8e0/d;
L_0x297b370/d .functor NOT 1, L_0x297a2f0, C4<0>, C4<0>, C4<0>;
L_0x297b370 .delay 1 (10,10,10) L_0x297b370/d;
L_0x297b4d0/d .functor NOT 1, L_0x297a390, C4<0>, C4<0>, C4<0>;
L_0x297b4d0 .delay 1 (10,10,10) L_0x297b4d0/d;
L_0x297b590/d .functor NOT 1, L_0x297a430, C4<0>, C4<0>, C4<0>;
L_0x297b590 .delay 1 (10,10,10) L_0x297b590/d;
L_0x297b740/d .functor AND 1, L_0x297acb0, L_0x297b370, L_0x297b4d0, L_0x297b590;
L_0x297b740 .delay 1 (80,80,80) L_0x297b740/d;
L_0x297b8f0/d .functor AND 1, L_0x297acb0, L_0x297a2f0, L_0x297b4d0, L_0x297b590;
L_0x297b8f0 .delay 1 (80,80,80) L_0x297b8f0/d;
L_0x297bb00/d .functor AND 1, L_0x297a8e0, L_0x297b370, L_0x297a390, L_0x297b590;
L_0x297bb00 .delay 1 (80,80,80) L_0x297bb00/d;
L_0x297bce0/d .functor AND 1, L_0x297acb0, L_0x297a2f0, L_0x297a390, L_0x297b590;
L_0x297bce0 .delay 1 (80,80,80) L_0x297bce0/d;
L_0x297beb0/d .functor AND 1, L_0x2979fe0, L_0x297b370, L_0x297b4d0, L_0x297a430;
L_0x297beb0 .delay 1 (80,80,80) L_0x297beb0/d;
L_0x297c090/d .functor AND 1, L_0x2979810, L_0x297a2f0, L_0x297b4d0, L_0x297a430;
L_0x297c090 .delay 1 (80,80,80) L_0x297c090/d;
L_0x297be40/d .functor AND 1, L_0x297a820, L_0x297b370, L_0x297a390, L_0x297a430;
L_0x297be40 .delay 1 (80,80,80) L_0x297be40/d;
L_0x297c420/d .functor AND 1, L_0x2977a70, L_0x297a2f0, L_0x297a390, L_0x297a430;
L_0x297c420 .delay 1 (80,80,80) L_0x297c420/d;
L_0x297c5c0/0/0 .functor OR 1, L_0x297b740, L_0x297b8f0, L_0x297bb00, L_0x297beb0;
L_0x297c5c0/0/4 .functor OR 1, L_0x297c090, L_0x297be40, L_0x297c420, L_0x297bce0;
L_0x297c5c0/d .functor OR 1, L_0x297c5c0/0/0, L_0x297c5c0/0/4, C4<0>, C4<0>;
L_0x297c5c0 .delay 1 (160,160,160) L_0x297c5c0/d;
v0x2641f90_0 .net "a", 0 0, L_0x297c9b0;  1 drivers
v0x2642050_0 .net "addSub", 0 0, L_0x297acb0;  1 drivers
v0x2641b50_0 .net "andRes", 0 0, L_0x2979fe0;  1 drivers
v0x2641c20_0 .net "b", 0 0, L_0x297cb10;  1 drivers
v0x2641760_0 .net "carryIn", 0 0, L_0x297a250;  1 drivers
v0x2641800_0 .net "carryOut", 0 0, L_0x297b170;  1 drivers
v0x263b370_0 .net "initialResult", 0 0, L_0x297c5c0;  1 drivers
v0x263b410_0 .net "isAdd", 0 0, L_0x297b740;  1 drivers
v0x262aa60_0 .net "isAnd", 0 0, L_0x297beb0;  1 drivers
v0x262ab00_0 .net "isNand", 0 0, L_0x297c090;  1 drivers
v0x262a620_0 .net "isNor", 0 0, L_0x297be40;  1 drivers
v0x262a6c0_0 .net "isOr", 0 0, L_0x297c420;  1 drivers
v0x262a230_0 .net "isSLT", 0 0, L_0x297bce0;  1 drivers
v0x262a2f0_0 .net "isSub", 0 0, L_0x297b8f0;  1 drivers
v0x2624c90_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2624d30_0 .net "isXor", 0 0, L_0x297bb00;  1 drivers
v0x2624850_0 .net "nandRes", 0 0, L_0x2979810;  1 drivers
v0x2624460_0 .net "norRes", 0 0, L_0x297a820;  1 drivers
v0x2624520_0 .net "orRes", 0 0, L_0x2977a70;  1 drivers
v0x261eec0_0 .net "s0", 0 0, L_0x297a2f0;  1 drivers
v0x261ef80_0 .net "s0inv", 0 0, L_0x297b370;  1 drivers
v0x261ea80_0 .net "s1", 0 0, L_0x297a390;  1 drivers
v0x261eb40_0 .net "s1inv", 0 0, L_0x297b4d0;  1 drivers
v0x261e690_0 .net "s2", 0 0, L_0x297a430;  1 drivers
v0x261e750_0 .net "s2inv", 0 0, L_0x297b590;  1 drivers
v0x260d710_0 .net "xorRes", 0 0, L_0x297a8e0;  1 drivers
S_0x26647f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2665020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x297aa40/d .functor XOR 1, L_0x297cb10, L_0x298cce0, C4<0>, C4<0>;
L_0x297aa40 .delay 1 (40,40,40) L_0x297aa40/d;
L_0x297ab00/d .functor XOR 1, L_0x297c9b0, L_0x297aa40, C4<0>, C4<0>;
L_0x297ab00 .delay 1 (40,40,40) L_0x297ab00/d;
L_0x297acb0/d .functor XOR 1, L_0x297ab00, L_0x297a250, C4<0>, C4<0>;
L_0x297acb0 .delay 1 (40,40,40) L_0x297acb0/d;
L_0x297aeb0/d .functor AND 1, L_0x297c9b0, L_0x297aa40, C4<1>, C4<1>;
L_0x297aeb0 .delay 1 (40,40,40) L_0x297aeb0/d;
L_0x2977ae0/d .functor AND 1, L_0x297ab00, L_0x297a250, C4<1>, C4<1>;
L_0x2977ae0 .delay 1 (40,40,40) L_0x2977ae0/d;
L_0x297b170/d .functor OR 1, L_0x297aeb0, L_0x2977ae0, C4<0>, C4<0>;
L_0x297b170 .delay 1 (40,40,40) L_0x297b170/d;
v0x265e470_0 .net "AandB", 0 0, L_0x297aeb0;  1 drivers
v0x265e550_0 .net "BxorSub", 0 0, L_0x297aa40;  1 drivers
v0x264daf0_0 .net "a", 0 0, L_0x297c9b0;  alias, 1 drivers
v0x264db90_0 .net "b", 0 0, L_0x297cb10;  alias, 1 drivers
v0x264d6b0_0 .net "carryin", 0 0, L_0x297a250;  alias, 1 drivers
v0x264d770_0 .net "carryout", 0 0, L_0x297b170;  alias, 1 drivers
v0x2647d40_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2647de0_0 .net "res", 0 0, L_0x297acb0;  alias, 1 drivers
v0x2647900_0 .net "xAorB", 0 0, L_0x297ab00;  1 drivers
v0x26479c0_0 .net "xAorBandCin", 0 0, L_0x2977ae0;  1 drivers
S_0x260d2d0 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x262a3b0 .param/l "i" 0 3 165, +C4<011011>;
S_0x260cee0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x260d2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x297ca50/d .functor AND 1, L_0x297f450, L_0x297f5b0, C4<1>, C4<1>;
L_0x297ca50 .delay 1 (40,40,40) L_0x297ca50/d;
L_0x297a6d0/d .functor NAND 1, L_0x297f450, L_0x297f5b0, C4<1>, C4<1>;
L_0x297a6d0 .delay 1 (20,20,20) L_0x297a6d0/d;
L_0x297a570/d .functor OR 1, L_0x297f450, L_0x297f5b0, C4<0>, C4<0>;
L_0x297a570 .delay 1 (40,40,40) L_0x297a570/d;
L_0x297d2c0/d .functor NOR 1, L_0x297f450, L_0x297f5b0, C4<0>, C4<0>;
L_0x297d2c0 .delay 1 (20,20,20) L_0x297d2c0/d;
L_0x297d380/d .functor XOR 1, L_0x297f450, L_0x297f5b0, C4<0>, C4<0>;
L_0x297d380 .delay 1 (40,40,40) L_0x297d380/d;
L_0x297de10/d .functor NOT 1, L_0x29549a0, C4<0>, C4<0>, C4<0>;
L_0x297de10 .delay 1 (10,10,10) L_0x297de10/d;
L_0x297df70/d .functor NOT 1, L_0x2954a40, C4<0>, C4<0>, C4<0>;
L_0x297df70 .delay 1 (10,10,10) L_0x297df70/d;
L_0x297e030/d .functor NOT 1, L_0x297ccc0, C4<0>, C4<0>, C4<0>;
L_0x297e030 .delay 1 (10,10,10) L_0x297e030/d;
L_0x297e1e0/d .functor AND 1, L_0x297d750, L_0x297de10, L_0x297df70, L_0x297e030;
L_0x297e1e0 .delay 1 (80,80,80) L_0x297e1e0/d;
L_0x297e390/d .functor AND 1, L_0x297d750, L_0x29549a0, L_0x297df70, L_0x297e030;
L_0x297e390 .delay 1 (80,80,80) L_0x297e390/d;
L_0x297e5a0/d .functor AND 1, L_0x297d380, L_0x297de10, L_0x2954a40, L_0x297e030;
L_0x297e5a0 .delay 1 (80,80,80) L_0x297e5a0/d;
L_0x297e780/d .functor AND 1, L_0x297d750, L_0x29549a0, L_0x2954a40, L_0x297e030;
L_0x297e780 .delay 1 (80,80,80) L_0x297e780/d;
L_0x297e950/d .functor AND 1, L_0x297ca50, L_0x297de10, L_0x297df70, L_0x297ccc0;
L_0x297e950 .delay 1 (80,80,80) L_0x297e950/d;
L_0x297eb30/d .functor AND 1, L_0x297a6d0, L_0x29549a0, L_0x297df70, L_0x297ccc0;
L_0x297eb30 .delay 1 (80,80,80) L_0x297eb30/d;
L_0x297e8e0/d .functor AND 1, L_0x297d2c0, L_0x297de10, L_0x2954a40, L_0x297ccc0;
L_0x297e8e0 .delay 1 (80,80,80) L_0x297e8e0/d;
L_0x297eec0/d .functor AND 1, L_0x297a570, L_0x29549a0, L_0x2954a40, L_0x297ccc0;
L_0x297eec0 .delay 1 (80,80,80) L_0x297eec0/d;
L_0x297f060/0/0 .functor OR 1, L_0x297e1e0, L_0x297e390, L_0x297e5a0, L_0x297e950;
L_0x297f060/0/4 .functor OR 1, L_0x297eb30, L_0x297e8e0, L_0x297eec0, L_0x297e780;
L_0x297f060/d .functor OR 1, L_0x297f060/0/0, L_0x297f060/0/4, C4<0>, C4<0>;
L_0x297f060 .delay 1 (160,160,160) L_0x297f060/d;
v0x25ef490_0 .net "a", 0 0, L_0x297f450;  1 drivers
v0x25ef550_0 .net "addSub", 0 0, L_0x297d750;  1 drivers
v0x25ea5e0_0 .net "andRes", 0 0, L_0x297ca50;  1 drivers
v0x25ea6b0_0 .net "b", 0 0, L_0x297f5b0;  1 drivers
v0x25ea190_0 .net "carryIn", 0 0, L_0x2954900;  1 drivers
v0x25ea230_0 .net "carryOut", 0 0, L_0x297dc10;  1 drivers
v0x25e9da0_0 .net "initialResult", 0 0, L_0x297f060;  1 drivers
v0x25e9e40_0 .net "isAdd", 0 0, L_0x297e1e0;  1 drivers
v0x25e47e0_0 .net "isAnd", 0 0, L_0x297e950;  1 drivers
v0x25e4880_0 .net "isNand", 0 0, L_0x297eb30;  1 drivers
v0x25e4390_0 .net "isNor", 0 0, L_0x297e8e0;  1 drivers
v0x25e4430_0 .net "isOr", 0 0, L_0x297eec0;  1 drivers
v0x25e3fa0_0 .net "isSLT", 0 0, L_0x297e780;  1 drivers
v0x25e4060_0 .net "isSub", 0 0, L_0x297e390;  1 drivers
v0x25de9e0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25dea80_0 .net "isXor", 0 0, L_0x297e5a0;  1 drivers
v0x25de590_0 .net "nandRes", 0 0, L_0x297a6d0;  1 drivers
v0x25de1a0_0 .net "norRes", 0 0, L_0x297d2c0;  1 drivers
v0x25de260_0 .net "orRes", 0 0, L_0x297a570;  1 drivers
v0x25d7d00_0 .net "s0", 0 0, L_0x29549a0;  1 drivers
v0x25d7dc0_0 .net "s0inv", 0 0, L_0x297de10;  1 drivers
v0x254ebe0_0 .net "s1", 0 0, L_0x2954a40;  1 drivers
v0x254eca0_0 .net "s1inv", 0 0, L_0x297df70;  1 drivers
v0x252b950_0 .net "s2", 0 0, L_0x297ccc0;  1 drivers
v0x252ba10_0 .net "s2inv", 0 0, L_0x297e030;  1 drivers
v0x279c0b0_0 .net "xorRes", 0 0, L_0x297d380;  1 drivers
S_0x2607500 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x260cee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x297d4e0/d .functor XOR 1, L_0x297f5b0, L_0x298cce0, C4<0>, C4<0>;
L_0x297d4e0 .delay 1 (40,40,40) L_0x297d4e0/d;
L_0x297d5a0/d .functor XOR 1, L_0x297f450, L_0x297d4e0, C4<0>, C4<0>;
L_0x297d5a0 .delay 1 (40,40,40) L_0x297d5a0/d;
L_0x297d750/d .functor XOR 1, L_0x297d5a0, L_0x2954900, C4<0>, C4<0>;
L_0x297d750 .delay 1 (40,40,40) L_0x297d750/d;
L_0x297d950/d .functor AND 1, L_0x297f450, L_0x297d4e0, C4<1>, C4<1>;
L_0x297d950 .delay 1 (40,40,40) L_0x297d950/d;
L_0x297a5e0/d .functor AND 1, L_0x297d5a0, L_0x2954900, C4<1>, C4<1>;
L_0x297a5e0 .delay 1 (40,40,40) L_0x297a5e0/d;
L_0x297dc10/d .functor OR 1, L_0x297d950, L_0x297a5e0, C4<0>, C4<0>;
L_0x297dc10 .delay 1 (40,40,40) L_0x297dc10/d;
v0x2607110_0 .net "AandB", 0 0, L_0x297d950;  1 drivers
v0x26071f0_0 .net "BxorSub", 0 0, L_0x297d4e0;  1 drivers
v0x2601b70_0 .net "a", 0 0, L_0x297f450;  alias, 1 drivers
v0x2601c10_0 .net "b", 0 0, L_0x297f5b0;  alias, 1 drivers
v0x2601730_0 .net "carryin", 0 0, L_0x2954900;  alias, 1 drivers
v0x26017f0_0 .net "carryout", 0 0, L_0x297dc10;  alias, 1 drivers
v0x2601340_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26013e0_0 .net "res", 0 0, L_0x297d750;  alias, 1 drivers
v0x25faf20_0 .net "xAorB", 0 0, L_0x297d5a0;  1 drivers
v0x25fafe0_0 .net "xAorBandCin", 0 0, L_0x297a5e0;  1 drivers
S_0x2796390 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x25e4120 .param/l "i" 0 3 165, +C4<011100>;
S_0x2778ff0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2796390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x297f4f0/d .functor AND 1, L_0x2982110, L_0x2982270, C4<1>, C4<1>;
L_0x297f4f0 .delay 1 (40,40,40) L_0x297f4f0/d;
L_0x297ed20/d .functor NAND 1, L_0x2982110, L_0x2982270, C4<1>, C4<1>;
L_0x297ed20 .delay 1 (20,20,20) L_0x297ed20/d;
L_0x297ce50/d .functor OR 1, L_0x2982110, L_0x2982270, C4<0>, C4<0>;
L_0x297ce50 .delay 1 (40,40,40) L_0x297ce50/d;
L_0x297cff0/d .functor NOR 1, L_0x2982110, L_0x2982270, C4<0>, C4<0>;
L_0x297cff0 .delay 1 (20,20,20) L_0x297cff0/d;
L_0x29800c0/d .functor XOR 1, L_0x2982110, L_0x2982270, C4<0>, C4<0>;
L_0x29800c0 .delay 1 (40,40,40) L_0x29800c0/d;
L_0x2980ad0/d .functor NOT 1, L_0x297fc10, C4<0>, C4<0>, C4<0>;
L_0x2980ad0 .delay 1 (10,10,10) L_0x2980ad0/d;
L_0x2980c30/d .functor NOT 1, L_0x297fcb0, C4<0>, C4<0>, C4<0>;
L_0x2980c30 .delay 1 (10,10,10) L_0x2980c30/d;
L_0x2980cf0/d .functor NOT 1, L_0x297fd50, C4<0>, C4<0>, C4<0>;
L_0x2980cf0 .delay 1 (10,10,10) L_0x2980cf0/d;
L_0x2980ea0/d .functor AND 1, L_0x29803f0, L_0x2980ad0, L_0x2980c30, L_0x2980cf0;
L_0x2980ea0 .delay 1 (80,80,80) L_0x2980ea0/d;
L_0x2981050/d .functor AND 1, L_0x29803f0, L_0x297fc10, L_0x2980c30, L_0x2980cf0;
L_0x2981050 .delay 1 (80,80,80) L_0x2981050/d;
L_0x2981260/d .functor AND 1, L_0x29800c0, L_0x2980ad0, L_0x297fcb0, L_0x2980cf0;
L_0x2981260 .delay 1 (80,80,80) L_0x2981260/d;
L_0x2981440/d .functor AND 1, L_0x29803f0, L_0x297fc10, L_0x297fcb0, L_0x2980cf0;
L_0x2981440 .delay 1 (80,80,80) L_0x2981440/d;
L_0x2981610/d .functor AND 1, L_0x297f4f0, L_0x2980ad0, L_0x2980c30, L_0x297fd50;
L_0x2981610 .delay 1 (80,80,80) L_0x2981610/d;
L_0x29817f0/d .functor AND 1, L_0x297ed20, L_0x297fc10, L_0x2980c30, L_0x297fd50;
L_0x29817f0 .delay 1 (80,80,80) L_0x29817f0/d;
L_0x29815a0/d .functor AND 1, L_0x297cff0, L_0x2980ad0, L_0x297fcb0, L_0x297fd50;
L_0x29815a0 .delay 1 (80,80,80) L_0x29815a0/d;
L_0x2981b80/d .functor AND 1, L_0x297ce50, L_0x297fc10, L_0x297fcb0, L_0x297fd50;
L_0x2981b80 .delay 1 (80,80,80) L_0x2981b80/d;
L_0x2981d20/0/0 .functor OR 1, L_0x2980ea0, L_0x2981050, L_0x2981260, L_0x2981610;
L_0x2981d20/0/4 .functor OR 1, L_0x29817f0, L_0x29815a0, L_0x2981b80, L_0x2981440;
L_0x2981d20/d .functor OR 1, L_0x2981d20/0/0, L_0x2981d20/0/4, C4<0>, C4<0>;
L_0x2981d20 .delay 1 (160,160,160) L_0x2981d20/d;
v0x2594ff0_0 .net "a", 0 0, L_0x2982110;  1 drivers
v0x25950b0_0 .net "addSub", 0 0, L_0x29803f0;  1 drivers
v0x258f2d0_0 .net "andRes", 0 0, L_0x297f4f0;  1 drivers
v0x258f3a0_0 .net "b", 0 0, L_0x2982270;  1 drivers
v0x2571f50_0 .net "carryIn", 0 0, L_0x297fb70;  1 drivers
v0x2571ff0_0 .net "carryOut", 0 0, L_0x29808d0;  1 drivers
v0x2554b70_0 .net "initialResult", 0 0, L_0x2981d20;  1 drivers
v0x2554c10_0 .net "isAdd", 0 0, L_0x2980ea0;  1 drivers
v0x2554cb0_0 .net "isAnd", 0 0, L_0x2981610;  1 drivers
v0x254eea0_0 .net "isNand", 0 0, L_0x29817f0;  1 drivers
v0x254ef40_0 .net "isNor", 0 0, L_0x29815a0;  1 drivers
v0x254efe0_0 .net "isOr", 0 0, L_0x2981b80;  1 drivers
v0x2531a20_0 .net "isSLT", 0 0, L_0x2981440;  1 drivers
v0x2531ae0_0 .net "isSub", 0 0, L_0x2981050;  1 drivers
v0x250e8b0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x250e950_0 .net "isXor", 0 0, L_0x2981260;  1 drivers
v0x267b760_0 .net "nandRes", 0 0, L_0x297ed20;  1 drivers
v0x2675a40_0 .net "norRes", 0 0, L_0x297cff0;  1 drivers
v0x2675b00_0 .net "orRes", 0 0, L_0x297ce50;  1 drivers
v0x2658750_0 .net "s0", 0 0, L_0x297fc10;  1 drivers
v0x2658810_0 .net "s0inv", 0 0, L_0x2980ad0;  1 drivers
v0x2652a30_0 .net "s1", 0 0, L_0x297fcb0;  1 drivers
v0x2652af0_0 .net "s1inv", 0 0, L_0x2980c30;  1 drivers
v0x2635650_0 .net "s2", 0 0, L_0x297fd50;  1 drivers
v0x2635710_0 .net "s2inv", 0 0, L_0x2980cf0;  1 drivers
v0x26182f0_0 .net "xorRes", 0 0, L_0x29800c0;  1 drivers
S_0x2755f50 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2778ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2980180/d .functor XOR 1, L_0x2982270, L_0x298cce0, C4<0>, C4<0>;
L_0x2980180 .delay 1 (40,40,40) L_0x2980180/d;
L_0x29802e0/d .functor XOR 1, L_0x2982110, L_0x2980180, C4<0>, C4<0>;
L_0x29802e0 .delay 1 (40,40,40) L_0x29802e0/d;
L_0x29803f0/d .functor XOR 1, L_0x29802e0, L_0x297fb70, C4<0>, C4<0>;
L_0x29803f0 .delay 1 (40,40,40) L_0x29803f0/d;
L_0x29805f0/d .functor AND 1, L_0x2982110, L_0x2980180, C4<1>, C4<1>;
L_0x29805f0 .delay 1 (40,40,40) L_0x29805f0/d;
L_0x2980860/d .functor AND 1, L_0x29802e0, L_0x297fb70, C4<1>, C4<1>;
L_0x2980860 .delay 1 (40,40,40) L_0x2980860/d;
L_0x29808d0/d .functor OR 1, L_0x29805f0, L_0x2980860, C4<0>, C4<0>;
L_0x29808d0 .delay 1 (40,40,40) L_0x29808d0/d;
v0x2738bd0_0 .net "AandB", 0 0, L_0x29805f0;  1 drivers
v0x2738c90_0 .net "BxorSub", 0 0, L_0x2980180;  1 drivers
v0x271b860_0 .net "a", 0 0, L_0x2982110;  alias, 1 drivers
v0x271b930_0 .net "b", 0 0, L_0x2982270;  alias, 1 drivers
v0x2715b40_0 .net "carryin", 0 0, L_0x297fb70;  alias, 1 drivers
v0x2715c50_0 .net "carryout", 0 0, L_0x29808d0;  alias, 1 drivers
v0x26fe460_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26fe500_0 .net "res", 0 0, L_0x29803f0;  alias, 1 drivers
v0x26fe5a0_0 .net "xAorB", 0 0, L_0x29802e0;  1 drivers
v0x26f8740_0 .net "xAorBandCin", 0 0, L_0x2980860;  1 drivers
S_0x26125d0 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x254ed60 .param/l "i" 0 3 165, +C4<011101>;
S_0x25f5200 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26125d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29821b0/d .functor AND 1, L_0x2984b00, L_0x2984c60, C4<1>, C4<1>;
L_0x29821b0 .delay 1 (40,40,40) L_0x29821b0/d;
L_0x29819e0/d .functor NAND 1, L_0x2984b00, L_0x2984c60, C4<1>, C4<1>;
L_0x29819e0 .delay 1 (20,20,20) L_0x29819e0/d;
L_0x297fe90/d .functor OR 1, L_0x2984b00, L_0x2984c60, C4<0>, C4<0>;
L_0x297fe90 .delay 1 (40,40,40) L_0x297fe90/d;
L_0x2982a30/d .functor NOR 1, L_0x2984b00, L_0x2984c60, C4<0>, C4<0>;
L_0x2982a30 .delay 1 (20,20,20) L_0x2982a30/d;
L_0x2982af0/d .functor XOR 1, L_0x2984b00, L_0x2984c60, C4<0>, C4<0>;
L_0x2982af0 .delay 1 (40,40,40) L_0x2982af0/d;
L_0x2983580/d .functor NOT 1, L_0x2984f40, C4<0>, C4<0>, C4<0>;
L_0x2983580 .delay 1 (10,10,10) L_0x2983580/d;
L_0x29836e0/d .functor NOT 1, L_0x2982420, C4<0>, C4<0>, C4<0>;
L_0x29836e0 .delay 1 (10,10,10) L_0x29836e0/d;
L_0x29837a0/d .functor NOT 1, L_0x29824c0, C4<0>, C4<0>, C4<0>;
L_0x29837a0 .delay 1 (10,10,10) L_0x29837a0/d;
L_0x2983950/d .functor AND 1, L_0x2982ec0, L_0x2983580, L_0x29836e0, L_0x29837a0;
L_0x2983950 .delay 1 (80,80,80) L_0x2983950/d;
L_0x2983b00/d .functor AND 1, L_0x2982ec0, L_0x2984f40, L_0x29836e0, L_0x29837a0;
L_0x2983b00 .delay 1 (80,80,80) L_0x2983b00/d;
L_0x2983d10/d .functor AND 1, L_0x2982af0, L_0x2983580, L_0x2982420, L_0x29837a0;
L_0x2983d10 .delay 1 (80,80,80) L_0x2983d10/d;
L_0x2983ef0/d .functor AND 1, L_0x2982ec0, L_0x2984f40, L_0x2982420, L_0x29837a0;
L_0x2983ef0 .delay 1 (80,80,80) L_0x2983ef0/d;
L_0x29840c0/d .functor AND 1, L_0x29821b0, L_0x2983580, L_0x29836e0, L_0x29824c0;
L_0x29840c0 .delay 1 (80,80,80) L_0x29840c0/d;
L_0x2984250/d .functor AND 1, L_0x29819e0, L_0x2984f40, L_0x29836e0, L_0x29824c0;
L_0x2984250 .delay 1 (80,80,80) L_0x2984250/d;
L_0x2984050/d .functor AND 1, L_0x2982a30, L_0x2983580, L_0x2982420, L_0x29824c0;
L_0x2984050 .delay 1 (80,80,80) L_0x2984050/d;
L_0x26181a0/d .functor AND 1, L_0x297fe90, L_0x2984f40, L_0x2982420, L_0x29824c0;
L_0x26181a0 .delay 1 (80,80,80) L_0x26181a0/d;
L_0x2984710/0/0 .functor OR 1, L_0x2983950, L_0x2983b00, L_0x2983d10, L_0x29840c0;
L_0x2984710/0/4 .functor OR 1, L_0x2984250, L_0x2984050, L_0x26181a0, L_0x2983ef0;
L_0x2984710/d .functor OR 1, L_0x2984710/0/0, L_0x2984710/0/4, C4<0>, C4<0>;
L_0x2984710 .delay 1 (160,160,160) L_0x2984710/d;
v0x26b0810_0 .net "a", 0 0, L_0x2984b00;  1 drivers
v0x26afac0_0 .net "addSub", 0 0, L_0x2982ec0;  1 drivers
v0x26afb60_0 .net "andRes", 0 0, L_0x29821b0;  1 drivers
v0x26afc30_0 .net "b", 0 0, L_0x2984c60;  1 drivers
v0x26aeef0_0 .net "carryIn", 0 0, L_0x2984e10;  1 drivers
v0x26aef90_0 .net "carryOut", 0 0, L_0x2983380;  1 drivers
v0x26af060_0 .net "initialResult", 0 0, L_0x2984710;  1 drivers
v0x26f2370_0 .net "isAdd", 0 0, L_0x2983950;  1 drivers
v0x26f2410_0 .net "isAnd", 0 0, L_0x29840c0;  1 drivers
v0x26f24b0_0 .net "isNand", 0 0, L_0x2984250;  1 drivers
v0x2611f00_0 .net "isNor", 0 0, L_0x2984050;  1 drivers
v0x2611fa0_0 .net "isOr", 0 0, L_0x26181a0;  1 drivers
v0x2612060_0 .net "isSLT", 0 0, L_0x2983ef0;  1 drivers
v0x25dd1a0_0 .net "isSub", 0 0, L_0x2983b00;  1 drivers
v0x25dd240_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25dd2e0_0 .net "isXor", 0 0, L_0x2983d10;  1 drivers
v0x261d920_0 .net "nandRes", 0 0, L_0x29819e0;  1 drivers
v0x26234f0_0 .net "norRes", 0 0, L_0x2982a30;  1 drivers
v0x2623590_0 .net "orRes", 0 0, L_0x297fe90;  1 drivers
v0x2623650_0 .net "s0", 0 0, L_0x2984f40;  1 drivers
v0x26292c0_0 .net "s0inv", 0 0, L_0x2983580;  1 drivers
v0x2629360_0 .net "s1", 0 0, L_0x2982420;  1 drivers
v0x2629420_0 .net "s1inv", 0 0, L_0x29836e0;  1 drivers
v0x2640790_0 .net "s2", 0 0, L_0x29824c0;  1 drivers
v0x2640830_0 .net "s2inv", 0 0, L_0x29837a0;  1 drivers
v0x26408f0_0 .net "xorRes", 0 0, L_0x2982af0;  1 drivers
S_0x25ef1b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x25f5200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2982c50/d .functor XOR 1, L_0x2984c60, L_0x298cce0, C4<0>, C4<0>;
L_0x2982c50 .delay 1 (40,40,40) L_0x2982c50/d;
L_0x2982d10/d .functor XOR 1, L_0x2984b00, L_0x2982c50, C4<0>, C4<0>;
L_0x2982d10 .delay 1 (40,40,40) L_0x2982d10/d;
L_0x2982ec0/d .functor XOR 1, L_0x2982d10, L_0x2984e10, C4<0>, C4<0>;
L_0x2982ec0 .delay 1 (40,40,40) L_0x2982ec0/d;
L_0x29830c0/d .functor AND 1, L_0x2984b00, L_0x2982c50, C4<1>, C4<1>;
L_0x29830c0 .delay 1 (40,40,40) L_0x29830c0/d;
L_0x297ff00/d .functor AND 1, L_0x2982d10, L_0x2984e10, C4<1>, C4<1>;
L_0x297ff00 .delay 1 (40,40,40) L_0x297ff00/d;
L_0x2983380/d .functor OR 1, L_0x29830c0, L_0x297ff00, C4<0>, C4<0>;
L_0x2983380 .delay 1 (40,40,40) L_0x2983380/d;
v0x26c1210_0 .net "AandB", 0 0, L_0x29830c0;  1 drivers
v0x26c12f0_0 .net "BxorSub", 0 0, L_0x2982c50;  1 drivers
v0x26c3570_0 .net "a", 0 0, L_0x2984b00;  alias, 1 drivers
v0x26c3640_0 .net "b", 0 0, L_0x2984c60;  alias, 1 drivers
v0x26c29a0_0 .net "carryin", 0 0, L_0x2984e10;  alias, 1 drivers
v0x26c2ab0_0 .net "carryout", 0 0, L_0x2983380;  alias, 1 drivers
v0x26c1dd0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x26c1e70_0 .net "res", 0 0, L_0x2982ec0;  alias, 1 drivers
v0x26c1f30_0 .net "xAorB", 0 0, L_0x2982d10;  1 drivers
v0x26b0690_0 .net "xAorBandCin", 0 0, L_0x297ff00;  1 drivers
S_0x26465c0 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x2646780 .param/l "i" 0 3 165, +C4<011110>;
S_0x264c370 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x26465c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2984ba0/d .functor AND 1, L_0x2987660, L_0x29877c0, C4<1>, C4<1>;
L_0x2984ba0 .delay 1 (40,40,40) L_0x2984ba0/d;
L_0x2984440/d .functor NAND 1, L_0x2987660, L_0x29877c0, C4<1>, C4<1>;
L_0x2984440 .delay 1 (20,20,20) L_0x2984440/d;
L_0x2982650/d .functor OR 1, L_0x2987660, L_0x29877c0, C4<0>, C4<0>;
L_0x2982650 .delay 1 (40,40,40) L_0x2982650/d;
L_0x29827f0/d .functor NOR 1, L_0x2987660, L_0x29877c0, C4<0>, C4<0>;
L_0x29827f0 .delay 1 (20,20,20) L_0x29827f0/d;
L_0x29829a0/d .functor XOR 1, L_0x2987660, L_0x29877c0, C4<0>, C4<0>;
L_0x29829a0 .delay 1 (40,40,40) L_0x29829a0/d;
L_0x2985fd0/d .functor NOT 1, L_0x2985080, C4<0>, C4<0>, C4<0>;
L_0x2985fd0 .delay 1 (10,10,10) L_0x2985fd0/d;
L_0x2986130/d .functor NOT 1, L_0x2985120, C4<0>, C4<0>, C4<0>;
L_0x2986130 .delay 1 (10,10,10) L_0x2986130/d;
L_0x29861f0/d .functor NOT 1, L_0x29851c0, C4<0>, C4<0>, C4<0>;
L_0x29861f0 .delay 1 (10,10,10) L_0x29861f0/d;
L_0x29863a0/d .functor AND 1, L_0x29858f0, L_0x2985fd0, L_0x2986130, L_0x29861f0;
L_0x29863a0 .delay 1 (80,80,80) L_0x29863a0/d;
L_0x2986550/d .functor AND 1, L_0x29858f0, L_0x2985080, L_0x2986130, L_0x29861f0;
L_0x2986550 .delay 1 (80,80,80) L_0x2986550/d;
L_0x2986760/d .functor AND 1, L_0x29829a0, L_0x2985fd0, L_0x2985120, L_0x29861f0;
L_0x2986760 .delay 1 (80,80,80) L_0x2986760/d;
L_0x2986940/d .functor AND 1, L_0x29858f0, L_0x2985080, L_0x2985120, L_0x29861f0;
L_0x2986940 .delay 1 (80,80,80) L_0x2986940/d;
L_0x2986b10/d .functor AND 1, L_0x2984ba0, L_0x2985fd0, L_0x2986130, L_0x29851c0;
L_0x2986b10 .delay 1 (80,80,80) L_0x2986b10/d;
L_0x2986cf0/d .functor AND 1, L_0x2984440, L_0x2985080, L_0x2986130, L_0x29851c0;
L_0x2986cf0 .delay 1 (80,80,80) L_0x2986cf0/d;
L_0x2986aa0/d .functor AND 1, L_0x29827f0, L_0x2985fd0, L_0x2985120, L_0x29851c0;
L_0x2986aa0 .delay 1 (80,80,80) L_0x2986aa0/d;
L_0x29870d0/d .functor AND 1, L_0x2982650, L_0x2985080, L_0x2985120, L_0x29851c0;
L_0x29870d0 .delay 1 (80,80,80) L_0x29870d0/d;
L_0x2987270/0/0 .functor OR 1, L_0x29863a0, L_0x2986550, L_0x2986760, L_0x2986b10;
L_0x2987270/0/4 .functor OR 1, L_0x2986cf0, L_0x2986aa0, L_0x29870d0, L_0x2986940;
L_0x2987270/d .functor OR 1, L_0x2987270/0/0, L_0x2987270/0/4, C4<0>, C4<0>;
L_0x2987270 .delay 1 (160,160,160) L_0x2987270/d;
v0x25f4b10_0 .net "a", 0 0, L_0x2987660;  1 drivers
v0x25f4bd0_0 .net "addSub", 0 0, L_0x29858f0;  1 drivers
v0x25f4ca0_0 .net "andRes", 0 0, L_0x2984ba0;  1 drivers
v0x25fa830_0 .net "b", 0 0, L_0x29877c0;  1 drivers
v0x25fa900_0 .net "carryIn", 0 0, L_0x2984fe0;  1 drivers
v0x25fa9a0_0 .net "carryOut", 0 0, L_0x2985dd0;  1 drivers
v0x2600360_0 .net "initialResult", 0 0, L_0x2987270;  1 drivers
v0x2600400_0 .net "isAdd", 0 0, L_0x29863a0;  1 drivers
v0x26004a0_0 .net "isAnd", 0 0, L_0x2986b10;  1 drivers
v0x26061a0_0 .net "isNand", 0 0, L_0x2986cf0;  1 drivers
v0x2606240_0 .net "isNor", 0 0, L_0x2986aa0;  1 drivers
v0x26062e0_0 .net "isOr", 0 0, L_0x29870d0;  1 drivers
v0x260bf70_0 .net "isSLT", 0 0, L_0x2986940;  1 drivers
v0x260c030_0 .net "isSub", 0 0, L_0x2986550;  1 drivers
v0x260c0f0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2537050_0 .net "isXor", 0 0, L_0x2986760;  1 drivers
v0x25370f0_0 .net "nandRes", 0 0, L_0x2984440;  1 drivers
v0x2537190_0 .net "norRes", 0 0, L_0x29827f0;  1 drivers
v0x253cc30_0 .net "orRes", 0 0, L_0x2982650;  1 drivers
v0x2548730_0 .net "s0", 0 0, L_0x2985080;  1 drivers
v0x25487f0_0 .net "s0inv", 0 0, L_0x2985fd0;  1 drivers
v0x25488b0_0 .net "s1", 0 0, L_0x2985120;  1 drivers
v0x254e790_0 .net "s1inv", 0 0, L_0x2986130;  1 drivers
v0x254e850_0 .net "s2", 0 0, L_0x29851c0;  1 drivers
v0x254e910_0 .net "s2inv", 0 0, L_0x29861f0;  1 drivers
v0x2554480_0 .net "xorRes", 0 0, L_0x29829a0;  1 drivers
S_0x2663810 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x264c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29855e0/d .functor XOR 1, L_0x29877c0, L_0x298cce0, C4<0>, C4<0>;
L_0x29855e0 .delay 1 (40,40,40) L_0x29855e0/d;
L_0x2985740/d .functor XOR 1, L_0x2987660, L_0x29855e0, C4<0>, C4<0>;
L_0x2985740 .delay 1 (40,40,40) L_0x2985740/d;
L_0x29858f0/d .functor XOR 1, L_0x2985740, L_0x2984fe0, C4<0>, C4<0>;
L_0x29858f0 .delay 1 (40,40,40) L_0x29858f0/d;
L_0x2985af0/d .functor AND 1, L_0x2987660, L_0x29855e0, C4<1>, C4<1>;
L_0x2985af0 .delay 1 (40,40,40) L_0x2985af0/d;
L_0x2985d60/d .functor AND 1, L_0x2985740, L_0x2984fe0, C4<1>, C4<1>;
L_0x2985d60 .delay 1 (40,40,40) L_0x2985d60/d;
L_0x2985dd0/d .functor OR 1, L_0x2985af0, L_0x2985d60, C4<0>, C4<0>;
L_0x2985dd0 .delay 1 (40,40,40) L_0x2985dd0/d;
v0x25e30e0_0 .net "AandB", 0 0, L_0x2985af0;  1 drivers
v0x2669650_0 .net "BxorSub", 0 0, L_0x29855e0;  1 drivers
v0x2669710_0 .net "a", 0 0, L_0x2987660;  alias, 1 drivers
v0x26697e0_0 .net "b", 0 0, L_0x29877c0;  alias, 1 drivers
v0x266f400_0 .net "carryin", 0 0, L_0x2984fe0;  alias, 1 drivers
v0x266f4c0_0 .net "carryout", 0 0, L_0x2985dd0;  alias, 1 drivers
v0x266f580_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x25e8d60_0 .net "res", 0 0, L_0x29858f0;  alias, 1 drivers
v0x25e8e00_0 .net "xAorB", 0 0, L_0x2985740;  1 drivers
v0x25e8ec0_0 .net "xAorBandCin", 0 0, L_0x2985d60;  1 drivers
S_0x255a090 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x279c790;
 .timescale 0 0;
P_0x255a250 .param/l "i" 0 3 165, +C4<011111>;
S_0x255fd10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x255a090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2987700/d .functor AND 1, L_0x298ad40, L_0x2987970, C4<1>, C4<1>;
L_0x2987700 .delay 1 (40,40,40) L_0x2987700/d;
L_0x2986ee0/d .functor NAND 1, L_0x298ad40, L_0x2987970, C4<1>, C4<1>;
L_0x2986ee0 .delay 1 (20,20,20) L_0x2986ee0/d;
L_0x29854b0/d .functor OR 1, L_0x298ad40, L_0x2987970, C4<0>, C4<0>;
L_0x29854b0 .delay 1 (40,40,40) L_0x29854b0/d;
L_0x2985520/d .functor NOR 1, L_0x298ad40, L_0x2987970, C4<0>, C4<0>;
L_0x2985520 .delay 1 (20,20,20) L_0x2985520/d;
L_0x2987fe0/d .functor XOR 1, L_0x298ad40, L_0x2987970, C4<0>, C4<0>;
L_0x2987fe0 .delay 1 (40,40,40) L_0x2987fe0/d;
L_0x2988a90/d .functor NOT 1, L_0x295c830, C4<0>, C4<0>, C4<0>;
L_0x2988a90 .delay 1 (10,10,10) L_0x2988a90/d;
L_0x2988bf0/d .functor NOT 1, L_0x295c8d0, C4<0>, C4<0>, C4<0>;
L_0x2988bf0 .delay 1 (10,10,10) L_0x2988bf0/d;
L_0x2988cb0/d .functor NOT 1, L_0x295c970, C4<0>, C4<0>, C4<0>;
L_0x2988cb0 .delay 1 (10,10,10) L_0x2988cb0/d;
L_0x2988e60/d .functor AND 1, L_0x29883b0, L_0x2988a90, L_0x2988bf0, L_0x2988cb0;
L_0x2988e60 .delay 1 (80,80,80) L_0x2988e60/d;
L_0x2989010/d .functor AND 1, L_0x29883b0, L_0x295c830, L_0x2988bf0, L_0x2988cb0;
L_0x2989010 .delay 1 (80,80,80) L_0x2989010/d;
L_0x2989220/d .functor AND 1, L_0x2987fe0, L_0x2988a90, L_0x295c8d0, L_0x2988cb0;
L_0x2989220 .delay 1 (80,80,80) L_0x2989220/d;
L_0x2989400/d .functor AND 1, L_0x29883b0, L_0x295c830, L_0x295c8d0, L_0x2988cb0;
L_0x2989400 .delay 1 (80,80,80) L_0x2989400/d;
L_0x29895d0/d .functor AND 1, L_0x2987700, L_0x2988a90, L_0x2988bf0, L_0x295c970;
L_0x29895d0 .delay 1 (80,80,80) L_0x29895d0/d;
L_0x29897b0/d .functor AND 1, L_0x2986ee0, L_0x295c830, L_0x2988bf0, L_0x295c970;
L_0x29897b0 .delay 1 (80,80,80) L_0x29897b0/d;
L_0x2989560/d .functor AND 1, L_0x2985520, L_0x2988a90, L_0x295c8d0, L_0x295c970;
L_0x2989560 .delay 1 (80,80,80) L_0x2989560/d;
L_0x2989b90/d .functor AND 1, L_0x29854b0, L_0x295c830, L_0x295c8d0, L_0x295c970;
L_0x2989b90 .delay 1 (80,80,80) L_0x2989b90/d;
L_0x2989d30/0/0 .functor OR 1, L_0x2988e60, L_0x2989010, L_0x2989220, L_0x29895d0;
L_0x2989d30/0/4 .functor OR 1, L_0x29897b0, L_0x2989560, L_0x2989b90, L_0x2989400;
L_0x2989d30/d .functor OR 1, L_0x2989d30/0/0, L_0x2989d30/0/4, C4<0>, C4<0>;
L_0x2989d30 .delay 1 (160,160,160) L_0x2989d30/d;
v0x2588bd0_0 .net "a", 0 0, L_0x298ad40;  1 drivers
v0x2588c90_0 .net "addSub", 0 0, L_0x29883b0;  1 drivers
v0x2588d30_0 .net "andRes", 0 0, L_0x2987700;  1 drivers
v0x25a0150_0 .net "b", 0 0, L_0x2987970;  1 drivers
v0x25a0220_0 .net "carryIn", 0 0, L_0x2987b20;  1 drivers
v0x25a02c0_0 .net "carryOut", 0 0, L_0x2988890;  1 drivers
v0x25a5f20_0 .net "initialResult", 0 0, L_0x2989d30;  1 drivers
v0x25a5fc0_0 .net "isAdd", 0 0, L_0x2988e60;  1 drivers
v0x25a6060_0 .net "isAnd", 0 0, L_0x29895d0;  1 drivers
v0x25abcf0_0 .net "isNand", 0 0, L_0x29897b0;  1 drivers
v0x25abd90_0 .net "isNor", 0 0, L_0x2989560;  1 drivers
v0x25abe50_0 .net "isOr", 0 0, L_0x2989b90;  1 drivers
v0x2519a60_0 .net "isSLT", 0 0, L_0x2989400;  1 drivers
v0x2519b00_0 .net "isSub", 0 0, L_0x2989010;  1 drivers
v0x2519bc0_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x251f780_0 .net "isXor", 0 0, L_0x2989220;  1 drivers
v0x251f840_0 .net "nandRes", 0 0, L_0x2986ee0;  1 drivers
v0x251f8e0_0 .net "norRes", 0 0, L_0x2985520;  1 drivers
v0x2525690_0 .net "orRes", 0 0, L_0x29854b0;  1 drivers
v0x252b4b0_0 .net "s0", 0 0, L_0x295c830;  1 drivers
v0x252b570_0 .net "s0inv", 0 0, L_0x2988a90;  1 drivers
v0x252b630_0 .net "s1", 0 0, L_0x295c8d0;  1 drivers
v0x2531330_0 .net "s1inv", 0 0, L_0x2988bf0;  1 drivers
v0x25313f0_0 .net "s2", 0 0, L_0x295c970;  1 drivers
v0x25314b0_0 .net "s2inv", 0 0, L_0x2988cb0;  1 drivers
v0x2726930_0 .net "xorRes", 0 0, L_0x2987fe0;  1 drivers
S_0x24fc4c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x255fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2988140/d .functor XOR 1, L_0x2987970, L_0x298cce0, C4<0>, C4<0>;
L_0x2988140 .delay 1 (40,40,40) L_0x2988140/d;
L_0x2988200/d .functor XOR 1, L_0x298ad40, L_0x2988140, C4<0>, C4<0>;
L_0x2988200 .delay 1 (40,40,40) L_0x2988200/d;
L_0x29883b0/d .functor XOR 1, L_0x2988200, L_0x2987b20, C4<0>, C4<0>;
L_0x29883b0 .delay 1 (40,40,40) L_0x29883b0/d;
L_0x29885b0/d .functor AND 1, L_0x298ad40, L_0x2988140, C4<1>, C4<1>;
L_0x29885b0 .delay 1 (40,40,40) L_0x29885b0/d;
L_0x2988820/d .functor AND 1, L_0x2988200, L_0x2987b20, C4<1>, C4<1>;
L_0x2988820 .delay 1 (40,40,40) L_0x2988820/d;
L_0x2988890/d .functor OR 1, L_0x29885b0, L_0x2988820, C4<0>, C4<0>;
L_0x2988890 .delay 1 (40,40,40) L_0x2988890/d;
v0x2565c60_0 .net "AandB", 0 0, L_0x29885b0;  1 drivers
v0x25081d0_0 .net "BxorSub", 0 0, L_0x2988140;  1 drivers
v0x2508270_0 .net "a", 0 0, L_0x298ad40;  alias, 1 drivers
v0x2508340_0 .net "b", 0 0, L_0x2987970;  alias, 1 drivers
v0x257d000_0 .net "carryin", 0 0, L_0x2987b20;  alias, 1 drivers
v0x257d0c0_0 .net "carryout", 0 0, L_0x2988890;  alias, 1 drivers
v0x257d180_0 .net "isSubtract", 0 0, L_0x298cce0;  alias, 1 drivers
v0x2582e00_0 .net "res", 0 0, L_0x29883b0;  alias, 1 drivers
v0x2582ea0_0 .net "xAorB", 0 0, L_0x2988200;  1 drivers
v0x2582f60_0 .net "xAorBandCin", 0 0, L_0x2988820;  1 drivers
S_0x272c730 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25a6100 .param/l "j" 0 3 207, +C4<00>;
L_0x295ca10/d .functor AND 1, L_0x2987c50, L_0x2992c20, C4<1>, C4<1>;
L_0x295ca10 .delay 1 (40,40,40) L_0x295ca10/d;
v0x27044b0_0 .net *"_s1", 0 0, L_0x2987c50;  1 drivers
S_0x273e200 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2762990 .param/l "j" 0 3 207, +C4<01>;
L_0x2987cf0/d .functor AND 1, L_0x2987e00, L_0x2992c20, C4<1>, C4<1>;
L_0x2987cf0 .delay 1 (40,40,40) L_0x2987cf0/d;
v0x2743cc0_0 .net *"_s1", 0 0, L_0x2987e00;  1 drivers
S_0x2743d80 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2728310 .param/l "j" 0 3 207, +C4<010>;
L_0x2987ea0/d .functor AND 1, L_0x298ade0, L_0x2992c20, C4<1>, C4<1>;
L_0x2987ea0 .delay 1 (40,40,40) L_0x2987ea0/d;
v0x2749a80_0 .net *"_s1", 0 0, L_0x298ade0;  1 drivers
S_0x274f850 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2710550 .param/l "j" 0 3 207, +C4<011>;
L_0x298afd0/d .functor AND 1, L_0x298b0d0, L_0x2992c20, C4<1>, C4<1>;
L_0x298afd0 .delay 1 (40,40,40) L_0x298afd0/d;
v0x2749b60_0 .net *"_s1", 0 0, L_0x298b0d0;  1 drivers
S_0x26ec210 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25a16b0 .param/l "j" 0 3 207, +C4<0100>;
L_0x298b1c0/d .functor AND 1, L_0x298b280, L_0x2992c20, C4<1>, C4<1>;
L_0x298b1c0 .delay 1 (40,40,40) L_0x298b1c0/d;
v0x2749c20_0 .net *"_s1", 0 0, L_0x298b280;  1 drivers
S_0x2766db0 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2584360 .param/l "j" 0 3 207, +C4<0101>;
L_0x298be20/d .functor AND 1, L_0x298be90, L_0x2992c20, C4<1>, C4<1>;
L_0x298be20 .delay 1 (40,40,40) L_0x298be20/d;
v0x26f8050_0 .net *"_s1", 0 0, L_0x298be90;  1 drivers
S_0x26f8110 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2543ad0 .param/l "j" 0 3 207, +C4<0110>;
L_0x298bff0/d .functor AND 1, L_0x298c0b0, L_0x2992c20, C4<1>, C4<1>;
L_0x298bff0 .delay 1 (40,40,40) L_0x298bff0/d;
v0x276cb80_0 .net *"_s1", 0 0, L_0x298c0b0;  1 drivers
S_0x27840a0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x251ab20 .param/l "j" 0 3 207, +C4<0111>;
L_0x298af40/d .functor AND 1, L_0x298b8f0, L_0x2992c20, C4<1>, C4<1>;
L_0x298af40 .delay 1 (40,40,40) L_0x298af40/d;
v0x276cc60_0 .net *"_s1", 0 0, L_0x298b8f0;  1 drivers
S_0x278fc70 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2503960 .param/l "j" 0 3 207, +C4<01000>;
L_0x298ba50/d .functor AND 1, L_0x298bb10, L_0x2992c20, C4<1>, C4<1>;
L_0x298ba50 .delay 1 (40,40,40) L_0x298ba50/d;
v0x276cd20_0 .net *"_s1", 0 0, L_0x298bb10;  1 drivers
S_0x27096b0 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2687a60 .param/l "j" 0 3 207, +C4<01001>;
L_0x298bc70/d .functor AND 1, L_0x298bd80, L_0x2992c20, C4<1>, C4<1>;
L_0x298bc70 .delay 1 (40,40,40) L_0x298bc70/d;
v0x270f480_0 .net *"_s1", 0 0, L_0x298bd80;  1 drivers
S_0x270f540 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x262a780 .param/l "j" 0 3 207, +C4<01010>;
L_0x298c9d0/d .functor AND 1, L_0x298ca90, L_0x2992c20, C4<1>, C4<1>;
L_0x298c9d0 .delay 1 (40,40,40) L_0x298c9d0/d;
v0x2715490_0 .net *"_s1", 0 0, L_0x298ca90;  1 drivers
S_0x271b170 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2601cd0 .param/l "j" 0 3 207, +C4<01011>;
L_0x298c320/d .functor AND 1, L_0x298c3e0, L_0x2992c20, C4<1>, C4<1>;
L_0x298c320 .delay 1 (40,40,40) L_0x298c320/d;
v0x2715570_0 .net *"_s1", 0 0, L_0x298c3e0;  1 drivers
S_0x2720e90 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25e44f0 .param/l "j" 0 3 207, +C4<01100>;
L_0x298c540/d .functor AND 1, L_0x298c600, L_0x2992c20, C4<1>, C4<1>;
L_0x298c540 .delay 1 (40,40,40) L_0x298c540/d;
v0x2715630_0 .net *"_s1", 0 0, L_0x298c600;  1 drivers
S_0x26ae2d0 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2779170 .param/l "j" 0 3 207, +C4<01101>;
L_0x298c760/d .functor AND 1, L_0x298c820, L_0x2992c20, C4<1>, C4<1>;
L_0x298c760 .delay 1 (40,40,40) L_0x298c760/d;
v0x2703870_0 .net *"_s1", 0 0, L_0x298c820;  1 drivers
S_0x2703930 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2738d50 .param/l "j" 0 3 207, +C4<01110>;
L_0x298d270/d .functor AND 1, L_0x298d330, L_0x2992c20, C4<1>, C4<1>;
L_0x298d270 .delay 1 (40,40,40) L_0x298d270/d;
v0x2513ee0_0 .net *"_s1", 0 0, L_0x298d330;  1 drivers
S_0x2513fc0 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x26588d0 .param/l "j" 0 3 207, +C4<01111>;
L_0x298c210/d .functor AND 1, L_0x298b7e0, L_0x2992c20, C4<1>, C4<1>;
L_0x298c210 .delay 1 (40,40,40) L_0x298c210/d;
v0x25eed20_0 .net *"_s1", 0 0, L_0x298b7e0;  1 drivers
S_0x25eee00 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25f5380 .param/l "j" 0 3 207, +C4<010000>;
L_0x298ce00/d .functor AND 1, L_0x298cec0, L_0x2992c20, C4<1>, C4<1>;
L_0x298ce00 .delay 1 (40,40,40) L_0x298ce00/d;
v0x27a18a0_0 .net *"_s1", 0 0, L_0x298cec0;  1 drivers
S_0x27a1980 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x26639e0 .param/l "j" 0 3 207, +C4<010001>;
L_0x298d020/d .functor AND 1, L_0x298d0e0, L_0x2992c20, C4<1>, C4<1>;
L_0x298d020 .delay 1 (40,40,40) L_0x298d020/d;
v0x25b1e60_0 .net *"_s1", 0 0, L_0x298d0e0;  1 drivers
S_0x25b1f20 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2525750 .param/l "j" 0 3 207, +C4<010010>;
L_0x298dd40/d .functor AND 1, L_0x298de00, L_0x2992c20, C4<1>, C4<1>;
L_0x298dd40 .delay 1 (40,40,40) L_0x298dd40/d;
v0x26868f0_0 .net *"_s1", 0 0, L_0x298de00;  1 drivers
S_0x26869d0 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25720c0 .param/l "j" 0 3 207, +C4<010011>;
L_0x298d6a0/d .functor AND 1, L_0x298d760, L_0x2992c20, C4<1>, C4<1>;
L_0x298d6a0 .delay 1 (40,40,40) L_0x298d6a0/d;
v0x2617c00_0 .net *"_s1", 0 0, L_0x298d760;  1 drivers
S_0x2617ce0 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x27224f0 .param/l "j" 0 3 207, +C4<010100>;
L_0x298d8c0/d .functor AND 1, L_0x298d980, L_0x2992c20, C4<1>, C4<1>;
L_0x298d8c0 .delay 1 (40,40,40) L_0x298d8c0/d;
v0x2789ea0_0 .net *"_s1", 0 0, L_0x298d980;  1 drivers
S_0x2789f80 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x262aba0 .param/l "j" 0 3 207, +C4<010101>;
L_0x298dae0/d .functor AND 1, L_0x298dba0, L_0x2992c20, C4<1>, C4<1>;
L_0x298dae0 .delay 1 (40,40,40) L_0x298dae0/d;
v0x26fdd70_0 .net *"_s1", 0 0, L_0x298dba0;  1 drivers
S_0x26fde50 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25e9ee0 .param/l "j" 0 3 207, +C4<010110>;
L_0x298e620/d .functor AND 1, L_0x298e6e0, L_0x2992c20, C4<1>, C4<1>;
L_0x298e620 .delay 1 (40,40,40) L_0x298e620/d;
v0x2542930_0 .net *"_s1", 0 0, L_0x298e6e0;  1 drivers
S_0x25429f0 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x258a560 .param/l "j" 0 3 207, +C4<010111>;
L_0x298df60/d .functor AND 1, L_0x298e020, L_0x2992c20, C4<1>, C4<1>;
L_0x298df60 .delay 1 (40,40,40) L_0x298df60/d;
v0x250e1c0_0 .net *"_s1", 0 0, L_0x298e020;  1 drivers
S_0x250e2a0 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x26c3700 .param/l "j" 0 3 207, +C4<011000>;
L_0x298e180/d .functor AND 1, L_0x298e240, L_0x2992c20, C4<1>, C4<1>;
L_0x298e180 .delay 1 (40,40,40) L_0x298e180/d;
v0x25023d0_0 .net *"_s1", 0 0, L_0x298e240;  1 drivers
S_0x25024b0 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25442f0 .param/l "j" 0 3 207, +C4<011001>;
L_0x298e3a0/d .functor AND 1, L_0x298e460, L_0x2992c20, C4<1>, C4<1>;
L_0x298e3a0 .delay 1 (40,40,40) L_0x298e3a0/d;
v0x26a0a70_0 .net *"_s1", 0 0, L_0x298e460;  1 drivers
S_0x26a0b50 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x26a0d60 .param/l "j" 0 3 207, +C4<011010>;
L_0x298e500/d .functor AND 1, L_0x298ef70, L_0x2992c20, C4<1>, C4<1>;
L_0x298e500 .delay 1 (40,40,40) L_0x298e500/d;
v0x25c5d20_0 .net *"_s1", 0 0, L_0x298ef70;  1 drivers
S_0x25c5e00 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x25c6010 .param/l "j" 0 3 207, +C4<011011>;
L_0x298e840/d .functor AND 1, L_0x298e900, L_0x2992c20, C4<1>, C4<1>;
L_0x298e840 .delay 1 (40,40,40) L_0x298e840/d;
v0x27b5970_0 .net *"_s1", 0 0, L_0x298e900;  1 drivers
S_0x27b5a50 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x268c6c0 .param/l "j" 0 3 207, +C4<011100>;
L_0x298ea60/d .functor AND 1, L_0x298eb20, L_0x2992c20, C4<1>, C4<1>;
L_0x298ea60 .delay 1 (40,40,40) L_0x298ea60/d;
v0x268c760_0 .net *"_s1", 0 0, L_0x298eb20;  1 drivers
S_0x268c840 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x22861e0 .param/l "j" 0 3 207, +C4<011101>;
L_0x298ec80/d .functor AND 1, L_0x298ed40, L_0x2992c20, C4<1>, C4<1>;
L_0x298ec80 .delay 1 (40,40,40) L_0x298ec80/d;
v0x22862a0_0 .net *"_s1", 0 0, L_0x298ed40;  1 drivers
S_0x2286380 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x2286590 .param/l "j" 0 3 207, +C4<011110>;
L_0x298eea0/d .functor AND 1, L_0x298f820, L_0x2992c20, C4<1>, C4<1>;
L_0x298eea0 .delay 1 (40,40,40) L_0x298eea0/d;
v0x227a780_0 .net *"_s1", 0 0, L_0x298f820;  1 drivers
S_0x227a860 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x279c790;
 .timescale 0 0;
P_0x227aa70 .param/l "j" 0 3 207, +C4<011111>;
L_0x2990770/d .functor AND 1, L_0x298cc40, L_0x2992c20, C4<1>, C4<1>;
L_0x2990770 .delay 1 (40,40,40) L_0x2990770/d;
v0x22719c0_0 .net *"_s1", 0 0, L_0x298cc40;  1 drivers
S_0x2271a80 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x279c790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2990ce0/d .functor XOR 1, L_0x29914d0, L_0x298cce0, C4<0>, C4<0>;
L_0x2990ce0 .delay 1 (40,40,40) L_0x2990ce0/d;
L_0x2990da0/d .functor NOT 1, L_0x2992260, C4<0>, C4<0>, C4<0>;
L_0x2990da0 .delay 1 (10,10,10) L_0x2990da0/d;
L_0x2990f00/d .functor NOT 1, L_0x2990ce0, C4<0>, C4<0>, C4<0>;
L_0x2990f00 .delay 1 (10,10,10) L_0x2990f00/d;
L_0x2991010/d .functor NOT 1, L_0x29915c0, C4<0>, C4<0>, C4<0>;
L_0x2991010 .delay 1 (10,10,10) L_0x2991010/d;
L_0x2991170/d .functor AND 1, L_0x2992260, L_0x2990ce0, C4<1>, C4<1>;
L_0x2991170 .delay 1 (40,40,40) L_0x2991170/d;
L_0x29912d0/d .functor AND 1, L_0x2990da0, L_0x2990f00, C4<1>, C4<1>;
L_0x29912d0 .delay 1 (40,40,40) L_0x29912d0/d;
L_0x2991d00/d .functor AND 1, L_0x2991170, L_0x2991010, C4<1>, C4<1>;
L_0x2991d00 .delay 1 (40,40,40) L_0x2991d00/d;
L_0x2991eb0/d .functor AND 1, L_0x29912d0, L_0x29915c0, C4<1>, C4<1>;
L_0x2991eb0 .delay 1 (40,40,40) L_0x2991eb0/d;
L_0x29920b0/d .functor OR 1, L_0x2991d00, L_0x2991eb0, C4<0>, C4<0>;
L_0x29920b0 .delay 1 (40,40,40) L_0x29920b0/d;
v0x2271cd0_0 .net "BxorSub", 0 0, L_0x2990ce0;  1 drivers
v0x27384e0_0 .net "a", 0 0, L_0x2992260;  1 drivers
v0x27385a0_0 .net "aAndB", 0 0, L_0x2991170;  1 drivers
v0x2738640_0 .net "b", 0 0, L_0x29914d0;  1 drivers
v0x225b020_0 .net "negToPos", 0 0, L_0x2991d00;  1 drivers
v0x225b130_0 .net "notA", 0 0, L_0x2990da0;  1 drivers
v0x225b1f0_0 .net "notB", 0 0, L_0x2990f00;  1 drivers
v0x225b2b0_0 .net "notS", 0 0, L_0x2991010;  1 drivers
v0x225b370_0 .net "notaAndNotb", 0 0, L_0x29912d0;  1 drivers
v0x22579d0_0 .net "overflow", 0 0, L_0x29920b0;  alias, 1 drivers
v0x2257a90_0 .net "posToNeg", 0 0, L_0x2991eb0;  1 drivers
v0x2257b50_0 .net "s", 0 0, L_0x29915c0;  1 drivers
v0x2257c10_0 .net "sub", 0 0, L_0x298cce0;  alias, 1 drivers
S_0x2274170 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x279c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2992720/0/0 .functor OR 1, L_0x2992a50, L_0x2992940, L_0x2993820, L_0x2993a20;
L_0x2992720/0/4 .functor OR 1, L_0x2993ac0, L_0x2993bb0, L_0x2993ca0, L_0x2993d90;
L_0x2992720/0/8 .functor OR 1, L_0x2993ed0, L_0x2993fc0, L_0x2994110, L_0x2993910;
L_0x2992720/0/12 .functor OR 1, L_0x2994430, L_0x2994520, L_0x2994690, L_0x2994780;
L_0x2992720/0/16 .functor OR 1, L_0x2994900, L_0x29949f0, L_0x2994b80, L_0x2994c20;
L_0x2992720/0/20 .functor OR 1, L_0x2994ae0, L_0x2994e10, L_0x2994d10, L_0x2995010;
L_0x2992720/0/24 .functor OR 1, L_0x2994f00, L_0x2995220, L_0x2995100, L_0x29941b0;
L_0x2992720/0/28 .functor OR 1, L_0x2994390, L_0x2995310, L_0x29942a0, L_0x2995950;
L_0x2992720/1/0 .functor OR 1, L_0x2992720/0/0, L_0x2992720/0/4, L_0x2992720/0/8, L_0x2992720/0/12;
L_0x2992720/1/4 .functor OR 1, L_0x2992720/0/16, L_0x2992720/0/20, L_0x2992720/0/24, L_0x2992720/0/28;
L_0x2992720/d .functor NOR 1, L_0x2992720/1/0, L_0x2992720/1/4, C4<0>, C4<0>;
L_0x2992720 .delay 1 (320,320,320) L_0x2992720/d;
v0x2274310_0 .net *"_s10", 0 0, L_0x2993ac0;  1 drivers
v0x2274410_0 .net *"_s12", 0 0, L_0x2993bb0;  1 drivers
v0x22744f0_0 .net *"_s14", 0 0, L_0x2993ca0;  1 drivers
v0x22a86b0_0 .net *"_s16", 0 0, L_0x2993d90;  1 drivers
v0x22a8770_0 .net *"_s18", 0 0, L_0x2993ed0;  1 drivers
v0x22a88a0_0 .net *"_s2", 0 0, L_0x2992a50;  1 drivers
v0x22a8980_0 .net *"_s20", 0 0, L_0x2993fc0;  1 drivers
v0x2295600_0 .net *"_s22", 0 0, L_0x2994110;  1 drivers
v0x22956e0_0 .net *"_s24", 0 0, L_0x2993910;  1 drivers
v0x22957c0_0 .net *"_s26", 0 0, L_0x2994430;  1 drivers
v0x22958a0_0 .net *"_s28", 0 0, L_0x2994520;  1 drivers
v0x2295980_0 .net *"_s30", 0 0, L_0x2994690;  1 drivers
v0x228dc20_0 .net *"_s32", 0 0, L_0x2994780;  1 drivers
v0x228dd00_0 .net *"_s34", 0 0, L_0x2994900;  1 drivers
v0x228dde0_0 .net *"_s36", 0 0, L_0x29949f0;  1 drivers
v0x228dec0_0 .net *"_s38", 0 0, L_0x2994b80;  1 drivers
v0x228dfa0_0 .net *"_s4", 0 0, L_0x2992940;  1 drivers
v0x2282800_0 .net *"_s40", 0 0, L_0x2994c20;  1 drivers
v0x22828e0_0 .net *"_s42", 0 0, L_0x2994ae0;  1 drivers
v0x22829c0_0 .net *"_s44", 0 0, L_0x2994e10;  1 drivers
v0x2292f30_0 .net *"_s46", 0 0, L_0x2994d10;  1 drivers
v0x2293010_0 .net *"_s48", 0 0, L_0x2995010;  1 drivers
v0x22930f0_0 .net *"_s50", 0 0, L_0x2994f00;  1 drivers
v0x22931d0_0 .net *"_s52", 0 0, L_0x2995220;  1 drivers
v0x22932b0_0 .net *"_s54", 0 0, L_0x2995100;  1 drivers
v0x2259640_0 .net *"_s56", 0 0, L_0x29941b0;  1 drivers
v0x2259720_0 .net *"_s58", 0 0, L_0x2994390;  1 drivers
v0x2259800_0 .net *"_s6", 0 0, L_0x2993820;  1 drivers
v0x22598e0_0 .net *"_s60", 0 0, L_0x2995310;  1 drivers
v0x22599c0_0 .net *"_s62", 0 0, L_0x29942a0;  1 drivers
v0x225c180_0 .net *"_s64", 0 0, L_0x2995950;  1 drivers
v0x225c260_0 .net *"_s8", 0 0, L_0x2993a20;  1 drivers
v0x225c340_0 .net8 "bitt", 31 0, RS_0x7face50c5778;  alias, 2 drivers
v0x22826f0_0 .net "out", 0 0, L_0x2992720;  alias, 1 drivers
L_0x2992a50 .part RS_0x7face50c5778, 0, 1;
L_0x2992940 .part RS_0x7face50c5778, 1, 1;
L_0x2993820 .part RS_0x7face50c5778, 2, 1;
L_0x2993a20 .part RS_0x7face50c5778, 3, 1;
L_0x2993ac0 .part RS_0x7face50c5778, 4, 1;
L_0x2993bb0 .part RS_0x7face50c5778, 5, 1;
L_0x2993ca0 .part RS_0x7face50c5778, 6, 1;
L_0x2993d90 .part RS_0x7face50c5778, 7, 1;
L_0x2993ed0 .part RS_0x7face50c5778, 8, 1;
L_0x2993fc0 .part RS_0x7face50c5778, 9, 1;
L_0x2994110 .part RS_0x7face50c5778, 10, 1;
L_0x2993910 .part RS_0x7face50c5778, 11, 1;
L_0x2994430 .part RS_0x7face50c5778, 12, 1;
L_0x2994520 .part RS_0x7face50c5778, 13, 1;
L_0x2994690 .part RS_0x7face50c5778, 14, 1;
L_0x2994780 .part RS_0x7face50c5778, 15, 1;
L_0x2994900 .part RS_0x7face50c5778, 16, 1;
L_0x29949f0 .part RS_0x7face50c5778, 17, 1;
L_0x2994b80 .part RS_0x7face50c5778, 18, 1;
L_0x2994c20 .part RS_0x7face50c5778, 19, 1;
L_0x2994ae0 .part RS_0x7face50c5778, 20, 1;
L_0x2994e10 .part RS_0x7face50c5778, 21, 1;
L_0x2994d10 .part RS_0x7face50c5778, 22, 1;
L_0x2995010 .part RS_0x7face50c5778, 23, 1;
L_0x2994f00 .part RS_0x7face50c5778, 24, 1;
L_0x2995220 .part RS_0x7face50c5778, 25, 1;
L_0x2995100 .part RS_0x7face50c5778, 26, 1;
L_0x29941b0 .part RS_0x7face50c5778, 27, 1;
L_0x2994390 .part RS_0x7face50c5778, 28, 1;
L_0x2995310 .part RS_0x7face50c5778, 29, 1;
L_0x29942a0 .part RS_0x7face50c5778, 30, 1;
L_0x2995950 .part RS_0x7face50c5778, 31, 1;
S_0x27c3eb0 .scope module, "aluadd4" "alu" 2 71, 3 145 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x291bfc0/d .functor OR 1, L_0x291e7c0, L_0x291e920, C4<0>, C4<0>;
L_0x291bfc0 .delay 1 (40,40,40) L_0x291bfc0/d;
L_0x291ebd0/d .functor OR 1, L_0x291bfc0, L_0x291bfc0, C4<0>, C4<0>;
L_0x291ebd0 .delay 1 (40,40,40) L_0x291ebd0/d;
L_0x291ece0/d .functor OR 1, L_0x291fa80, L_0x291f350, C4<0>, C4<0>;
L_0x291ece0 .delay 1 (40,40,40) L_0x291ece0/d;
L_0x2920a30/d .functor NOT 1, L_0x291fdc0, C4<0>, C4<0>, C4<0>;
L_0x2920a30 .delay 1 (10,10,10) L_0x2920a30/d;
L_0x291ff20/d .functor NOT 1, L_0x29207e0, C4<0>, C4<0>, C4<0>;
L_0x291ff20 .delay 1 (10,10,10) L_0x291ff20/d;
L_0x2920020/d .functor AND 1, L_0x2920a30, L_0x2920180, L_0x2921260, C4<1>;
L_0x2920020 .delay 1 (60,60,60) L_0x2920020/d;
L_0x2921350/d .functor NOT 1, L_0x2920020, C4<0>, C4<0>, C4<0>;
L_0x2921350 .delay 1 (10,10,10) L_0x2921350/d;
L_0x2921460/d .functor AND 1, L_0x2921610, L_0x291ff20, L_0x2920020, C4<1>;
L_0x2921460 .delay 1 (60,60,60) L_0x2921460/d;
L_0x2920b90/d .functor OR 1, L_0x2920cf0, L_0x2921460, C4<0>, C4<0>;
L_0x2920b90 .delay 1 (40,40,40) L_0x2920b90/d;
v0x281c7b0_0 .net "SLTval", 0 0, L_0x2921460;  1 drivers
v0x281c870_0 .net *"_s321", 0 0, L_0x28eb050;  1 drivers
v0x281c950_0 .net *"_s324", 0 0, L_0x29191d0;  1 drivers
v0x281ca40_0 .net *"_s327", 0 0, L_0x2919440;  1 drivers
v0x281cb20_0 .net *"_s330", 0 0, L_0x29196f0;  1 drivers
v0x281cc00_0 .net *"_s333", 0 0, L_0x291a330;  1 drivers
v0x281cce0_0 .net *"_s336", 0 0, L_0x2919bd0;  1 drivers
v0x281cdc0_0 .net *"_s339", 0 0, L_0x2919df0;  1 drivers
v0x281cea0_0 .net *"_s342", 0 0, L_0x2919660;  1 drivers
v0x281d010_0 .net *"_s345", 0 0, L_0x291ad00;  1 drivers
v0x281d0f0_0 .net *"_s348", 0 0, L_0x291a550;  1 drivers
v0x281d1d0_0 .net *"_s351", 0 0, L_0x291a770;  1 drivers
v0x281d2b0_0 .net *"_s354", 0 0, L_0x291a990;  1 drivers
v0x281d390_0 .net *"_s357", 0 0, L_0x291b5e0;  1 drivers
v0x281d470_0 .net *"_s360", 0 0, L_0x291af20;  1 drivers
v0x281d550_0 .net *"_s363", 0 0, L_0x291b140;  1 drivers
v0x281d630_0 .net *"_s366", 0 0, L_0x291a010;  1 drivers
v0x281d7e0_0 .net *"_s369", 0 0, L_0x291c050;  1 drivers
v0x281d880_0 .net *"_s372", 0 0, L_0x291b7b0;  1 drivers
v0x281d960_0 .net *"_s375", 0 0, L_0x291b9d0;  1 drivers
v0x281da40_0 .net *"_s378", 0 0, L_0x291bbf0;  1 drivers
v0x281db20_0 .net *"_s381", 0 0, L_0x291c920;  1 drivers
v0x281dc00_0 .net *"_s384", 0 0, L_0x291c270;  1 drivers
v0x281dce0_0 .net *"_s387", 0 0, L_0x291c490;  1 drivers
v0x281ddc0_0 .net *"_s390", 0 0, L_0x291c6b0;  1 drivers
v0x281dea0_0 .net *"_s393", 0 0, L_0x291c810;  1 drivers
v0x281df80_0 .net *"_s396", 0 0, L_0x291cb40;  1 drivers
v0x281e060_0 .net *"_s399", 0 0, L_0x291cd60;  1 drivers
v0x281e140_0 .net *"_s402", 0 0, L_0x291cf80;  1 drivers
v0x281e220_0 .net *"_s405", 0 0, L_0x291d0e0;  1 drivers
v0x281e300_0 .net *"_s408", 0 0, L_0x291d3c0;  1 drivers
v0x281e3e0_0 .net *"_s411", 0 0, L_0x291d5e0;  1 drivers
v0x281e4c0_0 .net *"_s414", 0 0, L_0x291ee80;  1 drivers
v0x281d710_0 .net *"_s420", 0 0, L_0x291e7c0;  1 drivers
v0x281e790_0 .net *"_s422", 0 0, L_0x291e920;  1 drivers
v0x281e870_0 .net *"_s424", 0 0, L_0x291ebd0;  1 drivers
v0x281e950_0 .net *"_s429", 0 0, L_0x291fa80;  1 drivers
v0x281ea30_0 .net *"_s431", 0 0, L_0x291f350;  1 drivers
v0x281eb10_0 .net *"_s440", 0 0, L_0x291fdc0;  1 drivers
v0x281ebf0_0 .net *"_s444", 0 0, L_0x2920180;  1 drivers
v0x281ecd0_0 .net *"_s446", 0 0, L_0x2921260;  1 drivers
v0x281edb0_0 .net *"_s450", 0 0, L_0x2921610;  1 drivers
v0x281ee90_0 .net *"_s452", 0 0, L_0x2920b90;  1 drivers
v0x281ef70_0 .net *"_s455", 0 0, L_0x2920cf0;  1 drivers
v0x281f050_0 .net "carryOut", 32 0, L_0x291ea10;  1 drivers
v0x281f130_0 .net "carryout", 0 0, L_0x291ece0;  alias, 1 drivers
L_0x7face503a0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x281f1f0_0 .net "command", 2 0, L_0x7face503a0f0;  1 drivers
v0x281f2d0_0 .net "initialResult", 31 0, L_0x2918510;  1 drivers
v0x281f3b0_0 .net "isSLT", 0 0, L_0x2920020;  1 drivers
v0x281f470_0 .net "isSLTinv", 0 0, L_0x2921350;  1 drivers
v0x281f530_0 .net "isSubtract", 0 0, L_0x291bfc0;  1 drivers
v0x281f5d0_0 .net "operandA", 31 0, v0x28a3750_0;  alias, 1 drivers
L_0x7face503a0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x281f6b0_0 .net "operandB", 31 0, L_0x7face503a0a8;  1 drivers
v0x281f790_0 .net "overflow", 0 0, L_0x29207e0;  alias, 1 drivers
v0x281f830_0 .net "overflowInv", 0 0, L_0x291ff20;  1 drivers
v0x281f8d0_0 .net8 "result", 31 0, RS_0x7face50c6198;  alias, 2 drivers
v0x281f990_0 .net "s2inv", 0 0, L_0x2920a30;  1 drivers
v0x281fa50_0 .net "zero", 0 0, L_0x2920e50;  alias, 1 drivers
L_0x28c5420 .part v0x28a3750_0, 0, 1;
L_0x28c5580 .part L_0x7face503a0a8, 0, 1;
L_0x28c5730 .part L_0x291ea10, 0, 1;
L_0x28c57d0 .part L_0x7face503a0f0, 0, 1;
L_0x28c5870 .part L_0x7face503a0f0, 1, 1;
L_0x28c5910 .part L_0x7face503a0f0, 2, 1;
L_0x28c7e50 .part v0x28a3750_0, 1, 1;
L_0x28c7fb0 .part L_0x7face503a0a8, 1, 1;
L_0x28c8160 .part L_0x291ea10, 1, 1;
L_0x28c8290 .part L_0x7face503a0f0, 0, 1;
L_0x28c83c0 .part L_0x7face503a0f0, 1, 1;
L_0x28c8460 .part L_0x7face503a0f0, 2, 1;
L_0x28caa30 .part v0x28a3750_0, 2, 1;
L_0x28cab90 .part L_0x7face503a0a8, 2, 1;
L_0x28c88a0 .part L_0x291ea10, 2, 1;
L_0x28cadd0 .part L_0x7face503a0f0, 0, 1;
L_0x28caf00 .part L_0x7face503a0f0, 1, 1;
L_0x28c5cc0 .part L_0x7face503a0f0, 2, 1;
L_0x28cd480 .part v0x28a3750_0, 3, 1;
L_0x28cd6f0 .part L_0x7face503a0a8, 3, 1;
L_0x28cb0b0 .part L_0x291ea10, 3, 1;
L_0x28cd9e0 .part L_0x7face503a0f0, 0, 1;
L_0x28cd8a0 .part L_0x7face503a0f0, 1, 1;
L_0x28cdb40 .part L_0x7face503a0f0, 2, 1;
L_0x28cff70 .part v0x28a3750_0, 4, 1;
L_0x28d00d0 .part L_0x7face503a0a8, 4, 1;
L_0x28cdbe0 .part L_0x291ea10, 4, 1;
L_0x28d0360 .part L_0x7face503a0f0, 0, 1;
L_0x28d0280 .part L_0x7face503a0f0, 1, 1;
L_0x28d04f0 .part L_0x7face503a0f0, 2, 1;
L_0x28d29a0 .part v0x28a3750_0, 5, 1;
L_0x28d2b00 .part L_0x7face503a0a8, 5, 1;
L_0x28d0590 .part L_0x291ea10, 5, 1;
L_0x28d2dc0 .part L_0x7face503a0f0, 0, 1;
L_0x28cafa0 .part L_0x7face503a0f0, 1, 1;
L_0x28d2cb0 .part L_0x7face503a0f0, 2, 1;
L_0x28d5520 .part v0x28a3750_0, 6, 1;
L_0x28d5680 .part L_0x7face503a0a8, 6, 1;
L_0x28d3070 .part L_0x291ea10, 6, 1;
L_0x28d5970 .part L_0x7face503a0f0, 0, 1;
L_0x28d5830 .part L_0x7face503a0f0, 1, 1;
L_0x28d58d0 .part L_0x7face503a0f0, 2, 1;
L_0x28d7f50 .part v0x28a3750_0, 7, 1;
L_0x28d80b0 .part L_0x7face503a0a8, 7, 1;
L_0x28d5d70 .part L_0x291ea10, 7, 1;
L_0x28d84e0 .part L_0x7face503a0f0, 0, 1;
L_0x28d8370 .part L_0x7face503a0f0, 1, 1;
L_0x28d8410 .part L_0x7face503a0f0, 2, 1;
L_0x28daaa0 .part v0x28a3750_0, 8, 1;
L_0x28dac00 .part L_0x7face503a0a8, 8, 1;
L_0x28d88c0 .part L_0x291ea10, 8, 1;
L_0x28d8610 .part L_0x7face503a0f0, 0, 1;
L_0x28daf60 .part L_0x7face503a0f0, 1, 1;
L_0x28db000 .part L_0x7face503a0f0, 2, 1;
L_0x28dd530 .part v0x28a3750_0, 9, 1;
L_0x28dd690 .part L_0x7face503a0a8, 9, 1;
L_0x28db2b0 .part L_0x291ea10, 9, 1;
L_0x28db130 .part L_0x7face503a0f0, 0, 1;
L_0x28dda20 .part L_0x7face503a0f0, 1, 1;
L_0x28ddac0 .part L_0x7face503a0f0, 2, 1;
L_0x28dffa0 .part v0x28a3750_0, 10, 1;
L_0x28e0100 .part L_0x7face503a0a8, 10, 1;
L_0x28dde10 .part L_0x291ea10, 10, 1;
L_0x28ddbf0 .part L_0x7face503a0f0, 0, 1;
L_0x28ddc90 .part L_0x7face503a0f0, 1, 1;
L_0x28d2e60 .part L_0x7face503a0f0, 2, 1;
L_0x28e2c30 .part v0x28a3750_0, 11, 1;
L_0x28cd5e0 .part L_0x7face503a0a8, 11, 1;
L_0x28e0370 .part L_0x291ea10, 11, 1;
L_0x28e0960 .part L_0x7face503a0f0, 0, 1;
L_0x28e0a00 .part L_0x7face503a0f0, 1, 1;
L_0x28e32f0 .part L_0x7face503a0f0, 2, 1;
L_0x28e5760 .part v0x28a3750_0, 12, 1;
L_0x28e58c0 .part L_0x7face503a0a8, 12, 1;
L_0x28e3390 .part L_0x291ea10, 12, 1;
L_0x28e3430 .part L_0x7face503a0f0, 0, 1;
L_0x28e34d0 .part L_0x7face503a0f0, 1, 1;
L_0x28e5ce0 .part L_0x7face503a0f0, 2, 1;
L_0x28e8200 .part v0x28a3750_0, 13, 1;
L_0x28e8360 .part L_0x7face503a0a8, 13, 1;
L_0x28e5d80 .part L_0x291ea10, 13, 1;
L_0x28e5e20 .part L_0x7face503a0f0, 0, 1;
L_0x28e5ec0 .part L_0x7face503a0f0, 1, 1;
L_0x28e5f60 .part L_0x7face503a0f0, 2, 1;
L_0x28eaca0 .part v0x28a3750_0, 14, 1;
L_0x28eae00 .part L_0x7face503a0a8, 14, 1;
L_0x28e8510 .part L_0x291ea10, 14, 1;
L_0x28e85b0 .part L_0x7face503a0f0, 0, 1;
L_0x28e8650 .part L_0x7face503a0f0, 1, 1;
L_0x28e86f0 .part L_0x7face503a0f0, 2, 1;
L_0x28ed6c0 .part v0x28a3750_0, 15, 1;
L_0x28ed820 .part L_0x7face503a0a8, 15, 1;
L_0x28d8260 .part L_0x291ea10, 15, 1;
L_0x28eb1c0 .part L_0x7face503a0f0, 0, 1;
L_0x28d5a10 .part L_0x7face503a0f0, 1, 1;
L_0x28edee0 .part L_0x7face503a0f0, 2, 1;
L_0x28f0310 .part v0x28a3750_0, 16, 1;
L_0x28f0470 .part L_0x7face503a0a8, 16, 1;
L_0x28ede00 .part L_0x291ea10, 16, 1;
L_0x28ee010 .part L_0x7face503a0f0, 0, 1;
L_0x28ee0b0 .part L_0x7face503a0f0, 1, 1;
L_0x28ee150 .part L_0x7face503a0f0, 2, 1;
L_0x28f2d40 .part v0x28a3750_0, 17, 1;
L_0x28f2ea0 .part L_0x7face503a0a8, 17, 1;
L_0x28f0b10 .part L_0x291ea10, 17, 1;
L_0x28f06b0 .part L_0x7face503a0f0, 0, 1;
L_0x28f0750 .part L_0x7face503a0f0, 1, 1;
L_0x28f07f0 .part L_0x7face503a0f0, 2, 1;
L_0x28f5750 .part v0x28a3750_0, 18, 1;
L_0x28f58b0 .part L_0x7face503a0a8, 18, 1;
L_0x28f3570 .part L_0x291ea10, 18, 1;
L_0x28f30e0 .part L_0x7face503a0f0, 0, 1;
L_0x28f3180 .part L_0x7face503a0f0, 1, 1;
L_0x28f3220 .part L_0x7face503a0f0, 2, 1;
L_0x28f8160 .part v0x28a3750_0, 19, 1;
L_0x28f82c0 .part L_0x7face503a0a8, 19, 1;
L_0x28f5a60 .part L_0x291ea10, 19, 1;
L_0x28f5b00 .part L_0x7face503a0f0, 0, 1;
L_0x28f5ba0 .part L_0x7face503a0f0, 1, 1;
L_0x28f5c40 .part L_0x7face503a0f0, 2, 1;
L_0x28faba0 .part v0x28a3750_0, 20, 1;
L_0x28fad00 .part L_0x7face503a0a8, 20, 1;
L_0x28f8470 .part L_0x291ea10, 20, 1;
L_0x28f8510 .part L_0x7face503a0f0, 0, 1;
L_0x28f85b0 .part L_0x7face503a0f0, 1, 1;
L_0x28f8650 .part L_0x7face503a0f0, 2, 1;
L_0x28fd680 .part v0x28a3750_0, 21, 1;
L_0x28fd7e0 .part L_0x7face503a0a8, 21, 1;
L_0x28faeb0 .part L_0x291ea10, 21, 1;
L_0x28faf50 .part L_0x7face503a0f0, 0, 1;
L_0x28faff0 .part L_0x7face503a0f0, 1, 1;
L_0x28fb090 .part L_0x7face503a0f0, 2, 1;
L_0x29005a0 .part v0x28a3750_0, 22, 1;
L_0x2900700 .part L_0x7face503a0a8, 22, 1;
L_0x28fe5b0 .part L_0x291ea10, 22, 1;
L_0x28fe650 .part L_0x7face503a0f0, 0, 1;
L_0x28fe6f0 .part L_0x7face503a0f0, 1, 1;
L_0x28fe790 .part L_0x7face503a0f0, 2, 1;
L_0x2903030 .part v0x28a3750_0, 23, 1;
L_0x2903190 .part L_0x7face503a0a8, 23, 1;
L_0x2900d60 .part L_0x291ea10, 23, 1;
L_0x2900940 .part L_0x7face503a0f0, 0, 1;
L_0x29009e0 .part L_0x7face503a0f0, 1, 1;
L_0x2900a80 .part L_0x7face503a0f0, 2, 1;
L_0x2905af0 .part v0x28a3750_0, 24, 1;
L_0x2905c50 .part L_0x7face503a0a8, 24, 1;
L_0x2903820 .part L_0x291ea10, 24, 1;
L_0x29033d0 .part L_0x7face503a0f0, 0, 1;
L_0x2903470 .part L_0x7face503a0f0, 1, 1;
L_0x2903510 .part L_0x7face503a0f0, 2, 1;
L_0x2908550 .part v0x28a3750_0, 25, 1;
L_0x29086b0 .part L_0x7face503a0a8, 25, 1;
L_0x2905e00 .part L_0x291ea10, 25, 1;
L_0x2905ea0 .part L_0x7face503a0f0, 0, 1;
L_0x2905f40 .part L_0x7face503a0f0, 1, 1;
L_0x2905fe0 .part L_0x7face503a0f0, 2, 1;
L_0x290afc0 .part v0x28a3750_0, 26, 1;
L_0x290b120 .part L_0x7face503a0a8, 26, 1;
L_0x290b2d0 .part L_0x291ea10, 26, 1;
L_0x290b400 .part L_0x7face503a0f0, 0, 1;
L_0x2908860 .part L_0x7face503a0f0, 1, 1;
L_0x2908900 .part L_0x7face503a0f0, 2, 1;
L_0x290d9a0 .part v0x28a3750_0, 27, 1;
L_0x28e2d90 .part L_0x7face503a0a8, 27, 1;
L_0x290b4a0 .part L_0x291ea10, 27, 1;
L_0x290b540 .part L_0x7face503a0f0, 0, 1;
L_0x290b5e0 .part L_0x7face503a0f0, 1, 1;
L_0x290b680 .part L_0x7face503a0f0, 2, 1;
L_0x29105c0 .part v0x28a3750_0, 28, 1;
L_0x2910720 .part L_0x7face503a0a8, 28, 1;
L_0x29108d0 .part L_0x291ea10, 28, 1;
L_0x2910a00 .part L_0x7face503a0f0, 0, 1;
L_0x290df10 .part L_0x7face503a0f0, 1, 1;
L_0x290dfb0 .part L_0x7face503a0f0, 2, 1;
L_0x2913050 .part v0x28a3750_0, 29, 1;
L_0x29131b0 .part L_0x7face503a0a8, 29, 1;
L_0x2910aa0 .part L_0x291ea10, 29, 1;
L_0x2910b40 .part L_0x7face503a0f0, 0, 1;
L_0x2910be0 .part L_0x7face503a0f0, 1, 1;
L_0x2910c80 .part L_0x7face503a0f0, 2, 1;
L_0x2915a70 .part v0x28a3750_0, 30, 1;
L_0x2915bd0 .part L_0x7face503a0a8, 30, 1;
L_0x2915d80 .part L_0x291ea10, 30, 1;
L_0x2915eb0 .part L_0x7face503a0f0, 0, 1;
L_0x2913360 .part L_0x7face503a0f0, 1, 1;
L_0x2913400 .part L_0x7face503a0f0, 2, 1;
LS_0x2918510_0_0 .concat8 [ 1 1 1 1], L_0x28c5030, L_0x28c7a60, L_0x28ca640, L_0x28cd090;
LS_0x2918510_0_4 .concat8 [ 1 1 1 1], L_0x28cfb80, L_0x28d25b0, L_0x28d5130, L_0x28d7b60;
LS_0x2918510_0_8 .concat8 [ 1 1 1 1], L_0x28da6b0, L_0x28dd140, L_0x28dfbb0, L_0x28e2840;
LS_0x2918510_0_12 .concat8 [ 1 1 1 1], L_0x28e5370, L_0x28e7e10, L_0x28ea8b0, L_0x28ed2d0;
LS_0x2918510_0_16 .concat8 [ 1 1 1 1], L_0x28eff20, L_0x28f2950, L_0x28f5360, L_0x28f7d70;
LS_0x2918510_0_20 .concat8 [ 1 1 1 1], L_0x28fa7b0, L_0x28fd290, L_0x29001b0, L_0x2902c40;
LS_0x2918510_0_24 .concat8 [ 1 1 1 1], L_0x2905700, L_0x2908160, L_0x290abd0, L_0x290d5b0;
LS_0x2918510_0_28 .concat8 [ 1 1 1 1], L_0x29101d0, L_0x2912c60, L_0x2915680, L_0x2918120;
LS_0x2918510_1_0 .concat8 [ 4 4 4 4], LS_0x2918510_0_0, LS_0x2918510_0_4, LS_0x2918510_0_8, LS_0x2918510_0_12;
LS_0x2918510_1_4 .concat8 [ 4 4 4 4], LS_0x2918510_0_16, LS_0x2918510_0_20, LS_0x2918510_0_24, LS_0x2918510_0_28;
L_0x2918510 .concat8 [ 16 16 0 0], LS_0x2918510_1_0, LS_0x2918510_1_4;
L_0x2919130 .part v0x28a3750_0, 31, 1;
L_0x2915f50 .part L_0x7face503a0a8, 31, 1;
L_0x28ed9d0 .part L_0x291ea10, 31, 1;
L_0x28eda70 .part L_0x7face503a0f0, 0, 1;
L_0x28edb10 .part L_0x7face503a0f0, 1, 1;
L_0x28eafb0 .part L_0x7face503a0f0, 2, 1;
L_0x28eb0c0 .part L_0x2918510, 0, 1;
L_0x29192e0 .part L_0x2918510, 1, 1;
L_0x2919500 .part L_0x2918510, 2, 1;
L_0x291a290 .part L_0x2918510, 3, 1;
L_0x291a3f0 .part L_0x2918510, 4, 1;
L_0x2919c90 .part L_0x2918510, 5, 1;
L_0x2919eb0 .part L_0x2918510, 6, 1;
L_0x291a170 .part L_0x2918510, 7, 1;
L_0x291adc0 .part L_0x2918510, 8, 1;
L_0x291a610 .part L_0x2918510, 9, 1;
L_0x291a830 .part L_0x2918510, 10, 1;
L_0x291aa50 .part L_0x2918510, 11, 1;
L_0x291b650 .part L_0x2918510, 12, 1;
L_0x291afe0 .part L_0x2918510, 13, 1;
L_0x291b200 .part L_0x2918510, 14, 1;
L_0x291aba0 .part L_0x2918510, 15, 1;
L_0x291c110 .part L_0x2918510, 16, 1;
L_0x291b870 .part L_0x2918510, 17, 1;
L_0x291ba90 .part L_0x2918510, 18, 1;
L_0x291bcb0 .part L_0x2918510, 19, 1;
L_0x291c9e0 .part L_0x2918510, 20, 1;
L_0x291c330 .part L_0x2918510, 21, 1;
L_0x291c550 .part L_0x2918510, 22, 1;
L_0x291c770 .part L_0x2918510, 23, 1;
L_0x291d260 .part L_0x2918510, 24, 1;
L_0x291cc00 .part L_0x2918510, 25, 1;
L_0x291ce20 .part L_0x2918510, 26, 1;
L_0x291d040 .part L_0x2918510, 27, 1;
L_0x291db00 .part L_0x2918510, 28, 1;
L_0x291d480 .part L_0x2918510, 29, 1;
L_0x291d6a0 .part L_0x2918510, 30, 1;
LS_0x291b360_0_0 .concat8 [ 1 1 1 1], L_0x28eb050, L_0x29191d0, L_0x2919440, L_0x29196f0;
LS_0x291b360_0_4 .concat8 [ 1 1 1 1], L_0x291a330, L_0x2919bd0, L_0x2919df0, L_0x2919660;
LS_0x291b360_0_8 .concat8 [ 1 1 1 1], L_0x291ad00, L_0x291a550, L_0x291a770, L_0x291a990;
LS_0x291b360_0_12 .concat8 [ 1 1 1 1], L_0x291b5e0, L_0x291af20, L_0x291b140, L_0x291a010;
LS_0x291b360_0_16 .concat8 [ 1 1 1 1], L_0x291c050, L_0x291b7b0, L_0x291b9d0, L_0x291bbf0;
LS_0x291b360_0_20 .concat8 [ 1 1 1 1], L_0x291c920, L_0x291c270, L_0x291c490, L_0x291c6b0;
LS_0x291b360_0_24 .concat8 [ 1 1 1 1], L_0x291c810, L_0x291cb40, L_0x291cd60, L_0x291cf80;
LS_0x291b360_0_28 .concat8 [ 1 1 1 1], L_0x291d0e0, L_0x291d3c0, L_0x291d5e0, L_0x291ee80;
LS_0x291b360_1_0 .concat8 [ 4 4 4 4], LS_0x291b360_0_0, LS_0x291b360_0_4, LS_0x291b360_0_8, LS_0x291b360_0_12;
LS_0x291b360_1_4 .concat8 [ 4 4 4 4], LS_0x291b360_0_16, LS_0x291b360_0_20, LS_0x291b360_0_24, LS_0x291b360_0_28;
L_0x291b360 .concat8 [ 16 16 0 0], LS_0x291b360_1_0, LS_0x291b360_1_4;
L_0x291be60 .part L_0x2918510, 31, 1;
L_0x291e7c0 .part L_0x7face503a0f0, 0, 1;
L_0x291e920 .part L_0x7face503a0f0, 0, 1;
LS_0x291ea10_0_0 .concat8 [ 1 1 1 1], L_0x291ebd0, L_0x28c3b90, L_0x28c66b0, L_0x28c9290;
LS_0x291ea10_0_4 .concat8 [ 1 1 1 1], L_0x28cbc40, L_0x28ce7a0, L_0x28d11d0, L_0x28d3ce0;
LS_0x291ea10_0_8 .concat8 [ 1 1 1 1], L_0x28d6710, L_0x28d9260, L_0x28dbca0, L_0x28de800;
LS_0x291ea10_0_12 .concat8 [ 1 1 1 1], L_0x28e1410, L_0x28e3fc0, L_0x28e6a30, L_0x28e9470;
LS_0x291ea10_0_16 .concat8 [ 1 1 1 1], L_0x28e24b0, L_0x28eeb40, L_0x28f1500, L_0x28f3f10;
LS_0x291ea10_0_20 .concat8 [ 1 1 1 1], L_0x28f6990, L_0x28f93d0, L_0x28fbdf0, L_0x28fed10;
LS_0x291ea10_0_24 .concat8 [ 1 1 1 1], L_0x29017a0, L_0x2904260, L_0x2906cc0, L_0x2909730;
LS_0x291ea10_0_28 .concat8 [ 1 1 1 1], L_0x290c160, L_0x290edf0, L_0x2911880, L_0x29142a0;
LS_0x291ea10_0_32 .concat8 [ 1 0 0 0], L_0x2916cd0;
LS_0x291ea10_1_0 .concat8 [ 4 4 4 4], LS_0x291ea10_0_0, LS_0x291ea10_0_4, LS_0x291ea10_0_8, LS_0x291ea10_0_12;
LS_0x291ea10_1_4 .concat8 [ 4 4 4 4], LS_0x291ea10_0_16, LS_0x291ea10_0_20, LS_0x291ea10_0_24, LS_0x291ea10_0_28;
LS_0x291ea10_1_8 .concat8 [ 1 0 0 0], LS_0x291ea10_0_32;
L_0x291ea10 .concat8 [ 16 16 1 0], LS_0x291ea10_1_0, LS_0x291ea10_1_4, LS_0x291ea10_1_8;
L_0x291fa80 .part L_0x291ea10, 32, 1;
L_0x291f350 .part L_0x291ea10, 32, 1;
L_0x2920990 .part v0x28a3750_0, 31, 1;
L_0x291fbe0 .part L_0x7face503a0a8, 31, 1;
L_0x291fcd0 .part L_0x2918510, 31, 1;
L_0x291fdc0 .part L_0x7face503a0f0, 2, 1;
L_0x2920180 .part L_0x7face503a0f0, 0, 1;
L_0x2921260 .part L_0x7face503a0f0, 1, 1;
L_0x2921610 .part L_0x2918510, 31, 1;
L_0x2920af0 .part/pv L_0x2920b90, 0, 1, 32;
L_0x2920cf0 .part L_0x2918510, 0, 1;
S_0x27c4150 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27c4340 .param/l "i" 0 3 165, +C4<00>;
S_0x27c4420 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27c4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28c2dc0/d .functor AND 1, L_0x28c5420, L_0x28c5580, C4<1>, C4<1>;
L_0x28c2dc0 .delay 1 (40,40,40) L_0x28c2dc0/d;
L_0x28c2f20/d .functor NAND 1, L_0x28c5420, L_0x28c5580, C4<1>, C4<1>;
L_0x28c2f20 .delay 1 (20,20,20) L_0x28c2f20/d;
L_0x28c3080/d .functor OR 1, L_0x28c5420, L_0x28c5580, C4<0>, C4<0>;
L_0x28c3080 .delay 1 (40,40,40) L_0x28c3080/d;
L_0x28c3270/d .functor NOR 1, L_0x28c5420, L_0x28c5580, C4<0>, C4<0>;
L_0x28c3270 .delay 1 (20,20,20) L_0x28c3270/d;
L_0x28c3330/d .functor XOR 1, L_0x28c5420, L_0x28c5580, C4<0>, C4<0>;
L_0x28c3330 .delay 1 (40,40,40) L_0x28c3330/d;
L_0x28c3d90/d .functor NOT 1, L_0x28c57d0, C4<0>, C4<0>, C4<0>;
L_0x28c3d90 .delay 1 (10,10,10) L_0x28c3d90/d;
L_0x28c3ef0/d .functor NOT 1, L_0x28c5870, C4<0>, C4<0>, C4<0>;
L_0x28c3ef0 .delay 1 (10,10,10) L_0x28c3ef0/d;
L_0x28c3fb0/d .functor NOT 1, L_0x28c5910, C4<0>, C4<0>, C4<0>;
L_0x28c3fb0 .delay 1 (10,10,10) L_0x28c3fb0/d;
L_0x28c4160/d .functor AND 1, L_0x28c36b0, L_0x28c3d90, L_0x28c3ef0, L_0x28c3fb0;
L_0x28c4160 .delay 1 (80,80,80) L_0x28c4160/d;
L_0x28c4310/d .functor AND 1, L_0x28c36b0, L_0x28c57d0, L_0x28c3ef0, L_0x28c3fb0;
L_0x28c4310 .delay 1 (80,80,80) L_0x28c4310/d;
L_0x28c4520/d .functor AND 1, L_0x28c3330, L_0x28c3d90, L_0x28c5870, L_0x28c3fb0;
L_0x28c4520 .delay 1 (80,80,80) L_0x28c4520/d;
L_0x28c4700/d .functor AND 1, L_0x28c36b0, L_0x28c57d0, L_0x28c5870, L_0x28c3fb0;
L_0x28c4700 .delay 1 (80,80,80) L_0x28c4700/d;
L_0x28c48d0/d .functor AND 1, L_0x28c2dc0, L_0x28c3d90, L_0x28c3ef0, L_0x28c5910;
L_0x28c48d0 .delay 1 (80,80,80) L_0x28c48d0/d;
L_0x28c4ab0/d .functor AND 1, L_0x28c2f20, L_0x28c57d0, L_0x28c3ef0, L_0x28c5910;
L_0x28c4ab0 .delay 1 (80,80,80) L_0x28c4ab0/d;
L_0x28c4860/d .functor AND 1, L_0x28c3270, L_0x28c3d90, L_0x28c5870, L_0x28c5910;
L_0x28c4860 .delay 1 (80,80,80) L_0x28c4860/d;
L_0x28c4e90/d .functor AND 1, L_0x28c3080, L_0x28c57d0, L_0x28c5870, L_0x28c5910;
L_0x28c4e90 .delay 1 (80,80,80) L_0x28c4e90/d;
L_0x28c5030/0/0 .functor OR 1, L_0x28c4160, L_0x28c4310, L_0x28c4520, L_0x28c48d0;
L_0x28c5030/0/4 .functor OR 1, L_0x28c4ab0, L_0x28c4860, L_0x28c4e90, L_0x28c4700;
L_0x28c5030/d .functor OR 1, L_0x28c5030/0/0, L_0x28c5030/0/4, C4<0>, C4<0>;
L_0x28c5030 .delay 1 (160,160,160) L_0x28c5030/d;
v0x27c5380_0 .net "a", 0 0, L_0x28c5420;  1 drivers
v0x27c5440_0 .net "addSub", 0 0, L_0x28c36b0;  1 drivers
v0x27c5510_0 .net "andRes", 0 0, L_0x28c2dc0;  1 drivers
v0x27c55e0_0 .net "b", 0 0, L_0x28c5580;  1 drivers
v0x27c56b0_0 .net "carryIn", 0 0, L_0x28c5730;  1 drivers
v0x27c5750_0 .net "carryOut", 0 0, L_0x28c3b90;  1 drivers
v0x27c5820_0 .net "initialResult", 0 0, L_0x28c5030;  1 drivers
v0x27c58c0_0 .net "isAdd", 0 0, L_0x28c4160;  1 drivers
v0x27c5960_0 .net "isAnd", 0 0, L_0x28c48d0;  1 drivers
v0x27c5a90_0 .net "isNand", 0 0, L_0x28c4ab0;  1 drivers
v0x27c5b30_0 .net "isNor", 0 0, L_0x28c4860;  1 drivers
v0x27c5bd0_0 .net "isOr", 0 0, L_0x28c4e90;  1 drivers
v0x27c5c90_0 .net "isSLT", 0 0, L_0x28c4700;  1 drivers
v0x27c5d50_0 .net "isSub", 0 0, L_0x28c4310;  1 drivers
v0x27c5e10_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27c5ee0_0 .net "isXor", 0 0, L_0x28c4520;  1 drivers
v0x27c5f80_0 .net "nandRes", 0 0, L_0x28c2f20;  1 drivers
v0x27c6130_0 .net "norRes", 0 0, L_0x28c3270;  1 drivers
v0x27c61d0_0 .net "orRes", 0 0, L_0x28c3080;  1 drivers
v0x27c6270_0 .net "s0", 0 0, L_0x28c57d0;  1 drivers
v0x27c6310_0 .net "s0inv", 0 0, L_0x28c3d90;  1 drivers
v0x27c63d0_0 .net "s1", 0 0, L_0x28c5870;  1 drivers
v0x27c6490_0 .net "s1inv", 0 0, L_0x28c3ef0;  1 drivers
v0x27c6550_0 .net "s2", 0 0, L_0x28c5910;  1 drivers
v0x27c6610_0 .net "s2inv", 0 0, L_0x28c3fb0;  1 drivers
v0x27c66d0_0 .net "xorRes", 0 0, L_0x28c3330;  1 drivers
S_0x27c4720 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27c4420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28c3490/d .functor XOR 1, L_0x28c5580, L_0x291bfc0, C4<0>, C4<0>;
L_0x28c3490 .delay 1 (40,40,40) L_0x28c3490/d;
L_0x28c3550/d .functor XOR 1, L_0x28c5420, L_0x28c3490, C4<0>, C4<0>;
L_0x28c3550 .delay 1 (40,40,40) L_0x28c3550/d;
L_0x28c36b0/d .functor XOR 1, L_0x28c3550, L_0x28c5730, C4<0>, C4<0>;
L_0x28c36b0 .delay 1 (40,40,40) L_0x28c36b0/d;
L_0x28c38b0/d .functor AND 1, L_0x28c5420, L_0x28c3490, C4<1>, C4<1>;
L_0x28c38b0 .delay 1 (40,40,40) L_0x28c38b0/d;
L_0x28c3b20/d .functor AND 1, L_0x28c3550, L_0x28c5730, C4<1>, C4<1>;
L_0x28c3b20 .delay 1 (40,40,40) L_0x28c3b20/d;
L_0x28c3b90/d .functor OR 1, L_0x28c38b0, L_0x28c3b20, C4<0>, C4<0>;
L_0x28c3b90 .delay 1 (40,40,40) L_0x28c3b90/d;
v0x27c49f0_0 .net "AandB", 0 0, L_0x28c38b0;  1 drivers
v0x27c4ad0_0 .net "BxorSub", 0 0, L_0x28c3490;  1 drivers
v0x27c4b90_0 .net "a", 0 0, L_0x28c5420;  alias, 1 drivers
v0x27c4c60_0 .net "b", 0 0, L_0x28c5580;  alias, 1 drivers
v0x27c4d20_0 .net "carryin", 0 0, L_0x28c5730;  alias, 1 drivers
v0x27c4e30_0 .net "carryout", 0 0, L_0x28c3b90;  alias, 1 drivers
v0x27c4ef0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27c4fb0_0 .net "res", 0 0, L_0x28c36b0;  alias, 1 drivers
v0x27c5070_0 .net "xAorB", 0 0, L_0x28c3550;  1 drivers
v0x27c51c0_0 .net "xAorBandCin", 0 0, L_0x28c3b20;  1 drivers
S_0x27c68b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27c6a70 .param/l "i" 0 3 165, +C4<01>;
S_0x27c6b30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27c68b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28c54c0/d .functor AND 1, L_0x28c7e50, L_0x28c7fb0, C4<1>, C4<1>;
L_0x28c54c0 .delay 1 (40,40,40) L_0x28c54c0/d;
L_0x28c5aa0/d .functor NAND 1, L_0x28c7e50, L_0x28c7fb0, C4<1>, C4<1>;
L_0x28c5aa0 .delay 1 (20,20,20) L_0x28c5aa0/d;
L_0x28c5c00/d .functor OR 1, L_0x28c7e50, L_0x28c7fb0, C4<0>, C4<0>;
L_0x28c5c00 .delay 1 (40,40,40) L_0x28c5c00/d;
L_0x28c5d90/d .functor NOR 1, L_0x28c7e50, L_0x28c7fb0, C4<0>, C4<0>;
L_0x28c5d90 .delay 1 (20,20,20) L_0x28c5d90/d;
L_0x28c5e50/d .functor XOR 1, L_0x28c7e50, L_0x28c7fb0, C4<0>, C4<0>;
L_0x28c5e50 .delay 1 (40,40,40) L_0x28c5e50/d;
L_0x28c68b0/d .functor NOT 1, L_0x28c8290, C4<0>, C4<0>, C4<0>;
L_0x28c68b0 .delay 1 (10,10,10) L_0x28c68b0/d;
L_0x28c6a10/d .functor NOT 1, L_0x28c83c0, C4<0>, C4<0>, C4<0>;
L_0x28c6a10 .delay 1 (10,10,10) L_0x28c6a10/d;
L_0x28c6ad0/d .functor NOT 1, L_0x28c8460, C4<0>, C4<0>, C4<0>;
L_0x28c6ad0 .delay 1 (10,10,10) L_0x28c6ad0/d;
L_0x28c6c80/d .functor AND 1, L_0x28c61d0, L_0x28c68b0, L_0x28c6a10, L_0x28c6ad0;
L_0x28c6c80 .delay 1 (80,80,80) L_0x28c6c80/d;
L_0x28c6e30/d .functor AND 1, L_0x28c61d0, L_0x28c8290, L_0x28c6a10, L_0x28c6ad0;
L_0x28c6e30 .delay 1 (80,80,80) L_0x28c6e30/d;
L_0x28c6fe0/d .functor AND 1, L_0x28c5e50, L_0x28c68b0, L_0x28c83c0, L_0x28c6ad0;
L_0x28c6fe0 .delay 1 (80,80,80) L_0x28c6fe0/d;
L_0x28c71d0/d .functor AND 1, L_0x28c61d0, L_0x28c8290, L_0x28c83c0, L_0x28c6ad0;
L_0x28c71d0 .delay 1 (80,80,80) L_0x28c71d0/d;
L_0x28c7300/d .functor AND 1, L_0x28c54c0, L_0x28c68b0, L_0x28c6a10, L_0x28c8460;
L_0x28c7300 .delay 1 (80,80,80) L_0x28c7300/d;
L_0x28c7560/d .functor AND 1, L_0x28c5aa0, L_0x28c8290, L_0x28c6a10, L_0x28c8460;
L_0x28c7560 .delay 1 (80,80,80) L_0x28c7560/d;
L_0x28c7290/d .functor AND 1, L_0x28c5d90, L_0x28c68b0, L_0x28c83c0, L_0x28c8460;
L_0x28c7290 .delay 1 (80,80,80) L_0x28c7290/d;
L_0x28c78c0/d .functor AND 1, L_0x28c5c00, L_0x28c8290, L_0x28c83c0, L_0x28c8460;
L_0x28c78c0 .delay 1 (80,80,80) L_0x28c78c0/d;
L_0x28c7a60/0/0 .functor OR 1, L_0x28c6c80, L_0x28c6e30, L_0x28c6fe0, L_0x28c7300;
L_0x28c7a60/0/4 .functor OR 1, L_0x28c7560, L_0x28c7290, L_0x28c78c0, L_0x28c71d0;
L_0x28c7a60/d .functor OR 1, L_0x28c7a60/0/0, L_0x28c7a60/0/4, C4<0>, C4<0>;
L_0x28c7a60 .delay 1 (160,160,160) L_0x28c7a60/d;
v0x27c7a80_0 .net "a", 0 0, L_0x28c7e50;  1 drivers
v0x27c7b40_0 .net "addSub", 0 0, L_0x28c61d0;  1 drivers
v0x27c7be0_0 .net "andRes", 0 0, L_0x28c54c0;  1 drivers
v0x27c7cb0_0 .net "b", 0 0, L_0x28c7fb0;  1 drivers
v0x27c7d80_0 .net "carryIn", 0 0, L_0x28c8160;  1 drivers
v0x27c7e20_0 .net "carryOut", 0 0, L_0x28c66b0;  1 drivers
v0x27c7ef0_0 .net "initialResult", 0 0, L_0x28c7a60;  1 drivers
v0x27c7f90_0 .net "isAdd", 0 0, L_0x28c6c80;  1 drivers
v0x27c8030_0 .net "isAnd", 0 0, L_0x28c7300;  1 drivers
v0x27c8160_0 .net "isNand", 0 0, L_0x28c7560;  1 drivers
v0x27c8200_0 .net "isNor", 0 0, L_0x28c7290;  1 drivers
v0x27c82a0_0 .net "isOr", 0 0, L_0x28c78c0;  1 drivers
v0x27c8360_0 .net "isSLT", 0 0, L_0x28c71d0;  1 drivers
v0x27c8420_0 .net "isSub", 0 0, L_0x28c6e30;  1 drivers
v0x27c84e0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27c8580_0 .net "isXor", 0 0, L_0x28c6fe0;  1 drivers
v0x27c8640_0 .net "nandRes", 0 0, L_0x28c5aa0;  1 drivers
v0x27c87f0_0 .net "norRes", 0 0, L_0x28c5d90;  1 drivers
v0x27c8890_0 .net "orRes", 0 0, L_0x28c5c00;  1 drivers
v0x27c8930_0 .net "s0", 0 0, L_0x28c8290;  1 drivers
v0x27c89d0_0 .net "s0inv", 0 0, L_0x28c68b0;  1 drivers
v0x27c8a90_0 .net "s1", 0 0, L_0x28c83c0;  1 drivers
v0x27c8b50_0 .net "s1inv", 0 0, L_0x28c6a10;  1 drivers
v0x27c8c10_0 .net "s2", 0 0, L_0x28c8460;  1 drivers
v0x27c8cd0_0 .net "s2inv", 0 0, L_0x28c6ad0;  1 drivers
v0x27c8d90_0 .net "xorRes", 0 0, L_0x28c5e50;  1 drivers
S_0x27c6e30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27c6b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28c5fb0/d .functor XOR 1, L_0x28c7fb0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28c5fb0 .delay 1 (40,40,40) L_0x28c5fb0/d;
L_0x28c6070/d .functor XOR 1, L_0x28c7e50, L_0x28c5fb0, C4<0>, C4<0>;
L_0x28c6070 .delay 1 (40,40,40) L_0x28c6070/d;
L_0x28c61d0/d .functor XOR 1, L_0x28c6070, L_0x28c8160, C4<0>, C4<0>;
L_0x28c61d0 .delay 1 (40,40,40) L_0x28c61d0/d;
L_0x28c63d0/d .functor AND 1, L_0x28c7e50, L_0x28c5fb0, C4<1>, C4<1>;
L_0x28c63d0 .delay 1 (40,40,40) L_0x28c63d0/d;
L_0x28c6640/d .functor AND 1, L_0x28c6070, L_0x28c8160, C4<1>, C4<1>;
L_0x28c6640 .delay 1 (40,40,40) L_0x28c6640/d;
L_0x28c66b0/d .functor OR 1, L_0x28c63d0, L_0x28c6640, C4<0>, C4<0>;
L_0x28c66b0 .delay 1 (40,40,40) L_0x28c66b0/d;
v0x27c70c0_0 .net "AandB", 0 0, L_0x28c63d0;  1 drivers
v0x27c71a0_0 .net "BxorSub", 0 0, L_0x28c5fb0;  1 drivers
v0x27c7260_0 .net "a", 0 0, L_0x28c7e50;  alias, 1 drivers
v0x27c7330_0 .net "b", 0 0, L_0x28c7fb0;  alias, 1 drivers
v0x27c73f0_0 .net "carryin", 0 0, L_0x28c8160;  alias, 1 drivers
v0x27c7500_0 .net "carryout", 0 0, L_0x28c66b0;  alias, 1 drivers
v0x27c75c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27c76b0_0 .net "res", 0 0, L_0x28c61d0;  alias, 1 drivers
v0x27c7770_0 .net "xAorB", 0 0, L_0x28c6070;  1 drivers
v0x27c78c0_0 .net "xAorBandCin", 0 0, L_0x28c6640;  1 drivers
S_0x27c8f70 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27c9160 .param/l "i" 0 3 165, +C4<010>;
S_0x27c9200 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27c8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28c8570/d .functor AND 1, L_0x28caa30, L_0x28cab90, C4<1>, C4<1>;
L_0x28c8570 .delay 1 (40,40,40) L_0x28c8570/d;
L_0x28c8680/d .functor NAND 1, L_0x28caa30, L_0x28cab90, C4<1>, C4<1>;
L_0x28c8680 .delay 1 (20,20,20) L_0x28c8680/d;
L_0x28c87e0/d .functor OR 1, L_0x28caa30, L_0x28cab90, C4<0>, C4<0>;
L_0x28c87e0 .delay 1 (40,40,40) L_0x28c87e0/d;
L_0x28c8970/d .functor NOR 1, L_0x28caa30, L_0x28cab90, C4<0>, C4<0>;
L_0x28c8970 .delay 1 (20,20,20) L_0x28c8970/d;
L_0x28c8a30/d .functor XOR 1, L_0x28caa30, L_0x28cab90, C4<0>, C4<0>;
L_0x28c8a30 .delay 1 (40,40,40) L_0x28c8a30/d;
L_0x28c9490/d .functor NOT 1, L_0x28cadd0, C4<0>, C4<0>, C4<0>;
L_0x28c9490 .delay 1 (10,10,10) L_0x28c9490/d;
L_0x28c95f0/d .functor NOT 1, L_0x28caf00, C4<0>, C4<0>, C4<0>;
L_0x28c95f0 .delay 1 (10,10,10) L_0x28c95f0/d;
L_0x28c96b0/d .functor NOT 1, L_0x28c5cc0, C4<0>, C4<0>, C4<0>;
L_0x28c96b0 .delay 1 (10,10,10) L_0x28c96b0/d;
L_0x28c9860/d .functor AND 1, L_0x28c8db0, L_0x28c9490, L_0x28c95f0, L_0x28c96b0;
L_0x28c9860 .delay 1 (80,80,80) L_0x28c9860/d;
L_0x28c9a10/d .functor AND 1, L_0x28c8db0, L_0x28cadd0, L_0x28c95f0, L_0x28c96b0;
L_0x28c9a10 .delay 1 (80,80,80) L_0x28c9a10/d;
L_0x28c9bc0/d .functor AND 1, L_0x28c8a30, L_0x28c9490, L_0x28caf00, L_0x28c96b0;
L_0x28c9bc0 .delay 1 (80,80,80) L_0x28c9bc0/d;
L_0x28c9db0/d .functor AND 1, L_0x28c8db0, L_0x28cadd0, L_0x28caf00, L_0x28c96b0;
L_0x28c9db0 .delay 1 (80,80,80) L_0x28c9db0/d;
L_0x28c9ee0/d .functor AND 1, L_0x28c8570, L_0x28c9490, L_0x28c95f0, L_0x28c5cc0;
L_0x28c9ee0 .delay 1 (80,80,80) L_0x28c9ee0/d;
L_0x28ca140/d .functor AND 1, L_0x28c8680, L_0x28cadd0, L_0x28c95f0, L_0x28c5cc0;
L_0x28ca140 .delay 1 (80,80,80) L_0x28ca140/d;
L_0x28c9e70/d .functor AND 1, L_0x28c8970, L_0x28c9490, L_0x28caf00, L_0x28c5cc0;
L_0x28c9e70 .delay 1 (80,80,80) L_0x28c9e70/d;
L_0x28ca4a0/d .functor AND 1, L_0x28c87e0, L_0x28cadd0, L_0x28caf00, L_0x28c5cc0;
L_0x28ca4a0 .delay 1 (80,80,80) L_0x28ca4a0/d;
L_0x28ca640/0/0 .functor OR 1, L_0x28c9860, L_0x28c9a10, L_0x28c9bc0, L_0x28c9ee0;
L_0x28ca640/0/4 .functor OR 1, L_0x28ca140, L_0x28c9e70, L_0x28ca4a0, L_0x28c9db0;
L_0x28ca640/d .functor OR 1, L_0x28ca640/0/0, L_0x28ca640/0/4, C4<0>, C4<0>;
L_0x28ca640 .delay 1 (160,160,160) L_0x28ca640/d;
v0x27ca190_0 .net "a", 0 0, L_0x28caa30;  1 drivers
v0x27ca250_0 .net "addSub", 0 0, L_0x28c8db0;  1 drivers
v0x27ca320_0 .net "andRes", 0 0, L_0x28c8570;  1 drivers
v0x27ca3f0_0 .net "b", 0 0, L_0x28cab90;  1 drivers
v0x27ca4c0_0 .net "carryIn", 0 0, L_0x28c88a0;  1 drivers
v0x27ca560_0 .net "carryOut", 0 0, L_0x28c9290;  1 drivers
v0x27ca630_0 .net "initialResult", 0 0, L_0x28ca640;  1 drivers
v0x27ca6d0_0 .net "isAdd", 0 0, L_0x28c9860;  1 drivers
v0x27ca770_0 .net "isAnd", 0 0, L_0x28c9ee0;  1 drivers
v0x27ca8a0_0 .net "isNand", 0 0, L_0x28ca140;  1 drivers
v0x27ca940_0 .net "isNor", 0 0, L_0x28c9e70;  1 drivers
v0x27ca9e0_0 .net "isOr", 0 0, L_0x28ca4a0;  1 drivers
v0x27caaa0_0 .net "isSLT", 0 0, L_0x28c9db0;  1 drivers
v0x27cab60_0 .net "isSub", 0 0, L_0x28c9a10;  1 drivers
v0x27cac20_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cacc0_0 .net "isXor", 0 0, L_0x28c9bc0;  1 drivers
v0x27cad80_0 .net "nandRes", 0 0, L_0x28c8680;  1 drivers
v0x27caf30_0 .net "norRes", 0 0, L_0x28c8970;  1 drivers
v0x27cafd0_0 .net "orRes", 0 0, L_0x28c87e0;  1 drivers
v0x27cb070_0 .net "s0", 0 0, L_0x28cadd0;  1 drivers
v0x27cb110_0 .net "s0inv", 0 0, L_0x28c9490;  1 drivers
v0x27cb1d0_0 .net "s1", 0 0, L_0x28caf00;  1 drivers
v0x27cb290_0 .net "s1inv", 0 0, L_0x28c95f0;  1 drivers
v0x27cb350_0 .net "s2", 0 0, L_0x28c5cc0;  1 drivers
v0x27cb410_0 .net "s2inv", 0 0, L_0x28c96b0;  1 drivers
v0x27cb4d0_0 .net "xorRes", 0 0, L_0x28c8a30;  1 drivers
S_0x27c9500 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27c9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28c8b90/d .functor XOR 1, L_0x28cab90, L_0x291bfc0, C4<0>, C4<0>;
L_0x28c8b90 .delay 1 (40,40,40) L_0x28c8b90/d;
L_0x28c8c50/d .functor XOR 1, L_0x28caa30, L_0x28c8b90, C4<0>, C4<0>;
L_0x28c8c50 .delay 1 (40,40,40) L_0x28c8c50/d;
L_0x28c8db0/d .functor XOR 1, L_0x28c8c50, L_0x28c88a0, C4<0>, C4<0>;
L_0x28c8db0 .delay 1 (40,40,40) L_0x28c8db0/d;
L_0x28c8fb0/d .functor AND 1, L_0x28caa30, L_0x28c8b90, C4<1>, C4<1>;
L_0x28c8fb0 .delay 1 (40,40,40) L_0x28c8fb0/d;
L_0x28c9220/d .functor AND 1, L_0x28c8c50, L_0x28c88a0, C4<1>, C4<1>;
L_0x28c9220 .delay 1 (40,40,40) L_0x28c9220/d;
L_0x28c9290/d .functor OR 1, L_0x28c8fb0, L_0x28c9220, C4<0>, C4<0>;
L_0x28c9290 .delay 1 (40,40,40) L_0x28c9290/d;
v0x27c9790_0 .net "AandB", 0 0, L_0x28c8fb0;  1 drivers
v0x27c9870_0 .net "BxorSub", 0 0, L_0x28c8b90;  1 drivers
v0x27c9930_0 .net "a", 0 0, L_0x28caa30;  alias, 1 drivers
v0x27c9a00_0 .net "b", 0 0, L_0x28cab90;  alias, 1 drivers
v0x27c9ac0_0 .net "carryin", 0 0, L_0x28c88a0;  alias, 1 drivers
v0x27c9bd0_0 .net "carryout", 0 0, L_0x28c9290;  alias, 1 drivers
v0x27c9c90_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27c9dc0_0 .net "res", 0 0, L_0x28c8db0;  alias, 1 drivers
v0x27c9e80_0 .net "xAorB", 0 0, L_0x28c8c50;  1 drivers
v0x27c9fd0_0 .net "xAorBandCin", 0 0, L_0x28c9220;  1 drivers
S_0x27cb6b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27c7660 .param/l "i" 0 3 165, +C4<011>;
S_0x27cb8e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27cb6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28caad0/d .functor AND 1, L_0x28cd480, L_0x28cd6f0, C4<1>, C4<1>;
L_0x28caad0 .delay 1 (40,40,40) L_0x28caad0/d;
L_0x28c8330/d .functor NAND 1, L_0x28cd480, L_0x28cd6f0, C4<1>, C4<1>;
L_0x28c8330 .delay 1 (20,20,20) L_0x28c8330/d;
L_0x28cb150/d .functor OR 1, L_0x28cd480, L_0x28cd6f0, C4<0>, C4<0>;
L_0x28cb150 .delay 1 (40,40,40) L_0x28cb150/d;
L_0x28cb340/d .functor NOR 1, L_0x28cd480, L_0x28cd6f0, C4<0>, C4<0>;
L_0x28cb340 .delay 1 (20,20,20) L_0x28cb340/d;
L_0x28cb4a0/d .functor XOR 1, L_0x28cd480, L_0x28cd6f0, C4<0>, C4<0>;
L_0x28cb4a0 .delay 1 (40,40,40) L_0x28cb4a0/d;
L_0x28cbe40/d .functor NOT 1, L_0x28cd9e0, C4<0>, C4<0>, C4<0>;
L_0x28cbe40 .delay 1 (10,10,10) L_0x28cbe40/d;
L_0x28cbfa0/d .functor NOT 1, L_0x28cd8a0, C4<0>, C4<0>, C4<0>;
L_0x28cbfa0 .delay 1 (10,10,10) L_0x28cbfa0/d;
L_0x28cc060/d .functor NOT 1, L_0x28cdb40, C4<0>, C4<0>, C4<0>;
L_0x28cc060 .delay 1 (10,10,10) L_0x28cc060/d;
L_0x28cc210/d .functor AND 1, L_0x28cb780, L_0x28cbe40, L_0x28cbfa0, L_0x28cc060;
L_0x28cc210 .delay 1 (80,80,80) L_0x28cc210/d;
L_0x28cc3c0/d .functor AND 1, L_0x28cb780, L_0x28cd9e0, L_0x28cbfa0, L_0x28cc060;
L_0x28cc3c0 .delay 1 (80,80,80) L_0x28cc3c0/d;
L_0x28cc5d0/d .functor AND 1, L_0x28cb4a0, L_0x28cbe40, L_0x28cd8a0, L_0x28cc060;
L_0x28cc5d0 .delay 1 (80,80,80) L_0x28cc5d0/d;
L_0x28cc7b0/d .functor AND 1, L_0x28cb780, L_0x28cd9e0, L_0x28cd8a0, L_0x28cc060;
L_0x28cc7b0 .delay 1 (80,80,80) L_0x28cc7b0/d;
L_0x28cc980/d .functor AND 1, L_0x28caad0, L_0x28cbe40, L_0x28cbfa0, L_0x28cdb40;
L_0x28cc980 .delay 1 (80,80,80) L_0x28cc980/d;
L_0x28ccb60/d .functor AND 1, L_0x28c8330, L_0x28cd9e0, L_0x28cbfa0, L_0x28cdb40;
L_0x28ccb60 .delay 1 (80,80,80) L_0x28ccb60/d;
L_0x28cc910/d .functor AND 1, L_0x28cb340, L_0x28cbe40, L_0x28cd8a0, L_0x28cdb40;
L_0x28cc910 .delay 1 (80,80,80) L_0x28cc910/d;
L_0x28ccef0/d .functor AND 1, L_0x28cb150, L_0x28cd9e0, L_0x28cd8a0, L_0x28cdb40;
L_0x28ccef0 .delay 1 (80,80,80) L_0x28ccef0/d;
L_0x28cd090/0/0 .functor OR 1, L_0x28cc210, L_0x28cc3c0, L_0x28cc5d0, L_0x28cc980;
L_0x28cd090/0/4 .functor OR 1, L_0x28ccb60, L_0x28cc910, L_0x28ccef0, L_0x28cc7b0;
L_0x28cd090/d .functor OR 1, L_0x28cd090/0/0, L_0x28cd090/0/4, C4<0>, C4<0>;
L_0x28cd090 .delay 1 (160,160,160) L_0x28cd090/d;
v0x27cc7e0_0 .net "a", 0 0, L_0x28cd480;  1 drivers
v0x27cc8a0_0 .net "addSub", 0 0, L_0x28cb780;  1 drivers
v0x27cc970_0 .net "andRes", 0 0, L_0x28caad0;  1 drivers
v0x27cca40_0 .net "b", 0 0, L_0x28cd6f0;  1 drivers
v0x27ccb10_0 .net "carryIn", 0 0, L_0x28cb0b0;  1 drivers
v0x27ccbb0_0 .net "carryOut", 0 0, L_0x28cbc40;  1 drivers
v0x27ccc80_0 .net "initialResult", 0 0, L_0x28cd090;  1 drivers
v0x27ccd20_0 .net "isAdd", 0 0, L_0x28cc210;  1 drivers
v0x27ccdc0_0 .net "isAnd", 0 0, L_0x28cc980;  1 drivers
v0x27ccef0_0 .net "isNand", 0 0, L_0x28ccb60;  1 drivers
v0x27ccf90_0 .net "isNor", 0 0, L_0x28cc910;  1 drivers
v0x27cd030_0 .net "isOr", 0 0, L_0x28ccef0;  1 drivers
v0x27cd0f0_0 .net "isSLT", 0 0, L_0x28cc7b0;  1 drivers
v0x27cd1b0_0 .net "isSub", 0 0, L_0x28cc3c0;  1 drivers
v0x27cd270_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cd310_0 .net "isXor", 0 0, L_0x28cc5d0;  1 drivers
v0x27cd3d0_0 .net "nandRes", 0 0, L_0x28c8330;  1 drivers
v0x27cd580_0 .net "norRes", 0 0, L_0x28cb340;  1 drivers
v0x27cd620_0 .net "orRes", 0 0, L_0x28cb150;  1 drivers
v0x27cd6c0_0 .net "s0", 0 0, L_0x28cd9e0;  1 drivers
v0x27cd760_0 .net "s0inv", 0 0, L_0x28cbe40;  1 drivers
v0x27cd820_0 .net "s1", 0 0, L_0x28cd8a0;  1 drivers
v0x27cd8e0_0 .net "s1inv", 0 0, L_0x28cbfa0;  1 drivers
v0x27cd9a0_0 .net "s2", 0 0, L_0x28cdb40;  1 drivers
v0x27cda60_0 .net "s2inv", 0 0, L_0x28cc060;  1 drivers
v0x27cdb20_0 .net "xorRes", 0 0, L_0x28cb4a0;  1 drivers
S_0x27cbbe0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27cb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28cb510/d .functor XOR 1, L_0x28cd6f0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28cb510 .delay 1 (40,40,40) L_0x28cb510/d;
L_0x28cb670/d .functor XOR 1, L_0x28cd480, L_0x28cb510, C4<0>, C4<0>;
L_0x28cb670 .delay 1 (40,40,40) L_0x28cb670/d;
L_0x28cb780/d .functor XOR 1, L_0x28cb670, L_0x28cb0b0, C4<0>, C4<0>;
L_0x28cb780 .delay 1 (40,40,40) L_0x28cb780/d;
L_0x28cb980/d .functor AND 1, L_0x28cd480, L_0x28cb510, C4<1>, C4<1>;
L_0x28cb980 .delay 1 (40,40,40) L_0x28cb980/d;
L_0x28cb1c0/d .functor AND 1, L_0x28cb670, L_0x28cb0b0, C4<1>, C4<1>;
L_0x28cb1c0 .delay 1 (40,40,40) L_0x28cb1c0/d;
L_0x28cbc40/d .functor OR 1, L_0x28cb980, L_0x28cb1c0, C4<0>, C4<0>;
L_0x28cbc40 .delay 1 (40,40,40) L_0x28cbc40/d;
v0x27cbe70_0 .net "AandB", 0 0, L_0x28cb980;  1 drivers
v0x27cbf50_0 .net "BxorSub", 0 0, L_0x28cb510;  1 drivers
v0x27cc010_0 .net "a", 0 0, L_0x28cd480;  alias, 1 drivers
v0x27cc0e0_0 .net "b", 0 0, L_0x28cd6f0;  alias, 1 drivers
v0x27cc1a0_0 .net "carryin", 0 0, L_0x28cb0b0;  alias, 1 drivers
v0x27cc2b0_0 .net "carryout", 0 0, L_0x28cbc40;  alias, 1 drivers
v0x27cc370_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cc410_0 .net "res", 0 0, L_0x28cb780;  alias, 1 drivers
v0x27cc4d0_0 .net "xAorB", 0 0, L_0x28cb670;  1 drivers
v0x27cc620_0 .net "xAorBandCin", 0 0, L_0x28cb1c0;  1 drivers
S_0x27cdd00 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27cdf10 .param/l "i" 0 3 165, +C4<0100>;
S_0x27cdfd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27cdd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28cd520/d .functor AND 1, L_0x28cff70, L_0x28d00d0, C4<1>, C4<1>;
L_0x28cd520 .delay 1 (40,40,40) L_0x28cd520/d;
L_0x28cdad0/d .functor NAND 1, L_0x28cff70, L_0x28d00d0, C4<1>, C4<1>;
L_0x28cdad0 .delay 1 (20,20,20) L_0x28cdad0/d;
L_0x28cdcb0/d .functor OR 1, L_0x28cff70, L_0x28d00d0, C4<0>, C4<0>;
L_0x28cdcb0 .delay 1 (40,40,40) L_0x28cdcb0/d;
L_0x28cdea0/d .functor NOR 1, L_0x28cff70, L_0x28d00d0, C4<0>, C4<0>;
L_0x28cdea0 .delay 1 (20,20,20) L_0x28cdea0/d;
L_0x28cdf60/d .functor XOR 1, L_0x28cff70, L_0x28d00d0, C4<0>, C4<0>;
L_0x28cdf60 .delay 1 (40,40,40) L_0x28cdf60/d;
L_0x28ce9a0/d .functor NOT 1, L_0x28d0360, C4<0>, C4<0>, C4<0>;
L_0x28ce9a0 .delay 1 (10,10,10) L_0x28ce9a0/d;
L_0x27cf5d0/d .functor NOT 1, L_0x28d0280, C4<0>, C4<0>, C4<0>;
L_0x27cf5d0 .delay 1 (10,10,10) L_0x27cf5d0/d;
L_0x28ceb50/d .functor NOT 1, L_0x28d04f0, C4<0>, C4<0>, C4<0>;
L_0x28ceb50 .delay 1 (10,10,10) L_0x28ceb50/d;
L_0x28ced00/d .functor AND 1, L_0x28ce2e0, L_0x28ce9a0, L_0x27cf5d0, L_0x28ceb50;
L_0x28ced00 .delay 1 (80,80,80) L_0x28ced00/d;
L_0x28ceeb0/d .functor AND 1, L_0x28ce2e0, L_0x28d0360, L_0x27cf5d0, L_0x28ceb50;
L_0x28ceeb0 .delay 1 (80,80,80) L_0x28ceeb0/d;
L_0x28cf0c0/d .functor AND 1, L_0x28cdf60, L_0x28ce9a0, L_0x28d0280, L_0x28ceb50;
L_0x28cf0c0 .delay 1 (80,80,80) L_0x28cf0c0/d;
L_0x28cf2a0/d .functor AND 1, L_0x28ce2e0, L_0x28d0360, L_0x28d0280, L_0x28ceb50;
L_0x28cf2a0 .delay 1 (80,80,80) L_0x28cf2a0/d;
L_0x28cf470/d .functor AND 1, L_0x28cd520, L_0x28ce9a0, L_0x27cf5d0, L_0x28d04f0;
L_0x28cf470 .delay 1 (80,80,80) L_0x28cf470/d;
L_0x28cf650/d .functor AND 1, L_0x28cdad0, L_0x28d0360, L_0x27cf5d0, L_0x28d04f0;
L_0x28cf650 .delay 1 (80,80,80) L_0x28cf650/d;
L_0x28cf400/d .functor AND 1, L_0x28cdea0, L_0x28ce9a0, L_0x28d0280, L_0x28d04f0;
L_0x28cf400 .delay 1 (80,80,80) L_0x28cf400/d;
L_0x28cf9e0/d .functor AND 1, L_0x28cdcb0, L_0x28d0360, L_0x28d0280, L_0x28d04f0;
L_0x28cf9e0 .delay 1 (80,80,80) L_0x28cf9e0/d;
L_0x28cfb80/0/0 .functor OR 1, L_0x28ced00, L_0x28ceeb0, L_0x28cf0c0, L_0x28cf470;
L_0x28cfb80/0/4 .functor OR 1, L_0x28cf650, L_0x28cf400, L_0x28cf9e0, L_0x28cf2a0;
L_0x28cfb80/d .functor OR 1, L_0x28cfb80/0/0, L_0x28cfb80/0/4, C4<0>, C4<0>;
L_0x28cfb80 .delay 1 (160,160,160) L_0x28cfb80/d;
v0x27cef30_0 .net "a", 0 0, L_0x28cff70;  1 drivers
v0x27ceff0_0 .net "addSub", 0 0, L_0x28ce2e0;  1 drivers
v0x27cf0c0_0 .net "andRes", 0 0, L_0x28cd520;  1 drivers
v0x27cf190_0 .net "b", 0 0, L_0x28d00d0;  1 drivers
v0x27cf260_0 .net "carryIn", 0 0, L_0x28cdbe0;  1 drivers
v0x27cf300_0 .net "carryOut", 0 0, L_0x28ce7a0;  1 drivers
v0x27cf3d0_0 .net "initialResult", 0 0, L_0x28cfb80;  1 drivers
v0x27cf470_0 .net "isAdd", 0 0, L_0x28ced00;  1 drivers
v0x27cf510_0 .net "isAnd", 0 0, L_0x28cf470;  1 drivers
v0x27cf640_0 .net "isNand", 0 0, L_0x28cf650;  1 drivers
v0x27cf6e0_0 .net "isNor", 0 0, L_0x28cf400;  1 drivers
v0x27cf780_0 .net "isOr", 0 0, L_0x28cf9e0;  1 drivers
v0x27cf840_0 .net "isSLT", 0 0, L_0x28cf2a0;  1 drivers
v0x27cf900_0 .net "isSub", 0 0, L_0x28ceeb0;  1 drivers
v0x27cf9c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cfa60_0 .net "isXor", 0 0, L_0x28cf0c0;  1 drivers
v0x27cfb20_0 .net "nandRes", 0 0, L_0x28cdad0;  1 drivers
v0x27cfcd0_0 .net "norRes", 0 0, L_0x28cdea0;  1 drivers
v0x27cfd70_0 .net "orRes", 0 0, L_0x28cdcb0;  1 drivers
v0x27cfe10_0 .net "s0", 0 0, L_0x28d0360;  1 drivers
v0x27cfeb0_0 .net "s0inv", 0 0, L_0x28ce9a0;  1 drivers
v0x27cff70_0 .net "s1", 0 0, L_0x28d0280;  1 drivers
v0x27d0030_0 .net "s1inv", 0 0, L_0x27cf5d0;  1 drivers
v0x27d00f0_0 .net "s2", 0 0, L_0x28d04f0;  1 drivers
v0x27d01b0_0 .net "s2inv", 0 0, L_0x28ceb50;  1 drivers
v0x27d0270_0 .net "xorRes", 0 0, L_0x28cdf60;  1 drivers
S_0x27ce2d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27cdfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28ce0c0/d .functor XOR 1, L_0x28d00d0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28ce0c0 .delay 1 (40,40,40) L_0x28ce0c0/d;
L_0x28ce180/d .functor XOR 1, L_0x28cff70, L_0x28ce0c0, C4<0>, C4<0>;
L_0x28ce180 .delay 1 (40,40,40) L_0x28ce180/d;
L_0x28ce2e0/d .functor XOR 1, L_0x28ce180, L_0x28cdbe0, C4<0>, C4<0>;
L_0x28ce2e0 .delay 1 (40,40,40) L_0x28ce2e0/d;
L_0x28ce4e0/d .functor AND 1, L_0x28cff70, L_0x28ce0c0, C4<1>, C4<1>;
L_0x28ce4e0 .delay 1 (40,40,40) L_0x28ce4e0/d;
L_0x28cdd20/d .functor AND 1, L_0x28ce180, L_0x28cdbe0, C4<1>, C4<1>;
L_0x28cdd20 .delay 1 (40,40,40) L_0x28cdd20/d;
L_0x28ce7a0/d .functor OR 1, L_0x28ce4e0, L_0x28cdd20, C4<0>, C4<0>;
L_0x28ce7a0 .delay 1 (40,40,40) L_0x28ce7a0/d;
v0x27ce560_0 .net "AandB", 0 0, L_0x28ce4e0;  1 drivers
v0x27ce640_0 .net "BxorSub", 0 0, L_0x28ce0c0;  1 drivers
v0x27ce700_0 .net "a", 0 0, L_0x28cff70;  alias, 1 drivers
v0x27ce7a0_0 .net "b", 0 0, L_0x28d00d0;  alias, 1 drivers
v0x27ce860_0 .net "carryin", 0 0, L_0x28cdbe0;  alias, 1 drivers
v0x27ce970_0 .net "carryout", 0 0, L_0x28ce7a0;  alias, 1 drivers
v0x27cea30_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cebe0_0 .net "res", 0 0, L_0x28ce2e0;  alias, 1 drivers
v0x27cec80_0 .net "xAorB", 0 0, L_0x28ce180;  1 drivers
v0x27cedb0_0 .net "xAorBandCin", 0 0, L_0x28cdd20;  1 drivers
S_0x27d0450 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27d0610 .param/l "i" 0 3 165, +C4<0101>;
S_0x27d06d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27d0450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28d0010/d .functor AND 1, L_0x28d29a0, L_0x28d2b00, C4<1>, C4<1>;
L_0x28d0010 .delay 1 (40,40,40) L_0x28d0010/d;
L_0x28cf840/d .functor NAND 1, L_0x28d29a0, L_0x28d2b00, C4<1>, C4<1>;
L_0x28cf840 .delay 1 (20,20,20) L_0x28cf840/d;
L_0x28d06e0/d .functor OR 1, L_0x28d29a0, L_0x28d2b00, C4<0>, C4<0>;
L_0x28d06e0 .delay 1 (40,40,40) L_0x28d06e0/d;
L_0x28d08d0/d .functor NOR 1, L_0x28d29a0, L_0x28d2b00, C4<0>, C4<0>;
L_0x28d08d0 .delay 1 (20,20,20) L_0x28d08d0/d;
L_0x28d0990/d .functor XOR 1, L_0x28d29a0, L_0x28d2b00, C4<0>, C4<0>;
L_0x28d0990 .delay 1 (40,40,40) L_0x28d0990/d;
L_0x28d13d0/d .functor NOT 1, L_0x28d2dc0, C4<0>, C4<0>, C4<0>;
L_0x28d13d0 .delay 1 (10,10,10) L_0x28d13d0/d;
L_0x27d1c70/d .functor NOT 1, L_0x28cafa0, C4<0>, C4<0>, C4<0>;
L_0x27d1c70 .delay 1 (10,10,10) L_0x27d1c70/d;
L_0x28d1580/d .functor NOT 1, L_0x28d2cb0, C4<0>, C4<0>, C4<0>;
L_0x28d1580 .delay 1 (10,10,10) L_0x28d1580/d;
L_0x28d1730/d .functor AND 1, L_0x28d0d10, L_0x28d13d0, L_0x27d1c70, L_0x28d1580;
L_0x28d1730 .delay 1 (80,80,80) L_0x28d1730/d;
L_0x28d18e0/d .functor AND 1, L_0x28d0d10, L_0x28d2dc0, L_0x27d1c70, L_0x28d1580;
L_0x28d18e0 .delay 1 (80,80,80) L_0x28d18e0/d;
L_0x28d1af0/d .functor AND 1, L_0x28d0990, L_0x28d13d0, L_0x28cafa0, L_0x28d1580;
L_0x28d1af0 .delay 1 (80,80,80) L_0x28d1af0/d;
L_0x28d1cd0/d .functor AND 1, L_0x28d0d10, L_0x28d2dc0, L_0x28cafa0, L_0x28d1580;
L_0x28d1cd0 .delay 1 (80,80,80) L_0x28d1cd0/d;
L_0x28d1ea0/d .functor AND 1, L_0x28d0010, L_0x28d13d0, L_0x27d1c70, L_0x28d2cb0;
L_0x28d1ea0 .delay 1 (80,80,80) L_0x28d1ea0/d;
L_0x28d2080/d .functor AND 1, L_0x28cf840, L_0x28d2dc0, L_0x27d1c70, L_0x28d2cb0;
L_0x28d2080 .delay 1 (80,80,80) L_0x28d2080/d;
L_0x28d1e30/d .functor AND 1, L_0x28d08d0, L_0x28d13d0, L_0x28cafa0, L_0x28d2cb0;
L_0x28d1e30 .delay 1 (80,80,80) L_0x28d1e30/d;
L_0x28d2410/d .functor AND 1, L_0x28d06e0, L_0x28d2dc0, L_0x28cafa0, L_0x28d2cb0;
L_0x28d2410 .delay 1 (80,80,80) L_0x28d2410/d;
L_0x28d25b0/0/0 .functor OR 1, L_0x28d1730, L_0x28d18e0, L_0x28d1af0, L_0x28d1ea0;
L_0x28d25b0/0/4 .functor OR 1, L_0x28d2080, L_0x28d1e30, L_0x28d2410, L_0x28d1cd0;
L_0x28d25b0/d .functor OR 1, L_0x28d25b0/0/0, L_0x28d25b0/0/4, C4<0>, C4<0>;
L_0x28d25b0 .delay 1 (160,160,160) L_0x28d25b0/d;
v0x27d15d0_0 .net "a", 0 0, L_0x28d29a0;  1 drivers
v0x27d1690_0 .net "addSub", 0 0, L_0x28d0d10;  1 drivers
v0x27d1760_0 .net "andRes", 0 0, L_0x28d0010;  1 drivers
v0x27d1830_0 .net "b", 0 0, L_0x28d2b00;  1 drivers
v0x27d1900_0 .net "carryIn", 0 0, L_0x28d0590;  1 drivers
v0x27d19a0_0 .net "carryOut", 0 0, L_0x28d11d0;  1 drivers
v0x27d1a70_0 .net "initialResult", 0 0, L_0x28d25b0;  1 drivers
v0x27d1b10_0 .net "isAdd", 0 0, L_0x28d1730;  1 drivers
v0x27d1bb0_0 .net "isAnd", 0 0, L_0x28d1ea0;  1 drivers
v0x27d1ce0_0 .net "isNand", 0 0, L_0x28d2080;  1 drivers
v0x27d1d80_0 .net "isNor", 0 0, L_0x28d1e30;  1 drivers
v0x27d1e20_0 .net "isOr", 0 0, L_0x28d2410;  1 drivers
v0x27d1ee0_0 .net "isSLT", 0 0, L_0x28d1cd0;  1 drivers
v0x27d1fa0_0 .net "isSub", 0 0, L_0x28d18e0;  1 drivers
v0x27d2060_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d2100_0 .net "isXor", 0 0, L_0x28d1af0;  1 drivers
v0x27d21c0_0 .net "nandRes", 0 0, L_0x28cf840;  1 drivers
v0x27d2370_0 .net "norRes", 0 0, L_0x28d08d0;  1 drivers
v0x27d2410_0 .net "orRes", 0 0, L_0x28d06e0;  1 drivers
v0x27d24b0_0 .net "s0", 0 0, L_0x28d2dc0;  1 drivers
v0x27d2550_0 .net "s0inv", 0 0, L_0x28d13d0;  1 drivers
v0x27d2610_0 .net "s1", 0 0, L_0x28cafa0;  1 drivers
v0x27d26d0_0 .net "s1inv", 0 0, L_0x27d1c70;  1 drivers
v0x27d2790_0 .net "s2", 0 0, L_0x28d2cb0;  1 drivers
v0x27d2850_0 .net "s2inv", 0 0, L_0x28d1580;  1 drivers
v0x27d2910_0 .net "xorRes", 0 0, L_0x28d0990;  1 drivers
S_0x27d09d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27d06d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28d0af0/d .functor XOR 1, L_0x28d2b00, L_0x291bfc0, C4<0>, C4<0>;
L_0x28d0af0 .delay 1 (40,40,40) L_0x28d0af0/d;
L_0x28d0bb0/d .functor XOR 1, L_0x28d29a0, L_0x28d0af0, C4<0>, C4<0>;
L_0x28d0bb0 .delay 1 (40,40,40) L_0x28d0bb0/d;
L_0x28d0d10/d .functor XOR 1, L_0x28d0bb0, L_0x28d0590, C4<0>, C4<0>;
L_0x28d0d10 .delay 1 (40,40,40) L_0x28d0d10/d;
L_0x28d0f10/d .functor AND 1, L_0x28d29a0, L_0x28d0af0, C4<1>, C4<1>;
L_0x28d0f10 .delay 1 (40,40,40) L_0x28d0f10/d;
L_0x28d0750/d .functor AND 1, L_0x28d0bb0, L_0x28d0590, C4<1>, C4<1>;
L_0x28d0750 .delay 1 (40,40,40) L_0x28d0750/d;
L_0x28d11d0/d .functor OR 1, L_0x28d0f10, L_0x28d0750, C4<0>, C4<0>;
L_0x28d11d0 .delay 1 (40,40,40) L_0x28d11d0/d;
v0x27d0c60_0 .net "AandB", 0 0, L_0x28d0f10;  1 drivers
v0x27d0d40_0 .net "BxorSub", 0 0, L_0x28d0af0;  1 drivers
v0x27d0e00_0 .net "a", 0 0, L_0x28d29a0;  alias, 1 drivers
v0x27d0ed0_0 .net "b", 0 0, L_0x28d2b00;  alias, 1 drivers
v0x27d0f90_0 .net "carryin", 0 0, L_0x28d0590;  alias, 1 drivers
v0x27d10a0_0 .net "carryout", 0 0, L_0x28d11d0;  alias, 1 drivers
v0x27d1160_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d1200_0 .net "res", 0 0, L_0x28d0d10;  alias, 1 drivers
v0x27d12c0_0 .net "xAorB", 0 0, L_0x28d0bb0;  1 drivers
v0x27d1410_0 .net "xAorBandCin", 0 0, L_0x28d0750;  1 drivers
S_0x27d2af0 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27d2cb0 .param/l "i" 0 3 165, +C4<0110>;
S_0x27d2d70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27d2af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28d2a40/d .functor AND 1, L_0x28d5520, L_0x28d5680, C4<1>, C4<1>;
L_0x28d2a40 .delay 1 (40,40,40) L_0x28d2a40/d;
L_0x28d2270/d .functor NAND 1, L_0x28d5520, L_0x28d5680, C4<1>, C4<1>;
L_0x28d2270 .delay 1 (20,20,20) L_0x28d2270/d;
L_0x28d31f0/d .functor OR 1, L_0x28d5520, L_0x28d5680, C4<0>, C4<0>;
L_0x28d31f0 .delay 1 (40,40,40) L_0x28d31f0/d;
L_0x28d33e0/d .functor NOR 1, L_0x28d5520, L_0x28d5680, C4<0>, C4<0>;
L_0x28d33e0 .delay 1 (20,20,20) L_0x28d33e0/d;
L_0x28d3540/d .functor XOR 1, L_0x28d5520, L_0x28d5680, C4<0>, C4<0>;
L_0x28d3540 .delay 1 (40,40,40) L_0x28d3540/d;
L_0x28d3ee0/d .functor NOT 1, L_0x28d5970, C4<0>, C4<0>, C4<0>;
L_0x28d3ee0 .delay 1 (10,10,10) L_0x28d3ee0/d;
L_0x28d4040/d .functor NOT 1, L_0x28d5830, C4<0>, C4<0>, C4<0>;
L_0x28d4040 .delay 1 (10,10,10) L_0x28d4040/d;
L_0x28d4100/d .functor NOT 1, L_0x28d58d0, C4<0>, C4<0>, C4<0>;
L_0x28d4100 .delay 1 (10,10,10) L_0x28d4100/d;
L_0x28d42b0/d .functor AND 1, L_0x28d3820, L_0x28d3ee0, L_0x28d4040, L_0x28d4100;
L_0x28d42b0 .delay 1 (80,80,80) L_0x28d42b0/d;
L_0x28d4460/d .functor AND 1, L_0x28d3820, L_0x28d5970, L_0x28d4040, L_0x28d4100;
L_0x28d4460 .delay 1 (80,80,80) L_0x28d4460/d;
L_0x28d4670/d .functor AND 1, L_0x28d3540, L_0x28d3ee0, L_0x28d5830, L_0x28d4100;
L_0x28d4670 .delay 1 (80,80,80) L_0x28d4670/d;
L_0x28d4850/d .functor AND 1, L_0x28d3820, L_0x28d5970, L_0x28d5830, L_0x28d4100;
L_0x28d4850 .delay 1 (80,80,80) L_0x28d4850/d;
L_0x28d4a20/d .functor AND 1, L_0x28d2a40, L_0x28d3ee0, L_0x28d4040, L_0x28d58d0;
L_0x28d4a20 .delay 1 (80,80,80) L_0x28d4a20/d;
L_0x28d4c00/d .functor AND 1, L_0x28d2270, L_0x28d5970, L_0x28d4040, L_0x28d58d0;
L_0x28d4c00 .delay 1 (80,80,80) L_0x28d4c00/d;
L_0x28d49b0/d .functor AND 1, L_0x28d33e0, L_0x28d3ee0, L_0x28d5830, L_0x28d58d0;
L_0x28d49b0 .delay 1 (80,80,80) L_0x28d49b0/d;
L_0x28d4f90/d .functor AND 1, L_0x28d31f0, L_0x28d5970, L_0x28d5830, L_0x28d58d0;
L_0x28d4f90 .delay 1 (80,80,80) L_0x28d4f90/d;
L_0x28d5130/0/0 .functor OR 1, L_0x28d42b0, L_0x28d4460, L_0x28d4670, L_0x28d4a20;
L_0x28d5130/0/4 .functor OR 1, L_0x28d4c00, L_0x28d49b0, L_0x28d4f90, L_0x28d4850;
L_0x28d5130/d .functor OR 1, L_0x28d5130/0/0, L_0x28d5130/0/4, C4<0>, C4<0>;
L_0x28d5130 .delay 1 (160,160,160) L_0x28d5130/d;
v0x27d3c70_0 .net "a", 0 0, L_0x28d5520;  1 drivers
v0x27d3d30_0 .net "addSub", 0 0, L_0x28d3820;  1 drivers
v0x27d3e00_0 .net "andRes", 0 0, L_0x28d2a40;  1 drivers
v0x27d3ed0_0 .net "b", 0 0, L_0x28d5680;  1 drivers
v0x27d3fa0_0 .net "carryIn", 0 0, L_0x28d3070;  1 drivers
v0x27d4040_0 .net "carryOut", 0 0, L_0x28d3ce0;  1 drivers
v0x27d4110_0 .net "initialResult", 0 0, L_0x28d5130;  1 drivers
v0x27d41b0_0 .net "isAdd", 0 0, L_0x28d42b0;  1 drivers
v0x27d4250_0 .net "isAnd", 0 0, L_0x28d4a20;  1 drivers
v0x27d4380_0 .net "isNand", 0 0, L_0x28d4c00;  1 drivers
v0x27d4420_0 .net "isNor", 0 0, L_0x28d49b0;  1 drivers
v0x27d44c0_0 .net "isOr", 0 0, L_0x28d4f90;  1 drivers
v0x27d4580_0 .net "isSLT", 0 0, L_0x28d4850;  1 drivers
v0x27d4640_0 .net "isSub", 0 0, L_0x28d4460;  1 drivers
v0x27d4700_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d47a0_0 .net "isXor", 0 0, L_0x28d4670;  1 drivers
v0x27d4860_0 .net "nandRes", 0 0, L_0x28d2270;  1 drivers
v0x27d4a10_0 .net "norRes", 0 0, L_0x28d33e0;  1 drivers
v0x27d4ab0_0 .net "orRes", 0 0, L_0x28d31f0;  1 drivers
v0x27d4b50_0 .net "s0", 0 0, L_0x28d5970;  1 drivers
v0x27d4bf0_0 .net "s0inv", 0 0, L_0x28d3ee0;  1 drivers
v0x27d4cb0_0 .net "s1", 0 0, L_0x28d5830;  1 drivers
v0x27d4d70_0 .net "s1inv", 0 0, L_0x28d4040;  1 drivers
v0x27d4e30_0 .net "s2", 0 0, L_0x28d58d0;  1 drivers
v0x27d4ef0_0 .net "s2inv", 0 0, L_0x28d4100;  1 drivers
v0x27d4fb0_0 .net "xorRes", 0 0, L_0x28d3540;  1 drivers
S_0x27d3070 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27d2d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28d35b0/d .functor XOR 1, L_0x28d5680, L_0x291bfc0, C4<0>, C4<0>;
L_0x28d35b0 .delay 1 (40,40,40) L_0x28d35b0/d;
L_0x28d3710/d .functor XOR 1, L_0x28d5520, L_0x28d35b0, C4<0>, C4<0>;
L_0x28d3710 .delay 1 (40,40,40) L_0x28d3710/d;
L_0x28d3820/d .functor XOR 1, L_0x28d3710, L_0x28d3070, C4<0>, C4<0>;
L_0x28d3820 .delay 1 (40,40,40) L_0x28d3820/d;
L_0x28d3a20/d .functor AND 1, L_0x28d5520, L_0x28d35b0, C4<1>, C4<1>;
L_0x28d3a20 .delay 1 (40,40,40) L_0x28d3a20/d;
L_0x28d3260/d .functor AND 1, L_0x28d3710, L_0x28d3070, C4<1>, C4<1>;
L_0x28d3260 .delay 1 (40,40,40) L_0x28d3260/d;
L_0x28d3ce0/d .functor OR 1, L_0x28d3a20, L_0x28d3260, C4<0>, C4<0>;
L_0x28d3ce0 .delay 1 (40,40,40) L_0x28d3ce0/d;
v0x27d3300_0 .net "AandB", 0 0, L_0x28d3a20;  1 drivers
v0x27d33e0_0 .net "BxorSub", 0 0, L_0x28d35b0;  1 drivers
v0x27d34a0_0 .net "a", 0 0, L_0x28d5520;  alias, 1 drivers
v0x27d3570_0 .net "b", 0 0, L_0x28d5680;  alias, 1 drivers
v0x27d3630_0 .net "carryin", 0 0, L_0x28d3070;  alias, 1 drivers
v0x27d3740_0 .net "carryout", 0 0, L_0x28d3ce0;  alias, 1 drivers
v0x27d3800_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d38a0_0 .net "res", 0 0, L_0x28d3820;  alias, 1 drivers
v0x27d3960_0 .net "xAorB", 0 0, L_0x28d3710;  1 drivers
v0x27d3ab0_0 .net "xAorBandCin", 0 0, L_0x28d3260;  1 drivers
S_0x27d5190 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27d5350 .param/l "i" 0 3 165, +C4<0111>;
S_0x27d5410 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27d5190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28d55c0/d .functor AND 1, L_0x28d7f50, L_0x28d80b0, C4<1>, C4<1>;
L_0x28d55c0 .delay 1 (40,40,40) L_0x28d55c0/d;
L_0x28d5bc0/d .functor NAND 1, L_0x28d7f50, L_0x28d80b0, C4<1>, C4<1>;
L_0x28d5bc0 .delay 1 (20,20,20) L_0x28d5bc0/d;
L_0x28d4df0/d .functor OR 1, L_0x28d7f50, L_0x28d80b0, C4<0>, C4<0>;
L_0x28d4df0 .delay 1 (40,40,40) L_0x28d4df0/d;
L_0x28d5e40/d .functor NOR 1, L_0x28d7f50, L_0x28d80b0, C4<0>, C4<0>;
L_0x28d5e40 .delay 1 (20,20,20) L_0x28d5e40/d;
L_0x28d5f00/d .functor XOR 1, L_0x28d7f50, L_0x28d80b0, C4<0>, C4<0>;
L_0x28d5f00 .delay 1 (40,40,40) L_0x28d5f00/d;
L_0x28d6910/d .functor NOT 1, L_0x28d84e0, C4<0>, C4<0>, C4<0>;
L_0x28d6910 .delay 1 (10,10,10) L_0x28d6910/d;
L_0x28d6a70/d .functor NOT 1, L_0x28d8370, C4<0>, C4<0>, C4<0>;
L_0x28d6a70 .delay 1 (10,10,10) L_0x28d6a70/d;
L_0x28d6b30/d .functor NOT 1, L_0x28d8410, C4<0>, C4<0>, C4<0>;
L_0x28d6b30 .delay 1 (10,10,10) L_0x28d6b30/d;
L_0x28d6ce0/d .functor AND 1, L_0x28d6230, L_0x28d6910, L_0x28d6a70, L_0x28d6b30;
L_0x28d6ce0 .delay 1 (80,80,80) L_0x28d6ce0/d;
L_0x28d6e90/d .functor AND 1, L_0x28d6230, L_0x28d84e0, L_0x28d6a70, L_0x28d6b30;
L_0x28d6e90 .delay 1 (80,80,80) L_0x28d6e90/d;
L_0x28d70a0/d .functor AND 1, L_0x28d5f00, L_0x28d6910, L_0x28d8370, L_0x28d6b30;
L_0x28d70a0 .delay 1 (80,80,80) L_0x28d70a0/d;
L_0x28d7280/d .functor AND 1, L_0x28d6230, L_0x28d84e0, L_0x28d8370, L_0x28d6b30;
L_0x28d7280 .delay 1 (80,80,80) L_0x28d7280/d;
L_0x28d7450/d .functor AND 1, L_0x28d55c0, L_0x28d6910, L_0x28d6a70, L_0x28d8410;
L_0x28d7450 .delay 1 (80,80,80) L_0x28d7450/d;
L_0x28d7630/d .functor AND 1, L_0x28d5bc0, L_0x28d84e0, L_0x28d6a70, L_0x28d8410;
L_0x28d7630 .delay 1 (80,80,80) L_0x28d7630/d;
L_0x28d73e0/d .functor AND 1, L_0x28d5e40, L_0x28d6910, L_0x28d8370, L_0x28d8410;
L_0x28d73e0 .delay 1 (80,80,80) L_0x28d73e0/d;
L_0x28d79c0/d .functor AND 1, L_0x28d4df0, L_0x28d84e0, L_0x28d8370, L_0x28d8410;
L_0x28d79c0 .delay 1 (80,80,80) L_0x28d79c0/d;
L_0x28d7b60/0/0 .functor OR 1, L_0x28d6ce0, L_0x28d6e90, L_0x28d70a0, L_0x28d7450;
L_0x28d7b60/0/4 .functor OR 1, L_0x28d7630, L_0x28d73e0, L_0x28d79c0, L_0x28d7280;
L_0x28d7b60/d .functor OR 1, L_0x28d7b60/0/0, L_0x28d7b60/0/4, C4<0>, C4<0>;
L_0x28d7b60 .delay 1 (160,160,160) L_0x28d7b60/d;
v0x27d6310_0 .net "a", 0 0, L_0x28d7f50;  1 drivers
v0x27d63d0_0 .net "addSub", 0 0, L_0x28d6230;  1 drivers
v0x27d64a0_0 .net "andRes", 0 0, L_0x28d55c0;  1 drivers
v0x27d6570_0 .net "b", 0 0, L_0x28d80b0;  1 drivers
v0x27d6640_0 .net "carryIn", 0 0, L_0x28d5d70;  1 drivers
v0x27d66e0_0 .net "carryOut", 0 0, L_0x28d6710;  1 drivers
v0x27d67b0_0 .net "initialResult", 0 0, L_0x28d7b60;  1 drivers
v0x27d6850_0 .net "isAdd", 0 0, L_0x28d6ce0;  1 drivers
v0x27d68f0_0 .net "isAnd", 0 0, L_0x28d7450;  1 drivers
v0x27d6a20_0 .net "isNand", 0 0, L_0x28d7630;  1 drivers
v0x27d6ac0_0 .net "isNor", 0 0, L_0x28d73e0;  1 drivers
v0x27d6b60_0 .net "isOr", 0 0, L_0x28d79c0;  1 drivers
v0x27d6c20_0 .net "isSLT", 0 0, L_0x28d7280;  1 drivers
v0x27d6ce0_0 .net "isSub", 0 0, L_0x28d6e90;  1 drivers
v0x27d6da0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d6e40_0 .net "isXor", 0 0, L_0x28d70a0;  1 drivers
v0x27d6f00_0 .net "nandRes", 0 0, L_0x28d5bc0;  1 drivers
v0x27d70b0_0 .net "norRes", 0 0, L_0x28d5e40;  1 drivers
v0x27d7150_0 .net "orRes", 0 0, L_0x28d4df0;  1 drivers
v0x27d71f0_0 .net "s0", 0 0, L_0x28d84e0;  1 drivers
v0x27d7290_0 .net "s0inv", 0 0, L_0x28d6910;  1 drivers
v0x27d7350_0 .net "s1", 0 0, L_0x28d8370;  1 drivers
v0x27d7410_0 .net "s1inv", 0 0, L_0x28d6a70;  1 drivers
v0x27d74d0_0 .net "s2", 0 0, L_0x28d8410;  1 drivers
v0x27d7590_0 .net "s2inv", 0 0, L_0x28d6b30;  1 drivers
v0x27d7650_0 .net "xorRes", 0 0, L_0x28d5f00;  1 drivers
S_0x27d5710 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27d5410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28d6060/d .functor XOR 1, L_0x28d80b0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28d6060 .delay 1 (40,40,40) L_0x28d6060/d;
L_0x28d60d0/d .functor XOR 1, L_0x28d7f50, L_0x28d6060, C4<0>, C4<0>;
L_0x28d60d0 .delay 1 (40,40,40) L_0x28d60d0/d;
L_0x28d6230/d .functor XOR 1, L_0x28d60d0, L_0x28d5d70, C4<0>, C4<0>;
L_0x28d6230 .delay 1 (40,40,40) L_0x28d6230/d;
L_0x28d6430/d .functor AND 1, L_0x28d7f50, L_0x28d6060, C4<1>, C4<1>;
L_0x28d6430 .delay 1 (40,40,40) L_0x28d6430/d;
L_0x28d66a0/d .functor AND 1, L_0x28d60d0, L_0x28d5d70, C4<1>, C4<1>;
L_0x28d66a0 .delay 1 (40,40,40) L_0x28d66a0/d;
L_0x28d6710/d .functor OR 1, L_0x28d6430, L_0x28d66a0, C4<0>, C4<0>;
L_0x28d6710 .delay 1 (40,40,40) L_0x28d6710/d;
v0x27d59a0_0 .net "AandB", 0 0, L_0x28d6430;  1 drivers
v0x27d5a80_0 .net "BxorSub", 0 0, L_0x28d6060;  1 drivers
v0x27d5b40_0 .net "a", 0 0, L_0x28d7f50;  alias, 1 drivers
v0x27d5c10_0 .net "b", 0 0, L_0x28d80b0;  alias, 1 drivers
v0x27d5cd0_0 .net "carryin", 0 0, L_0x28d5d70;  alias, 1 drivers
v0x27d5de0_0 .net "carryout", 0 0, L_0x28d6710;  alias, 1 drivers
v0x27d5ea0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d5f40_0 .net "res", 0 0, L_0x28d6230;  alias, 1 drivers
v0x27d6000_0 .net "xAorB", 0 0, L_0x28d60d0;  1 drivers
v0x27d6150_0 .net "xAorBandCin", 0 0, L_0x28d66a0;  1 drivers
S_0x27d7830 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27cdec0 .param/l "i" 0 3 165, +C4<01000>;
S_0x27d7af0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27d7830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28d7ff0/d .functor AND 1, L_0x28daaa0, L_0x28dac00, C4<1>, C4<1>;
L_0x28d7ff0 .delay 1 (40,40,40) L_0x28d7ff0/d;
L_0x28d8710/d .functor NAND 1, L_0x28daaa0, L_0x28dac00, C4<1>, C4<1>;
L_0x28d8710 .delay 1 (20,20,20) L_0x28d8710/d;
L_0x28d7820/d .functor OR 1, L_0x28daaa0, L_0x28dac00, C4<0>, C4<0>;
L_0x28d7820 .delay 1 (40,40,40) L_0x28d7820/d;
L_0x28d8990/d .functor NOR 1, L_0x28daaa0, L_0x28dac00, C4<0>, C4<0>;
L_0x28d8990 .delay 1 (20,20,20) L_0x28d8990/d;
L_0x28d8a50/d .functor XOR 1, L_0x28daaa0, L_0x28dac00, C4<0>, C4<0>;
L_0x28d8a50 .delay 1 (40,40,40) L_0x28d8a50/d;
L_0x28d9460/d .functor NOT 1, L_0x28d8610, C4<0>, C4<0>, C4<0>;
L_0x28d9460 .delay 1 (10,10,10) L_0x28d9460/d;
L_0x28d95c0/d .functor NOT 1, L_0x28daf60, C4<0>, C4<0>, C4<0>;
L_0x28d95c0 .delay 1 (10,10,10) L_0x28d95c0/d;
L_0x28d9680/d .functor NOT 1, L_0x28db000, C4<0>, C4<0>, C4<0>;
L_0x28d9680 .delay 1 (10,10,10) L_0x28d9680/d;
L_0x28d9830/d .functor AND 1, L_0x28d8d80, L_0x28d9460, L_0x28d95c0, L_0x28d9680;
L_0x28d9830 .delay 1 (80,80,80) L_0x28d9830/d;
L_0x28d99e0/d .functor AND 1, L_0x28d8d80, L_0x28d8610, L_0x28d95c0, L_0x28d9680;
L_0x28d99e0 .delay 1 (80,80,80) L_0x28d99e0/d;
L_0x28d9bf0/d .functor AND 1, L_0x28d8a50, L_0x28d9460, L_0x28daf60, L_0x28d9680;
L_0x28d9bf0 .delay 1 (80,80,80) L_0x28d9bf0/d;
L_0x28d9dd0/d .functor AND 1, L_0x28d8d80, L_0x28d8610, L_0x28daf60, L_0x28d9680;
L_0x28d9dd0 .delay 1 (80,80,80) L_0x28d9dd0/d;
L_0x28d9fa0/d .functor AND 1, L_0x28d7ff0, L_0x28d9460, L_0x28d95c0, L_0x28db000;
L_0x28d9fa0 .delay 1 (80,80,80) L_0x28d9fa0/d;
L_0x28da180/d .functor AND 1, L_0x28d8710, L_0x28d8610, L_0x28d95c0, L_0x28db000;
L_0x28da180 .delay 1 (80,80,80) L_0x28da180/d;
L_0x28d9f30/d .functor AND 1, L_0x28d8990, L_0x28d9460, L_0x28daf60, L_0x28db000;
L_0x28d9f30 .delay 1 (80,80,80) L_0x28d9f30/d;
L_0x28da510/d .functor AND 1, L_0x28d7820, L_0x28d8610, L_0x28daf60, L_0x28db000;
L_0x28da510 .delay 1 (80,80,80) L_0x28da510/d;
L_0x28da6b0/0/0 .functor OR 1, L_0x28d9830, L_0x28d99e0, L_0x28d9bf0, L_0x28d9fa0;
L_0x28da6b0/0/4 .functor OR 1, L_0x28da180, L_0x28d9f30, L_0x28da510, L_0x28d9dd0;
L_0x28da6b0/d .functor OR 1, L_0x28da6b0/0/0, L_0x28da6b0/0/4, C4<0>, C4<0>;
L_0x28da6b0 .delay 1 (160,160,160) L_0x28da6b0/d;
v0x27d8b00_0 .net "a", 0 0, L_0x28daaa0;  1 drivers
v0x27d8bc0_0 .net "addSub", 0 0, L_0x28d8d80;  1 drivers
v0x27d8c90_0 .net "andRes", 0 0, L_0x28d7ff0;  1 drivers
v0x27d8d60_0 .net "b", 0 0, L_0x28dac00;  1 drivers
v0x27d8e30_0 .net "carryIn", 0 0, L_0x28d88c0;  1 drivers
v0x27d8ed0_0 .net "carryOut", 0 0, L_0x28d9260;  1 drivers
v0x27d8fa0_0 .net "initialResult", 0 0, L_0x28da6b0;  1 drivers
v0x27d9040_0 .net "isAdd", 0 0, L_0x28d9830;  1 drivers
v0x27d90e0_0 .net "isAnd", 0 0, L_0x28d9fa0;  1 drivers
v0x27d9210_0 .net "isNand", 0 0, L_0x28da180;  1 drivers
v0x27d92b0_0 .net "isNor", 0 0, L_0x28d9f30;  1 drivers
v0x27d9350_0 .net "isOr", 0 0, L_0x28da510;  1 drivers
v0x27d9410_0 .net "isSLT", 0 0, L_0x28d9dd0;  1 drivers
v0x27d94d0_0 .net "isSub", 0 0, L_0x28d99e0;  1 drivers
v0x27d9590_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d9630_0 .net "isXor", 0 0, L_0x28d9bf0;  1 drivers
v0x27d96f0_0 .net "nandRes", 0 0, L_0x28d8710;  1 drivers
v0x27d98a0_0 .net "norRes", 0 0, L_0x28d8990;  1 drivers
v0x27d9940_0 .net "orRes", 0 0, L_0x28d7820;  1 drivers
v0x27d99e0_0 .net "s0", 0 0, L_0x28d8610;  1 drivers
v0x27d9a80_0 .net "s0inv", 0 0, L_0x28d9460;  1 drivers
v0x27d9b40_0 .net "s1", 0 0, L_0x28daf60;  1 drivers
v0x27d9c00_0 .net "s1inv", 0 0, L_0x28d95c0;  1 drivers
v0x27d9cc0_0 .net "s2", 0 0, L_0x28db000;  1 drivers
v0x27d9d80_0 .net "s2inv", 0 0, L_0x28d9680;  1 drivers
v0x27d9e40_0 .net "xorRes", 0 0, L_0x28d8a50;  1 drivers
S_0x27d7df0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27d7af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28d8bb0/d .functor XOR 1, L_0x28dac00, L_0x291bfc0, C4<0>, C4<0>;
L_0x28d8bb0 .delay 1 (40,40,40) L_0x28d8bb0/d;
L_0x28d8c20/d .functor XOR 1, L_0x28daaa0, L_0x28d8bb0, C4<0>, C4<0>;
L_0x28d8c20 .delay 1 (40,40,40) L_0x28d8c20/d;
L_0x28d8d80/d .functor XOR 1, L_0x28d8c20, L_0x28d88c0, C4<0>, C4<0>;
L_0x28d8d80 .delay 1 (40,40,40) L_0x28d8d80/d;
L_0x28d8f80/d .functor AND 1, L_0x28daaa0, L_0x28d8bb0, C4<1>, C4<1>;
L_0x28d8f80 .delay 1 (40,40,40) L_0x28d8f80/d;
L_0x28d91f0/d .functor AND 1, L_0x28d8c20, L_0x28d88c0, C4<1>, C4<1>;
L_0x28d91f0 .delay 1 (40,40,40) L_0x28d91f0/d;
L_0x28d9260/d .functor OR 1, L_0x28d8f80, L_0x28d91f0, C4<0>, C4<0>;
L_0x28d9260 .delay 1 (40,40,40) L_0x28d9260/d;
v0x27d8080_0 .net "AandB", 0 0, L_0x28d8f80;  1 drivers
v0x27d8160_0 .net "BxorSub", 0 0, L_0x28d8bb0;  1 drivers
v0x27d8220_0 .net "a", 0 0, L_0x28daaa0;  alias, 1 drivers
v0x27d82f0_0 .net "b", 0 0, L_0x28dac00;  alias, 1 drivers
v0x27d83b0_0 .net "carryin", 0 0, L_0x28d88c0;  alias, 1 drivers
v0x27d84c0_0 .net "carryout", 0 0, L_0x28d9260;  alias, 1 drivers
v0x27d8580_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27cead0_0 .net "res", 0 0, L_0x28d8d80;  alias, 1 drivers
v0x27d8830_0 .net "xAorB", 0 0, L_0x28d8c20;  1 drivers
v0x27d8960_0 .net "xAorBandCin", 0 0, L_0x28d91f0;  1 drivers
S_0x27da020 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27da1e0 .param/l "i" 0 3 165, +C4<01001>;
S_0x27da2a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27da020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28dab40/d .functor AND 1, L_0x28dd530, L_0x28dd690, C4<1>, C4<1>;
L_0x28dab40 .delay 1 (40,40,40) L_0x28dab40/d;
L_0x28dae00/d .functor NAND 1, L_0x28dd530, L_0x28dd690, C4<1>, C4<1>;
L_0x28dae00 .delay 1 (20,20,20) L_0x28dae00/d;
L_0x28da370/d .functor OR 1, L_0x28dd530, L_0x28dd690, C4<0>, C4<0>;
L_0x28da370 .delay 1 (40,40,40) L_0x28da370/d;
L_0x28db380/d .functor NOR 1, L_0x28dd530, L_0x28dd690, C4<0>, C4<0>;
L_0x28db380 .delay 1 (20,20,20) L_0x28db380/d;
L_0x28db4e0/d .functor XOR 1, L_0x28dd530, L_0x28dd690, C4<0>, C4<0>;
L_0x28db4e0 .delay 1 (40,40,40) L_0x28db4e0/d;
L_0x28dbea0/d .functor NOT 1, L_0x28db130, C4<0>, C4<0>, C4<0>;
L_0x28dbea0 .delay 1 (10,10,10) L_0x28dbea0/d;
L_0x28dc000/d .functor NOT 1, L_0x28dda20, C4<0>, C4<0>, C4<0>;
L_0x28dc000 .delay 1 (10,10,10) L_0x28dc000/d;
L_0x28dc0c0/d .functor NOT 1, L_0x28ddac0, C4<0>, C4<0>, C4<0>;
L_0x28dc0c0 .delay 1 (10,10,10) L_0x28dc0c0/d;
L_0x28dc270/d .functor AND 1, L_0x28db7c0, L_0x28dbea0, L_0x28dc000, L_0x28dc0c0;
L_0x28dc270 .delay 1 (80,80,80) L_0x28dc270/d;
L_0x28dc420/d .functor AND 1, L_0x28db7c0, L_0x28db130, L_0x28dc000, L_0x28dc0c0;
L_0x28dc420 .delay 1 (80,80,80) L_0x28dc420/d;
L_0x28dc630/d .functor AND 1, L_0x28db4e0, L_0x28dbea0, L_0x28dda20, L_0x28dc0c0;
L_0x28dc630 .delay 1 (80,80,80) L_0x28dc630/d;
L_0x28dc810/d .functor AND 1, L_0x28db7c0, L_0x28db130, L_0x28dda20, L_0x28dc0c0;
L_0x28dc810 .delay 1 (80,80,80) L_0x28dc810/d;
L_0x28dc9e0/d .functor AND 1, L_0x28dab40, L_0x28dbea0, L_0x28dc000, L_0x28ddac0;
L_0x28dc9e0 .delay 1 (80,80,80) L_0x28dc9e0/d;
L_0x28dcbc0/d .functor AND 1, L_0x28dae00, L_0x28db130, L_0x28dc000, L_0x28ddac0;
L_0x28dcbc0 .delay 1 (80,80,80) L_0x28dcbc0/d;
L_0x28dc970/d .functor AND 1, L_0x28db380, L_0x28dbea0, L_0x28dda20, L_0x28ddac0;
L_0x28dc970 .delay 1 (80,80,80) L_0x28dc970/d;
L_0x28dcfa0/d .functor AND 1, L_0x28da370, L_0x28db130, L_0x28dda20, L_0x28ddac0;
L_0x28dcfa0 .delay 1 (80,80,80) L_0x28dcfa0/d;
L_0x28dd140/0/0 .functor OR 1, L_0x28dc270, L_0x28dc420, L_0x28dc630, L_0x28dc9e0;
L_0x28dd140/0/4 .functor OR 1, L_0x28dcbc0, L_0x28dc970, L_0x28dcfa0, L_0x28dc810;
L_0x28dd140/d .functor OR 1, L_0x28dd140/0/0, L_0x28dd140/0/4, C4<0>, C4<0>;
L_0x28dd140 .delay 1 (160,160,160) L_0x28dd140/d;
v0x27db1a0_0 .net "a", 0 0, L_0x28dd530;  1 drivers
v0x27db260_0 .net "addSub", 0 0, L_0x28db7c0;  1 drivers
v0x27db330_0 .net "andRes", 0 0, L_0x28dab40;  1 drivers
v0x27db400_0 .net "b", 0 0, L_0x28dd690;  1 drivers
v0x27db4d0_0 .net "carryIn", 0 0, L_0x28db2b0;  1 drivers
v0x27db570_0 .net "carryOut", 0 0, L_0x28dbca0;  1 drivers
v0x27db640_0 .net "initialResult", 0 0, L_0x28dd140;  1 drivers
v0x27db6e0_0 .net "isAdd", 0 0, L_0x28dc270;  1 drivers
v0x27db780_0 .net "isAnd", 0 0, L_0x28dc9e0;  1 drivers
v0x27db8b0_0 .net "isNand", 0 0, L_0x28dcbc0;  1 drivers
v0x27db950_0 .net "isNor", 0 0, L_0x28dc970;  1 drivers
v0x27db9f0_0 .net "isOr", 0 0, L_0x28dcfa0;  1 drivers
v0x27dbab0_0 .net "isSLT", 0 0, L_0x28dc810;  1 drivers
v0x27dbb70_0 .net "isSub", 0 0, L_0x28dc420;  1 drivers
v0x27dbc30_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27dbcd0_0 .net "isXor", 0 0, L_0x28dc630;  1 drivers
v0x27dbd90_0 .net "nandRes", 0 0, L_0x28dae00;  1 drivers
v0x27dbf40_0 .net "norRes", 0 0, L_0x28db380;  1 drivers
v0x27dbfe0_0 .net "orRes", 0 0, L_0x28da370;  1 drivers
v0x27dc080_0 .net "s0", 0 0, L_0x28db130;  1 drivers
v0x27dc120_0 .net "s0inv", 0 0, L_0x28dbea0;  1 drivers
v0x27dc1e0_0 .net "s1", 0 0, L_0x28dda20;  1 drivers
v0x27dc2a0_0 .net "s1inv", 0 0, L_0x28dc000;  1 drivers
v0x27dc360_0 .net "s2", 0 0, L_0x28ddac0;  1 drivers
v0x27dc420_0 .net "s2inv", 0 0, L_0x28dc0c0;  1 drivers
v0x27dc4e0_0 .net "xorRes", 0 0, L_0x28db4e0;  1 drivers
S_0x27da5a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27da2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28db550/d .functor XOR 1, L_0x28dd690, L_0x291bfc0, C4<0>, C4<0>;
L_0x28db550 .delay 1 (40,40,40) L_0x28db550/d;
L_0x28db6b0/d .functor XOR 1, L_0x28dd530, L_0x28db550, C4<0>, C4<0>;
L_0x28db6b0 .delay 1 (40,40,40) L_0x28db6b0/d;
L_0x28db7c0/d .functor XOR 1, L_0x28db6b0, L_0x28db2b0, C4<0>, C4<0>;
L_0x28db7c0 .delay 1 (40,40,40) L_0x28db7c0/d;
L_0x28db9c0/d .functor AND 1, L_0x28dd530, L_0x28db550, C4<1>, C4<1>;
L_0x28db9c0 .delay 1 (40,40,40) L_0x28db9c0/d;
L_0x28dbc30/d .functor AND 1, L_0x28db6b0, L_0x28db2b0, C4<1>, C4<1>;
L_0x28dbc30 .delay 1 (40,40,40) L_0x28dbc30/d;
L_0x28dbca0/d .functor OR 1, L_0x28db9c0, L_0x28dbc30, C4<0>, C4<0>;
L_0x28dbca0 .delay 1 (40,40,40) L_0x28dbca0/d;
v0x27da830_0 .net "AandB", 0 0, L_0x28db9c0;  1 drivers
v0x27da910_0 .net "BxorSub", 0 0, L_0x28db550;  1 drivers
v0x27da9d0_0 .net "a", 0 0, L_0x28dd530;  alias, 1 drivers
v0x27daaa0_0 .net "b", 0 0, L_0x28dd690;  alias, 1 drivers
v0x27dab60_0 .net "carryin", 0 0, L_0x28db2b0;  alias, 1 drivers
v0x27dac70_0 .net "carryout", 0 0, L_0x28dbca0;  alias, 1 drivers
v0x27dad30_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27dadd0_0 .net "res", 0 0, L_0x28db7c0;  alias, 1 drivers
v0x27dae90_0 .net "xAorB", 0 0, L_0x28db6b0;  1 drivers
v0x27dafe0_0 .net "xAorBandCin", 0 0, L_0x28dbc30;  1 drivers
S_0x27dc6c0 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27dc880 .param/l "i" 0 3 165, +C4<01010>;
S_0x27dc940 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27dc6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28dd5d0/d .functor AND 1, L_0x28dffa0, L_0x28e0100, C4<1>, C4<1>;
L_0x28dd5d0 .delay 1 (40,40,40) L_0x28dd5d0/d;
L_0x28dd890/d .functor NAND 1, L_0x28dffa0, L_0x28e0100, C4<1>, C4<1>;
L_0x28dd890 .delay 1 (20,20,20) L_0x28dd890/d;
L_0x28ddd50/d .functor OR 1, L_0x28dffa0, L_0x28e0100, C4<0>, C4<0>;
L_0x28ddd50 .delay 1 (40,40,40) L_0x28ddd50/d;
L_0x28ddee0/d .functor NOR 1, L_0x28dffa0, L_0x28e0100, C4<0>, C4<0>;
L_0x28ddee0 .delay 1 (20,20,20) L_0x28ddee0/d;
L_0x28ddfa0/d .functor XOR 1, L_0x28dffa0, L_0x28e0100, C4<0>, C4<0>;
L_0x28ddfa0 .delay 1 (40,40,40) L_0x28ddfa0/d;
L_0x28dea00/d .functor NOT 1, L_0x28ddbf0, C4<0>, C4<0>, C4<0>;
L_0x28dea00 .delay 1 (10,10,10) L_0x28dea00/d;
L_0x28deb60/d .functor NOT 1, L_0x28ddc90, C4<0>, C4<0>, C4<0>;
L_0x28deb60 .delay 1 (10,10,10) L_0x28deb60/d;
L_0x28dec20/d .functor NOT 1, L_0x28d2e60, C4<0>, C4<0>, C4<0>;
L_0x28dec20 .delay 1 (10,10,10) L_0x28dec20/d;
L_0x28dedd0/d .functor AND 1, L_0x28de320, L_0x28dea00, L_0x28deb60, L_0x28dec20;
L_0x28dedd0 .delay 1 (80,80,80) L_0x28dedd0/d;
L_0x28def80/d .functor AND 1, L_0x28de320, L_0x28ddbf0, L_0x28deb60, L_0x28dec20;
L_0x28def80 .delay 1 (80,80,80) L_0x28def80/d;
L_0x28df130/d .functor AND 1, L_0x28ddfa0, L_0x28dea00, L_0x28ddc90, L_0x28dec20;
L_0x28df130 .delay 1 (80,80,80) L_0x28df130/d;
L_0x28df320/d .functor AND 1, L_0x28de320, L_0x28ddbf0, L_0x28ddc90, L_0x28dec20;
L_0x28df320 .delay 1 (80,80,80) L_0x28df320/d;
L_0x28df450/d .functor AND 1, L_0x28dd5d0, L_0x28dea00, L_0x28deb60, L_0x28d2e60;
L_0x28df450 .delay 1 (80,80,80) L_0x28df450/d;
L_0x28df6b0/d .functor AND 1, L_0x28dd890, L_0x28ddbf0, L_0x28deb60, L_0x28d2e60;
L_0x28df6b0 .delay 1 (80,80,80) L_0x28df6b0/d;
L_0x28df3e0/d .functor AND 1, L_0x28ddee0, L_0x28dea00, L_0x28ddc90, L_0x28d2e60;
L_0x28df3e0 .delay 1 (80,80,80) L_0x28df3e0/d;
L_0x28dfa10/d .functor AND 1, L_0x28ddd50, L_0x28ddbf0, L_0x28ddc90, L_0x28d2e60;
L_0x28dfa10 .delay 1 (80,80,80) L_0x28dfa10/d;
L_0x28dfbb0/0/0 .functor OR 1, L_0x28dedd0, L_0x28def80, L_0x28df130, L_0x28df450;
L_0x28dfbb0/0/4 .functor OR 1, L_0x28df6b0, L_0x28df3e0, L_0x28dfa10, L_0x28df320;
L_0x28dfbb0/d .functor OR 1, L_0x28dfbb0/0/0, L_0x28dfbb0/0/4, C4<0>, C4<0>;
L_0x28dfbb0 .delay 1 (160,160,160) L_0x28dfbb0/d;
v0x27dd840_0 .net "a", 0 0, L_0x28dffa0;  1 drivers
v0x27dd900_0 .net "addSub", 0 0, L_0x28de320;  1 drivers
v0x27dd9d0_0 .net "andRes", 0 0, L_0x28dd5d0;  1 drivers
v0x27ddaa0_0 .net "b", 0 0, L_0x28e0100;  1 drivers
v0x27ddb70_0 .net "carryIn", 0 0, L_0x28dde10;  1 drivers
v0x27ddc10_0 .net "carryOut", 0 0, L_0x28de800;  1 drivers
v0x27ddce0_0 .net "initialResult", 0 0, L_0x28dfbb0;  1 drivers
v0x27ddd80_0 .net "isAdd", 0 0, L_0x28dedd0;  1 drivers
v0x27dde20_0 .net "isAnd", 0 0, L_0x28df450;  1 drivers
v0x27ddf50_0 .net "isNand", 0 0, L_0x28df6b0;  1 drivers
v0x27ddff0_0 .net "isNor", 0 0, L_0x28df3e0;  1 drivers
v0x27de090_0 .net "isOr", 0 0, L_0x28dfa10;  1 drivers
v0x27de150_0 .net "isSLT", 0 0, L_0x28df320;  1 drivers
v0x27de210_0 .net "isSub", 0 0, L_0x28def80;  1 drivers
v0x27de2d0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27de370_0 .net "isXor", 0 0, L_0x28df130;  1 drivers
v0x27de430_0 .net "nandRes", 0 0, L_0x28dd890;  1 drivers
v0x27de5e0_0 .net "norRes", 0 0, L_0x28ddee0;  1 drivers
v0x27de680_0 .net "orRes", 0 0, L_0x28ddd50;  1 drivers
v0x27de720_0 .net "s0", 0 0, L_0x28ddbf0;  1 drivers
v0x27de7c0_0 .net "s0inv", 0 0, L_0x28dea00;  1 drivers
v0x27de880_0 .net "s1", 0 0, L_0x28ddc90;  1 drivers
v0x27de940_0 .net "s1inv", 0 0, L_0x28deb60;  1 drivers
v0x27dea00_0 .net "s2", 0 0, L_0x28d2e60;  1 drivers
v0x27deac0_0 .net "s2inv", 0 0, L_0x28dec20;  1 drivers
v0x27deb80_0 .net "xorRes", 0 0, L_0x28ddfa0;  1 drivers
S_0x27dcc40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27dc940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28de100/d .functor XOR 1, L_0x28e0100, L_0x291bfc0, C4<0>, C4<0>;
L_0x28de100 .delay 1 (40,40,40) L_0x28de100/d;
L_0x28de1c0/d .functor XOR 1, L_0x28dffa0, L_0x28de100, C4<0>, C4<0>;
L_0x28de1c0 .delay 1 (40,40,40) L_0x28de1c0/d;
L_0x28de320/d .functor XOR 1, L_0x28de1c0, L_0x28dde10, C4<0>, C4<0>;
L_0x28de320 .delay 1 (40,40,40) L_0x28de320/d;
L_0x28de520/d .functor AND 1, L_0x28dffa0, L_0x28de100, C4<1>, C4<1>;
L_0x28de520 .delay 1 (40,40,40) L_0x28de520/d;
L_0x28de790/d .functor AND 1, L_0x28de1c0, L_0x28dde10, C4<1>, C4<1>;
L_0x28de790 .delay 1 (40,40,40) L_0x28de790/d;
L_0x28de800/d .functor OR 1, L_0x28de520, L_0x28de790, C4<0>, C4<0>;
L_0x28de800 .delay 1 (40,40,40) L_0x28de800/d;
v0x27dced0_0 .net "AandB", 0 0, L_0x28de520;  1 drivers
v0x27dcfb0_0 .net "BxorSub", 0 0, L_0x28de100;  1 drivers
v0x27dd070_0 .net "a", 0 0, L_0x28dffa0;  alias, 1 drivers
v0x27dd140_0 .net "b", 0 0, L_0x28e0100;  alias, 1 drivers
v0x27dd200_0 .net "carryin", 0 0, L_0x28dde10;  alias, 1 drivers
v0x27dd310_0 .net "carryout", 0 0, L_0x28de800;  alias, 1 drivers
v0x27dd3d0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27dd470_0 .net "res", 0 0, L_0x28de320;  alias, 1 drivers
v0x27dd530_0 .net "xAorB", 0 0, L_0x28de1c0;  1 drivers
v0x27dd680_0 .net "xAorBandCin", 0 0, L_0x28de790;  1 drivers
S_0x27ded60 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27def20 .param/l "i" 0 3 165, +C4<01011>;
S_0x27defe0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27ded60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28e0040/d .functor AND 1, L_0x28e2c30, L_0x28cd5e0, C4<1>, C4<1>;
L_0x28e0040 .delay 1 (40,40,40) L_0x28e0040/d;
L_0x28d2f00/d .functor NAND 1, L_0x28e2c30, L_0x28cd5e0, C4<1>, C4<1>;
L_0x28d2f00 .delay 1 (20,20,20) L_0x28d2f00/d;
L_0x28e02b0/d .functor OR 1, L_0x28e2c30, L_0x28cd5e0, C4<0>, C4<0>;
L_0x28e02b0 .delay 1 (40,40,40) L_0x28e02b0/d;
L_0x28e0af0/d .functor NOR 1, L_0x28e2c30, L_0x28cd5e0, C4<0>, C4<0>;
L_0x28e0af0 .delay 1 (20,20,20) L_0x28e0af0/d;
L_0x28e0bb0/d .functor XOR 1, L_0x28e2c30, L_0x28cd5e0, C4<0>, C4<0>;
L_0x28e0bb0 .delay 1 (40,40,40) L_0x28e0bb0/d;
L_0x28e1610/d .functor NOT 1, L_0x28e0960, C4<0>, C4<0>, C4<0>;
L_0x28e1610 .delay 1 (10,10,10) L_0x28e1610/d;
L_0x28e1770/d .functor NOT 1, L_0x28e0a00, C4<0>, C4<0>, C4<0>;
L_0x28e1770 .delay 1 (10,10,10) L_0x28e1770/d;
L_0x28e1830/d .functor NOT 1, L_0x28e32f0, C4<0>, C4<0>, C4<0>;
L_0x28e1830 .delay 1 (10,10,10) L_0x28e1830/d;
L_0x28e19e0/d .functor AND 1, L_0x28e0f30, L_0x28e1610, L_0x28e1770, L_0x28e1830;
L_0x28e19e0 .delay 1 (80,80,80) L_0x28e19e0/d;
L_0x28e1b90/d .functor AND 1, L_0x28e0f30, L_0x28e0960, L_0x28e1770, L_0x28e1830;
L_0x28e1b90 .delay 1 (80,80,80) L_0x28e1b90/d;
L_0x28e1d40/d .functor AND 1, L_0x28e0bb0, L_0x28e1610, L_0x28e0a00, L_0x28e1830;
L_0x28e1d40 .delay 1 (80,80,80) L_0x28e1d40/d;
L_0x28e1f30/d .functor AND 1, L_0x28e0f30, L_0x28e0960, L_0x28e0a00, L_0x28e1830;
L_0x28e1f30 .delay 1 (80,80,80) L_0x28e1f30/d;
L_0x28e2060/d .functor AND 1, L_0x28e0040, L_0x28e1610, L_0x28e1770, L_0x28e32f0;
L_0x28e2060 .delay 1 (80,80,80) L_0x28e2060/d;
L_0x28e22c0/d .functor AND 1, L_0x28d2f00, L_0x28e0960, L_0x28e1770, L_0x28e32f0;
L_0x28e22c0 .delay 1 (80,80,80) L_0x28e22c0/d;
L_0x28e1ff0/d .functor AND 1, L_0x28e0af0, L_0x28e1610, L_0x28e0a00, L_0x28e32f0;
L_0x28e1ff0 .delay 1 (80,80,80) L_0x28e1ff0/d;
L_0x28e26a0/d .functor AND 1, L_0x28e02b0, L_0x28e0960, L_0x28e0a00, L_0x28e32f0;
L_0x28e26a0 .delay 1 (80,80,80) L_0x28e26a0/d;
L_0x28e2840/0/0 .functor OR 1, L_0x28e19e0, L_0x28e1b90, L_0x28e1d40, L_0x28e2060;
L_0x28e2840/0/4 .functor OR 1, L_0x28e22c0, L_0x28e1ff0, L_0x28e26a0, L_0x28e1f30;
L_0x28e2840/d .functor OR 1, L_0x28e2840/0/0, L_0x28e2840/0/4, C4<0>, C4<0>;
L_0x28e2840 .delay 1 (160,160,160) L_0x28e2840/d;
v0x27dfee0_0 .net "a", 0 0, L_0x28e2c30;  1 drivers
v0x27dffa0_0 .net "addSub", 0 0, L_0x28e0f30;  1 drivers
v0x27e0070_0 .net "andRes", 0 0, L_0x28e0040;  1 drivers
v0x27e0140_0 .net "b", 0 0, L_0x28cd5e0;  1 drivers
v0x27e0210_0 .net "carryIn", 0 0, L_0x28e0370;  1 drivers
v0x27e02b0_0 .net "carryOut", 0 0, L_0x28e1410;  1 drivers
v0x27e0380_0 .net "initialResult", 0 0, L_0x28e2840;  1 drivers
v0x27e0420_0 .net "isAdd", 0 0, L_0x28e19e0;  1 drivers
v0x27e04c0_0 .net "isAnd", 0 0, L_0x28e2060;  1 drivers
v0x27e05f0_0 .net "isNand", 0 0, L_0x28e22c0;  1 drivers
v0x27e0690_0 .net "isNor", 0 0, L_0x28e1ff0;  1 drivers
v0x27e0730_0 .net "isOr", 0 0, L_0x28e26a0;  1 drivers
v0x27e07f0_0 .net "isSLT", 0 0, L_0x28e1f30;  1 drivers
v0x27e08b0_0 .net "isSub", 0 0, L_0x28e1b90;  1 drivers
v0x27e0970_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e0a10_0 .net "isXor", 0 0, L_0x28e1d40;  1 drivers
v0x27e0ad0_0 .net "nandRes", 0 0, L_0x28d2f00;  1 drivers
v0x27e0c80_0 .net "norRes", 0 0, L_0x28e0af0;  1 drivers
v0x27e0d20_0 .net "orRes", 0 0, L_0x28e02b0;  1 drivers
v0x27e0dc0_0 .net "s0", 0 0, L_0x28e0960;  1 drivers
v0x27e0e60_0 .net "s0inv", 0 0, L_0x28e1610;  1 drivers
v0x27e0f20_0 .net "s1", 0 0, L_0x28e0a00;  1 drivers
v0x27e0fe0_0 .net "s1inv", 0 0, L_0x28e1770;  1 drivers
v0x27e10a0_0 .net "s2", 0 0, L_0x28e32f0;  1 drivers
v0x27e1160_0 .net "s2inv", 0 0, L_0x28e1830;  1 drivers
v0x27e1220_0 .net "xorRes", 0 0, L_0x28e0bb0;  1 drivers
S_0x27df2e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27defe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28e0d10/d .functor XOR 1, L_0x28cd5e0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28e0d10 .delay 1 (40,40,40) L_0x28e0d10/d;
L_0x28e0dd0/d .functor XOR 1, L_0x28e2c30, L_0x28e0d10, C4<0>, C4<0>;
L_0x28e0dd0 .delay 1 (40,40,40) L_0x28e0dd0/d;
L_0x28e0f30/d .functor XOR 1, L_0x28e0dd0, L_0x28e0370, C4<0>, C4<0>;
L_0x28e0f30 .delay 1 (40,40,40) L_0x28e0f30/d;
L_0x28e1130/d .functor AND 1, L_0x28e2c30, L_0x28e0d10, C4<1>, C4<1>;
L_0x28e1130 .delay 1 (40,40,40) L_0x28e1130/d;
L_0x28e13a0/d .functor AND 1, L_0x28e0dd0, L_0x28e0370, C4<1>, C4<1>;
L_0x28e13a0 .delay 1 (40,40,40) L_0x28e13a0/d;
L_0x28e1410/d .functor OR 1, L_0x28e1130, L_0x28e13a0, C4<0>, C4<0>;
L_0x28e1410 .delay 1 (40,40,40) L_0x28e1410/d;
v0x27df570_0 .net "AandB", 0 0, L_0x28e1130;  1 drivers
v0x27df650_0 .net "BxorSub", 0 0, L_0x28e0d10;  1 drivers
v0x27df710_0 .net "a", 0 0, L_0x28e2c30;  alias, 1 drivers
v0x27df7e0_0 .net "b", 0 0, L_0x28cd5e0;  alias, 1 drivers
v0x27df8a0_0 .net "carryin", 0 0, L_0x28e0370;  alias, 1 drivers
v0x27df9b0_0 .net "carryout", 0 0, L_0x28e1410;  alias, 1 drivers
v0x27dfa70_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27dfb10_0 .net "res", 0 0, L_0x28e0f30;  alias, 1 drivers
v0x27dfbd0_0 .net "xAorB", 0 0, L_0x28e0dd0;  1 drivers
v0x27dfd20_0 .net "xAorBandCin", 0 0, L_0x28e13a0;  1 drivers
S_0x27e1400 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27e15c0 .param/l "i" 0 3 165, +C4<01100>;
S_0x27e1680 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27e1400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28e2cd0/d .functor AND 1, L_0x28e5760, L_0x28e58c0, C4<1>, C4<1>;
L_0x28e2cd0 .delay 1 (40,40,40) L_0x28e2cd0/d;
L_0x28e3210/d .functor NAND 1, L_0x28e5760, L_0x28e58c0, C4<1>, C4<1>;
L_0x28e3210 .delay 1 (20,20,20) L_0x28e3210/d;
L_0x28e30b0/d .functor OR 1, L_0x28e5760, L_0x28e58c0, C4<0>, C4<0>;
L_0x28e30b0 .delay 1 (40,40,40) L_0x28e30b0/d;
L_0x28e36c0/d .functor NOR 1, L_0x28e5760, L_0x28e58c0, C4<0>, C4<0>;
L_0x28e36c0 .delay 1 (20,20,20) L_0x28e36c0/d;
L_0x28e3780/d .functor XOR 1, L_0x28e5760, L_0x28e58c0, C4<0>, C4<0>;
L_0x28e3780 .delay 1 (40,40,40) L_0x28e3780/d;
L_0x28e41c0/d .functor NOT 1, L_0x28e3430, C4<0>, C4<0>, C4<0>;
L_0x28e41c0 .delay 1 (10,10,10) L_0x28e41c0/d;
L_0x28e4320/d .functor NOT 1, L_0x28e34d0, C4<0>, C4<0>, C4<0>;
L_0x28e4320 .delay 1 (10,10,10) L_0x28e4320/d;
L_0x28e43e0/d .functor NOT 1, L_0x28e5ce0, C4<0>, C4<0>, C4<0>;
L_0x28e43e0 .delay 1 (10,10,10) L_0x28e43e0/d;
L_0x28e4590/d .functor AND 1, L_0x28e3b00, L_0x28e41c0, L_0x28e4320, L_0x28e43e0;
L_0x28e4590 .delay 1 (80,80,80) L_0x28e4590/d;
L_0x28e4740/d .functor AND 1, L_0x28e3b00, L_0x28e3430, L_0x28e4320, L_0x28e43e0;
L_0x28e4740 .delay 1 (80,80,80) L_0x28e4740/d;
L_0x28e48f0/d .functor AND 1, L_0x28e3780, L_0x28e41c0, L_0x28e34d0, L_0x28e43e0;
L_0x28e48f0 .delay 1 (80,80,80) L_0x28e48f0/d;
L_0x28e4ae0/d .functor AND 1, L_0x28e3b00, L_0x28e3430, L_0x28e34d0, L_0x28e43e0;
L_0x28e4ae0 .delay 1 (80,80,80) L_0x28e4ae0/d;
L_0x28e4c10/d .functor AND 1, L_0x28e2cd0, L_0x28e41c0, L_0x28e4320, L_0x28e5ce0;
L_0x28e4c10 .delay 1 (80,80,80) L_0x28e4c10/d;
L_0x28e4e70/d .functor AND 1, L_0x28e3210, L_0x28e3430, L_0x28e4320, L_0x28e5ce0;
L_0x28e4e70 .delay 1 (80,80,80) L_0x28e4e70/d;
L_0x28e4ba0/d .functor AND 1, L_0x28e36c0, L_0x28e41c0, L_0x28e34d0, L_0x28e5ce0;
L_0x28e4ba0 .delay 1 (80,80,80) L_0x28e4ba0/d;
L_0x28e51d0/d .functor AND 1, L_0x28e30b0, L_0x28e3430, L_0x28e34d0, L_0x28e5ce0;
L_0x28e51d0 .delay 1 (80,80,80) L_0x28e51d0/d;
L_0x28e5370/0/0 .functor OR 1, L_0x28e4590, L_0x28e4740, L_0x28e48f0, L_0x28e4c10;
L_0x28e5370/0/4 .functor OR 1, L_0x28e4e70, L_0x28e4ba0, L_0x28e51d0, L_0x28e4ae0;
L_0x28e5370/d .functor OR 1, L_0x28e5370/0/0, L_0x28e5370/0/4, C4<0>, C4<0>;
L_0x28e5370 .delay 1 (160,160,160) L_0x28e5370/d;
v0x27e2580_0 .net "a", 0 0, L_0x28e5760;  1 drivers
v0x27e2640_0 .net "addSub", 0 0, L_0x28e3b00;  1 drivers
v0x27e2710_0 .net "andRes", 0 0, L_0x28e2cd0;  1 drivers
v0x27e27e0_0 .net "b", 0 0, L_0x28e58c0;  1 drivers
v0x27e28b0_0 .net "carryIn", 0 0, L_0x28e3390;  1 drivers
v0x27e2950_0 .net "carryOut", 0 0, L_0x28e3fc0;  1 drivers
v0x27e2a20_0 .net "initialResult", 0 0, L_0x28e5370;  1 drivers
v0x27e2ac0_0 .net "isAdd", 0 0, L_0x28e4590;  1 drivers
v0x27e2b60_0 .net "isAnd", 0 0, L_0x28e4c10;  1 drivers
v0x27e2c90_0 .net "isNand", 0 0, L_0x28e4e70;  1 drivers
v0x27e2d30_0 .net "isNor", 0 0, L_0x28e4ba0;  1 drivers
v0x27e2dd0_0 .net "isOr", 0 0, L_0x28e51d0;  1 drivers
v0x27e2e90_0 .net "isSLT", 0 0, L_0x28e4ae0;  1 drivers
v0x27e2f50_0 .net "isSub", 0 0, L_0x28e4740;  1 drivers
v0x27e3010_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e30b0_0 .net "isXor", 0 0, L_0x28e48f0;  1 drivers
v0x27e3170_0 .net "nandRes", 0 0, L_0x28e3210;  1 drivers
v0x27e3320_0 .net "norRes", 0 0, L_0x28e36c0;  1 drivers
v0x27e33c0_0 .net "orRes", 0 0, L_0x28e30b0;  1 drivers
v0x27e3460_0 .net "s0", 0 0, L_0x28e3430;  1 drivers
v0x27e3500_0 .net "s0inv", 0 0, L_0x28e41c0;  1 drivers
v0x27e35c0_0 .net "s1", 0 0, L_0x28e34d0;  1 drivers
v0x27e3680_0 .net "s1inv", 0 0, L_0x28e4320;  1 drivers
v0x27e3740_0 .net "s2", 0 0, L_0x28e5ce0;  1 drivers
v0x27e3800_0 .net "s2inv", 0 0, L_0x28e43e0;  1 drivers
v0x27e38c0_0 .net "xorRes", 0 0, L_0x28e3780;  1 drivers
S_0x27e1980 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27e1680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28e38e0/d .functor XOR 1, L_0x28e58c0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28e38e0 .delay 1 (40,40,40) L_0x28e38e0/d;
L_0x28e39a0/d .functor XOR 1, L_0x28e5760, L_0x28e38e0, C4<0>, C4<0>;
L_0x28e39a0 .delay 1 (40,40,40) L_0x28e39a0/d;
L_0x28e3b00/d .functor XOR 1, L_0x28e39a0, L_0x28e3390, C4<0>, C4<0>;
L_0x28e3b00 .delay 1 (40,40,40) L_0x28e3b00/d;
L_0x28e3d00/d .functor AND 1, L_0x28e5760, L_0x28e38e0, C4<1>, C4<1>;
L_0x28e3d00 .delay 1 (40,40,40) L_0x28e3d00/d;
L_0x28e3120/d .functor AND 1, L_0x28e39a0, L_0x28e3390, C4<1>, C4<1>;
L_0x28e3120 .delay 1 (40,40,40) L_0x28e3120/d;
L_0x28e3fc0/d .functor OR 1, L_0x28e3d00, L_0x28e3120, C4<0>, C4<0>;
L_0x28e3fc0 .delay 1 (40,40,40) L_0x28e3fc0/d;
v0x27e1c10_0 .net "AandB", 0 0, L_0x28e3d00;  1 drivers
v0x27e1cf0_0 .net "BxorSub", 0 0, L_0x28e38e0;  1 drivers
v0x27e1db0_0 .net "a", 0 0, L_0x28e5760;  alias, 1 drivers
v0x27e1e80_0 .net "b", 0 0, L_0x28e58c0;  alias, 1 drivers
v0x27e1f40_0 .net "carryin", 0 0, L_0x28e3390;  alias, 1 drivers
v0x27e2050_0 .net "carryout", 0 0, L_0x28e3fc0;  alias, 1 drivers
v0x27e2110_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e21b0_0 .net "res", 0 0, L_0x28e3b00;  alias, 1 drivers
v0x27e2270_0 .net "xAorB", 0 0, L_0x28e39a0;  1 drivers
v0x27e23c0_0 .net "xAorBandCin", 0 0, L_0x28e3120;  1 drivers
S_0x27e3aa0 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27e3c60 .param/l "i" 0 3 165, +C4<01101>;
S_0x27e3d20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27e3aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28e5800/d .functor AND 1, L_0x28e8200, L_0x28e8360, C4<1>, C4<1>;
L_0x28e5800 .delay 1 (40,40,40) L_0x28e5800/d;
L_0x28e5c20/d .functor NAND 1, L_0x28e8200, L_0x28e8360, C4<1>, C4<1>;
L_0x28e5c20 .delay 1 (20,20,20) L_0x28e5c20/d;
L_0x28e5ac0/d .functor OR 1, L_0x28e8200, L_0x28e8360, C4<0>, C4<0>;
L_0x28e5ac0 .delay 1 (40,40,40) L_0x28e5ac0/d;
L_0x28e60e0/d .functor NOR 1, L_0x28e8200, L_0x28e8360, C4<0>, C4<0>;
L_0x28e60e0 .delay 1 (20,20,20) L_0x28e60e0/d;
L_0x28e61a0/d .functor XOR 1, L_0x28e8200, L_0x28e8360, C4<0>, C4<0>;
L_0x28e61a0 .delay 1 (40,40,40) L_0x28e61a0/d;
L_0x28e6c30/d .functor NOT 1, L_0x28e5e20, C4<0>, C4<0>, C4<0>;
L_0x28e6c30 .delay 1 (10,10,10) L_0x28e6c30/d;
L_0x28e6d90/d .functor NOT 1, L_0x28e5ec0, C4<0>, C4<0>, C4<0>;
L_0x28e6d90 .delay 1 (10,10,10) L_0x28e6d90/d;
L_0x28e6e50/d .functor NOT 1, L_0x28e5f60, C4<0>, C4<0>, C4<0>;
L_0x28e6e50 .delay 1 (10,10,10) L_0x28e6e50/d;
L_0x28e7000/d .functor AND 1, L_0x28e6570, L_0x28e6c30, L_0x28e6d90, L_0x28e6e50;
L_0x28e7000 .delay 1 (80,80,80) L_0x28e7000/d;
L_0x28e71b0/d .functor AND 1, L_0x28e6570, L_0x28e5e20, L_0x28e6d90, L_0x28e6e50;
L_0x28e71b0 .delay 1 (80,80,80) L_0x28e71b0/d;
L_0x28e7360/d .functor AND 1, L_0x28e61a0, L_0x28e6c30, L_0x28e5ec0, L_0x28e6e50;
L_0x28e7360 .delay 1 (80,80,80) L_0x28e7360/d;
L_0x28e7550/d .functor AND 1, L_0x28e6570, L_0x28e5e20, L_0x28e5ec0, L_0x28e6e50;
L_0x28e7550 .delay 1 (80,80,80) L_0x28e7550/d;
L_0x28e7680/d .functor AND 1, L_0x28e5800, L_0x28e6c30, L_0x28e6d90, L_0x28e5f60;
L_0x28e7680 .delay 1 (80,80,80) L_0x28e7680/d;
L_0x28e78e0/d .functor AND 1, L_0x28e5c20, L_0x28e5e20, L_0x28e6d90, L_0x28e5f60;
L_0x28e78e0 .delay 1 (80,80,80) L_0x28e78e0/d;
L_0x28e7610/d .functor AND 1, L_0x28e60e0, L_0x28e6c30, L_0x28e5ec0, L_0x28e5f60;
L_0x28e7610 .delay 1 (80,80,80) L_0x28e7610/d;
L_0x28e7c40/d .functor AND 1, L_0x28e5ac0, L_0x28e5e20, L_0x28e5ec0, L_0x28e5f60;
L_0x28e7c40 .delay 1 (80,80,80) L_0x28e7c40/d;
L_0x28e7e10/0/0 .functor OR 1, L_0x28e7000, L_0x28e71b0, L_0x28e7360, L_0x28e7680;
L_0x28e7e10/0/4 .functor OR 1, L_0x28e78e0, L_0x28e7610, L_0x28e7c40, L_0x28e7550;
L_0x28e7e10/d .functor OR 1, L_0x28e7e10/0/0, L_0x28e7e10/0/4, C4<0>, C4<0>;
L_0x28e7e10 .delay 1 (160,160,160) L_0x28e7e10/d;
v0x27e4c20_0 .net "a", 0 0, L_0x28e8200;  1 drivers
v0x27e4ce0_0 .net "addSub", 0 0, L_0x28e6570;  1 drivers
v0x27e4db0_0 .net "andRes", 0 0, L_0x28e5800;  1 drivers
v0x27e4e80_0 .net "b", 0 0, L_0x28e8360;  1 drivers
v0x27e4f50_0 .net "carryIn", 0 0, L_0x28e5d80;  1 drivers
v0x27e4ff0_0 .net "carryOut", 0 0, L_0x28e6a30;  1 drivers
v0x27e50c0_0 .net "initialResult", 0 0, L_0x28e7e10;  1 drivers
v0x27e5160_0 .net "isAdd", 0 0, L_0x28e7000;  1 drivers
v0x27e5200_0 .net "isAnd", 0 0, L_0x28e7680;  1 drivers
v0x27e5330_0 .net "isNand", 0 0, L_0x28e78e0;  1 drivers
v0x27e53d0_0 .net "isNor", 0 0, L_0x28e7610;  1 drivers
v0x27e5470_0 .net "isOr", 0 0, L_0x28e7c40;  1 drivers
v0x27e5530_0 .net "isSLT", 0 0, L_0x28e7550;  1 drivers
v0x27e55f0_0 .net "isSub", 0 0, L_0x28e71b0;  1 drivers
v0x27e56b0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e5750_0 .net "isXor", 0 0, L_0x28e7360;  1 drivers
v0x27e5810_0 .net "nandRes", 0 0, L_0x28e5c20;  1 drivers
v0x27e59c0_0 .net "norRes", 0 0, L_0x28e60e0;  1 drivers
v0x27e5a60_0 .net "orRes", 0 0, L_0x28e5ac0;  1 drivers
v0x27e5b00_0 .net "s0", 0 0, L_0x28e5e20;  1 drivers
v0x27e5ba0_0 .net "s0inv", 0 0, L_0x28e6c30;  1 drivers
v0x27e5c60_0 .net "s1", 0 0, L_0x28e5ec0;  1 drivers
v0x27e5d20_0 .net "s1inv", 0 0, L_0x28e6d90;  1 drivers
v0x27e5de0_0 .net "s2", 0 0, L_0x28e5f60;  1 drivers
v0x27e5ea0_0 .net "s2inv", 0 0, L_0x28e6e50;  1 drivers
v0x27e5f60_0 .net "xorRes", 0 0, L_0x28e61a0;  1 drivers
S_0x27e4020 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27e3d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28e6300/d .functor XOR 1, L_0x28e8360, L_0x291bfc0, C4<0>, C4<0>;
L_0x28e6300 .delay 1 (40,40,40) L_0x28e6300/d;
L_0x28e63c0/d .functor XOR 1, L_0x28e8200, L_0x28e6300, C4<0>, C4<0>;
L_0x28e63c0 .delay 1 (40,40,40) L_0x28e63c0/d;
L_0x28e6570/d .functor XOR 1, L_0x28e63c0, L_0x28e5d80, C4<0>, C4<0>;
L_0x28e6570 .delay 1 (40,40,40) L_0x28e6570/d;
L_0x28e6770/d .functor AND 1, L_0x28e8200, L_0x28e6300, C4<1>, C4<1>;
L_0x28e6770 .delay 1 (40,40,40) L_0x28e6770/d;
L_0x28e5b30/d .functor AND 1, L_0x28e63c0, L_0x28e5d80, C4<1>, C4<1>;
L_0x28e5b30 .delay 1 (40,40,40) L_0x28e5b30/d;
L_0x28e6a30/d .functor OR 1, L_0x28e6770, L_0x28e5b30, C4<0>, C4<0>;
L_0x28e6a30 .delay 1 (40,40,40) L_0x28e6a30/d;
v0x27e42d0_0 .net "AandB", 0 0, L_0x28e6770;  1 drivers
v0x27e4390_0 .net "BxorSub", 0 0, L_0x28e6300;  1 drivers
v0x27e4450_0 .net "a", 0 0, L_0x28e8200;  alias, 1 drivers
v0x27e4520_0 .net "b", 0 0, L_0x28e8360;  alias, 1 drivers
v0x27e45e0_0 .net "carryin", 0 0, L_0x28e5d80;  alias, 1 drivers
v0x27e46f0_0 .net "carryout", 0 0, L_0x28e6a30;  alias, 1 drivers
v0x27e47b0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e4850_0 .net "res", 0 0, L_0x28e6570;  alias, 1 drivers
v0x27e4910_0 .net "xAorB", 0 0, L_0x28e63c0;  1 drivers
v0x27e4a60_0 .net "xAorBandCin", 0 0, L_0x28e5b30;  1 drivers
S_0x27e6140 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27e6300 .param/l "i" 0 3 165, +C4<01110>;
S_0x27e63c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27e6140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28e82a0/d .functor AND 1, L_0x28eaca0, L_0x28eae00, C4<1>, C4<1>;
L_0x28e82a0 .delay 1 (40,40,40) L_0x28e82a0/d;
L_0x28e8860/d .functor NAND 1, L_0x28eaca0, L_0x28eae00, C4<1>, C4<1>;
L_0x28e8860 .delay 1 (20,20,20) L_0x28e8860/d;
L_0x28e89c0/d .functor OR 1, L_0x28eaca0, L_0x28eae00, C4<0>, C4<0>;
L_0x28e89c0 .delay 1 (40,40,40) L_0x28e89c0/d;
L_0x28e8b50/d .functor NOR 1, L_0x28eaca0, L_0x28eae00, C4<0>, C4<0>;
L_0x28e8b50 .delay 1 (20,20,20) L_0x28e8b50/d;
L_0x28e8c10/d .functor XOR 1, L_0x28eaca0, L_0x28eae00, C4<0>, C4<0>;
L_0x28e8c10 .delay 1 (40,40,40) L_0x28e8c10/d;
L_0x28e9670/d .functor NOT 1, L_0x28e85b0, C4<0>, C4<0>, C4<0>;
L_0x28e9670 .delay 1 (10,10,10) L_0x28e9670/d;
L_0x28e97d0/d .functor NOT 1, L_0x28e8650, C4<0>, C4<0>, C4<0>;
L_0x28e97d0 .delay 1 (10,10,10) L_0x28e97d0/d;
L_0x28e9890/d .functor NOT 1, L_0x28e86f0, C4<0>, C4<0>, C4<0>;
L_0x28e9890 .delay 1 (10,10,10) L_0x28e9890/d;
L_0x28e9a40/d .functor AND 1, L_0x28e8f90, L_0x28e9670, L_0x28e97d0, L_0x28e9890;
L_0x28e9a40 .delay 1 (80,80,80) L_0x28e9a40/d;
L_0x28e9bf0/d .functor AND 1, L_0x28e8f90, L_0x28e85b0, L_0x28e97d0, L_0x28e9890;
L_0x28e9bf0 .delay 1 (80,80,80) L_0x28e9bf0/d;
L_0x28e9da0/d .functor AND 1, L_0x28e8c10, L_0x28e9670, L_0x28e8650, L_0x28e9890;
L_0x28e9da0 .delay 1 (80,80,80) L_0x28e9da0/d;
L_0x28e9f90/d .functor AND 1, L_0x28e8f90, L_0x28e85b0, L_0x28e8650, L_0x28e9890;
L_0x28e9f90 .delay 1 (80,80,80) L_0x28e9f90/d;
L_0x28ea0c0/d .functor AND 1, L_0x28e82a0, L_0x28e9670, L_0x28e97d0, L_0x28e86f0;
L_0x28ea0c0 .delay 1 (80,80,80) L_0x28ea0c0/d;
L_0x28ea350/d .functor AND 1, L_0x28e8860, L_0x28e85b0, L_0x28e97d0, L_0x28e86f0;
L_0x28ea350 .delay 1 (80,80,80) L_0x28ea350/d;
L_0x28ea050/d .functor AND 1, L_0x28e8b50, L_0x28e9670, L_0x28e8650, L_0x28e86f0;
L_0x28ea050 .delay 1 (80,80,80) L_0x28ea050/d;
L_0x28ea6e0/d .functor AND 1, L_0x28e89c0, L_0x28e85b0, L_0x28e8650, L_0x28e86f0;
L_0x28ea6e0 .delay 1 (80,80,80) L_0x28ea6e0/d;
L_0x28ea8b0/0/0 .functor OR 1, L_0x28e9a40, L_0x28e9bf0, L_0x28e9da0, L_0x28ea0c0;
L_0x28ea8b0/0/4 .functor OR 1, L_0x28ea350, L_0x28ea050, L_0x28ea6e0, L_0x28e9f90;
L_0x28ea8b0/d .functor OR 1, L_0x28ea8b0/0/0, L_0x28ea8b0/0/4, C4<0>, C4<0>;
L_0x28ea8b0 .delay 1 (160,160,160) L_0x28ea8b0/d;
v0x27e72c0_0 .net "a", 0 0, L_0x28eaca0;  1 drivers
v0x27e7380_0 .net "addSub", 0 0, L_0x28e8f90;  1 drivers
v0x27e7450_0 .net "andRes", 0 0, L_0x28e82a0;  1 drivers
v0x27e7520_0 .net "b", 0 0, L_0x28eae00;  1 drivers
v0x27e75f0_0 .net "carryIn", 0 0, L_0x28e8510;  1 drivers
v0x27e7690_0 .net "carryOut", 0 0, L_0x28e9470;  1 drivers
v0x27e7760_0 .net "initialResult", 0 0, L_0x28ea8b0;  1 drivers
v0x27e7800_0 .net "isAdd", 0 0, L_0x28e9a40;  1 drivers
v0x27e78a0_0 .net "isAnd", 0 0, L_0x28ea0c0;  1 drivers
v0x27e79d0_0 .net "isNand", 0 0, L_0x28ea350;  1 drivers
v0x27e7a70_0 .net "isNor", 0 0, L_0x28ea050;  1 drivers
v0x27e7b10_0 .net "isOr", 0 0, L_0x28ea6e0;  1 drivers
v0x27e7bd0_0 .net "isSLT", 0 0, L_0x28e9f90;  1 drivers
v0x27e7c90_0 .net "isSub", 0 0, L_0x28e9bf0;  1 drivers
v0x27e7d50_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e7df0_0 .net "isXor", 0 0, L_0x28e9da0;  1 drivers
v0x27e7eb0_0 .net "nandRes", 0 0, L_0x28e8860;  1 drivers
v0x27e8060_0 .net "norRes", 0 0, L_0x28e8b50;  1 drivers
v0x27e8100_0 .net "orRes", 0 0, L_0x28e89c0;  1 drivers
v0x27e81a0_0 .net "s0", 0 0, L_0x28e85b0;  1 drivers
v0x27e8240_0 .net "s0inv", 0 0, L_0x28e9670;  1 drivers
v0x27e8300_0 .net "s1", 0 0, L_0x28e8650;  1 drivers
v0x27e83c0_0 .net "s1inv", 0 0, L_0x28e97d0;  1 drivers
v0x27e8480_0 .net "s2", 0 0, L_0x28e86f0;  1 drivers
v0x27e8540_0 .net "s2inv", 0 0, L_0x28e9890;  1 drivers
v0x27e8600_0 .net "xorRes", 0 0, L_0x28e8c10;  1 drivers
S_0x27e66c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27e63c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28e8d70/d .functor XOR 1, L_0x28eae00, L_0x291bfc0, C4<0>, C4<0>;
L_0x28e8d70 .delay 1 (40,40,40) L_0x28e8d70/d;
L_0x28e8e30/d .functor XOR 1, L_0x28eaca0, L_0x28e8d70, C4<0>, C4<0>;
L_0x28e8e30 .delay 1 (40,40,40) L_0x28e8e30/d;
L_0x28e8f90/d .functor XOR 1, L_0x28e8e30, L_0x28e8510, C4<0>, C4<0>;
L_0x28e8f90 .delay 1 (40,40,40) L_0x28e8f90/d;
L_0x28e9190/d .functor AND 1, L_0x28eaca0, L_0x28e8d70, C4<1>, C4<1>;
L_0x28e9190 .delay 1 (40,40,40) L_0x28e9190/d;
L_0x28e9400/d .functor AND 1, L_0x28e8e30, L_0x28e8510, C4<1>, C4<1>;
L_0x28e9400 .delay 1 (40,40,40) L_0x28e9400/d;
L_0x28e9470/d .functor OR 1, L_0x28e9190, L_0x28e9400, C4<0>, C4<0>;
L_0x28e9470 .delay 1 (40,40,40) L_0x28e9470/d;
v0x27e6950_0 .net "AandB", 0 0, L_0x28e9190;  1 drivers
v0x27e6a30_0 .net "BxorSub", 0 0, L_0x28e8d70;  1 drivers
v0x27e6af0_0 .net "a", 0 0, L_0x28eaca0;  alias, 1 drivers
v0x27e6bc0_0 .net "b", 0 0, L_0x28eae00;  alias, 1 drivers
v0x27e6c80_0 .net "carryin", 0 0, L_0x28e8510;  alias, 1 drivers
v0x27e6d90_0 .net "carryout", 0 0, L_0x28e9470;  alias, 1 drivers
v0x27e6e50_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e6ef0_0 .net "res", 0 0, L_0x28e8f90;  alias, 1 drivers
v0x27e6fb0_0 .net "xAorB", 0 0, L_0x28e8e30;  1 drivers
v0x27e7100_0 .net "xAorBandCin", 0 0, L_0x28e9400;  1 drivers
S_0x27e87e0 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27e89a0 .param/l "i" 0 3 165, +C4<01111>;
S_0x27e8a60 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27e87e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28ead40/d .functor AND 1, L_0x28ed6c0, L_0x28ed820, C4<1>, C4<1>;
L_0x28ead40 .delay 1 (40,40,40) L_0x28ead40/d;
L_0x28eb330/d .functor NAND 1, L_0x28ed6c0, L_0x28ed820, C4<1>, C4<1>;
L_0x28eb330 .delay 1 (20,20,20) L_0x28eb330/d;
L_0x28eb490/d .functor OR 1, L_0x28ed6c0, L_0x28ed820, C4<0>, C4<0>;
L_0x28eb490 .delay 1 (40,40,40) L_0x28eb490/d;
L_0x28eb620/d .functor NOR 1, L_0x28ed6c0, L_0x28ed820, C4<0>, C4<0>;
L_0x28eb620 .delay 1 (20,20,20) L_0x28eb620/d;
L_0x28eb6e0/d .functor XOR 1, L_0x28ed6c0, L_0x28ed820, C4<0>, C4<0>;
L_0x28eb6e0 .delay 1 (40,40,40) L_0x28eb6e0/d;
L_0x28ec080/d .functor NOT 1, L_0x28eb1c0, C4<0>, C4<0>, C4<0>;
L_0x28ec080 .delay 1 (10,10,10) L_0x28ec080/d;
L_0x28ec1e0/d .functor NOT 1, L_0x28d5a10, C4<0>, C4<0>, C4<0>;
L_0x28ec1e0 .delay 1 (10,10,10) L_0x28ec1e0/d;
L_0x28ec2a0/d .functor NOT 1, L_0x28edee0, C4<0>, C4<0>, C4<0>;
L_0x28ec2a0 .delay 1 (10,10,10) L_0x28ec2a0/d;
L_0x28ec450/d .functor AND 1, L_0x28eba60, L_0x28ec080, L_0x28ec1e0, L_0x28ec2a0;
L_0x28ec450 .delay 1 (80,80,80) L_0x28ec450/d;
L_0x28ec600/d .functor AND 1, L_0x28eba60, L_0x28eb1c0, L_0x28ec1e0, L_0x28ec2a0;
L_0x28ec600 .delay 1 (80,80,80) L_0x28ec600/d;
L_0x28ec810/d .functor AND 1, L_0x28eb6e0, L_0x28ec080, L_0x28d5a10, L_0x28ec2a0;
L_0x28ec810 .delay 1 (80,80,80) L_0x28ec810/d;
L_0x28ec9f0/d .functor AND 1, L_0x28eba60, L_0x28eb1c0, L_0x28d5a10, L_0x28ec2a0;
L_0x28ec9f0 .delay 1 (80,80,80) L_0x28ec9f0/d;
L_0x28ecbc0/d .functor AND 1, L_0x28ead40, L_0x28ec080, L_0x28ec1e0, L_0x28edee0;
L_0x28ecbc0 .delay 1 (80,80,80) L_0x28ecbc0/d;
L_0x28ecda0/d .functor AND 1, L_0x28eb330, L_0x28eb1c0, L_0x28ec1e0, L_0x28edee0;
L_0x28ecda0 .delay 1 (80,80,80) L_0x28ecda0/d;
L_0x28ecb50/d .functor AND 1, L_0x28eb620, L_0x28ec080, L_0x28d5a10, L_0x28edee0;
L_0x28ecb50 .delay 1 (80,80,80) L_0x28ecb50/d;
L_0x28ed130/d .functor AND 1, L_0x28eb490, L_0x28eb1c0, L_0x28d5a10, L_0x28edee0;
L_0x28ed130 .delay 1 (80,80,80) L_0x28ed130/d;
L_0x28ed2d0/0/0 .functor OR 1, L_0x28ec450, L_0x28ec600, L_0x28ec810, L_0x28ecbc0;
L_0x28ed2d0/0/4 .functor OR 1, L_0x28ecda0, L_0x28ecb50, L_0x28ed130, L_0x28ec9f0;
L_0x28ed2d0/d .functor OR 1, L_0x28ed2d0/0/0, L_0x28ed2d0/0/4, C4<0>, C4<0>;
L_0x28ed2d0 .delay 1 (160,160,160) L_0x28ed2d0/d;
v0x27e9960_0 .net "a", 0 0, L_0x28ed6c0;  1 drivers
v0x27e9a20_0 .net "addSub", 0 0, L_0x28eba60;  1 drivers
v0x27e9af0_0 .net "andRes", 0 0, L_0x28ead40;  1 drivers
v0x27e9bc0_0 .net "b", 0 0, L_0x28ed820;  1 drivers
v0x27e9c90_0 .net "carryIn", 0 0, L_0x28d8260;  1 drivers
v0x27e9d30_0 .net "carryOut", 0 0, L_0x28e24b0;  1 drivers
v0x27e9e00_0 .net "initialResult", 0 0, L_0x28ed2d0;  1 drivers
v0x27e9ea0_0 .net "isAdd", 0 0, L_0x28ec450;  1 drivers
v0x27e9f40_0 .net "isAnd", 0 0, L_0x28ecbc0;  1 drivers
v0x27ea070_0 .net "isNand", 0 0, L_0x28ecda0;  1 drivers
v0x27ea110_0 .net "isNor", 0 0, L_0x28ecb50;  1 drivers
v0x27ea1b0_0 .net "isOr", 0 0, L_0x28ed130;  1 drivers
v0x27ea270_0 .net "isSLT", 0 0, L_0x28ec9f0;  1 drivers
v0x27ea330_0 .net "isSub", 0 0, L_0x28ec600;  1 drivers
v0x27ea3f0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27ea490_0 .net "isXor", 0 0, L_0x28ec810;  1 drivers
v0x27ea550_0 .net "nandRes", 0 0, L_0x28eb330;  1 drivers
v0x27ea700_0 .net "norRes", 0 0, L_0x28eb620;  1 drivers
v0x27ea7a0_0 .net "orRes", 0 0, L_0x28eb490;  1 drivers
v0x27ea840_0 .net "s0", 0 0, L_0x28eb1c0;  1 drivers
v0x27ea8e0_0 .net "s0inv", 0 0, L_0x28ec080;  1 drivers
v0x27ea9a0_0 .net "s1", 0 0, L_0x28d5a10;  1 drivers
v0x27eaa60_0 .net "s1inv", 0 0, L_0x28ec1e0;  1 drivers
v0x27eab20_0 .net "s2", 0 0, L_0x28edee0;  1 drivers
v0x27eabe0_0 .net "s2inv", 0 0, L_0x28ec2a0;  1 drivers
v0x27eaca0_0 .net "xorRes", 0 0, L_0x28eb6e0;  1 drivers
S_0x27e8d60 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27e8a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28eb840/d .functor XOR 1, L_0x28ed820, L_0x291bfc0, C4<0>, C4<0>;
L_0x28eb840 .delay 1 (40,40,40) L_0x28eb840/d;
L_0x28eb900/d .functor XOR 1, L_0x28ed6c0, L_0x28eb840, C4<0>, C4<0>;
L_0x28eb900 .delay 1 (40,40,40) L_0x28eb900/d;
L_0x28eba60/d .functor XOR 1, L_0x28eb900, L_0x28d8260, C4<0>, C4<0>;
L_0x28eba60 .delay 1 (40,40,40) L_0x28eba60/d;
L_0x28ebc60/d .functor AND 1, L_0x28ed6c0, L_0x28eb840, C4<1>, C4<1>;
L_0x28ebc60 .delay 1 (40,40,40) L_0x28ebc60/d;
L_0x28ebed0/d .functor AND 1, L_0x28eb900, L_0x28d8260, C4<1>, C4<1>;
L_0x28ebed0 .delay 1 (40,40,40) L_0x28ebed0/d;
L_0x28e24b0/d .functor OR 1, L_0x28ebc60, L_0x28ebed0, C4<0>, C4<0>;
L_0x28e24b0 .delay 1 (40,40,40) L_0x28e24b0/d;
v0x27e8ff0_0 .net "AandB", 0 0, L_0x28ebc60;  1 drivers
v0x27e90d0_0 .net "BxorSub", 0 0, L_0x28eb840;  1 drivers
v0x27e9190_0 .net "a", 0 0, L_0x28ed6c0;  alias, 1 drivers
v0x27e9260_0 .net "b", 0 0, L_0x28ed820;  alias, 1 drivers
v0x27e9320_0 .net "carryin", 0 0, L_0x28d8260;  alias, 1 drivers
v0x27e9430_0 .net "carryout", 0 0, L_0x28e24b0;  alias, 1 drivers
v0x27e94f0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27e9590_0 .net "res", 0 0, L_0x28eba60;  alias, 1 drivers
v0x27e9650_0 .net "xAorB", 0 0, L_0x28eb900;  1 drivers
v0x27e97a0_0 .net "xAorBandCin", 0 0, L_0x28ebed0;  1 drivers
S_0x27eae80 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27d79f0 .param/l "i" 0 3 165, +C4<010000>;
S_0x27eb1a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27eae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28ed760/d .functor AND 1, L_0x28f0310, L_0x28f0470, C4<1>, C4<1>;
L_0x28ed760 .delay 1 (40,40,40) L_0x28ed760/d;
L_0x28edbe0/d .functor NAND 1, L_0x28f0310, L_0x28f0470, C4<1>, C4<1>;
L_0x28edbe0 .delay 1 (20,20,20) L_0x28edbe0/d;
L_0x28edd40/d .functor OR 1, L_0x28f0310, L_0x28f0470, C4<0>, C4<0>;
L_0x28edd40 .delay 1 (40,40,40) L_0x28edd40/d;
L_0x28ecf90/d .functor NOR 1, L_0x28f0310, L_0x28f0470, C4<0>, C4<0>;
L_0x28ecf90 .delay 1 (20,20,20) L_0x28ecf90/d;
L_0x28ee2e0/d .functor XOR 1, L_0x28f0310, L_0x28f0470, C4<0>, C4<0>;
L_0x28ee2e0 .delay 1 (40,40,40) L_0x28ee2e0/d;
L_0x28eed40/d .functor NOT 1, L_0x28ee010, C4<0>, C4<0>, C4<0>;
L_0x28eed40 .delay 1 (10,10,10) L_0x28eed40/d;
L_0x27ec930/d .functor NOT 1, L_0x28ee0b0, C4<0>, C4<0>, C4<0>;
L_0x27ec930 .delay 1 (10,10,10) L_0x27ec930/d;
L_0x28eeef0/d .functor NOT 1, L_0x28ee150, C4<0>, C4<0>, C4<0>;
L_0x28eeef0 .delay 1 (10,10,10) L_0x28eeef0/d;
L_0x28ef0a0/d .functor AND 1, L_0x28ee660, L_0x28eed40, L_0x27ec930, L_0x28eeef0;
L_0x28ef0a0 .delay 1 (80,80,80) L_0x28ef0a0/d;
L_0x28ef250/d .functor AND 1, L_0x28ee660, L_0x28ee010, L_0x27ec930, L_0x28eeef0;
L_0x28ef250 .delay 1 (80,80,80) L_0x28ef250/d;
L_0x28ef460/d .functor AND 1, L_0x28ee2e0, L_0x28eed40, L_0x28ee0b0, L_0x28eeef0;
L_0x28ef460 .delay 1 (80,80,80) L_0x28ef460/d;
L_0x28ef640/d .functor AND 1, L_0x28ee660, L_0x28ee010, L_0x28ee0b0, L_0x28eeef0;
L_0x28ef640 .delay 1 (80,80,80) L_0x28ef640/d;
L_0x28ef810/d .functor AND 1, L_0x28ed760, L_0x28eed40, L_0x27ec930, L_0x28ee150;
L_0x28ef810 .delay 1 (80,80,80) L_0x28ef810/d;
L_0x28ef9f0/d .functor AND 1, L_0x28edbe0, L_0x28ee010, L_0x27ec930, L_0x28ee150;
L_0x28ef9f0 .delay 1 (80,80,80) L_0x28ef9f0/d;
L_0x28ef7a0/d .functor AND 1, L_0x28ecf90, L_0x28eed40, L_0x28ee0b0, L_0x28ee150;
L_0x28ef7a0 .delay 1 (80,80,80) L_0x28ef7a0/d;
L_0x28efd80/d .functor AND 1, L_0x28edd40, L_0x28ee010, L_0x28ee0b0, L_0x28ee150;
L_0x28efd80 .delay 1 (80,80,80) L_0x28efd80/d;
L_0x28eff20/0/0 .functor OR 1, L_0x28ef0a0, L_0x28ef250, L_0x28ef460, L_0x28ef810;
L_0x28eff20/0/4 .functor OR 1, L_0x28ef9f0, L_0x28ef7a0, L_0x28efd80, L_0x28ef640;
L_0x28eff20/d .functor OR 1, L_0x28eff20/0/0, L_0x28eff20/0/4, C4<0>, C4<0>;
L_0x28eff20 .delay 1 (160,160,160) L_0x28eff20/d;
v0x27ec260_0 .net "a", 0 0, L_0x28f0310;  1 drivers
v0x27ec350_0 .net "addSub", 0 0, L_0x28ee660;  1 drivers
v0x27ec420_0 .net "andRes", 0 0, L_0x28ed760;  1 drivers
v0x27ec4f0_0 .net "b", 0 0, L_0x28f0470;  1 drivers
v0x27ec5c0_0 .net "carryIn", 0 0, L_0x28ede00;  1 drivers
v0x27ec660_0 .net "carryOut", 0 0, L_0x28eeb40;  1 drivers
v0x27ec730_0 .net "initialResult", 0 0, L_0x28eff20;  1 drivers
v0x27ec7d0_0 .net "isAdd", 0 0, L_0x28ef0a0;  1 drivers
v0x27ec870_0 .net "isAnd", 0 0, L_0x28ef810;  1 drivers
v0x27ec9a0_0 .net "isNand", 0 0, L_0x28ef9f0;  1 drivers
v0x27eca40_0 .net "isNor", 0 0, L_0x28ef7a0;  1 drivers
v0x27ecae0_0 .net "isOr", 0 0, L_0x28efd80;  1 drivers
v0x27ecba0_0 .net "isSLT", 0 0, L_0x28ef640;  1 drivers
v0x27ecc60_0 .net "isSub", 0 0, L_0x28ef250;  1 drivers
v0x27ecd20_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27ecdc0_0 .net "isXor", 0 0, L_0x28ef460;  1 drivers
v0x27ece80_0 .net "nandRes", 0 0, L_0x28edbe0;  1 drivers
v0x27ed030_0 .net "norRes", 0 0, L_0x28ecf90;  1 drivers
v0x27ed0d0_0 .net "orRes", 0 0, L_0x28edd40;  1 drivers
v0x27ed170_0 .net "s0", 0 0, L_0x28ee010;  1 drivers
v0x27ed210_0 .net "s0inv", 0 0, L_0x28eed40;  1 drivers
v0x27ed2d0_0 .net "s1", 0 0, L_0x28ee0b0;  1 drivers
v0x27ed390_0 .net "s1inv", 0 0, L_0x27ec930;  1 drivers
v0x27ed450_0 .net "s2", 0 0, L_0x28ee150;  1 drivers
v0x27ed510_0 .net "s2inv", 0 0, L_0x28eeef0;  1 drivers
v0x27ed5d0_0 .net "xorRes", 0 0, L_0x28ee2e0;  1 drivers
S_0x27eb4a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27eb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28ee440/d .functor XOR 1, L_0x28f0470, L_0x291bfc0, C4<0>, C4<0>;
L_0x28ee440 .delay 1 (40,40,40) L_0x28ee440/d;
L_0x28ee500/d .functor XOR 1, L_0x28f0310, L_0x28ee440, C4<0>, C4<0>;
L_0x28ee500 .delay 1 (40,40,40) L_0x28ee500/d;
L_0x28ee660/d .functor XOR 1, L_0x28ee500, L_0x28ede00, C4<0>, C4<0>;
L_0x28ee660 .delay 1 (40,40,40) L_0x28ee660/d;
L_0x28ee860/d .functor AND 1, L_0x28f0310, L_0x28ee440, C4<1>, C4<1>;
L_0x28ee860 .delay 1 (40,40,40) L_0x28ee860/d;
L_0x28eead0/d .functor AND 1, L_0x28ee500, L_0x28ede00, C4<1>, C4<1>;
L_0x28eead0 .delay 1 (40,40,40) L_0x28eead0/d;
L_0x28eeb40/d .functor OR 1, L_0x28ee860, L_0x28eead0, C4<0>, C4<0>;
L_0x28eeb40 .delay 1 (40,40,40) L_0x28eeb40/d;
v0x27eb710_0 .net "AandB", 0 0, L_0x28ee860;  1 drivers
v0x27eb7f0_0 .net "BxorSub", 0 0, L_0x28ee440;  1 drivers
v0x27eb8b0_0 .net "a", 0 0, L_0x28f0310;  alias, 1 drivers
v0x27eb980_0 .net "b", 0 0, L_0x28f0470;  alias, 1 drivers
v0x27eba40_0 .net "carryin", 0 0, L_0x28ede00;  alias, 1 drivers
v0x27ebb50_0 .net "carryout", 0 0, L_0x28eeb40;  alias, 1 drivers
v0x27ebc10_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27d8620_0 .net "res", 0 0, L_0x28ee660;  alias, 1 drivers
v0x27d86e0_0 .net "xAorB", 0 0, L_0x28ee500;  1 drivers
v0x27ec0c0_0 .net "xAorBandCin", 0 0, L_0x28eead0;  1 drivers
S_0x27ed7b0 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27ed970 .param/l "i" 0 3 165, +C4<010001>;
S_0x27eda30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27ed7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28f03b0/d .functor AND 1, L_0x28f2d40, L_0x28f2ea0, C4<1>, C4<1>;
L_0x28f03b0 .delay 1 (40,40,40) L_0x28f03b0/d;
L_0x28f0960/d .functor NAND 1, L_0x28f2d40, L_0x28f2ea0, C4<1>, C4<1>;
L_0x28f0960 .delay 1 (20,20,20) L_0x28f0960/d;
L_0x28efbe0/d .functor OR 1, L_0x28f2d40, L_0x28f2ea0, C4<0>, C4<0>;
L_0x28efbe0 .delay 1 (40,40,40) L_0x28efbe0/d;
L_0x28f0be0/d .functor NOR 1, L_0x28f2d40, L_0x28f2ea0, C4<0>, C4<0>;
L_0x28f0be0 .delay 1 (20,20,20) L_0x28f0be0/d;
L_0x28f0ca0/d .functor XOR 1, L_0x28f2d40, L_0x28f2ea0, C4<0>, C4<0>;
L_0x28f0ca0 .delay 1 (40,40,40) L_0x28f0ca0/d;
L_0x28f1700/d .functor NOT 1, L_0x28f06b0, C4<0>, C4<0>, C4<0>;
L_0x28f1700 .delay 1 (10,10,10) L_0x28f1700/d;
L_0x28f1860/d .functor NOT 1, L_0x28f0750, C4<0>, C4<0>, C4<0>;
L_0x28f1860 .delay 1 (10,10,10) L_0x28f1860/d;
L_0x28f1920/d .functor NOT 1, L_0x28f07f0, C4<0>, C4<0>, C4<0>;
L_0x28f1920 .delay 1 (10,10,10) L_0x28f1920/d;
L_0x28f1ad0/d .functor AND 1, L_0x28f1020, L_0x28f1700, L_0x28f1860, L_0x28f1920;
L_0x28f1ad0 .delay 1 (80,80,80) L_0x28f1ad0/d;
L_0x28f1c80/d .functor AND 1, L_0x28f1020, L_0x28f06b0, L_0x28f1860, L_0x28f1920;
L_0x28f1c80 .delay 1 (80,80,80) L_0x28f1c80/d;
L_0x28f1e90/d .functor AND 1, L_0x28f0ca0, L_0x28f1700, L_0x28f0750, L_0x28f1920;
L_0x28f1e90 .delay 1 (80,80,80) L_0x28f1e90/d;
L_0x28f2070/d .functor AND 1, L_0x28f1020, L_0x28f06b0, L_0x28f0750, L_0x28f1920;
L_0x28f2070 .delay 1 (80,80,80) L_0x28f2070/d;
L_0x28f2240/d .functor AND 1, L_0x28f03b0, L_0x28f1700, L_0x28f1860, L_0x28f07f0;
L_0x28f2240 .delay 1 (80,80,80) L_0x28f2240/d;
L_0x28f2420/d .functor AND 1, L_0x28f0960, L_0x28f06b0, L_0x28f1860, L_0x28f07f0;
L_0x28f2420 .delay 1 (80,80,80) L_0x28f2420/d;
L_0x28f21d0/d .functor AND 1, L_0x28f0be0, L_0x28f1700, L_0x28f0750, L_0x28f07f0;
L_0x28f21d0 .delay 1 (80,80,80) L_0x28f21d0/d;
L_0x28f27b0/d .functor AND 1, L_0x28efbe0, L_0x28f06b0, L_0x28f0750, L_0x28f07f0;
L_0x28f27b0 .delay 1 (80,80,80) L_0x28f27b0/d;
L_0x28f2950/0/0 .functor OR 1, L_0x28f1ad0, L_0x28f1c80, L_0x28f1e90, L_0x28f2240;
L_0x28f2950/0/4 .functor OR 1, L_0x28f2420, L_0x28f21d0, L_0x28f27b0, L_0x28f2070;
L_0x28f2950/d .functor OR 1, L_0x28f2950/0/0, L_0x28f2950/0/4, C4<0>, C4<0>;
L_0x28f2950 .delay 1 (160,160,160) L_0x28f2950/d;
v0x27ee930_0 .net "a", 0 0, L_0x28f2d40;  1 drivers
v0x27ee9f0_0 .net "addSub", 0 0, L_0x28f1020;  1 drivers
v0x27eeac0_0 .net "andRes", 0 0, L_0x28f03b0;  1 drivers
v0x27eeb90_0 .net "b", 0 0, L_0x28f2ea0;  1 drivers
v0x27eec60_0 .net "carryIn", 0 0, L_0x28f0b10;  1 drivers
v0x27eed00_0 .net "carryOut", 0 0, L_0x28f1500;  1 drivers
v0x27eedd0_0 .net "initialResult", 0 0, L_0x28f2950;  1 drivers
v0x27eee70_0 .net "isAdd", 0 0, L_0x28f1ad0;  1 drivers
v0x27eef10_0 .net "isAnd", 0 0, L_0x28f2240;  1 drivers
v0x27ef040_0 .net "isNand", 0 0, L_0x28f2420;  1 drivers
v0x27ef0e0_0 .net "isNor", 0 0, L_0x28f21d0;  1 drivers
v0x27ef180_0 .net "isOr", 0 0, L_0x28f27b0;  1 drivers
v0x27ef240_0 .net "isSLT", 0 0, L_0x28f2070;  1 drivers
v0x27ef300_0 .net "isSub", 0 0, L_0x28f1c80;  1 drivers
v0x27ef3c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27ef460_0 .net "isXor", 0 0, L_0x28f1e90;  1 drivers
v0x27ef520_0 .net "nandRes", 0 0, L_0x28f0960;  1 drivers
v0x27ef6d0_0 .net "norRes", 0 0, L_0x28f0be0;  1 drivers
v0x27ef770_0 .net "orRes", 0 0, L_0x28efbe0;  1 drivers
v0x27ef810_0 .net "s0", 0 0, L_0x28f06b0;  1 drivers
v0x27ef8b0_0 .net "s0inv", 0 0, L_0x28f1700;  1 drivers
v0x27ef970_0 .net "s1", 0 0, L_0x28f0750;  1 drivers
v0x27efa30_0 .net "s1inv", 0 0, L_0x28f1860;  1 drivers
v0x27efaf0_0 .net "s2", 0 0, L_0x28f07f0;  1 drivers
v0x27efbb0_0 .net "s2inv", 0 0, L_0x28f1920;  1 drivers
v0x27efc70_0 .net "xorRes", 0 0, L_0x28f0ca0;  1 drivers
S_0x27edd30 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27eda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28f0e00/d .functor XOR 1, L_0x28f2ea0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28f0e00 .delay 1 (40,40,40) L_0x28f0e00/d;
L_0x28f0e70/d .functor XOR 1, L_0x28f2d40, L_0x28f0e00, C4<0>, C4<0>;
L_0x28f0e70 .delay 1 (40,40,40) L_0x28f0e70/d;
L_0x28f1020/d .functor XOR 1, L_0x28f0e70, L_0x28f0b10, C4<0>, C4<0>;
L_0x28f1020 .delay 1 (40,40,40) L_0x28f1020/d;
L_0x28f1220/d .functor AND 1, L_0x28f2d40, L_0x28f0e00, C4<1>, C4<1>;
L_0x28f1220 .delay 1 (40,40,40) L_0x28f1220/d;
L_0x28f1490/d .functor AND 1, L_0x28f0e70, L_0x28f0b10, C4<1>, C4<1>;
L_0x28f1490 .delay 1 (40,40,40) L_0x28f1490/d;
L_0x28f1500/d .functor OR 1, L_0x28f1220, L_0x28f1490, C4<0>, C4<0>;
L_0x28f1500 .delay 1 (40,40,40) L_0x28f1500/d;
v0x27edfc0_0 .net "AandB", 0 0, L_0x28f1220;  1 drivers
v0x27ee0a0_0 .net "BxorSub", 0 0, L_0x28f0e00;  1 drivers
v0x27ee160_0 .net "a", 0 0, L_0x28f2d40;  alias, 1 drivers
v0x27ee230_0 .net "b", 0 0, L_0x28f2ea0;  alias, 1 drivers
v0x27ee2f0_0 .net "carryin", 0 0, L_0x28f0b10;  alias, 1 drivers
v0x27ee400_0 .net "carryout", 0 0, L_0x28f1500;  alias, 1 drivers
v0x27ee4c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27ee560_0 .net "res", 0 0, L_0x28f1020;  alias, 1 drivers
v0x27ee620_0 .net "xAorB", 0 0, L_0x28f0e70;  1 drivers
v0x27ee770_0 .net "xAorBandCin", 0 0, L_0x28f1490;  1 drivers
S_0x27efe50 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27f0010 .param/l "i" 0 3 165, +C4<010010>;
S_0x27f00d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27efe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28f2de0/d .functor AND 1, L_0x28f5750, L_0x28f58b0, C4<1>, C4<1>;
L_0x28f2de0 .delay 1 (40,40,40) L_0x28f2de0/d;
L_0x28f33c0/d .functor NAND 1, L_0x28f5750, L_0x28f58b0, C4<1>, C4<1>;
L_0x28f33c0 .delay 1 (20,20,20) L_0x28f33c0/d;
L_0x28f2610/d .functor OR 1, L_0x28f5750, L_0x28f58b0, C4<0>, C4<0>;
L_0x28f2610 .delay 1 (40,40,40) L_0x28f2610/d;
L_0x28f3640/d .functor NOR 1, L_0x28f5750, L_0x28f58b0, C4<0>, C4<0>;
L_0x28f3640 .delay 1 (20,20,20) L_0x28f3640/d;
L_0x28f3700/d .functor XOR 1, L_0x28f5750, L_0x28f58b0, C4<0>, C4<0>;
L_0x28f3700 .delay 1 (40,40,40) L_0x28f3700/d;
L_0x28f4110/d .functor NOT 1, L_0x28f30e0, C4<0>, C4<0>, C4<0>;
L_0x28f4110 .delay 1 (10,10,10) L_0x28f4110/d;
L_0x28f4270/d .functor NOT 1, L_0x28f3180, C4<0>, C4<0>, C4<0>;
L_0x28f4270 .delay 1 (10,10,10) L_0x28f4270/d;
L_0x28f4330/d .functor NOT 1, L_0x28f3220, C4<0>, C4<0>, C4<0>;
L_0x28f4330 .delay 1 (10,10,10) L_0x28f4330/d;
L_0x28f44e0/d .functor AND 1, L_0x28f3a30, L_0x28f4110, L_0x28f4270, L_0x28f4330;
L_0x28f44e0 .delay 1 (80,80,80) L_0x28f44e0/d;
L_0x28f4690/d .functor AND 1, L_0x28f3a30, L_0x28f30e0, L_0x28f4270, L_0x28f4330;
L_0x28f4690 .delay 1 (80,80,80) L_0x28f4690/d;
L_0x28f48a0/d .functor AND 1, L_0x28f3700, L_0x28f4110, L_0x28f3180, L_0x28f4330;
L_0x28f48a0 .delay 1 (80,80,80) L_0x28f48a0/d;
L_0x28f4a80/d .functor AND 1, L_0x28f3a30, L_0x28f30e0, L_0x28f3180, L_0x28f4330;
L_0x28f4a80 .delay 1 (80,80,80) L_0x28f4a80/d;
L_0x28f4c50/d .functor AND 1, L_0x28f2de0, L_0x28f4110, L_0x28f4270, L_0x28f3220;
L_0x28f4c50 .delay 1 (80,80,80) L_0x28f4c50/d;
L_0x28f4e30/d .functor AND 1, L_0x28f33c0, L_0x28f30e0, L_0x28f4270, L_0x28f3220;
L_0x28f4e30 .delay 1 (80,80,80) L_0x28f4e30/d;
L_0x28f4be0/d .functor AND 1, L_0x28f3640, L_0x28f4110, L_0x28f3180, L_0x28f3220;
L_0x28f4be0 .delay 1 (80,80,80) L_0x28f4be0/d;
L_0x28f51c0/d .functor AND 1, L_0x28f2610, L_0x28f30e0, L_0x28f3180, L_0x28f3220;
L_0x28f51c0 .delay 1 (80,80,80) L_0x28f51c0/d;
L_0x28f5360/0/0 .functor OR 1, L_0x28f44e0, L_0x28f4690, L_0x28f48a0, L_0x28f4c50;
L_0x28f5360/0/4 .functor OR 1, L_0x28f4e30, L_0x28f4be0, L_0x28f51c0, L_0x28f4a80;
L_0x28f5360/d .functor OR 1, L_0x28f5360/0/0, L_0x28f5360/0/4, C4<0>, C4<0>;
L_0x28f5360 .delay 1 (160,160,160) L_0x28f5360/d;
v0x27f0fd0_0 .net "a", 0 0, L_0x28f5750;  1 drivers
v0x27f1090_0 .net "addSub", 0 0, L_0x28f3a30;  1 drivers
v0x27f1160_0 .net "andRes", 0 0, L_0x28f2de0;  1 drivers
v0x27f1230_0 .net "b", 0 0, L_0x28f58b0;  1 drivers
v0x27f1300_0 .net "carryIn", 0 0, L_0x28f3570;  1 drivers
v0x27f13a0_0 .net "carryOut", 0 0, L_0x28f3f10;  1 drivers
v0x27f1470_0 .net "initialResult", 0 0, L_0x28f5360;  1 drivers
v0x27f1510_0 .net "isAdd", 0 0, L_0x28f44e0;  1 drivers
v0x27f15b0_0 .net "isAnd", 0 0, L_0x28f4c50;  1 drivers
v0x27f16e0_0 .net "isNand", 0 0, L_0x28f4e30;  1 drivers
v0x27f1780_0 .net "isNor", 0 0, L_0x28f4be0;  1 drivers
v0x27f1820_0 .net "isOr", 0 0, L_0x28f51c0;  1 drivers
v0x27f18e0_0 .net "isSLT", 0 0, L_0x28f4a80;  1 drivers
v0x27f19a0_0 .net "isSub", 0 0, L_0x28f4690;  1 drivers
v0x27f1a60_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f1b00_0 .net "isXor", 0 0, L_0x28f48a0;  1 drivers
v0x27f1bc0_0 .net "nandRes", 0 0, L_0x28f33c0;  1 drivers
v0x27f1d70_0 .net "norRes", 0 0, L_0x28f3640;  1 drivers
v0x27f1e10_0 .net "orRes", 0 0, L_0x28f2610;  1 drivers
v0x27f1eb0_0 .net "s0", 0 0, L_0x28f30e0;  1 drivers
v0x27f1f50_0 .net "s0inv", 0 0, L_0x28f4110;  1 drivers
v0x27f2010_0 .net "s1", 0 0, L_0x28f3180;  1 drivers
v0x27f20d0_0 .net "s1inv", 0 0, L_0x28f4270;  1 drivers
v0x27f2190_0 .net "s2", 0 0, L_0x28f3220;  1 drivers
v0x27f2250_0 .net "s2inv", 0 0, L_0x28f4330;  1 drivers
v0x27f2310_0 .net "xorRes", 0 0, L_0x28f3700;  1 drivers
S_0x27f03d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27f00d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28f3860/d .functor XOR 1, L_0x28f58b0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28f3860 .delay 1 (40,40,40) L_0x28f3860/d;
L_0x28f38d0/d .functor XOR 1, L_0x28f5750, L_0x28f3860, C4<0>, C4<0>;
L_0x28f38d0 .delay 1 (40,40,40) L_0x28f38d0/d;
L_0x28f3a30/d .functor XOR 1, L_0x28f38d0, L_0x28f3570, C4<0>, C4<0>;
L_0x28f3a30 .delay 1 (40,40,40) L_0x28f3a30/d;
L_0x28f3c30/d .functor AND 1, L_0x28f5750, L_0x28f3860, C4<1>, C4<1>;
L_0x28f3c30 .delay 1 (40,40,40) L_0x28f3c30/d;
L_0x28f3ea0/d .functor AND 1, L_0x28f38d0, L_0x28f3570, C4<1>, C4<1>;
L_0x28f3ea0 .delay 1 (40,40,40) L_0x28f3ea0/d;
L_0x28f3f10/d .functor OR 1, L_0x28f3c30, L_0x28f3ea0, C4<0>, C4<0>;
L_0x28f3f10 .delay 1 (40,40,40) L_0x28f3f10/d;
v0x27f0660_0 .net "AandB", 0 0, L_0x28f3c30;  1 drivers
v0x27f0740_0 .net "BxorSub", 0 0, L_0x28f3860;  1 drivers
v0x27f0800_0 .net "a", 0 0, L_0x28f5750;  alias, 1 drivers
v0x27f08d0_0 .net "b", 0 0, L_0x28f58b0;  alias, 1 drivers
v0x27f0990_0 .net "carryin", 0 0, L_0x28f3570;  alias, 1 drivers
v0x27f0aa0_0 .net "carryout", 0 0, L_0x28f3f10;  alias, 1 drivers
v0x27f0b60_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f0c00_0 .net "res", 0 0, L_0x28f3a30;  alias, 1 drivers
v0x27f0cc0_0 .net "xAorB", 0 0, L_0x28f38d0;  1 drivers
v0x27f0e10_0 .net "xAorBandCin", 0 0, L_0x28f3ea0;  1 drivers
S_0x27f24f0 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27f26b0 .param/l "i" 0 3 165, +C4<010011>;
S_0x27f2770 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27f24f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28f57f0/d .functor AND 1, L_0x28f8160, L_0x28f82c0, C4<1>, C4<1>;
L_0x28f57f0 .delay 1 (40,40,40) L_0x28f57f0/d;
L_0x28f5020/d .functor NAND 1, L_0x28f8160, L_0x28f82c0, C4<1>, C4<1>;
L_0x28f5020 .delay 1 (20,20,20) L_0x28f5020/d;
L_0x28f5e50/d .functor OR 1, L_0x28f8160, L_0x28f82c0, C4<0>, C4<0>;
L_0x28f5e50 .delay 1 (40,40,40) L_0x28f5e50/d;
L_0x28f6040/d .functor NOR 1, L_0x28f8160, L_0x28f82c0, C4<0>, C4<0>;
L_0x28f6040 .delay 1 (20,20,20) L_0x28f6040/d;
L_0x28f6100/d .functor XOR 1, L_0x28f8160, L_0x28f82c0, C4<0>, C4<0>;
L_0x28f6100 .delay 1 (40,40,40) L_0x28f6100/d;
L_0x28f6b90/d .functor NOT 1, L_0x28f5b00, C4<0>, C4<0>, C4<0>;
L_0x28f6b90 .delay 1 (10,10,10) L_0x28f6b90/d;
L_0x27f3d10/d .functor NOT 1, L_0x28f5ba0, C4<0>, C4<0>, C4<0>;
L_0x27f3d10 .delay 1 (10,10,10) L_0x27f3d10/d;
L_0x28f6d40/d .functor NOT 1, L_0x28f5c40, C4<0>, C4<0>, C4<0>;
L_0x28f6d40 .delay 1 (10,10,10) L_0x28f6d40/d;
L_0x28f6ef0/d .functor AND 1, L_0x28f64d0, L_0x28f6b90, L_0x27f3d10, L_0x28f6d40;
L_0x28f6ef0 .delay 1 (80,80,80) L_0x28f6ef0/d;
L_0x28f70a0/d .functor AND 1, L_0x28f64d0, L_0x28f5b00, L_0x27f3d10, L_0x28f6d40;
L_0x28f70a0 .delay 1 (80,80,80) L_0x28f70a0/d;
L_0x28f72b0/d .functor AND 1, L_0x28f6100, L_0x28f6b90, L_0x28f5ba0, L_0x28f6d40;
L_0x28f72b0 .delay 1 (80,80,80) L_0x28f72b0/d;
L_0x28f7490/d .functor AND 1, L_0x28f64d0, L_0x28f5b00, L_0x28f5ba0, L_0x28f6d40;
L_0x28f7490 .delay 1 (80,80,80) L_0x28f7490/d;
L_0x28f7660/d .functor AND 1, L_0x28f57f0, L_0x28f6b90, L_0x27f3d10, L_0x28f5c40;
L_0x28f7660 .delay 1 (80,80,80) L_0x28f7660/d;
L_0x28f7840/d .functor AND 1, L_0x28f5020, L_0x28f5b00, L_0x27f3d10, L_0x28f5c40;
L_0x28f7840 .delay 1 (80,80,80) L_0x28f7840/d;
L_0x28f75f0/d .functor AND 1, L_0x28f6040, L_0x28f6b90, L_0x28f5ba0, L_0x28f5c40;
L_0x28f75f0 .delay 1 (80,80,80) L_0x28f75f0/d;
L_0x28f7bd0/d .functor AND 1, L_0x28f5e50, L_0x28f5b00, L_0x28f5ba0, L_0x28f5c40;
L_0x28f7bd0 .delay 1 (80,80,80) L_0x28f7bd0/d;
L_0x28f7d70/0/0 .functor OR 1, L_0x28f6ef0, L_0x28f70a0, L_0x28f72b0, L_0x28f7660;
L_0x28f7d70/0/4 .functor OR 1, L_0x28f7840, L_0x28f75f0, L_0x28f7bd0, L_0x28f7490;
L_0x28f7d70/d .functor OR 1, L_0x28f7d70/0/0, L_0x28f7d70/0/4, C4<0>, C4<0>;
L_0x28f7d70 .delay 1 (160,160,160) L_0x28f7d70/d;
v0x27f3670_0 .net "a", 0 0, L_0x28f8160;  1 drivers
v0x27f3730_0 .net "addSub", 0 0, L_0x28f64d0;  1 drivers
v0x27f3800_0 .net "andRes", 0 0, L_0x28f57f0;  1 drivers
v0x27f38d0_0 .net "b", 0 0, L_0x28f82c0;  1 drivers
v0x27f39a0_0 .net "carryIn", 0 0, L_0x28f5a60;  1 drivers
v0x27f3a40_0 .net "carryOut", 0 0, L_0x28f6990;  1 drivers
v0x27f3b10_0 .net "initialResult", 0 0, L_0x28f7d70;  1 drivers
v0x27f3bb0_0 .net "isAdd", 0 0, L_0x28f6ef0;  1 drivers
v0x27f3c50_0 .net "isAnd", 0 0, L_0x28f7660;  1 drivers
v0x27f3d80_0 .net "isNand", 0 0, L_0x28f7840;  1 drivers
v0x27f3e20_0 .net "isNor", 0 0, L_0x28f75f0;  1 drivers
v0x27f3ec0_0 .net "isOr", 0 0, L_0x28f7bd0;  1 drivers
v0x27f3f80_0 .net "isSLT", 0 0, L_0x28f7490;  1 drivers
v0x27f4040_0 .net "isSub", 0 0, L_0x28f70a0;  1 drivers
v0x27f4100_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f41a0_0 .net "isXor", 0 0, L_0x28f72b0;  1 drivers
v0x27f4260_0 .net "nandRes", 0 0, L_0x28f5020;  1 drivers
v0x27f4410_0 .net "norRes", 0 0, L_0x28f6040;  1 drivers
v0x27f44b0_0 .net "orRes", 0 0, L_0x28f5e50;  1 drivers
v0x27f4550_0 .net "s0", 0 0, L_0x28f5b00;  1 drivers
v0x27f45f0_0 .net "s0inv", 0 0, L_0x28f6b90;  1 drivers
v0x27f46b0_0 .net "s1", 0 0, L_0x28f5ba0;  1 drivers
v0x27f4770_0 .net "s1inv", 0 0, L_0x27f3d10;  1 drivers
v0x27f4830_0 .net "s2", 0 0, L_0x28f5c40;  1 drivers
v0x27f48f0_0 .net "s2inv", 0 0, L_0x28f6d40;  1 drivers
v0x27f49b0_0 .net "xorRes", 0 0, L_0x28f6100;  1 drivers
S_0x27f2a70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27f2770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28f6260/d .functor XOR 1, L_0x28f82c0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28f6260 .delay 1 (40,40,40) L_0x28f6260/d;
L_0x28f6320/d .functor XOR 1, L_0x28f8160, L_0x28f6260, C4<0>, C4<0>;
L_0x28f6320 .delay 1 (40,40,40) L_0x28f6320/d;
L_0x28f64d0/d .functor XOR 1, L_0x28f6320, L_0x28f5a60, C4<0>, C4<0>;
L_0x28f64d0 .delay 1 (40,40,40) L_0x28f64d0/d;
L_0x28f66d0/d .functor AND 1, L_0x28f8160, L_0x28f6260, C4<1>, C4<1>;
L_0x28f66d0 .delay 1 (40,40,40) L_0x28f66d0/d;
L_0x28f5ec0/d .functor AND 1, L_0x28f6320, L_0x28f5a60, C4<1>, C4<1>;
L_0x28f5ec0 .delay 1 (40,40,40) L_0x28f5ec0/d;
L_0x28f6990/d .functor OR 1, L_0x28f66d0, L_0x28f5ec0, C4<0>, C4<0>;
L_0x28f6990 .delay 1 (40,40,40) L_0x28f6990/d;
v0x27f2d00_0 .net "AandB", 0 0, L_0x28f66d0;  1 drivers
v0x27f2de0_0 .net "BxorSub", 0 0, L_0x28f6260;  1 drivers
v0x27f2ea0_0 .net "a", 0 0, L_0x28f8160;  alias, 1 drivers
v0x27f2f70_0 .net "b", 0 0, L_0x28f82c0;  alias, 1 drivers
v0x27f3030_0 .net "carryin", 0 0, L_0x28f5a60;  alias, 1 drivers
v0x27f3140_0 .net "carryout", 0 0, L_0x28f6990;  alias, 1 drivers
v0x27f3200_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f32a0_0 .net "res", 0 0, L_0x28f64d0;  alias, 1 drivers
v0x27f3360_0 .net "xAorB", 0 0, L_0x28f6320;  1 drivers
v0x27f34b0_0 .net "xAorBandCin", 0 0, L_0x28f5ec0;  1 drivers
S_0x27f4b90 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27f4d50 .param/l "i" 0 3 165, +C4<010100>;
S_0x27f4e10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27f4b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28f8200/d .functor AND 1, L_0x28faba0, L_0x28fad00, C4<1>, C4<1>;
L_0x28f8200 .delay 1 (40,40,40) L_0x28f8200/d;
L_0x28f7a30/d .functor NAND 1, L_0x28faba0, L_0x28fad00, C4<1>, C4<1>;
L_0x28f7a30 .delay 1 (20,20,20) L_0x28f7a30/d;
L_0x28f8890/d .functor OR 1, L_0x28faba0, L_0x28fad00, C4<0>, C4<0>;
L_0x28f8890 .delay 1 (40,40,40) L_0x28f8890/d;
L_0x28f8a80/d .functor NOR 1, L_0x28faba0, L_0x28fad00, C4<0>, C4<0>;
L_0x28f8a80 .delay 1 (20,20,20) L_0x28f8a80/d;
L_0x28f8b40/d .functor XOR 1, L_0x28faba0, L_0x28fad00, C4<0>, C4<0>;
L_0x28f8b40 .delay 1 (40,40,40) L_0x28f8b40/d;
L_0x28f95d0/d .functor NOT 1, L_0x28f8510, C4<0>, C4<0>, C4<0>;
L_0x28f95d0 .delay 1 (10,10,10) L_0x28f95d0/d;
L_0x27f63b0/d .functor NOT 1, L_0x28f85b0, C4<0>, C4<0>, C4<0>;
L_0x27f63b0 .delay 1 (10,10,10) L_0x27f63b0/d;
L_0x28f9780/d .functor NOT 1, L_0x28f8650, C4<0>, C4<0>, C4<0>;
L_0x28f9780 .delay 1 (10,10,10) L_0x28f9780/d;
L_0x28f9930/d .functor AND 1, L_0x28f8f10, L_0x28f95d0, L_0x27f63b0, L_0x28f9780;
L_0x28f9930 .delay 1 (80,80,80) L_0x28f9930/d;
L_0x28f9ae0/d .functor AND 1, L_0x28f8f10, L_0x28f8510, L_0x27f63b0, L_0x28f9780;
L_0x28f9ae0 .delay 1 (80,80,80) L_0x28f9ae0/d;
L_0x28f9cf0/d .functor AND 1, L_0x28f8b40, L_0x28f95d0, L_0x28f85b0, L_0x28f9780;
L_0x28f9cf0 .delay 1 (80,80,80) L_0x28f9cf0/d;
L_0x28f9ed0/d .functor AND 1, L_0x28f8f10, L_0x28f8510, L_0x28f85b0, L_0x28f9780;
L_0x28f9ed0 .delay 1 (80,80,80) L_0x28f9ed0/d;
L_0x28fa0a0/d .functor AND 1, L_0x28f8200, L_0x28f95d0, L_0x27f63b0, L_0x28f8650;
L_0x28fa0a0 .delay 1 (80,80,80) L_0x28fa0a0/d;
L_0x28fa280/d .functor AND 1, L_0x28f7a30, L_0x28f8510, L_0x27f63b0, L_0x28f8650;
L_0x28fa280 .delay 1 (80,80,80) L_0x28fa280/d;
L_0x28fa030/d .functor AND 1, L_0x28f8a80, L_0x28f95d0, L_0x28f85b0, L_0x28f8650;
L_0x28fa030 .delay 1 (80,80,80) L_0x28fa030/d;
L_0x28fa610/d .functor AND 1, L_0x28f8890, L_0x28f8510, L_0x28f85b0, L_0x28f8650;
L_0x28fa610 .delay 1 (80,80,80) L_0x28fa610/d;
L_0x28fa7b0/0/0 .functor OR 1, L_0x28f9930, L_0x28f9ae0, L_0x28f9cf0, L_0x28fa0a0;
L_0x28fa7b0/0/4 .functor OR 1, L_0x28fa280, L_0x28fa030, L_0x28fa610, L_0x28f9ed0;
L_0x28fa7b0/d .functor OR 1, L_0x28fa7b0/0/0, L_0x28fa7b0/0/4, C4<0>, C4<0>;
L_0x28fa7b0 .delay 1 (160,160,160) L_0x28fa7b0/d;
v0x27f5d10_0 .net "a", 0 0, L_0x28faba0;  1 drivers
v0x27f5dd0_0 .net "addSub", 0 0, L_0x28f8f10;  1 drivers
v0x27f5ea0_0 .net "andRes", 0 0, L_0x28f8200;  1 drivers
v0x27f5f70_0 .net "b", 0 0, L_0x28fad00;  1 drivers
v0x27f6040_0 .net "carryIn", 0 0, L_0x28f8470;  1 drivers
v0x27f60e0_0 .net "carryOut", 0 0, L_0x28f93d0;  1 drivers
v0x27f61b0_0 .net "initialResult", 0 0, L_0x28fa7b0;  1 drivers
v0x27f6250_0 .net "isAdd", 0 0, L_0x28f9930;  1 drivers
v0x27f62f0_0 .net "isAnd", 0 0, L_0x28fa0a0;  1 drivers
v0x27f6420_0 .net "isNand", 0 0, L_0x28fa280;  1 drivers
v0x27f64c0_0 .net "isNor", 0 0, L_0x28fa030;  1 drivers
v0x27f6560_0 .net "isOr", 0 0, L_0x28fa610;  1 drivers
v0x27f6620_0 .net "isSLT", 0 0, L_0x28f9ed0;  1 drivers
v0x27f66e0_0 .net "isSub", 0 0, L_0x28f9ae0;  1 drivers
v0x27f67a0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f6840_0 .net "isXor", 0 0, L_0x28f9cf0;  1 drivers
v0x27f6900_0 .net "nandRes", 0 0, L_0x28f7a30;  1 drivers
v0x27f6ab0_0 .net "norRes", 0 0, L_0x28f8a80;  1 drivers
v0x27f6b50_0 .net "orRes", 0 0, L_0x28f8890;  1 drivers
v0x27f6bf0_0 .net "s0", 0 0, L_0x28f8510;  1 drivers
v0x27f6c90_0 .net "s0inv", 0 0, L_0x28f95d0;  1 drivers
v0x27f6d50_0 .net "s1", 0 0, L_0x28f85b0;  1 drivers
v0x27f6e10_0 .net "s1inv", 0 0, L_0x27f63b0;  1 drivers
v0x27f6ed0_0 .net "s2", 0 0, L_0x28f8650;  1 drivers
v0x27f6f90_0 .net "s2inv", 0 0, L_0x28f9780;  1 drivers
v0x27f7050_0 .net "xorRes", 0 0, L_0x28f8b40;  1 drivers
S_0x27f5110 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27f4e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28f8ca0/d .functor XOR 1, L_0x28fad00, L_0x291bfc0, C4<0>, C4<0>;
L_0x28f8ca0 .delay 1 (40,40,40) L_0x28f8ca0/d;
L_0x28f8d60/d .functor XOR 1, L_0x28faba0, L_0x28f8ca0, C4<0>, C4<0>;
L_0x28f8d60 .delay 1 (40,40,40) L_0x28f8d60/d;
L_0x28f8f10/d .functor XOR 1, L_0x28f8d60, L_0x28f8470, C4<0>, C4<0>;
L_0x28f8f10 .delay 1 (40,40,40) L_0x28f8f10/d;
L_0x28f9110/d .functor AND 1, L_0x28faba0, L_0x28f8ca0, C4<1>, C4<1>;
L_0x28f9110 .delay 1 (40,40,40) L_0x28f9110/d;
L_0x28f8900/d .functor AND 1, L_0x28f8d60, L_0x28f8470, C4<1>, C4<1>;
L_0x28f8900 .delay 1 (40,40,40) L_0x28f8900/d;
L_0x28f93d0/d .functor OR 1, L_0x28f9110, L_0x28f8900, C4<0>, C4<0>;
L_0x28f93d0 .delay 1 (40,40,40) L_0x28f93d0/d;
v0x27f53a0_0 .net "AandB", 0 0, L_0x28f9110;  1 drivers
v0x27f5480_0 .net "BxorSub", 0 0, L_0x28f8ca0;  1 drivers
v0x27f5540_0 .net "a", 0 0, L_0x28faba0;  alias, 1 drivers
v0x27f5610_0 .net "b", 0 0, L_0x28fad00;  alias, 1 drivers
v0x27f56d0_0 .net "carryin", 0 0, L_0x28f8470;  alias, 1 drivers
v0x27f57e0_0 .net "carryout", 0 0, L_0x28f93d0;  alias, 1 drivers
v0x27f58a0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f5940_0 .net "res", 0 0, L_0x28f8f10;  alias, 1 drivers
v0x27f5a00_0 .net "xAorB", 0 0, L_0x28f8d60;  1 drivers
v0x27f5b50_0 .net "xAorBandCin", 0 0, L_0x28f8900;  1 drivers
S_0x27f7230 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27f73f0 .param/l "i" 0 3 165, +C4<010101>;
S_0x27f74b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27f7230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28fac40/d .functor AND 1, L_0x28fd680, L_0x28fd7e0, C4<1>, C4<1>;
L_0x28fac40 .delay 1 (40,40,40) L_0x28fac40/d;
L_0x28fa470/d .functor NAND 1, L_0x28fd680, L_0x28fd7e0, C4<1>, C4<1>;
L_0x28fa470 .delay 1 (20,20,20) L_0x28fa470/d;
L_0x28fb2b0/d .functor OR 1, L_0x28fd680, L_0x28fd7e0, C4<0>, C4<0>;
L_0x28fb2b0 .delay 1 (40,40,40) L_0x28fb2b0/d;
L_0x28fb4a0/d .functor NOR 1, L_0x28fd680, L_0x28fd7e0, C4<0>, C4<0>;
L_0x28fb4a0 .delay 1 (20,20,20) L_0x28fb4a0/d;
L_0x28fb560/d .functor XOR 1, L_0x28fd680, L_0x28fd7e0, C4<0>, C4<0>;
L_0x28fb560 .delay 1 (40,40,40) L_0x28fb560/d;
L_0x28fbff0/d .functor NOT 1, L_0x28faf50, C4<0>, C4<0>, C4<0>;
L_0x28fbff0 .delay 1 (10,10,10) L_0x28fbff0/d;
L_0x28fc150/d .functor NOT 1, L_0x28faff0, C4<0>, C4<0>, C4<0>;
L_0x28fc150 .delay 1 (10,10,10) L_0x28fc150/d;
L_0x28fc210/d .functor NOT 1, L_0x28fb090, C4<0>, C4<0>, C4<0>;
L_0x28fc210 .delay 1 (10,10,10) L_0x28fc210/d;
L_0x28fc3c0/d .functor AND 1, L_0x28fb930, L_0x28fbff0, L_0x28fc150, L_0x28fc210;
L_0x28fc3c0 .delay 1 (80,80,80) L_0x28fc3c0/d;
L_0x28fc570/d .functor AND 1, L_0x28fb930, L_0x28faf50, L_0x28fc150, L_0x28fc210;
L_0x28fc570 .delay 1 (80,80,80) L_0x28fc570/d;
L_0x28fc780/d .functor AND 1, L_0x28fb560, L_0x28fbff0, L_0x28faff0, L_0x28fc210;
L_0x28fc780 .delay 1 (80,80,80) L_0x28fc780/d;
L_0x28fc960/d .functor AND 1, L_0x28fb930, L_0x28faf50, L_0x28faff0, L_0x28fc210;
L_0x28fc960 .delay 1 (80,80,80) L_0x28fc960/d;
L_0x28fcb30/d .functor AND 1, L_0x28fac40, L_0x28fbff0, L_0x28fc150, L_0x28fb090;
L_0x28fcb30 .delay 1 (80,80,80) L_0x28fcb30/d;
L_0x28fcd10/d .functor AND 1, L_0x28fa470, L_0x28faf50, L_0x28fc150, L_0x28fb090;
L_0x28fcd10 .delay 1 (80,80,80) L_0x28fcd10/d;
L_0x28fcac0/d .functor AND 1, L_0x28fb4a0, L_0x28fbff0, L_0x28faff0, L_0x28fb090;
L_0x28fcac0 .delay 1 (80,80,80) L_0x28fcac0/d;
L_0x28fd0f0/d .functor AND 1, L_0x28fb2b0, L_0x28faf50, L_0x28faff0, L_0x28fb090;
L_0x28fd0f0 .delay 1 (80,80,80) L_0x28fd0f0/d;
L_0x28fd290/0/0 .functor OR 1, L_0x28fc3c0, L_0x28fc570, L_0x28fc780, L_0x28fcb30;
L_0x28fd290/0/4 .functor OR 1, L_0x28fcd10, L_0x28fcac0, L_0x28fd0f0, L_0x28fc960;
L_0x28fd290/d .functor OR 1, L_0x28fd290/0/0, L_0x28fd290/0/4, C4<0>, C4<0>;
L_0x28fd290 .delay 1 (160,160,160) L_0x28fd290/d;
v0x27f83b0_0 .net "a", 0 0, L_0x28fd680;  1 drivers
v0x27f8470_0 .net "addSub", 0 0, L_0x28fb930;  1 drivers
v0x27f8540_0 .net "andRes", 0 0, L_0x28fac40;  1 drivers
v0x27f8610_0 .net "b", 0 0, L_0x28fd7e0;  1 drivers
v0x27f86e0_0 .net "carryIn", 0 0, L_0x28faeb0;  1 drivers
v0x27f8780_0 .net "carryOut", 0 0, L_0x28fbdf0;  1 drivers
v0x27f8850_0 .net "initialResult", 0 0, L_0x28fd290;  1 drivers
v0x27f88f0_0 .net "isAdd", 0 0, L_0x28fc3c0;  1 drivers
v0x27f8990_0 .net "isAnd", 0 0, L_0x28fcb30;  1 drivers
v0x27f8ac0_0 .net "isNand", 0 0, L_0x28fcd10;  1 drivers
v0x27f8b60_0 .net "isNor", 0 0, L_0x28fcac0;  1 drivers
v0x27f8c00_0 .net "isOr", 0 0, L_0x28fd0f0;  1 drivers
v0x27f8cc0_0 .net "isSLT", 0 0, L_0x28fc960;  1 drivers
v0x27f8d80_0 .net "isSub", 0 0, L_0x28fc570;  1 drivers
v0x27f8e40_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f8ee0_0 .net "isXor", 0 0, L_0x28fc780;  1 drivers
v0x27f8fa0_0 .net "nandRes", 0 0, L_0x28fa470;  1 drivers
v0x27f9150_0 .net "norRes", 0 0, L_0x28fb4a0;  1 drivers
v0x27f91f0_0 .net "orRes", 0 0, L_0x28fb2b0;  1 drivers
v0x27f9290_0 .net "s0", 0 0, L_0x28faf50;  1 drivers
v0x27f9330_0 .net "s0inv", 0 0, L_0x28fbff0;  1 drivers
v0x27f93f0_0 .net "s1", 0 0, L_0x28faff0;  1 drivers
v0x27f94b0_0 .net "s1inv", 0 0, L_0x28fc150;  1 drivers
v0x27f9570_0 .net "s2", 0 0, L_0x28fb090;  1 drivers
v0x27f9630_0 .net "s2inv", 0 0, L_0x28fc210;  1 drivers
v0x27f96f0_0 .net "xorRes", 0 0, L_0x28fb560;  1 drivers
S_0x27f77b0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27f74b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28fb6c0/d .functor XOR 1, L_0x28fd7e0, L_0x291bfc0, C4<0>, C4<0>;
L_0x28fb6c0 .delay 1 (40,40,40) L_0x28fb6c0/d;
L_0x28fb780/d .functor XOR 1, L_0x28fd680, L_0x28fb6c0, C4<0>, C4<0>;
L_0x28fb780 .delay 1 (40,40,40) L_0x28fb780/d;
L_0x28fb930/d .functor XOR 1, L_0x28fb780, L_0x28faeb0, C4<0>, C4<0>;
L_0x28fb930 .delay 1 (40,40,40) L_0x28fb930/d;
L_0x28fbb30/d .functor AND 1, L_0x28fd680, L_0x28fb6c0, C4<1>, C4<1>;
L_0x28fbb30 .delay 1 (40,40,40) L_0x28fbb30/d;
L_0x28fb320/d .functor AND 1, L_0x28fb780, L_0x28faeb0, C4<1>, C4<1>;
L_0x28fb320 .delay 1 (40,40,40) L_0x28fb320/d;
L_0x28fbdf0/d .functor OR 1, L_0x28fbb30, L_0x28fb320, C4<0>, C4<0>;
L_0x28fbdf0 .delay 1 (40,40,40) L_0x28fbdf0/d;
v0x27f7a40_0 .net "AandB", 0 0, L_0x28fbb30;  1 drivers
v0x27f7b20_0 .net "BxorSub", 0 0, L_0x28fb6c0;  1 drivers
v0x27f7be0_0 .net "a", 0 0, L_0x28fd680;  alias, 1 drivers
v0x27f7cb0_0 .net "b", 0 0, L_0x28fd7e0;  alias, 1 drivers
v0x27f7d70_0 .net "carryin", 0 0, L_0x28faeb0;  alias, 1 drivers
v0x27f7e80_0 .net "carryout", 0 0, L_0x28fbdf0;  alias, 1 drivers
v0x27f7f40_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27f7fe0_0 .net "res", 0 0, L_0x28fb930;  alias, 1 drivers
v0x27f80a0_0 .net "xAorB", 0 0, L_0x28fb780;  1 drivers
v0x27f81f0_0 .net "xAorBandCin", 0 0, L_0x28fb320;  1 drivers
S_0x27f98d0 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27f9a90 .param/l "i" 0 3 165, +C4<010110>;
S_0x27f9b50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27f98d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x28fd720/d .functor AND 1, L_0x29005a0, L_0x2900700, C4<1>, C4<1>;
L_0x28fd720 .delay 1 (40,40,40) L_0x28fd720/d;
L_0x28fcf00/d .functor NAND 1, L_0x29005a0, L_0x2900700, C4<1>, C4<1>;
L_0x28fcf00 .delay 1 (20,20,20) L_0x28fcf00/d;
L_0x28fb220/d .functor OR 1, L_0x29005a0, L_0x2900700, C4<0>, C4<0>;
L_0x28fb220 .delay 1 (40,40,40) L_0x28fb220/d;
L_0x28fda20/d .functor NOR 1, L_0x29005a0, L_0x2900700, C4<0>, C4<0>;
L_0x28fda20 .delay 1 (20,20,20) L_0x28fda20/d;
L_0x28fdd30/d .functor XOR 1, L_0x29005a0, L_0x2900700, C4<0>, C4<0>;
L_0x28fdd30 .delay 1 (40,40,40) L_0x28fdd30/d;
L_0x28fef10/d .functor NOT 1, L_0x28fe650, C4<0>, C4<0>, C4<0>;
L_0x28fef10 .delay 1 (10,10,10) L_0x28fef10/d;
L_0x28ff070/d .functor NOT 1, L_0x28fe6f0, C4<0>, C4<0>, C4<0>;
L_0x28ff070 .delay 1 (10,10,10) L_0x28ff070/d;
L_0x28ff130/d .functor NOT 1, L_0x28fe790, C4<0>, C4<0>, C4<0>;
L_0x28ff130 .delay 1 (10,10,10) L_0x28ff130/d;
L_0x28ff2e0/d .functor AND 1, L_0x28e0820, L_0x28fef10, L_0x28ff070, L_0x28ff130;
L_0x28ff2e0 .delay 1 (80,80,80) L_0x28ff2e0/d;
L_0x28ff490/d .functor AND 1, L_0x28e0820, L_0x28fe650, L_0x28ff070, L_0x28ff130;
L_0x28ff490 .delay 1 (80,80,80) L_0x28ff490/d;
L_0x28ff6a0/d .functor AND 1, L_0x28fdd30, L_0x28fef10, L_0x28fe6f0, L_0x28ff130;
L_0x28ff6a0 .delay 1 (80,80,80) L_0x28ff6a0/d;
L_0x28ff880/d .functor AND 1, L_0x28e0820, L_0x28fe650, L_0x28fe6f0, L_0x28ff130;
L_0x28ff880 .delay 1 (80,80,80) L_0x28ff880/d;
L_0x28ffa50/d .functor AND 1, L_0x28fd720, L_0x28fef10, L_0x28ff070, L_0x28fe790;
L_0x28ffa50 .delay 1 (80,80,80) L_0x28ffa50/d;
L_0x28ffc30/d .functor AND 1, L_0x28fcf00, L_0x28fe650, L_0x28ff070, L_0x28fe790;
L_0x28ffc30 .delay 1 (80,80,80) L_0x28ffc30/d;
L_0x28ff9e0/d .functor AND 1, L_0x28fda20, L_0x28fef10, L_0x28fe6f0, L_0x28fe790;
L_0x28ff9e0 .delay 1 (80,80,80) L_0x28ff9e0/d;
L_0x2900010/d .functor AND 1, L_0x28fb220, L_0x28fe650, L_0x28fe6f0, L_0x28fe790;
L_0x2900010 .delay 1 (80,80,80) L_0x2900010/d;
L_0x29001b0/0/0 .functor OR 1, L_0x28ff2e0, L_0x28ff490, L_0x28ff6a0, L_0x28ffa50;
L_0x29001b0/0/4 .functor OR 1, L_0x28ffc30, L_0x28ff9e0, L_0x2900010, L_0x28ff880;
L_0x29001b0/d .functor OR 1, L_0x29001b0/0/0, L_0x29001b0/0/4, C4<0>, C4<0>;
L_0x29001b0 .delay 1 (160,160,160) L_0x29001b0/d;
v0x27faa50_0 .net "a", 0 0, L_0x29005a0;  1 drivers
v0x27fab10_0 .net "addSub", 0 0, L_0x28e0820;  1 drivers
v0x27fabe0_0 .net "andRes", 0 0, L_0x28fd720;  1 drivers
v0x27facb0_0 .net "b", 0 0, L_0x2900700;  1 drivers
v0x27fad80_0 .net "carryIn", 0 0, L_0x28fe5b0;  1 drivers
v0x27fae20_0 .net "carryOut", 0 0, L_0x28fed10;  1 drivers
v0x27faef0_0 .net "initialResult", 0 0, L_0x29001b0;  1 drivers
v0x27faf90_0 .net "isAdd", 0 0, L_0x28ff2e0;  1 drivers
v0x27fb030_0 .net "isAnd", 0 0, L_0x28ffa50;  1 drivers
v0x27fb160_0 .net "isNand", 0 0, L_0x28ffc30;  1 drivers
v0x27fb200_0 .net "isNor", 0 0, L_0x28ff9e0;  1 drivers
v0x27fb2a0_0 .net "isOr", 0 0, L_0x2900010;  1 drivers
v0x27fb360_0 .net "isSLT", 0 0, L_0x28ff880;  1 drivers
v0x27fb420_0 .net "isSub", 0 0, L_0x28ff490;  1 drivers
v0x27fb4e0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27fb580_0 .net "isXor", 0 0, L_0x28ff6a0;  1 drivers
v0x27fb640_0 .net "nandRes", 0 0, L_0x28fcf00;  1 drivers
v0x27fb7f0_0 .net "norRes", 0 0, L_0x28fda20;  1 drivers
v0x27fb890_0 .net "orRes", 0 0, L_0x28fb220;  1 drivers
v0x27fb930_0 .net "s0", 0 0, L_0x28fe650;  1 drivers
v0x27fb9d0_0 .net "s0inv", 0 0, L_0x28fef10;  1 drivers
v0x27fba90_0 .net "s1", 0 0, L_0x28fe6f0;  1 drivers
v0x27fbb50_0 .net "s1inv", 0 0, L_0x28ff070;  1 drivers
v0x27fbc10_0 .net "s2", 0 0, L_0x28fe790;  1 drivers
v0x27fbcd0_0 .net "s2inv", 0 0, L_0x28ff130;  1 drivers
v0x27fbd90_0 .net "xorRes", 0 0, L_0x28fdd30;  1 drivers
S_0x27f9e50 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27f9b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x28fdc20/d .functor XOR 1, L_0x2900700, L_0x291bfc0, C4<0>, C4<0>;
L_0x28fdc20 .delay 1 (40,40,40) L_0x28fdc20/d;
L_0x28e04c0/d .functor XOR 1, L_0x29005a0, L_0x28fdc20, C4<0>, C4<0>;
L_0x28e04c0 .delay 1 (40,40,40) L_0x28e04c0/d;
L_0x28e0820/d .functor XOR 1, L_0x28e04c0, L_0x28fe5b0, C4<0>, C4<0>;
L_0x28e0820 .delay 1 (40,40,40) L_0x28e0820/d;
L_0x28fea30/d .functor AND 1, L_0x29005a0, L_0x28fdc20, C4<1>, C4<1>;
L_0x28fea30 .delay 1 (40,40,40) L_0x28fea30/d;
L_0x28feca0/d .functor AND 1, L_0x28e04c0, L_0x28fe5b0, C4<1>, C4<1>;
L_0x28feca0 .delay 1 (40,40,40) L_0x28feca0/d;
L_0x28fed10/d .functor OR 1, L_0x28fea30, L_0x28feca0, C4<0>, C4<0>;
L_0x28fed10 .delay 1 (40,40,40) L_0x28fed10/d;
v0x27fa0e0_0 .net "AandB", 0 0, L_0x28fea30;  1 drivers
v0x27fa1c0_0 .net "BxorSub", 0 0, L_0x28fdc20;  1 drivers
v0x27fa280_0 .net "a", 0 0, L_0x29005a0;  alias, 1 drivers
v0x27fa350_0 .net "b", 0 0, L_0x2900700;  alias, 1 drivers
v0x27fa410_0 .net "carryin", 0 0, L_0x28fe5b0;  alias, 1 drivers
v0x27fa520_0 .net "carryout", 0 0, L_0x28fed10;  alias, 1 drivers
v0x27fa5e0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27fa680_0 .net "res", 0 0, L_0x28e0820;  alias, 1 drivers
v0x27fa740_0 .net "xAorB", 0 0, L_0x28e04c0;  1 drivers
v0x27fa890_0 .net "xAorBandCin", 0 0, L_0x28feca0;  1 drivers
S_0x27fbf70 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27fc130 .param/l "i" 0 3 165, +C4<010111>;
S_0x27fc1f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27fbf70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2900640/d .functor AND 1, L_0x2903030, L_0x2903190, C4<1>, C4<1>;
L_0x2900640 .delay 1 (40,40,40) L_0x2900640/d;
L_0x28fe8d0/d .functor NAND 1, L_0x2903030, L_0x2903190, C4<1>, C4<1>;
L_0x28fe8d0 .delay 1 (20,20,20) L_0x28fe8d0/d;
L_0x28ffe20/d .functor OR 1, L_0x2903030, L_0x2903190, C4<0>, C4<0>;
L_0x28ffe20 .delay 1 (40,40,40) L_0x28ffe20/d;
L_0x2900e30/d .functor NOR 1, L_0x2903030, L_0x2903190, C4<0>, C4<0>;
L_0x2900e30 .delay 1 (20,20,20) L_0x2900e30/d;
L_0x2900ef0/d .functor XOR 1, L_0x2903030, L_0x2903190, C4<0>, C4<0>;
L_0x2900ef0 .delay 1 (40,40,40) L_0x2900ef0/d;
L_0x29019a0/d .functor NOT 1, L_0x2900940, C4<0>, C4<0>, C4<0>;
L_0x29019a0 .delay 1 (10,10,10) L_0x29019a0/d;
L_0x2901b00/d .functor NOT 1, L_0x29009e0, C4<0>, C4<0>, C4<0>;
L_0x2901b00 .delay 1 (10,10,10) L_0x2901b00/d;
L_0x2901bc0/d .functor NOT 1, L_0x2900a80, C4<0>, C4<0>, C4<0>;
L_0x2901bc0 .delay 1 (10,10,10) L_0x2901bc0/d;
L_0x2901d70/d .functor AND 1, L_0x29012c0, L_0x29019a0, L_0x2901b00, L_0x2901bc0;
L_0x2901d70 .delay 1 (80,80,80) L_0x2901d70/d;
L_0x2901f20/d .functor AND 1, L_0x29012c0, L_0x2900940, L_0x2901b00, L_0x2901bc0;
L_0x2901f20 .delay 1 (80,80,80) L_0x2901f20/d;
L_0x2902130/d .functor AND 1, L_0x2900ef0, L_0x29019a0, L_0x29009e0, L_0x2901bc0;
L_0x2902130 .delay 1 (80,80,80) L_0x2902130/d;
L_0x2902310/d .functor AND 1, L_0x29012c0, L_0x2900940, L_0x29009e0, L_0x2901bc0;
L_0x2902310 .delay 1 (80,80,80) L_0x2902310/d;
L_0x29024e0/d .functor AND 1, L_0x2900640, L_0x29019a0, L_0x2901b00, L_0x2900a80;
L_0x29024e0 .delay 1 (80,80,80) L_0x29024e0/d;
L_0x29026c0/d .functor AND 1, L_0x28fe8d0, L_0x2900940, L_0x2901b00, L_0x2900a80;
L_0x29026c0 .delay 1 (80,80,80) L_0x29026c0/d;
L_0x2902470/d .functor AND 1, L_0x2900e30, L_0x29019a0, L_0x29009e0, L_0x2900a80;
L_0x2902470 .delay 1 (80,80,80) L_0x2902470/d;
L_0x2902aa0/d .functor AND 1, L_0x28ffe20, L_0x2900940, L_0x29009e0, L_0x2900a80;
L_0x2902aa0 .delay 1 (80,80,80) L_0x2902aa0/d;
L_0x2902c40/0/0 .functor OR 1, L_0x2901d70, L_0x2901f20, L_0x2902130, L_0x29024e0;
L_0x2902c40/0/4 .functor OR 1, L_0x29026c0, L_0x2902470, L_0x2902aa0, L_0x2902310;
L_0x2902c40/d .functor OR 1, L_0x2902c40/0/0, L_0x2902c40/0/4, C4<0>, C4<0>;
L_0x2902c40 .delay 1 (160,160,160) L_0x2902c40/d;
v0x27fd0f0_0 .net "a", 0 0, L_0x2903030;  1 drivers
v0x27fd1b0_0 .net "addSub", 0 0, L_0x29012c0;  1 drivers
v0x27fd280_0 .net "andRes", 0 0, L_0x2900640;  1 drivers
v0x27fd350_0 .net "b", 0 0, L_0x2903190;  1 drivers
v0x27fd420_0 .net "carryIn", 0 0, L_0x2900d60;  1 drivers
v0x27fd4c0_0 .net "carryOut", 0 0, L_0x29017a0;  1 drivers
v0x27fd590_0 .net "initialResult", 0 0, L_0x2902c40;  1 drivers
v0x27fd630_0 .net "isAdd", 0 0, L_0x2901d70;  1 drivers
v0x27fd6d0_0 .net "isAnd", 0 0, L_0x29024e0;  1 drivers
v0x27fd800_0 .net "isNand", 0 0, L_0x29026c0;  1 drivers
v0x27fd8a0_0 .net "isNor", 0 0, L_0x2902470;  1 drivers
v0x27fd940_0 .net "isOr", 0 0, L_0x2902aa0;  1 drivers
v0x27fda00_0 .net "isSLT", 0 0, L_0x2902310;  1 drivers
v0x27fdac0_0 .net "isSub", 0 0, L_0x2901f20;  1 drivers
v0x27fdb80_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27fdc20_0 .net "isXor", 0 0, L_0x2902130;  1 drivers
v0x27fdce0_0 .net "nandRes", 0 0, L_0x28fe8d0;  1 drivers
v0x27fde90_0 .net "norRes", 0 0, L_0x2900e30;  1 drivers
v0x27fdf30_0 .net "orRes", 0 0, L_0x28ffe20;  1 drivers
v0x27fdfd0_0 .net "s0", 0 0, L_0x2900940;  1 drivers
v0x27fe070_0 .net "s0inv", 0 0, L_0x29019a0;  1 drivers
v0x27fe130_0 .net "s1", 0 0, L_0x29009e0;  1 drivers
v0x27fe1f0_0 .net "s1inv", 0 0, L_0x2901b00;  1 drivers
v0x27fe2b0_0 .net "s2", 0 0, L_0x2900a80;  1 drivers
v0x27fe370_0 .net "s2inv", 0 0, L_0x2901bc0;  1 drivers
v0x27fe430_0 .net "xorRes", 0 0, L_0x2900ef0;  1 drivers
S_0x27fc4f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27fc1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2901050/d .functor XOR 1, L_0x2903190, L_0x291bfc0, C4<0>, C4<0>;
L_0x2901050 .delay 1 (40,40,40) L_0x2901050/d;
L_0x2901110/d .functor XOR 1, L_0x2903030, L_0x2901050, C4<0>, C4<0>;
L_0x2901110 .delay 1 (40,40,40) L_0x2901110/d;
L_0x29012c0/d .functor XOR 1, L_0x2901110, L_0x2900d60, C4<0>, C4<0>;
L_0x29012c0 .delay 1 (40,40,40) L_0x29012c0/d;
L_0x29014c0/d .functor AND 1, L_0x2903030, L_0x2901050, C4<1>, C4<1>;
L_0x29014c0 .delay 1 (40,40,40) L_0x29014c0/d;
L_0x2901730/d .functor AND 1, L_0x2901110, L_0x2900d60, C4<1>, C4<1>;
L_0x2901730 .delay 1 (40,40,40) L_0x2901730/d;
L_0x29017a0/d .functor OR 1, L_0x29014c0, L_0x2901730, C4<0>, C4<0>;
L_0x29017a0 .delay 1 (40,40,40) L_0x29017a0/d;
v0x27fc780_0 .net "AandB", 0 0, L_0x29014c0;  1 drivers
v0x27fc860_0 .net "BxorSub", 0 0, L_0x2901050;  1 drivers
v0x27fc920_0 .net "a", 0 0, L_0x2903030;  alias, 1 drivers
v0x27fc9f0_0 .net "b", 0 0, L_0x2903190;  alias, 1 drivers
v0x27fcab0_0 .net "carryin", 0 0, L_0x2900d60;  alias, 1 drivers
v0x27fcbc0_0 .net "carryout", 0 0, L_0x29017a0;  alias, 1 drivers
v0x27fcc80_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27fcd20_0 .net "res", 0 0, L_0x29012c0;  alias, 1 drivers
v0x27fcde0_0 .net "xAorB", 0 0, L_0x2901110;  1 drivers
v0x27fcf30_0 .net "xAorBandCin", 0 0, L_0x2901730;  1 drivers
S_0x27fe610 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27fe7d0 .param/l "i" 0 3 165, +C4<011000>;
S_0x27fe890 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x27fe610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29030d0/d .functor AND 1, L_0x2905af0, L_0x2905c50, C4<1>, C4<1>;
L_0x29030d0 .delay 1 (40,40,40) L_0x29030d0/d;
L_0x29028b0/d .functor NAND 1, L_0x2905af0, L_0x2905c50, C4<1>, C4<1>;
L_0x29028b0 .delay 1 (20,20,20) L_0x29028b0/d;
L_0x2900c60/d .functor OR 1, L_0x2905af0, L_0x2905c50, C4<0>, C4<0>;
L_0x2900c60 .delay 1 (40,40,40) L_0x2900c60/d;
L_0x29038f0/d .functor NOR 1, L_0x2905af0, L_0x2905c50, C4<0>, C4<0>;
L_0x29038f0 .delay 1 (20,20,20) L_0x29038f0/d;
L_0x29039b0/d .functor XOR 1, L_0x2905af0, L_0x2905c50, C4<0>, C4<0>;
L_0x29039b0 .delay 1 (40,40,40) L_0x29039b0/d;
L_0x2904460/d .functor NOT 1, L_0x29033d0, C4<0>, C4<0>, C4<0>;
L_0x2904460 .delay 1 (10,10,10) L_0x2904460/d;
L_0x29045c0/d .functor NOT 1, L_0x2903470, C4<0>, C4<0>, C4<0>;
L_0x29045c0 .delay 1 (10,10,10) L_0x29045c0/d;
L_0x2904680/d .functor NOT 1, L_0x2903510, C4<0>, C4<0>, C4<0>;
L_0x2904680 .delay 1 (10,10,10) L_0x2904680/d;
L_0x2904830/d .functor AND 1, L_0x2903d80, L_0x2904460, L_0x29045c0, L_0x2904680;
L_0x2904830 .delay 1 (80,80,80) L_0x2904830/d;
L_0x29049e0/d .functor AND 1, L_0x2903d80, L_0x29033d0, L_0x29045c0, L_0x2904680;
L_0x29049e0 .delay 1 (80,80,80) L_0x29049e0/d;
L_0x2904bf0/d .functor AND 1, L_0x29039b0, L_0x2904460, L_0x2903470, L_0x2904680;
L_0x2904bf0 .delay 1 (80,80,80) L_0x2904bf0/d;
L_0x2904dd0/d .functor AND 1, L_0x2903d80, L_0x29033d0, L_0x2903470, L_0x2904680;
L_0x2904dd0 .delay 1 (80,80,80) L_0x2904dd0/d;
L_0x2904fa0/d .functor AND 1, L_0x29030d0, L_0x2904460, L_0x29045c0, L_0x2903510;
L_0x2904fa0 .delay 1 (80,80,80) L_0x2904fa0/d;
L_0x2905180/d .functor AND 1, L_0x29028b0, L_0x29033d0, L_0x29045c0, L_0x2903510;
L_0x2905180 .delay 1 (80,80,80) L_0x2905180/d;
L_0x2904f30/d .functor AND 1, L_0x29038f0, L_0x2904460, L_0x2903470, L_0x2903510;
L_0x2904f30 .delay 1 (80,80,80) L_0x2904f30/d;
L_0x2905560/d .functor AND 1, L_0x2900c60, L_0x29033d0, L_0x2903470, L_0x2903510;
L_0x2905560 .delay 1 (80,80,80) L_0x2905560/d;
L_0x2905700/0/0 .functor OR 1, L_0x2904830, L_0x29049e0, L_0x2904bf0, L_0x2904fa0;
L_0x2905700/0/4 .functor OR 1, L_0x2905180, L_0x2904f30, L_0x2905560, L_0x2904dd0;
L_0x2905700/d .functor OR 1, L_0x2905700/0/0, L_0x2905700/0/4, C4<0>, C4<0>;
L_0x2905700 .delay 1 (160,160,160) L_0x2905700/d;
v0x27ff790_0 .net "a", 0 0, L_0x2905af0;  1 drivers
v0x27ff850_0 .net "addSub", 0 0, L_0x2903d80;  1 drivers
v0x27ff920_0 .net "andRes", 0 0, L_0x29030d0;  1 drivers
v0x27ff9f0_0 .net "b", 0 0, L_0x2905c50;  1 drivers
v0x27ffac0_0 .net "carryIn", 0 0, L_0x2903820;  1 drivers
v0x27ffb60_0 .net "carryOut", 0 0, L_0x2904260;  1 drivers
v0x27ffc30_0 .net "initialResult", 0 0, L_0x2905700;  1 drivers
v0x27ffcd0_0 .net "isAdd", 0 0, L_0x2904830;  1 drivers
v0x27ffd70_0 .net "isAnd", 0 0, L_0x2904fa0;  1 drivers
v0x27ffea0_0 .net "isNand", 0 0, L_0x2905180;  1 drivers
v0x27fff40_0 .net "isNor", 0 0, L_0x2904f30;  1 drivers
v0x27fffe0_0 .net "isOr", 0 0, L_0x2905560;  1 drivers
v0x28000a0_0 .net "isSLT", 0 0, L_0x2904dd0;  1 drivers
v0x2800160_0 .net "isSub", 0 0, L_0x29049e0;  1 drivers
v0x2800220_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x28002c0_0 .net "isXor", 0 0, L_0x2904bf0;  1 drivers
v0x2800380_0 .net "nandRes", 0 0, L_0x29028b0;  1 drivers
v0x2800530_0 .net "norRes", 0 0, L_0x29038f0;  1 drivers
v0x28005d0_0 .net "orRes", 0 0, L_0x2900c60;  1 drivers
v0x2800670_0 .net "s0", 0 0, L_0x29033d0;  1 drivers
v0x2800710_0 .net "s0inv", 0 0, L_0x2904460;  1 drivers
v0x28007d0_0 .net "s1", 0 0, L_0x2903470;  1 drivers
v0x2800890_0 .net "s1inv", 0 0, L_0x29045c0;  1 drivers
v0x2800950_0 .net "s2", 0 0, L_0x2903510;  1 drivers
v0x2800a10_0 .net "s2inv", 0 0, L_0x2904680;  1 drivers
v0x2800ad0_0 .net "xorRes", 0 0, L_0x29039b0;  1 drivers
S_0x27feb90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x27fe890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2903b10/d .functor XOR 1, L_0x2905c50, L_0x291bfc0, C4<0>, C4<0>;
L_0x2903b10 .delay 1 (40,40,40) L_0x2903b10/d;
L_0x2903bd0/d .functor XOR 1, L_0x2905af0, L_0x2903b10, C4<0>, C4<0>;
L_0x2903bd0 .delay 1 (40,40,40) L_0x2903bd0/d;
L_0x2903d80/d .functor XOR 1, L_0x2903bd0, L_0x2903820, C4<0>, C4<0>;
L_0x2903d80 .delay 1 (40,40,40) L_0x2903d80/d;
L_0x2903f80/d .functor AND 1, L_0x2905af0, L_0x2903b10, C4<1>, C4<1>;
L_0x2903f80 .delay 1 (40,40,40) L_0x2903f80/d;
L_0x29041f0/d .functor AND 1, L_0x2903bd0, L_0x2903820, C4<1>, C4<1>;
L_0x29041f0 .delay 1 (40,40,40) L_0x29041f0/d;
L_0x2904260/d .functor OR 1, L_0x2903f80, L_0x29041f0, C4<0>, C4<0>;
L_0x2904260 .delay 1 (40,40,40) L_0x2904260/d;
v0x27fee20_0 .net "AandB", 0 0, L_0x2903f80;  1 drivers
v0x27fef00_0 .net "BxorSub", 0 0, L_0x2903b10;  1 drivers
v0x27fefc0_0 .net "a", 0 0, L_0x2905af0;  alias, 1 drivers
v0x27ff090_0 .net "b", 0 0, L_0x2905c50;  alias, 1 drivers
v0x27ff150_0 .net "carryin", 0 0, L_0x2903820;  alias, 1 drivers
v0x27ff260_0 .net "carryout", 0 0, L_0x2904260;  alias, 1 drivers
v0x27ff320_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x27ff3c0_0 .net "res", 0 0, L_0x2903d80;  alias, 1 drivers
v0x27ff480_0 .net "xAorB", 0 0, L_0x2903bd0;  1 drivers
v0x27ff5d0_0 .net "xAorBandCin", 0 0, L_0x29041f0;  1 drivers
S_0x2800cb0 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2800e70 .param/l "i" 0 3 165, +C4<011001>;
S_0x2800f30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2800cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2905b90/d .functor AND 1, L_0x2908550, L_0x29086b0, C4<1>, C4<1>;
L_0x2905b90 .delay 1 (40,40,40) L_0x2905b90/d;
L_0x2905370/d .functor NAND 1, L_0x2908550, L_0x29086b0, C4<1>, C4<1>;
L_0x2905370 .delay 1 (20,20,20) L_0x2905370/d;
L_0x29036a0/d .functor OR 1, L_0x2908550, L_0x29086b0, C4<0>, C4<0>;
L_0x29036a0 .delay 1 (40,40,40) L_0x29036a0/d;
L_0x29063a0/d .functor NOR 1, L_0x2908550, L_0x29086b0, C4<0>, C4<0>;
L_0x29063a0 .delay 1 (20,20,20) L_0x29063a0/d;
L_0x2906460/d .functor XOR 1, L_0x2908550, L_0x29086b0, C4<0>, C4<0>;
L_0x2906460 .delay 1 (40,40,40) L_0x2906460/d;
L_0x2906ec0/d .functor NOT 1, L_0x2905ea0, C4<0>, C4<0>, C4<0>;
L_0x2906ec0 .delay 1 (10,10,10) L_0x2906ec0/d;
L_0x2907020/d .functor NOT 1, L_0x2905f40, C4<0>, C4<0>, C4<0>;
L_0x2907020 .delay 1 (10,10,10) L_0x2907020/d;
L_0x29070e0/d .functor NOT 1, L_0x2905fe0, C4<0>, C4<0>, C4<0>;
L_0x29070e0 .delay 1 (10,10,10) L_0x29070e0/d;
L_0x2907290/d .functor AND 1, L_0x29067e0, L_0x2906ec0, L_0x2907020, L_0x29070e0;
L_0x2907290 .delay 1 (80,80,80) L_0x2907290/d;
L_0x2907440/d .functor AND 1, L_0x29067e0, L_0x2905ea0, L_0x2907020, L_0x29070e0;
L_0x2907440 .delay 1 (80,80,80) L_0x2907440/d;
L_0x2907650/d .functor AND 1, L_0x2906460, L_0x2906ec0, L_0x2905f40, L_0x29070e0;
L_0x2907650 .delay 1 (80,80,80) L_0x2907650/d;
L_0x2907830/d .functor AND 1, L_0x29067e0, L_0x2905ea0, L_0x2905f40, L_0x29070e0;
L_0x2907830 .delay 1 (80,80,80) L_0x2907830/d;
L_0x2907a00/d .functor AND 1, L_0x2905b90, L_0x2906ec0, L_0x2907020, L_0x2905fe0;
L_0x2907a00 .delay 1 (80,80,80) L_0x2907a00/d;
L_0x2907be0/d .functor AND 1, L_0x2905370, L_0x2905ea0, L_0x2907020, L_0x2905fe0;
L_0x2907be0 .delay 1 (80,80,80) L_0x2907be0/d;
L_0x2907990/d .functor AND 1, L_0x29063a0, L_0x2906ec0, L_0x2905f40, L_0x2905fe0;
L_0x2907990 .delay 1 (80,80,80) L_0x2907990/d;
L_0x2907fc0/d .functor AND 1, L_0x29036a0, L_0x2905ea0, L_0x2905f40, L_0x2905fe0;
L_0x2907fc0 .delay 1 (80,80,80) L_0x2907fc0/d;
L_0x2908160/0/0 .functor OR 1, L_0x2907290, L_0x2907440, L_0x2907650, L_0x2907a00;
L_0x2908160/0/4 .functor OR 1, L_0x2907be0, L_0x2907990, L_0x2907fc0, L_0x2907830;
L_0x2908160/d .functor OR 1, L_0x2908160/0/0, L_0x2908160/0/4, C4<0>, C4<0>;
L_0x2908160 .delay 1 (160,160,160) L_0x2908160/d;
v0x2801e30_0 .net "a", 0 0, L_0x2908550;  1 drivers
v0x2801ef0_0 .net "addSub", 0 0, L_0x29067e0;  1 drivers
v0x2801fc0_0 .net "andRes", 0 0, L_0x2905b90;  1 drivers
v0x2802090_0 .net "b", 0 0, L_0x29086b0;  1 drivers
v0x2802160_0 .net "carryIn", 0 0, L_0x2905e00;  1 drivers
v0x2802200_0 .net "carryOut", 0 0, L_0x2906cc0;  1 drivers
v0x28022d0_0 .net "initialResult", 0 0, L_0x2908160;  1 drivers
v0x2802370_0 .net "isAdd", 0 0, L_0x2907290;  1 drivers
v0x2802410_0 .net "isAnd", 0 0, L_0x2907a00;  1 drivers
v0x2802540_0 .net "isNand", 0 0, L_0x2907be0;  1 drivers
v0x28025e0_0 .net "isNor", 0 0, L_0x2907990;  1 drivers
v0x2802680_0 .net "isOr", 0 0, L_0x2907fc0;  1 drivers
v0x2802740_0 .net "isSLT", 0 0, L_0x2907830;  1 drivers
v0x2802800_0 .net "isSub", 0 0, L_0x2907440;  1 drivers
v0x28028c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2802960_0 .net "isXor", 0 0, L_0x2907650;  1 drivers
v0x2802a20_0 .net "nandRes", 0 0, L_0x2905370;  1 drivers
v0x2802bd0_0 .net "norRes", 0 0, L_0x29063a0;  1 drivers
v0x2802c70_0 .net "orRes", 0 0, L_0x29036a0;  1 drivers
v0x2802d10_0 .net "s0", 0 0, L_0x2905ea0;  1 drivers
v0x2802db0_0 .net "s0inv", 0 0, L_0x2906ec0;  1 drivers
v0x2802e70_0 .net "s1", 0 0, L_0x2905f40;  1 drivers
v0x2802f30_0 .net "s1inv", 0 0, L_0x2907020;  1 drivers
v0x2802ff0_0 .net "s2", 0 0, L_0x2905fe0;  1 drivers
v0x28030b0_0 .net "s2inv", 0 0, L_0x29070e0;  1 drivers
v0x2803170_0 .net "xorRes", 0 0, L_0x2906460;  1 drivers
S_0x2801230 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2800f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29065c0/d .functor XOR 1, L_0x29086b0, L_0x291bfc0, C4<0>, C4<0>;
L_0x29065c0 .delay 1 (40,40,40) L_0x29065c0/d;
L_0x2906680/d .functor XOR 1, L_0x2908550, L_0x29065c0, C4<0>, C4<0>;
L_0x2906680 .delay 1 (40,40,40) L_0x2906680/d;
L_0x29067e0/d .functor XOR 1, L_0x2906680, L_0x2905e00, C4<0>, C4<0>;
L_0x29067e0 .delay 1 (40,40,40) L_0x29067e0/d;
L_0x29069e0/d .functor AND 1, L_0x2908550, L_0x29065c0, C4<1>, C4<1>;
L_0x29069e0 .delay 1 (40,40,40) L_0x29069e0/d;
L_0x2906c50/d .functor AND 1, L_0x2906680, L_0x2905e00, C4<1>, C4<1>;
L_0x2906c50 .delay 1 (40,40,40) L_0x2906c50/d;
L_0x2906cc0/d .functor OR 1, L_0x29069e0, L_0x2906c50, C4<0>, C4<0>;
L_0x2906cc0 .delay 1 (40,40,40) L_0x2906cc0/d;
v0x28014c0_0 .net "AandB", 0 0, L_0x29069e0;  1 drivers
v0x28015a0_0 .net "BxorSub", 0 0, L_0x29065c0;  1 drivers
v0x2801660_0 .net "a", 0 0, L_0x2908550;  alias, 1 drivers
v0x2801730_0 .net "b", 0 0, L_0x29086b0;  alias, 1 drivers
v0x28017f0_0 .net "carryin", 0 0, L_0x2905e00;  alias, 1 drivers
v0x2801900_0 .net "carryout", 0 0, L_0x2906cc0;  alias, 1 drivers
v0x28019c0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2801a60_0 .net "res", 0 0, L_0x29067e0;  alias, 1 drivers
v0x2801b20_0 .net "xAorB", 0 0, L_0x2906680;  1 drivers
v0x2801c70_0 .net "xAorBandCin", 0 0, L_0x2906c50;  1 drivers
S_0x2803350 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2803510 .param/l "i" 0 3 165, +C4<011010>;
S_0x28035d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2803350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29085f0/d .functor AND 1, L_0x290afc0, L_0x290b120, C4<1>, C4<1>;
L_0x29085f0 .delay 1 (40,40,40) L_0x29085f0/d;
L_0x2903760/d .functor NAND 1, L_0x290afc0, L_0x290b120, C4<1>, C4<1>;
L_0x2903760 .delay 1 (20,20,20) L_0x2903760/d;
L_0x2906120/d .functor OR 1, L_0x290afc0, L_0x290b120, C4<0>, C4<0>;
L_0x2906120 .delay 1 (40,40,40) L_0x2906120/d;
L_0x2908de0/d .functor NOR 1, L_0x290afc0, L_0x290b120, C4<0>, C4<0>;
L_0x2908de0 .delay 1 (20,20,20) L_0x2908de0/d;
L_0x2908ea0/d .functor XOR 1, L_0x290afc0, L_0x290b120, C4<0>, C4<0>;
L_0x2908ea0 .delay 1 (40,40,40) L_0x2908ea0/d;
L_0x2909930/d .functor NOT 1, L_0x290b400, C4<0>, C4<0>, C4<0>;
L_0x2909930 .delay 1 (10,10,10) L_0x2909930/d;
L_0x2909a90/d .functor NOT 1, L_0x2908860, C4<0>, C4<0>, C4<0>;
L_0x2909a90 .delay 1 (10,10,10) L_0x2909a90/d;
L_0x2909b50/d .functor NOT 1, L_0x2908900, C4<0>, C4<0>, C4<0>;
L_0x2909b50 .delay 1 (10,10,10) L_0x2909b50/d;
L_0x2909d00/d .functor AND 1, L_0x2909270, L_0x2909930, L_0x2909a90, L_0x2909b50;
L_0x2909d00 .delay 1 (80,80,80) L_0x2909d00/d;
L_0x2909eb0/d .functor AND 1, L_0x2909270, L_0x290b400, L_0x2909a90, L_0x2909b50;
L_0x2909eb0 .delay 1 (80,80,80) L_0x2909eb0/d;
L_0x290a0c0/d .functor AND 1, L_0x2908ea0, L_0x2909930, L_0x2908860, L_0x2909b50;
L_0x290a0c0 .delay 1 (80,80,80) L_0x290a0c0/d;
L_0x290a2a0/d .functor AND 1, L_0x2909270, L_0x290b400, L_0x2908860, L_0x2909b50;
L_0x290a2a0 .delay 1 (80,80,80) L_0x290a2a0/d;
L_0x290a470/d .functor AND 1, L_0x29085f0, L_0x2909930, L_0x2909a90, L_0x2908900;
L_0x290a470 .delay 1 (80,80,80) L_0x290a470/d;
L_0x290a650/d .functor AND 1, L_0x2903760, L_0x290b400, L_0x2909a90, L_0x2908900;
L_0x290a650 .delay 1 (80,80,80) L_0x290a650/d;
L_0x290a400/d .functor AND 1, L_0x2908de0, L_0x2909930, L_0x2908860, L_0x2908900;
L_0x290a400 .delay 1 (80,80,80) L_0x290a400/d;
L_0x290aa30/d .functor AND 1, L_0x2906120, L_0x290b400, L_0x2908860, L_0x2908900;
L_0x290aa30 .delay 1 (80,80,80) L_0x290aa30/d;
L_0x290abd0/0/0 .functor OR 1, L_0x2909d00, L_0x2909eb0, L_0x290a0c0, L_0x290a470;
L_0x290abd0/0/4 .functor OR 1, L_0x290a650, L_0x290a400, L_0x290aa30, L_0x290a2a0;
L_0x290abd0/d .functor OR 1, L_0x290abd0/0/0, L_0x290abd0/0/4, C4<0>, C4<0>;
L_0x290abd0 .delay 1 (160,160,160) L_0x290abd0/d;
v0x28044d0_0 .net "a", 0 0, L_0x290afc0;  1 drivers
v0x2804590_0 .net "addSub", 0 0, L_0x2909270;  1 drivers
v0x2804660_0 .net "andRes", 0 0, L_0x29085f0;  1 drivers
v0x2804730_0 .net "b", 0 0, L_0x290b120;  1 drivers
v0x2804800_0 .net "carryIn", 0 0, L_0x290b2d0;  1 drivers
v0x28048a0_0 .net "carryOut", 0 0, L_0x2909730;  1 drivers
v0x2804970_0 .net "initialResult", 0 0, L_0x290abd0;  1 drivers
v0x2804a10_0 .net "isAdd", 0 0, L_0x2909d00;  1 drivers
v0x2804ab0_0 .net "isAnd", 0 0, L_0x290a470;  1 drivers
v0x2804be0_0 .net "isNand", 0 0, L_0x290a650;  1 drivers
v0x2804c80_0 .net "isNor", 0 0, L_0x290a400;  1 drivers
v0x2804d20_0 .net "isOr", 0 0, L_0x290aa30;  1 drivers
v0x2804de0_0 .net "isSLT", 0 0, L_0x290a2a0;  1 drivers
v0x2804ea0_0 .net "isSub", 0 0, L_0x2909eb0;  1 drivers
v0x2804f60_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2805000_0 .net "isXor", 0 0, L_0x290a0c0;  1 drivers
v0x28050a0_0 .net "nandRes", 0 0, L_0x2903760;  1 drivers
v0x2805250_0 .net "norRes", 0 0, L_0x2908de0;  1 drivers
v0x28052f0_0 .net "orRes", 0 0, L_0x2906120;  1 drivers
v0x2805390_0 .net "s0", 0 0, L_0x290b400;  1 drivers
v0x2805430_0 .net "s0inv", 0 0, L_0x2909930;  1 drivers
v0x28054d0_0 .net "s1", 0 0, L_0x2908860;  1 drivers
v0x2805570_0 .net "s1inv", 0 0, L_0x2909a90;  1 drivers
v0x2805610_0 .net "s2", 0 0, L_0x2908900;  1 drivers
v0x28056d0_0 .net "s2inv", 0 0, L_0x2909b50;  1 drivers
v0x2805790_0 .net "xorRes", 0 0, L_0x2908ea0;  1 drivers
S_0x28038d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x28035d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2909000/d .functor XOR 1, L_0x290b120, L_0x291bfc0, C4<0>, C4<0>;
L_0x2909000 .delay 1 (40,40,40) L_0x2909000/d;
L_0x29090c0/d .functor XOR 1, L_0x290afc0, L_0x2909000, C4<0>, C4<0>;
L_0x29090c0 .delay 1 (40,40,40) L_0x29090c0/d;
L_0x2909270/d .functor XOR 1, L_0x29090c0, L_0x290b2d0, C4<0>, C4<0>;
L_0x2909270 .delay 1 (40,40,40) L_0x2909270/d;
L_0x2909470/d .functor AND 1, L_0x290afc0, L_0x2909000, C4<1>, C4<1>;
L_0x2909470 .delay 1 (40,40,40) L_0x2909470/d;
L_0x2906190/d .functor AND 1, L_0x29090c0, L_0x290b2d0, C4<1>, C4<1>;
L_0x2906190 .delay 1 (40,40,40) L_0x2906190/d;
L_0x2909730/d .functor OR 1, L_0x2909470, L_0x2906190, C4<0>, C4<0>;
L_0x2909730 .delay 1 (40,40,40) L_0x2909730/d;
v0x2803b60_0 .net "AandB", 0 0, L_0x2909470;  1 drivers
v0x2803c40_0 .net "BxorSub", 0 0, L_0x2909000;  1 drivers
v0x2803d00_0 .net "a", 0 0, L_0x290afc0;  alias, 1 drivers
v0x2803dd0_0 .net "b", 0 0, L_0x290b120;  alias, 1 drivers
v0x2803e90_0 .net "carryin", 0 0, L_0x290b2d0;  alias, 1 drivers
v0x2803fa0_0 .net "carryout", 0 0, L_0x2909730;  alias, 1 drivers
v0x2804060_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2804100_0 .net "res", 0 0, L_0x2909270;  alias, 1 drivers
v0x28041c0_0 .net "xAorB", 0 0, L_0x29090c0;  1 drivers
v0x2804310_0 .net "xAorBandCin", 0 0, L_0x2906190;  1 drivers
S_0x28059c0 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2805b80 .param/l "i" 0 3 165, +C4<011011>;
S_0x2805c40 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x28059c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x290b060/d .functor AND 1, L_0x290d9a0, L_0x28e2d90, C4<1>, C4<1>;
L_0x290b060 .delay 1 (40,40,40) L_0x290b060/d;
L_0x290a840/d .functor NAND 1, L_0x290d9a0, L_0x28e2d90, C4<1>, C4<1>;
L_0x290a840 .delay 1 (20,20,20) L_0x290a840/d;
L_0x2908a40/d .functor OR 1, L_0x290d9a0, L_0x28e2d90, C4<0>, C4<0>;
L_0x2908a40 .delay 1 (40,40,40) L_0x2908a40/d;
L_0x2908c80/d .functor NOR 1, L_0x290d9a0, L_0x28e2d90, C4<0>, C4<0>;
L_0x2908c80 .delay 1 (20,20,20) L_0x2908c80/d;
L_0x290b9c0/d .functor XOR 1, L_0x290d9a0, L_0x28e2d90, C4<0>, C4<0>;
L_0x290b9c0 .delay 1 (40,40,40) L_0x290b9c0/d;
L_0x290c360/d .functor NOT 1, L_0x290b540, C4<0>, C4<0>, C4<0>;
L_0x290c360 .delay 1 (10,10,10) L_0x290c360/d;
L_0x290c4c0/d .functor NOT 1, L_0x290b5e0, C4<0>, C4<0>, C4<0>;
L_0x290c4c0 .delay 1 (10,10,10) L_0x290c4c0/d;
L_0x290c580/d .functor NOT 1, L_0x290b680, C4<0>, C4<0>, C4<0>;
L_0x290c580 .delay 1 (10,10,10) L_0x290c580/d;
L_0x290c730/d .functor AND 1, L_0x290bca0, L_0x290c360, L_0x290c4c0, L_0x290c580;
L_0x290c730 .delay 1 (80,80,80) L_0x290c730/d;
L_0x290c8e0/d .functor AND 1, L_0x290bca0, L_0x290b540, L_0x290c4c0, L_0x290c580;
L_0x290c8e0 .delay 1 (80,80,80) L_0x290c8e0/d;
L_0x290caf0/d .functor AND 1, L_0x290b9c0, L_0x290c360, L_0x290b5e0, L_0x290c580;
L_0x290caf0 .delay 1 (80,80,80) L_0x290caf0/d;
L_0x290ccd0/d .functor AND 1, L_0x290bca0, L_0x290b540, L_0x290b5e0, L_0x290c580;
L_0x290ccd0 .delay 1 (80,80,80) L_0x290ccd0/d;
L_0x290cea0/d .functor AND 1, L_0x290b060, L_0x290c360, L_0x290c4c0, L_0x290b680;
L_0x290cea0 .delay 1 (80,80,80) L_0x290cea0/d;
L_0x290d080/d .functor AND 1, L_0x290a840, L_0x290b540, L_0x290c4c0, L_0x290b680;
L_0x290d080 .delay 1 (80,80,80) L_0x290d080/d;
L_0x290ce30/d .functor AND 1, L_0x2908c80, L_0x290c360, L_0x290b5e0, L_0x290b680;
L_0x290ce30 .delay 1 (80,80,80) L_0x290ce30/d;
L_0x290d410/d .functor AND 1, L_0x2908a40, L_0x290b540, L_0x290b5e0, L_0x290b680;
L_0x290d410 .delay 1 (80,80,80) L_0x290d410/d;
L_0x290d5b0/0/0 .functor OR 1, L_0x290c730, L_0x290c8e0, L_0x290caf0, L_0x290cea0;
L_0x290d5b0/0/4 .functor OR 1, L_0x290d080, L_0x290ce30, L_0x290d410, L_0x290ccd0;
L_0x290d5b0/d .functor OR 1, L_0x290d5b0/0/0, L_0x290d5b0/0/4, C4<0>, C4<0>;
L_0x290d5b0 .delay 1 (160,160,160) L_0x290d5b0/d;
v0x2806b80_0 .net "a", 0 0, L_0x290d9a0;  1 drivers
v0x2806c40_0 .net "addSub", 0 0, L_0x290bca0;  1 drivers
v0x2806d10_0 .net "andRes", 0 0, L_0x290b060;  1 drivers
v0x2806de0_0 .net "b", 0 0, L_0x28e2d90;  1 drivers
v0x2806eb0_0 .net "carryIn", 0 0, L_0x290b4a0;  1 drivers
v0x2806f50_0 .net "carryOut", 0 0, L_0x290c160;  1 drivers
v0x2807020_0 .net "initialResult", 0 0, L_0x290d5b0;  1 drivers
v0x28070c0_0 .net "isAdd", 0 0, L_0x290c730;  1 drivers
v0x2807160_0 .net "isAnd", 0 0, L_0x290cea0;  1 drivers
v0x2807290_0 .net "isNand", 0 0, L_0x290d080;  1 drivers
v0x2807330_0 .net "isNor", 0 0, L_0x290ce30;  1 drivers
v0x28073d0_0 .net "isOr", 0 0, L_0x290d410;  1 drivers
v0x2807490_0 .net "isSLT", 0 0, L_0x290ccd0;  1 drivers
v0x2807550_0 .net "isSub", 0 0, L_0x290c8e0;  1 drivers
v0x2807610_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x28076b0_0 .net "isXor", 0 0, L_0x290caf0;  1 drivers
v0x2807770_0 .net "nandRes", 0 0, L_0x290a840;  1 drivers
v0x2807920_0 .net "norRes", 0 0, L_0x2908c80;  1 drivers
v0x28079c0_0 .net "orRes", 0 0, L_0x2908a40;  1 drivers
v0x2807a60_0 .net "s0", 0 0, L_0x290b540;  1 drivers
v0x2807b00_0 .net "s0inv", 0 0, L_0x290c360;  1 drivers
v0x2807bc0_0 .net "s1", 0 0, L_0x290b5e0;  1 drivers
v0x2807c80_0 .net "s1inv", 0 0, L_0x290c4c0;  1 drivers
v0x2807d40_0 .net "s2", 0 0, L_0x290b680;  1 drivers
v0x2807e00_0 .net "s2inv", 0 0, L_0x290c580;  1 drivers
v0x2807ec0_0 .net "xorRes", 0 0, L_0x290b9c0;  1 drivers
S_0x2805f40 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2805c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x290ba30/d .functor XOR 1, L_0x28e2d90, L_0x291bfc0, C4<0>, C4<0>;
L_0x290ba30 .delay 1 (40,40,40) L_0x290ba30/d;
L_0x290bb90/d .functor XOR 1, L_0x290d9a0, L_0x290ba30, C4<0>, C4<0>;
L_0x290bb90 .delay 1 (40,40,40) L_0x290bb90/d;
L_0x290bca0/d .functor XOR 1, L_0x290bb90, L_0x290b4a0, C4<0>, C4<0>;
L_0x290bca0 .delay 1 (40,40,40) L_0x290bca0/d;
L_0x290bea0/d .functor AND 1, L_0x290d9a0, L_0x290ba30, C4<1>, C4<1>;
L_0x290bea0 .delay 1 (40,40,40) L_0x290bea0/d;
L_0x2908ab0/d .functor AND 1, L_0x290bb90, L_0x290b4a0, C4<1>, C4<1>;
L_0x2908ab0 .delay 1 (40,40,40) L_0x2908ab0/d;
L_0x290c160/d .functor OR 1, L_0x290bea0, L_0x2908ab0, C4<0>, C4<0>;
L_0x290c160 .delay 1 (40,40,40) L_0x290c160/d;
v0x2806210_0 .net "AandB", 0 0, L_0x290bea0;  1 drivers
v0x28062f0_0 .net "BxorSub", 0 0, L_0x290ba30;  1 drivers
v0x28063b0_0 .net "a", 0 0, L_0x290d9a0;  alias, 1 drivers
v0x2806480_0 .net "b", 0 0, L_0x28e2d90;  alias, 1 drivers
v0x2806540_0 .net "carryin", 0 0, L_0x290b4a0;  alias, 1 drivers
v0x2806650_0 .net "carryout", 0 0, L_0x290c160;  alias, 1 drivers
v0x2806710_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x28067b0_0 .net "res", 0 0, L_0x290bca0;  alias, 1 drivers
v0x2806870_0 .net "xAorB", 0 0, L_0x290bb90;  1 drivers
v0x28069c0_0 .net "xAorBandCin", 0 0, L_0x2908ab0;  1 drivers
S_0x28080a0 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2808260 .param/l "i" 0 3 165, +C4<011100>;
S_0x2808320 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x28080a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x290da40/d .functor AND 1, L_0x29105c0, L_0x2910720, C4<1>, C4<1>;
L_0x290da40 .delay 1 (40,40,40) L_0x290da40/d;
L_0x290d270/d .functor NAND 1, L_0x29105c0, L_0x2910720, C4<1>, C4<1>;
L_0x290d270 .delay 1 (20,20,20) L_0x290d270/d;
L_0x290b7c0/d .functor OR 1, L_0x29105c0, L_0x2910720, C4<0>, C4<0>;
L_0x290b7c0 .delay 1 (40,40,40) L_0x290b7c0/d;
L_0x290e4f0/d .functor NOR 1, L_0x29105c0, L_0x2910720, C4<0>, C4<0>;
L_0x290e4f0 .delay 1 (20,20,20) L_0x290e4f0/d;
L_0x290e560/d .functor XOR 1, L_0x29105c0, L_0x2910720, C4<0>, C4<0>;
L_0x290e560 .delay 1 (40,40,40) L_0x290e560/d;
L_0x290eff0/d .functor NOT 1, L_0x2910a00, C4<0>, C4<0>, C4<0>;
L_0x290eff0 .delay 1 (10,10,10) L_0x290eff0/d;
L_0x28098c0/d .functor NOT 1, L_0x290df10, C4<0>, C4<0>, C4<0>;
L_0x28098c0 .delay 1 (10,10,10) L_0x28098c0/d;
L_0x290f1a0/d .functor NOT 1, L_0x290dfb0, C4<0>, C4<0>, C4<0>;
L_0x290f1a0 .delay 1 (10,10,10) L_0x290f1a0/d;
L_0x290f350/d .functor AND 1, L_0x290e930, L_0x290eff0, L_0x28098c0, L_0x290f1a0;
L_0x290f350 .delay 1 (80,80,80) L_0x290f350/d;
L_0x290f500/d .functor AND 1, L_0x290e930, L_0x2910a00, L_0x28098c0, L_0x290f1a0;
L_0x290f500 .delay 1 (80,80,80) L_0x290f500/d;
L_0x290f710/d .functor AND 1, L_0x290e560, L_0x290eff0, L_0x290df10, L_0x290f1a0;
L_0x290f710 .delay 1 (80,80,80) L_0x290f710/d;
L_0x290f8f0/d .functor AND 1, L_0x290e930, L_0x2910a00, L_0x290df10, L_0x290f1a0;
L_0x290f8f0 .delay 1 (80,80,80) L_0x290f8f0/d;
L_0x290fac0/d .functor AND 1, L_0x290da40, L_0x290eff0, L_0x28098c0, L_0x290dfb0;
L_0x290fac0 .delay 1 (80,80,80) L_0x290fac0/d;
L_0x290fca0/d .functor AND 1, L_0x290d270, L_0x2910a00, L_0x28098c0, L_0x290dfb0;
L_0x290fca0 .delay 1 (80,80,80) L_0x290fca0/d;
L_0x290fa50/d .functor AND 1, L_0x290e4f0, L_0x290eff0, L_0x290df10, L_0x290dfb0;
L_0x290fa50 .delay 1 (80,80,80) L_0x290fa50/d;
L_0x2910030/d .functor AND 1, L_0x290b7c0, L_0x2910a00, L_0x290df10, L_0x290dfb0;
L_0x2910030 .delay 1 (80,80,80) L_0x2910030/d;
L_0x29101d0/0/0 .functor OR 1, L_0x290f350, L_0x290f500, L_0x290f710, L_0x290fac0;
L_0x29101d0/0/4 .functor OR 1, L_0x290fca0, L_0x290fa50, L_0x2910030, L_0x290f8f0;
L_0x29101d0/d .functor OR 1, L_0x29101d0/0/0, L_0x29101d0/0/4, C4<0>, C4<0>;
L_0x29101d0 .delay 1 (160,160,160) L_0x29101d0/d;
v0x2809220_0 .net "a", 0 0, L_0x29105c0;  1 drivers
v0x28092e0_0 .net "addSub", 0 0, L_0x290e930;  1 drivers
v0x28093b0_0 .net "andRes", 0 0, L_0x290da40;  1 drivers
v0x2809480_0 .net "b", 0 0, L_0x2910720;  1 drivers
v0x2809550_0 .net "carryIn", 0 0, L_0x29108d0;  1 drivers
v0x28095f0_0 .net "carryOut", 0 0, L_0x290edf0;  1 drivers
v0x28096c0_0 .net "initialResult", 0 0, L_0x29101d0;  1 drivers
v0x2809760_0 .net "isAdd", 0 0, L_0x290f350;  1 drivers
v0x2809800_0 .net "isAnd", 0 0, L_0x290fac0;  1 drivers
v0x2809930_0 .net "isNand", 0 0, L_0x290fca0;  1 drivers
v0x28099d0_0 .net "isNor", 0 0, L_0x290fa50;  1 drivers
v0x2809a70_0 .net "isOr", 0 0, L_0x2910030;  1 drivers
v0x2809b30_0 .net "isSLT", 0 0, L_0x290f8f0;  1 drivers
v0x2809bf0_0 .net "isSub", 0 0, L_0x290f500;  1 drivers
v0x2809cb0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2809d50_0 .net "isXor", 0 0, L_0x290f710;  1 drivers
v0x2809e10_0 .net "nandRes", 0 0, L_0x290d270;  1 drivers
v0x2809fc0_0 .net "norRes", 0 0, L_0x290e4f0;  1 drivers
v0x280a060_0 .net "orRes", 0 0, L_0x290b7c0;  1 drivers
v0x280a100_0 .net "s0", 0 0, L_0x2910a00;  1 drivers
v0x280a1a0_0 .net "s0inv", 0 0, L_0x290eff0;  1 drivers
v0x280a260_0 .net "s1", 0 0, L_0x290df10;  1 drivers
v0x280a320_0 .net "s1inv", 0 0, L_0x28098c0;  1 drivers
v0x280a3e0_0 .net "s2", 0 0, L_0x290dfb0;  1 drivers
v0x280a4a0_0 .net "s2inv", 0 0, L_0x290f1a0;  1 drivers
v0x280a560_0 .net "xorRes", 0 0, L_0x290e560;  1 drivers
S_0x2808620 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2808320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x290e6c0/d .functor XOR 1, L_0x2910720, L_0x291bfc0, C4<0>, C4<0>;
L_0x290e6c0 .delay 1 (40,40,40) L_0x290e6c0/d;
L_0x290e780/d .functor XOR 1, L_0x29105c0, L_0x290e6c0, C4<0>, C4<0>;
L_0x290e780 .delay 1 (40,40,40) L_0x290e780/d;
L_0x290e930/d .functor XOR 1, L_0x290e780, L_0x29108d0, C4<0>, C4<0>;
L_0x290e930 .delay 1 (40,40,40) L_0x290e930/d;
L_0x290eb30/d .functor AND 1, L_0x29105c0, L_0x290e6c0, C4<1>, C4<1>;
L_0x290eb30 .delay 1 (40,40,40) L_0x290eb30/d;
L_0x290b830/d .functor AND 1, L_0x290e780, L_0x29108d0, C4<1>, C4<1>;
L_0x290b830 .delay 1 (40,40,40) L_0x290b830/d;
L_0x290edf0/d .functor OR 1, L_0x290eb30, L_0x290b830, C4<0>, C4<0>;
L_0x290edf0 .delay 1 (40,40,40) L_0x290edf0/d;
v0x28088b0_0 .net "AandB", 0 0, L_0x290eb30;  1 drivers
v0x2808990_0 .net "BxorSub", 0 0, L_0x290e6c0;  1 drivers
v0x2808a50_0 .net "a", 0 0, L_0x29105c0;  alias, 1 drivers
v0x2808b20_0 .net "b", 0 0, L_0x2910720;  alias, 1 drivers
v0x2808be0_0 .net "carryin", 0 0, L_0x29108d0;  alias, 1 drivers
v0x2808cf0_0 .net "carryout", 0 0, L_0x290edf0;  alias, 1 drivers
v0x2808db0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2808e50_0 .net "res", 0 0, L_0x290e930;  alias, 1 drivers
v0x2808f10_0 .net "xAorB", 0 0, L_0x290e780;  1 drivers
v0x2809060_0 .net "xAorBandCin", 0 0, L_0x290b830;  1 drivers
S_0x280a740 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x280a900 .param/l "i" 0 3 165, +C4<011101>;
S_0x280a9c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x280a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2910660/d .functor AND 1, L_0x2913050, L_0x29131b0, C4<1>, C4<1>;
L_0x2910660 .delay 1 (40,40,40) L_0x2910660/d;
L_0x290fe90/d .functor NAND 1, L_0x2913050, L_0x29131b0, C4<1>, C4<1>;
L_0x290fe90 .delay 1 (20,20,20) L_0x290fe90/d;
L_0x290e140/d .functor OR 1, L_0x2913050, L_0x29131b0, C4<0>, C4<0>;
L_0x290e140 .delay 1 (40,40,40) L_0x290e140/d;
L_0x290e2e0/d .functor NOR 1, L_0x2913050, L_0x29131b0, C4<0>, C4<0>;
L_0x290e2e0 .delay 1 (20,20,20) L_0x290e2e0/d;
L_0x2911020/d .functor XOR 1, L_0x2913050, L_0x29131b0, C4<0>, C4<0>;
L_0x2911020 .delay 1 (40,40,40) L_0x2911020/d;
L_0x2911a80/d .functor NOT 1, L_0x2910b40, C4<0>, C4<0>, C4<0>;
L_0x2911a80 .delay 1 (10,10,10) L_0x2911a80/d;
L_0x280bf60/d .functor NOT 1, L_0x2910be0, C4<0>, C4<0>, C4<0>;
L_0x280bf60 .delay 1 (10,10,10) L_0x280bf60/d;
L_0x2911c30/d .functor NOT 1, L_0x2910c80, C4<0>, C4<0>, C4<0>;
L_0x2911c30 .delay 1 (10,10,10) L_0x2911c30/d;
L_0x2911de0/d .functor AND 1, L_0x29113a0, L_0x2911a80, L_0x280bf60, L_0x2911c30;
L_0x2911de0 .delay 1 (80,80,80) L_0x2911de0/d;
L_0x2911f90/d .functor AND 1, L_0x29113a0, L_0x2910b40, L_0x280bf60, L_0x2911c30;
L_0x2911f90 .delay 1 (80,80,80) L_0x2911f90/d;
L_0x29121a0/d .functor AND 1, L_0x2911020, L_0x2911a80, L_0x2910be0, L_0x2911c30;
L_0x29121a0 .delay 1 (80,80,80) L_0x29121a0/d;
L_0x2912380/d .functor AND 1, L_0x29113a0, L_0x2910b40, L_0x2910be0, L_0x2911c30;
L_0x2912380 .delay 1 (80,80,80) L_0x2912380/d;
L_0x2912550/d .functor AND 1, L_0x2910660, L_0x2911a80, L_0x280bf60, L_0x2910c80;
L_0x2912550 .delay 1 (80,80,80) L_0x2912550/d;
L_0x2912730/d .functor AND 1, L_0x290fe90, L_0x2910b40, L_0x280bf60, L_0x2910c80;
L_0x2912730 .delay 1 (80,80,80) L_0x2912730/d;
L_0x29124e0/d .functor AND 1, L_0x290e2e0, L_0x2911a80, L_0x2910be0, L_0x2910c80;
L_0x29124e0 .delay 1 (80,80,80) L_0x29124e0/d;
L_0x2912ac0/d .functor AND 1, L_0x290e140, L_0x2910b40, L_0x2910be0, L_0x2910c80;
L_0x2912ac0 .delay 1 (80,80,80) L_0x2912ac0/d;
L_0x2912c60/0/0 .functor OR 1, L_0x2911de0, L_0x2911f90, L_0x29121a0, L_0x2912550;
L_0x2912c60/0/4 .functor OR 1, L_0x2912730, L_0x29124e0, L_0x2912ac0, L_0x2912380;
L_0x2912c60/d .functor OR 1, L_0x2912c60/0/0, L_0x2912c60/0/4, C4<0>, C4<0>;
L_0x2912c60 .delay 1 (160,160,160) L_0x2912c60/d;
v0x280b8c0_0 .net "a", 0 0, L_0x2913050;  1 drivers
v0x280b980_0 .net "addSub", 0 0, L_0x29113a0;  1 drivers
v0x280ba50_0 .net "andRes", 0 0, L_0x2910660;  1 drivers
v0x280bb20_0 .net "b", 0 0, L_0x29131b0;  1 drivers
v0x280bbf0_0 .net "carryIn", 0 0, L_0x2910aa0;  1 drivers
v0x280bc90_0 .net "carryOut", 0 0, L_0x2911880;  1 drivers
v0x280bd60_0 .net "initialResult", 0 0, L_0x2912c60;  1 drivers
v0x280be00_0 .net "isAdd", 0 0, L_0x2911de0;  1 drivers
v0x280bea0_0 .net "isAnd", 0 0, L_0x2912550;  1 drivers
v0x280bfd0_0 .net "isNand", 0 0, L_0x2912730;  1 drivers
v0x280c070_0 .net "isNor", 0 0, L_0x29124e0;  1 drivers
v0x280c110_0 .net "isOr", 0 0, L_0x2912ac0;  1 drivers
v0x280c1d0_0 .net "isSLT", 0 0, L_0x2912380;  1 drivers
v0x280c290_0 .net "isSub", 0 0, L_0x2911f90;  1 drivers
v0x280c350_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x280c3f0_0 .net "isXor", 0 0, L_0x29121a0;  1 drivers
v0x280c4b0_0 .net "nandRes", 0 0, L_0x290fe90;  1 drivers
v0x280c660_0 .net "norRes", 0 0, L_0x290e2e0;  1 drivers
v0x280c700_0 .net "orRes", 0 0, L_0x290e140;  1 drivers
v0x280c7a0_0 .net "s0", 0 0, L_0x2910b40;  1 drivers
v0x280c840_0 .net "s0inv", 0 0, L_0x2911a80;  1 drivers
v0x280c900_0 .net "s1", 0 0, L_0x2910be0;  1 drivers
v0x280c9c0_0 .net "s1inv", 0 0, L_0x280bf60;  1 drivers
v0x280ca80_0 .net "s2", 0 0, L_0x2910c80;  1 drivers
v0x280cb40_0 .net "s2inv", 0 0, L_0x2911c30;  1 drivers
v0x280cc00_0 .net "xorRes", 0 0, L_0x2911020;  1 drivers
S_0x280acc0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x280a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2911090/d .functor XOR 1, L_0x29131b0, L_0x291bfc0, C4<0>, C4<0>;
L_0x2911090 .delay 1 (40,40,40) L_0x2911090/d;
L_0x29111f0/d .functor XOR 1, L_0x2913050, L_0x2911090, C4<0>, C4<0>;
L_0x29111f0 .delay 1 (40,40,40) L_0x29111f0/d;
L_0x29113a0/d .functor XOR 1, L_0x29111f0, L_0x2910aa0, C4<0>, C4<0>;
L_0x29113a0 .delay 1 (40,40,40) L_0x29113a0/d;
L_0x29115a0/d .functor AND 1, L_0x2913050, L_0x2911090, C4<1>, C4<1>;
L_0x29115a0 .delay 1 (40,40,40) L_0x29115a0/d;
L_0x2911810/d .functor AND 1, L_0x29111f0, L_0x2910aa0, C4<1>, C4<1>;
L_0x2911810 .delay 1 (40,40,40) L_0x2911810/d;
L_0x2911880/d .functor OR 1, L_0x29115a0, L_0x2911810, C4<0>, C4<0>;
L_0x2911880 .delay 1 (40,40,40) L_0x2911880/d;
v0x280af50_0 .net "AandB", 0 0, L_0x29115a0;  1 drivers
v0x280b030_0 .net "BxorSub", 0 0, L_0x2911090;  1 drivers
v0x280b0f0_0 .net "a", 0 0, L_0x2913050;  alias, 1 drivers
v0x280b1c0_0 .net "b", 0 0, L_0x29131b0;  alias, 1 drivers
v0x280b280_0 .net "carryin", 0 0, L_0x2910aa0;  alias, 1 drivers
v0x280b390_0 .net "carryout", 0 0, L_0x2911880;  alias, 1 drivers
v0x280b450_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x280b4f0_0 .net "res", 0 0, L_0x29113a0;  alias, 1 drivers
v0x280b5b0_0 .net "xAorB", 0 0, L_0x29111f0;  1 drivers
v0x280b700_0 .net "xAorBandCin", 0 0, L_0x2911810;  1 drivers
S_0x280cde0 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x280cfa0 .param/l "i" 0 3 165, +C4<011110>;
S_0x280d060 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x280cde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29130f0/d .functor AND 1, L_0x2915a70, L_0x2915bd0, C4<1>, C4<1>;
L_0x29130f0 .delay 1 (40,40,40) L_0x29130f0/d;
L_0x2912920/d .functor NAND 1, L_0x2915a70, L_0x2915bd0, C4<1>, C4<1>;
L_0x2912920 .delay 1 (20,20,20) L_0x2912920/d;
L_0x2910dc0/d .functor OR 1, L_0x2915a70, L_0x2915bd0, C4<0>, C4<0>;
L_0x2910dc0 .delay 1 (40,40,40) L_0x2910dc0/d;
L_0x29139a0/d .functor NOR 1, L_0x2915a70, L_0x2915bd0, C4<0>, C4<0>;
L_0x29139a0 .delay 1 (20,20,20) L_0x29139a0/d;
L_0x2913a10/d .functor XOR 1, L_0x2915a70, L_0x2915bd0, C4<0>, C4<0>;
L_0x2913a10 .delay 1 (40,40,40) L_0x2913a10/d;
L_0x29144a0/d .functor NOT 1, L_0x2915eb0, C4<0>, C4<0>, C4<0>;
L_0x29144a0 .delay 1 (10,10,10) L_0x29144a0/d;
L_0x280e600/d .functor NOT 1, L_0x2913360, C4<0>, C4<0>, C4<0>;
L_0x280e600 .delay 1 (10,10,10) L_0x280e600/d;
L_0x2914650/d .functor NOT 1, L_0x2913400, C4<0>, C4<0>, C4<0>;
L_0x2914650 .delay 1 (10,10,10) L_0x2914650/d;
L_0x2914800/d .functor AND 1, L_0x2913de0, L_0x29144a0, L_0x280e600, L_0x2914650;
L_0x2914800 .delay 1 (80,80,80) L_0x2914800/d;
L_0x29149b0/d .functor AND 1, L_0x2913de0, L_0x2915eb0, L_0x280e600, L_0x2914650;
L_0x29149b0 .delay 1 (80,80,80) L_0x29149b0/d;
L_0x2914bc0/d .functor AND 1, L_0x2913a10, L_0x29144a0, L_0x2913360, L_0x2914650;
L_0x2914bc0 .delay 1 (80,80,80) L_0x2914bc0/d;
L_0x2914da0/d .functor AND 1, L_0x2913de0, L_0x2915eb0, L_0x2913360, L_0x2914650;
L_0x2914da0 .delay 1 (80,80,80) L_0x2914da0/d;
L_0x2914f70/d .functor AND 1, L_0x29130f0, L_0x29144a0, L_0x280e600, L_0x2913400;
L_0x2914f70 .delay 1 (80,80,80) L_0x2914f70/d;
L_0x2915150/d .functor AND 1, L_0x2912920, L_0x2915eb0, L_0x280e600, L_0x2913400;
L_0x2915150 .delay 1 (80,80,80) L_0x2915150/d;
L_0x2914f00/d .functor AND 1, L_0x29139a0, L_0x29144a0, L_0x2913360, L_0x2913400;
L_0x2914f00 .delay 1 (80,80,80) L_0x2914f00/d;
L_0x29154e0/d .functor AND 1, L_0x2910dc0, L_0x2915eb0, L_0x2913360, L_0x2913400;
L_0x29154e0 .delay 1 (80,80,80) L_0x29154e0/d;
L_0x2915680/0/0 .functor OR 1, L_0x2914800, L_0x29149b0, L_0x2914bc0, L_0x2914f70;
L_0x2915680/0/4 .functor OR 1, L_0x2915150, L_0x2914f00, L_0x29154e0, L_0x2914da0;
L_0x2915680/d .functor OR 1, L_0x2915680/0/0, L_0x2915680/0/4, C4<0>, C4<0>;
L_0x2915680 .delay 1 (160,160,160) L_0x2915680/d;
v0x280df60_0 .net "a", 0 0, L_0x2915a70;  1 drivers
v0x280e020_0 .net "addSub", 0 0, L_0x2913de0;  1 drivers
v0x280e0f0_0 .net "andRes", 0 0, L_0x29130f0;  1 drivers
v0x280e1c0_0 .net "b", 0 0, L_0x2915bd0;  1 drivers
v0x280e290_0 .net "carryIn", 0 0, L_0x2915d80;  1 drivers
v0x280e330_0 .net "carryOut", 0 0, L_0x29142a0;  1 drivers
v0x280e400_0 .net "initialResult", 0 0, L_0x2915680;  1 drivers
v0x280e4a0_0 .net "isAdd", 0 0, L_0x2914800;  1 drivers
v0x280e540_0 .net "isAnd", 0 0, L_0x2914f70;  1 drivers
v0x280e670_0 .net "isNand", 0 0, L_0x2915150;  1 drivers
v0x280e710_0 .net "isNor", 0 0, L_0x2914f00;  1 drivers
v0x280e7b0_0 .net "isOr", 0 0, L_0x29154e0;  1 drivers
v0x280e870_0 .net "isSLT", 0 0, L_0x2914da0;  1 drivers
v0x280e930_0 .net "isSub", 0 0, L_0x29149b0;  1 drivers
v0x280e9f0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x280ea90_0 .net "isXor", 0 0, L_0x2914bc0;  1 drivers
v0x280eb50_0 .net "nandRes", 0 0, L_0x2912920;  1 drivers
v0x280ed00_0 .net "norRes", 0 0, L_0x29139a0;  1 drivers
v0x280eda0_0 .net "orRes", 0 0, L_0x2910dc0;  1 drivers
v0x280ee40_0 .net "s0", 0 0, L_0x2915eb0;  1 drivers
v0x280eee0_0 .net "s0inv", 0 0, L_0x29144a0;  1 drivers
v0x280efa0_0 .net "s1", 0 0, L_0x2913360;  1 drivers
v0x280f060_0 .net "s1inv", 0 0, L_0x280e600;  1 drivers
v0x280f120_0 .net "s2", 0 0, L_0x2913400;  1 drivers
v0x280f1e0_0 .net "s2inv", 0 0, L_0x2914650;  1 drivers
v0x280f2a0_0 .net "xorRes", 0 0, L_0x2913a10;  1 drivers
S_0x280d360 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x280d060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2913b70/d .functor XOR 1, L_0x2915bd0, L_0x291bfc0, C4<0>, C4<0>;
L_0x2913b70 .delay 1 (40,40,40) L_0x2913b70/d;
L_0x2913c30/d .functor XOR 1, L_0x2915a70, L_0x2913b70, C4<0>, C4<0>;
L_0x2913c30 .delay 1 (40,40,40) L_0x2913c30/d;
L_0x2913de0/d .functor XOR 1, L_0x2913c30, L_0x2915d80, C4<0>, C4<0>;
L_0x2913de0 .delay 1 (40,40,40) L_0x2913de0/d;
L_0x2913fe0/d .functor AND 1, L_0x2915a70, L_0x2913b70, C4<1>, C4<1>;
L_0x2913fe0 .delay 1 (40,40,40) L_0x2913fe0/d;
L_0x2910e30/d .functor AND 1, L_0x2913c30, L_0x2915d80, C4<1>, C4<1>;
L_0x2910e30 .delay 1 (40,40,40) L_0x2910e30/d;
L_0x29142a0/d .functor OR 1, L_0x2913fe0, L_0x2910e30, C4<0>, C4<0>;
L_0x29142a0 .delay 1 (40,40,40) L_0x29142a0/d;
v0x280d5f0_0 .net "AandB", 0 0, L_0x2913fe0;  1 drivers
v0x280d6d0_0 .net "BxorSub", 0 0, L_0x2913b70;  1 drivers
v0x280d790_0 .net "a", 0 0, L_0x2915a70;  alias, 1 drivers
v0x280d860_0 .net "b", 0 0, L_0x2915bd0;  alias, 1 drivers
v0x280d920_0 .net "carryin", 0 0, L_0x2915d80;  alias, 1 drivers
v0x280da30_0 .net "carryout", 0 0, L_0x29142a0;  alias, 1 drivers
v0x280daf0_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x280db90_0 .net "res", 0 0, L_0x2913de0;  alias, 1 drivers
v0x280dc50_0 .net "xAorB", 0 0, L_0x2913c30;  1 drivers
v0x280dda0_0 .net "xAorBandCin", 0 0, L_0x2910e30;  1 drivers
S_0x280f480 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x280f640 .param/l "i" 0 3 165, +C4<011111>;
S_0x280f700 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x280f480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2915b10/d .functor AND 1, L_0x2919130, L_0x2915f50, C4<1>, C4<1>;
L_0x2915b10 .delay 1 (40,40,40) L_0x2915b10/d;
L_0x2915340/d .functor NAND 1, L_0x2919130, L_0x2915f50, C4<1>, C4<1>;
L_0x2915340 .delay 1 (20,20,20) L_0x2915340/d;
L_0x2913590/d .functor OR 1, L_0x2919130, L_0x2915f50, C4<0>, C4<0>;
L_0x2913590 .delay 1 (40,40,40) L_0x2913590/d;
L_0x2913890/d .functor NOR 1, L_0x2919130, L_0x2915f50, C4<0>, C4<0>;
L_0x2913890 .delay 1 (20,20,20) L_0x2913890/d;
L_0x2913900/d .functor XOR 1, L_0x2919130, L_0x2915f50, C4<0>, C4<0>;
L_0x2913900 .delay 1 (40,40,40) L_0x2913900/d;
L_0x2916ed0/d .functor NOT 1, L_0x28eda70, C4<0>, C4<0>, C4<0>;
L_0x2916ed0 .delay 1 (10,10,10) L_0x2916ed0/d;
L_0x2917030/d .functor NOT 1, L_0x28edb10, C4<0>, C4<0>, C4<0>;
L_0x2917030 .delay 1 (10,10,10) L_0x2917030/d;
L_0x29170f0/d .functor NOT 1, L_0x28eafb0, C4<0>, C4<0>, C4<0>;
L_0x29170f0 .delay 1 (10,10,10) L_0x29170f0/d;
L_0x29172a0/d .functor AND 1, L_0x29167f0, L_0x2916ed0, L_0x2917030, L_0x29170f0;
L_0x29172a0 .delay 1 (80,80,80) L_0x29172a0/d;
L_0x2917450/d .functor AND 1, L_0x29167f0, L_0x28eda70, L_0x2917030, L_0x29170f0;
L_0x2917450 .delay 1 (80,80,80) L_0x2917450/d;
L_0x2917660/d .functor AND 1, L_0x2913900, L_0x2916ed0, L_0x28edb10, L_0x29170f0;
L_0x2917660 .delay 1 (80,80,80) L_0x2917660/d;
L_0x2917840/d .functor AND 1, L_0x29167f0, L_0x28eda70, L_0x28edb10, L_0x29170f0;
L_0x2917840 .delay 1 (80,80,80) L_0x2917840/d;
L_0x2917a10/d .functor AND 1, L_0x2915b10, L_0x2916ed0, L_0x2917030, L_0x28eafb0;
L_0x2917a10 .delay 1 (80,80,80) L_0x2917a10/d;
L_0x2917bf0/d .functor AND 1, L_0x2915340, L_0x28eda70, L_0x2917030, L_0x28eafb0;
L_0x2917bf0 .delay 1 (80,80,80) L_0x2917bf0/d;
L_0x29179a0/d .functor AND 1, L_0x2913890, L_0x2916ed0, L_0x28edb10, L_0x28eafb0;
L_0x29179a0 .delay 1 (80,80,80) L_0x29179a0/d;
L_0x2917f80/d .functor AND 1, L_0x2913590, L_0x28eda70, L_0x28edb10, L_0x28eafb0;
L_0x2917f80 .delay 1 (80,80,80) L_0x2917f80/d;
L_0x2918120/0/0 .functor OR 1, L_0x29172a0, L_0x2917450, L_0x2917660, L_0x2917a10;
L_0x2918120/0/4 .functor OR 1, L_0x2917bf0, L_0x29179a0, L_0x2917f80, L_0x2917840;
L_0x2918120/d .functor OR 1, L_0x2918120/0/0, L_0x2918120/0/4, C4<0>, C4<0>;
L_0x2918120 .delay 1 (160,160,160) L_0x2918120/d;
v0x2810600_0 .net "a", 0 0, L_0x2919130;  1 drivers
v0x28106c0_0 .net "addSub", 0 0, L_0x29167f0;  1 drivers
v0x2810790_0 .net "andRes", 0 0, L_0x2915b10;  1 drivers
v0x2810860_0 .net "b", 0 0, L_0x2915f50;  1 drivers
v0x2810930_0 .net "carryIn", 0 0, L_0x28ed9d0;  1 drivers
v0x28109d0_0 .net "carryOut", 0 0, L_0x2916cd0;  1 drivers
v0x2810aa0_0 .net "initialResult", 0 0, L_0x2918120;  1 drivers
v0x2810b40_0 .net "isAdd", 0 0, L_0x29172a0;  1 drivers
v0x2810be0_0 .net "isAnd", 0 0, L_0x2917a10;  1 drivers
v0x2810d10_0 .net "isNand", 0 0, L_0x2917bf0;  1 drivers
v0x2810db0_0 .net "isNor", 0 0, L_0x29179a0;  1 drivers
v0x2810e50_0 .net "isOr", 0 0, L_0x2917f80;  1 drivers
v0x2810f10_0 .net "isSLT", 0 0, L_0x2917840;  1 drivers
v0x2810fd0_0 .net "isSub", 0 0, L_0x2917450;  1 drivers
v0x2811090_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2811130_0 .net "isXor", 0 0, L_0x2917660;  1 drivers
v0x28111f0_0 .net "nandRes", 0 0, L_0x2915340;  1 drivers
v0x28113a0_0 .net "norRes", 0 0, L_0x2913890;  1 drivers
v0x2811440_0 .net "orRes", 0 0, L_0x2913590;  1 drivers
v0x28114e0_0 .net "s0", 0 0, L_0x28eda70;  1 drivers
v0x2811580_0 .net "s0inv", 0 0, L_0x2916ed0;  1 drivers
v0x2811640_0 .net "s1", 0 0, L_0x28edb10;  1 drivers
v0x2811700_0 .net "s1inv", 0 0, L_0x2917030;  1 drivers
v0x28117c0_0 .net "s2", 0 0, L_0x28eafb0;  1 drivers
v0x2811880_0 .net "s2inv", 0 0, L_0x29170f0;  1 drivers
v0x2811940_0 .net "xorRes", 0 0, L_0x2913900;  1 drivers
S_0x280fa00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x280f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2916580/d .functor XOR 1, L_0x2915f50, L_0x291bfc0, C4<0>, C4<0>;
L_0x2916580 .delay 1 (40,40,40) L_0x2916580/d;
L_0x29166e0/d .functor XOR 1, L_0x2919130, L_0x2916580, C4<0>, C4<0>;
L_0x29166e0 .delay 1 (40,40,40) L_0x29166e0/d;
L_0x29167f0/d .functor XOR 1, L_0x29166e0, L_0x28ed9d0, C4<0>, C4<0>;
L_0x29167f0 .delay 1 (40,40,40) L_0x29167f0/d;
L_0x29169f0/d .functor AND 1, L_0x2919130, L_0x2916580, C4<1>, C4<1>;
L_0x29169f0 .delay 1 (40,40,40) L_0x29169f0/d;
L_0x2916c60/d .functor AND 1, L_0x29166e0, L_0x28ed9d0, C4<1>, C4<1>;
L_0x2916c60 .delay 1 (40,40,40) L_0x2916c60/d;
L_0x2916cd0/d .functor OR 1, L_0x29169f0, L_0x2916c60, C4<0>, C4<0>;
L_0x2916cd0 .delay 1 (40,40,40) L_0x2916cd0/d;
v0x280fc90_0 .net "AandB", 0 0, L_0x29169f0;  1 drivers
v0x280fd70_0 .net "BxorSub", 0 0, L_0x2916580;  1 drivers
v0x280fe30_0 .net "a", 0 0, L_0x2919130;  alias, 1 drivers
v0x280ff00_0 .net "b", 0 0, L_0x2915f50;  alias, 1 drivers
v0x280ffc0_0 .net "carryin", 0 0, L_0x28ed9d0;  alias, 1 drivers
v0x28100d0_0 .net "carryout", 0 0, L_0x2916cd0;  alias, 1 drivers
v0x2810190_0 .net "isSubtract", 0 0, L_0x291bfc0;  alias, 1 drivers
v0x2810230_0 .net "res", 0 0, L_0x29167f0;  alias, 1 drivers
v0x28102f0_0 .net "xAorB", 0 0, L_0x29166e0;  1 drivers
v0x2810440_0 .net "xAorBandCin", 0 0, L_0x2916c60;  1 drivers
S_0x2811b20 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x27eb040 .param/l "j" 0 3 207, +C4<00>;
L_0x28eb050/d .functor AND 1, L_0x28eb0c0, L_0x2921350, C4<1>, C4<1>;
L_0x28eb050 .delay 1 (40,40,40) L_0x28eb050/d;
v0x2811ef0_0 .net *"_s1", 0 0, L_0x28eb0c0;  1 drivers
S_0x2811f90 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28121a0 .param/l "j" 0 3 207, +C4<01>;
L_0x29191d0/d .functor AND 1, L_0x29192e0, L_0x2921350, C4<1>, C4<1>;
L_0x29191d0 .delay 1 (40,40,40) L_0x29191d0/d;
v0x2812260_0 .net *"_s1", 0 0, L_0x29192e0;  1 drivers
S_0x2812340 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2812550 .param/l "j" 0 3 207, +C4<010>;
L_0x2919440/d .functor AND 1, L_0x2919500, L_0x2921350, C4<1>, C4<1>;
L_0x2919440 .delay 1 (40,40,40) L_0x2919440/d;
v0x2812610_0 .net *"_s1", 0 0, L_0x2919500;  1 drivers
S_0x28126f0 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2812900 .param/l "j" 0 3 207, +C4<011>;
L_0x29196f0/d .functor AND 1, L_0x291a290, L_0x2921350, C4<1>, C4<1>;
L_0x29196f0 .delay 1 (40,40,40) L_0x29196f0/d;
v0x28129c0_0 .net *"_s1", 0 0, L_0x291a290;  1 drivers
S_0x2812aa0 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2812cb0 .param/l "j" 0 3 207, +C4<0100>;
L_0x291a330/d .functor AND 1, L_0x291a3f0, L_0x2921350, C4<1>, C4<1>;
L_0x291a330 .delay 1 (40,40,40) L_0x291a330/d;
v0x2812d70_0 .net *"_s1", 0 0, L_0x291a3f0;  1 drivers
S_0x2812e50 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2813060 .param/l "j" 0 3 207, +C4<0101>;
L_0x2919bd0/d .functor AND 1, L_0x2919c90, L_0x2921350, C4<1>, C4<1>;
L_0x2919bd0 .delay 1 (40,40,40) L_0x2919bd0/d;
v0x2813120_0 .net *"_s1", 0 0, L_0x2919c90;  1 drivers
S_0x2813200 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2813410 .param/l "j" 0 3 207, +C4<0110>;
L_0x2919df0/d .functor AND 1, L_0x2919eb0, L_0x2921350, C4<1>, C4<1>;
L_0x2919df0 .delay 1 (40,40,40) L_0x2919df0/d;
v0x28134d0_0 .net *"_s1", 0 0, L_0x2919eb0;  1 drivers
S_0x28135b0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28137c0 .param/l "j" 0 3 207, +C4<0111>;
L_0x2919660/d .functor AND 1, L_0x291a170, L_0x2921350, C4<1>, C4<1>;
L_0x2919660 .delay 1 (40,40,40) L_0x2919660/d;
v0x2813880_0 .net *"_s1", 0 0, L_0x291a170;  1 drivers
S_0x2813960 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2813b70 .param/l "j" 0 3 207, +C4<01000>;
L_0x291ad00/d .functor AND 1, L_0x291adc0, L_0x2921350, C4<1>, C4<1>;
L_0x291ad00 .delay 1 (40,40,40) L_0x291ad00/d;
v0x2813c30_0 .net *"_s1", 0 0, L_0x291adc0;  1 drivers
S_0x2813d10 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2813f20 .param/l "j" 0 3 207, +C4<01001>;
L_0x291a550/d .functor AND 1, L_0x291a610, L_0x2921350, C4<1>, C4<1>;
L_0x291a550 .delay 1 (40,40,40) L_0x291a550/d;
v0x2813fe0_0 .net *"_s1", 0 0, L_0x291a610;  1 drivers
S_0x28140c0 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28142d0 .param/l "j" 0 3 207, +C4<01010>;
L_0x291a770/d .functor AND 1, L_0x291a830, L_0x2921350, C4<1>, C4<1>;
L_0x291a770 .delay 1 (40,40,40) L_0x291a770/d;
v0x2814390_0 .net *"_s1", 0 0, L_0x291a830;  1 drivers
S_0x2814470 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2814680 .param/l "j" 0 3 207, +C4<01011>;
L_0x291a990/d .functor AND 1, L_0x291aa50, L_0x2921350, C4<1>, C4<1>;
L_0x291a990 .delay 1 (40,40,40) L_0x291a990/d;
v0x2814740_0 .net *"_s1", 0 0, L_0x291aa50;  1 drivers
S_0x2814820 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2814a30 .param/l "j" 0 3 207, +C4<01100>;
L_0x291b5e0/d .functor AND 1, L_0x291b650, L_0x2921350, C4<1>, C4<1>;
L_0x291b5e0 .delay 1 (40,40,40) L_0x291b5e0/d;
v0x2814af0_0 .net *"_s1", 0 0, L_0x291b650;  1 drivers
S_0x2814bd0 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2814de0 .param/l "j" 0 3 207, +C4<01101>;
L_0x291af20/d .functor AND 1, L_0x291afe0, L_0x2921350, C4<1>, C4<1>;
L_0x291af20 .delay 1 (40,40,40) L_0x291af20/d;
v0x2814ea0_0 .net *"_s1", 0 0, L_0x291afe0;  1 drivers
S_0x2814f80 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2815190 .param/l "j" 0 3 207, +C4<01110>;
L_0x291b140/d .functor AND 1, L_0x291b200, L_0x2921350, C4<1>, C4<1>;
L_0x291b140 .delay 1 (40,40,40) L_0x291b140/d;
v0x2815250_0 .net *"_s1", 0 0, L_0x291b200;  1 drivers
S_0x2815330 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2815540 .param/l "j" 0 3 207, +C4<01111>;
L_0x291a010/d .functor AND 1, L_0x291aba0, L_0x2921350, C4<1>, C4<1>;
L_0x291a010 .delay 1 (40,40,40) L_0x291a010/d;
v0x2815600_0 .net *"_s1", 0 0, L_0x291aba0;  1 drivers
S_0x28156e0 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28158f0 .param/l "j" 0 3 207, +C4<010000>;
L_0x291c050/d .functor AND 1, L_0x291c110, L_0x2921350, C4<1>, C4<1>;
L_0x291c050 .delay 1 (40,40,40) L_0x291c050/d;
v0x28159b0_0 .net *"_s1", 0 0, L_0x291c110;  1 drivers
S_0x2815a90 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2815ca0 .param/l "j" 0 3 207, +C4<010001>;
L_0x291b7b0/d .functor AND 1, L_0x291b870, L_0x2921350, C4<1>, C4<1>;
L_0x291b7b0 .delay 1 (40,40,40) L_0x291b7b0/d;
v0x2815d60_0 .net *"_s1", 0 0, L_0x291b870;  1 drivers
S_0x2815e40 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2816050 .param/l "j" 0 3 207, +C4<010010>;
L_0x291b9d0/d .functor AND 1, L_0x291ba90, L_0x2921350, C4<1>, C4<1>;
L_0x291b9d0 .delay 1 (40,40,40) L_0x291b9d0/d;
v0x2816110_0 .net *"_s1", 0 0, L_0x291ba90;  1 drivers
S_0x28161f0 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2816400 .param/l "j" 0 3 207, +C4<010011>;
L_0x291bbf0/d .functor AND 1, L_0x291bcb0, L_0x2921350, C4<1>, C4<1>;
L_0x291bbf0 .delay 1 (40,40,40) L_0x291bbf0/d;
v0x28164c0_0 .net *"_s1", 0 0, L_0x291bcb0;  1 drivers
S_0x28165a0 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28167b0 .param/l "j" 0 3 207, +C4<010100>;
L_0x291c920/d .functor AND 1, L_0x291c9e0, L_0x2921350, C4<1>, C4<1>;
L_0x291c920 .delay 1 (40,40,40) L_0x291c920/d;
v0x2816870_0 .net *"_s1", 0 0, L_0x291c9e0;  1 drivers
S_0x2816950 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2816b60 .param/l "j" 0 3 207, +C4<010101>;
L_0x291c270/d .functor AND 1, L_0x291c330, L_0x2921350, C4<1>, C4<1>;
L_0x291c270 .delay 1 (40,40,40) L_0x291c270/d;
v0x2816c20_0 .net *"_s1", 0 0, L_0x291c330;  1 drivers
S_0x2816d00 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2816f10 .param/l "j" 0 3 207, +C4<010110>;
L_0x291c490/d .functor AND 1, L_0x291c550, L_0x2921350, C4<1>, C4<1>;
L_0x291c490 .delay 1 (40,40,40) L_0x291c490/d;
v0x2816fd0_0 .net *"_s1", 0 0, L_0x291c550;  1 drivers
S_0x28170b0 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28172c0 .param/l "j" 0 3 207, +C4<010111>;
L_0x291c6b0/d .functor AND 1, L_0x291c770, L_0x2921350, C4<1>, C4<1>;
L_0x291c6b0 .delay 1 (40,40,40) L_0x291c6b0/d;
v0x2817380_0 .net *"_s1", 0 0, L_0x291c770;  1 drivers
S_0x2817460 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2817670 .param/l "j" 0 3 207, +C4<011000>;
L_0x291c810/d .functor AND 1, L_0x291d260, L_0x2921350, C4<1>, C4<1>;
L_0x291c810 .delay 1 (40,40,40) L_0x291c810/d;
v0x2817730_0 .net *"_s1", 0 0, L_0x291d260;  1 drivers
S_0x2817810 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2817a20 .param/l "j" 0 3 207, +C4<011001>;
L_0x291cb40/d .functor AND 1, L_0x291cc00, L_0x2921350, C4<1>, C4<1>;
L_0x291cb40 .delay 1 (40,40,40) L_0x291cb40/d;
v0x2817ae0_0 .net *"_s1", 0 0, L_0x291cc00;  1 drivers
S_0x2817bc0 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2817dd0 .param/l "j" 0 3 207, +C4<011010>;
L_0x291cd60/d .functor AND 1, L_0x291ce20, L_0x2921350, C4<1>, C4<1>;
L_0x291cd60 .delay 1 (40,40,40) L_0x291cd60/d;
v0x2817e90_0 .net *"_s1", 0 0, L_0x291ce20;  1 drivers
S_0x2817f70 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2818180 .param/l "j" 0 3 207, +C4<011011>;
L_0x291cf80/d .functor AND 1, L_0x291d040, L_0x2921350, C4<1>, C4<1>;
L_0x291cf80 .delay 1 (40,40,40) L_0x291cf80/d;
v0x2818240_0 .net *"_s1", 0 0, L_0x291d040;  1 drivers
S_0x2818320 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2818530 .param/l "j" 0 3 207, +C4<011100>;
L_0x291d0e0/d .functor AND 1, L_0x291db00, L_0x2921350, C4<1>, C4<1>;
L_0x291d0e0 .delay 1 (40,40,40) L_0x291d0e0/d;
v0x28185f0_0 .net *"_s1", 0 0, L_0x291db00;  1 drivers
S_0x28186d0 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x28188e0 .param/l "j" 0 3 207, +C4<011101>;
L_0x291d3c0/d .functor AND 1, L_0x291d480, L_0x2921350, C4<1>, C4<1>;
L_0x291d3c0 .delay 1 (40,40,40) L_0x291d3c0/d;
v0x28189a0_0 .net *"_s1", 0 0, L_0x291d480;  1 drivers
S_0x2818a80 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2818c90 .param/l "j" 0 3 207, +C4<011110>;
L_0x291d5e0/d .functor AND 1, L_0x291d6a0, L_0x2921350, C4<1>, C4<1>;
L_0x291d5e0 .delay 1 (40,40,40) L_0x291d5e0/d;
v0x2818d50_0 .net *"_s1", 0 0, L_0x291d6a0;  1 drivers
S_0x2818e30 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x27c3eb0;
 .timescale 0 0;
P_0x2819040 .param/l "j" 0 3 207, +C4<011111>;
L_0x291ee80/d .functor AND 1, L_0x291be60, L_0x2921350, C4<1>, C4<1>;
L_0x291ee80 .delay 1 (40,40,40) L_0x291ee80/d;
v0x2819100_0 .net *"_s1", 0 0, L_0x291be60;  1 drivers
S_0x28191e0 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x27c3eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x291f440/d .functor XOR 1, L_0x291fbe0, L_0x291bfc0, C4<0>, C4<0>;
L_0x291f440 .delay 1 (40,40,40) L_0x291f440/d;
L_0x291f500/d .functor NOT 1, L_0x2920990, C4<0>, C4<0>, C4<0>;
L_0x291f500 .delay 1 (10,10,10) L_0x291f500/d;
L_0x291f660/d .functor NOT 1, L_0x291f440, C4<0>, C4<0>, C4<0>;
L_0x291f660 .delay 1 (10,10,10) L_0x291f660/d;
L_0x291f770/d .functor NOT 1, L_0x291fcd0, C4<0>, C4<0>, C4<0>;
L_0x291f770 .delay 1 (10,10,10) L_0x291f770/d;
L_0x291f8d0/d .functor AND 1, L_0x2920990, L_0x291f440, C4<1>, C4<1>;
L_0x291f8d0 .delay 1 (40,40,40) L_0x291f8d0/d;
L_0x2920320/d .functor AND 1, L_0x291f500, L_0x291f660, C4<1>, C4<1>;
L_0x2920320 .delay 1 (40,40,40) L_0x2920320/d;
L_0x2920430/d .functor AND 1, L_0x291f8d0, L_0x291f770, C4<1>, C4<1>;
L_0x2920430 .delay 1 (40,40,40) L_0x2920430/d;
L_0x29205e0/d .functor AND 1, L_0x2920320, L_0x291fcd0, C4<1>, C4<1>;
L_0x29205e0 .delay 1 (40,40,40) L_0x29205e0/d;
L_0x29207e0/d .functor OR 1, L_0x2920430, L_0x29205e0, C4<0>, C4<0>;
L_0x29207e0 .delay 1 (40,40,40) L_0x29207e0/d;
v0x2811d60_0 .net "BxorSub", 0 0, L_0x291f440;  1 drivers
v0x2811e40_0 .net "a", 0 0, L_0x2920990;  1 drivers
v0x28197e0_0 .net "aAndB", 0 0, L_0x291f8d0;  1 drivers
v0x28198b0_0 .net "b", 0 0, L_0x291fbe0;  1 drivers
v0x2819970_0 .net "negToPos", 0 0, L_0x2920430;  1 drivers
v0x2819a80_0 .net "notA", 0 0, L_0x291f500;  1 drivers
v0x2819b40_0 .net "notB", 0 0, L_0x291f660;  1 drivers
v0x2819c00_0 .net "notS", 0 0, L_0x291f770;  1 drivers
v0x2819cc0_0 .net "notaAndNotb", 0 0, L_0x2920320;  1 drivers
v0x2819e10_0 .net "overflow", 0 0, L_0x29207e0;  alias, 1 drivers
v0x2819ed0_0 .net "posToNeg", 0 0, L_0x29205e0;  1 drivers
v0x2819f90_0 .net "s", 0 0, L_0x291fcd0;  1 drivers
v0x281a050_0 .net "sub", 0 0, L_0x291bfc0;  alias, 1 drivers
S_0x27ebd10 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x27c3eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2920e50/0/0 .functor OR 1, L_0x2921180, L_0x2921070, L_0x2922010, L_0x2922100;
L_0x2920e50/0/4 .functor OR 1, L_0x29221f0, L_0x29222e0, L_0x29223d0, L_0x29224c0;
L_0x2920e50/0/8 .functor OR 1, L_0x2922600, L_0x2921f00, L_0x2922960, L_0x2922a00;
L_0x2920e50/0/12 .functor OR 1, L_0x2922b60, L_0x2922c50, L_0x2922dc0, L_0x2922eb0;
L_0x2920e50/0/16 .functor OR 1, L_0x2923030, L_0x2923120, L_0x29232b0, L_0x2923350;
L_0x2920e50/0/20 .functor OR 1, L_0x2923210, L_0x2923540, L_0x2923440, L_0x2923740;
L_0x2920e50/0/24 .functor OR 1, L_0x2923630, L_0x29226f0, L_0x29228c0, L_0x2923830;
L_0x2920e50/0/28 .functor OR 1, L_0x29227e0, L_0x2923ea0, L_0x2923d60, L_0x2924090;
L_0x2920e50/1/0 .functor OR 1, L_0x2920e50/0/0, L_0x2920e50/0/4, L_0x2920e50/0/8, L_0x2920e50/0/12;
L_0x2920e50/1/4 .functor OR 1, L_0x2920e50/0/16, L_0x2920e50/0/20, L_0x2920e50/0/24, L_0x2920e50/0/28;
L_0x2920e50/d .functor NOR 1, L_0x2920e50/1/0, L_0x2920e50/1/4, C4<0>, C4<0>;
L_0x2920e50 .delay 1 (320,320,320) L_0x2920e50/d;
v0x27ebf00_0 .net *"_s10", 0 0, L_0x29221f0;  1 drivers
v0x27ec000_0 .net *"_s12", 0 0, L_0x29222e0;  1 drivers
v0x281a920_0 .net *"_s14", 0 0, L_0x29223d0;  1 drivers
v0x281aa10_0 .net *"_s16", 0 0, L_0x29224c0;  1 drivers
v0x281aaf0_0 .net *"_s18", 0 0, L_0x2922600;  1 drivers
v0x281ac20_0 .net *"_s2", 0 0, L_0x2921180;  1 drivers
v0x281ad00_0 .net *"_s20", 0 0, L_0x2921f00;  1 drivers
v0x281ade0_0 .net *"_s22", 0 0, L_0x2922960;  1 drivers
v0x281aec0_0 .net *"_s24", 0 0, L_0x2922a00;  1 drivers
v0x281b030_0 .net *"_s26", 0 0, L_0x2922b60;  1 drivers
v0x281b110_0 .net *"_s28", 0 0, L_0x2922c50;  1 drivers
v0x281b1f0_0 .net *"_s30", 0 0, L_0x2922dc0;  1 drivers
v0x281b2d0_0 .net *"_s32", 0 0, L_0x2922eb0;  1 drivers
v0x281b3b0_0 .net *"_s34", 0 0, L_0x2923030;  1 drivers
v0x281b490_0 .net *"_s36", 0 0, L_0x2923120;  1 drivers
v0x281b570_0 .net *"_s38", 0 0, L_0x29232b0;  1 drivers
v0x281b650_0 .net *"_s4", 0 0, L_0x2921070;  1 drivers
v0x281b800_0 .net *"_s40", 0 0, L_0x2923350;  1 drivers
v0x281b8a0_0 .net *"_s42", 0 0, L_0x2923210;  1 drivers
v0x281b980_0 .net *"_s44", 0 0, L_0x2923540;  1 drivers
v0x281ba60_0 .net *"_s46", 0 0, L_0x2923440;  1 drivers
v0x281bb40_0 .net *"_s48", 0 0, L_0x2923740;  1 drivers
v0x281bc20_0 .net *"_s50", 0 0, L_0x2923630;  1 drivers
v0x281bd00_0 .net *"_s52", 0 0, L_0x29226f0;  1 drivers
v0x281bde0_0 .net *"_s54", 0 0, L_0x29228c0;  1 drivers
v0x281bec0_0 .net *"_s56", 0 0, L_0x2923830;  1 drivers
v0x281bfa0_0 .net *"_s58", 0 0, L_0x29227e0;  1 drivers
v0x281c080_0 .net *"_s6", 0 0, L_0x2922010;  1 drivers
v0x281c160_0 .net *"_s60", 0 0, L_0x2923ea0;  1 drivers
v0x281c240_0 .net *"_s62", 0 0, L_0x2923d60;  1 drivers
v0x281c320_0 .net *"_s64", 0 0, L_0x2924090;  1 drivers
v0x281c400_0 .net *"_s8", 0 0, L_0x2922100;  1 drivers
v0x281c4e0_0 .net8 "bitt", 31 0, RS_0x7face50c6198;  alias, 2 drivers
v0x281b710_0 .net "out", 0 0, L_0x2920e50;  alias, 1 drivers
L_0x2921180 .part RS_0x7face50c6198, 0, 1;
L_0x2921070 .part RS_0x7face50c6198, 1, 1;
L_0x2922010 .part RS_0x7face50c6198, 2, 1;
L_0x2922100 .part RS_0x7face50c6198, 3, 1;
L_0x29221f0 .part RS_0x7face50c6198, 4, 1;
L_0x29222e0 .part RS_0x7face50c6198, 5, 1;
L_0x29223d0 .part RS_0x7face50c6198, 6, 1;
L_0x29224c0 .part RS_0x7face50c6198, 7, 1;
L_0x2922600 .part RS_0x7face50c6198, 8, 1;
L_0x2921f00 .part RS_0x7face50c6198, 9, 1;
L_0x2922960 .part RS_0x7face50c6198, 10, 1;
L_0x2922a00 .part RS_0x7face50c6198, 11, 1;
L_0x2922b60 .part RS_0x7face50c6198, 12, 1;
L_0x2922c50 .part RS_0x7face50c6198, 13, 1;
L_0x2922dc0 .part RS_0x7face50c6198, 14, 1;
L_0x2922eb0 .part RS_0x7face50c6198, 15, 1;
L_0x2923030 .part RS_0x7face50c6198, 16, 1;
L_0x2923120 .part RS_0x7face50c6198, 17, 1;
L_0x29232b0 .part RS_0x7face50c6198, 18, 1;
L_0x2923350 .part RS_0x7face50c6198, 19, 1;
L_0x2923210 .part RS_0x7face50c6198, 20, 1;
L_0x2923540 .part RS_0x7face50c6198, 21, 1;
L_0x2923440 .part RS_0x7face50c6198, 22, 1;
L_0x2923740 .part RS_0x7face50c6198, 23, 1;
L_0x2923630 .part RS_0x7face50c6198, 24, 1;
L_0x29226f0 .part RS_0x7face50c6198, 25, 1;
L_0x29228c0 .part RS_0x7face50c6198, 26, 1;
L_0x2923830 .part RS_0x7face50c6198, 27, 1;
L_0x29227e0 .part RS_0x7face50c6198, 28, 1;
L_0x2923ea0 .part RS_0x7face50c6198, 29, 1;
L_0x2923d60 .part RS_0x7face50c6198, 30, 1;
L_0x2924090 .part RS_0x7face50c6198, 31, 1;
S_0x281fbf0 .scope module, "alumain" "alu" 2 133, 3 145 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x29f3cc0/d .functor OR 1, L_0x29f64c0, L_0x29f6620, C4<0>, C4<0>;
L_0x29f3cc0 .delay 1 (40,40,40) L_0x29f3cc0/d;
L_0x29f68d0/d .functor OR 1, L_0x29f3cc0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29f68d0 .delay 1 (40,40,40) L_0x29f68d0/d;
L_0x29f69e0/d .functor OR 1, L_0x29f7780, L_0x29f7050, C4<0>, C4<0>;
L_0x29f69e0 .delay 1 (40,40,40) L_0x29f69e0/d;
L_0x29f8750/d .functor NOT 1, L_0x29f7ac0, C4<0>, C4<0>, C4<0>;
L_0x29f8750 .delay 1 (10,10,10) L_0x29f8750/d;
L_0x29f7c20/d .functor NOT 1, L_0x29f84c0, C4<0>, C4<0>, C4<0>;
L_0x29f7c20 .delay 1 (10,10,10) L_0x29f7c20/d;
L_0x29f7ce0/d .functor AND 1, L_0x29f8750, L_0x29f7e40, L_0x29f8f80, C4<1>;
L_0x29f7ce0 .delay 1 (60,60,60) L_0x29f7ce0/d;
L_0x29f9020/d .functor NOT 1, L_0x29f7ce0, C4<0>, C4<0>, C4<0>;
L_0x29f9020 .delay 1 (10,10,10) L_0x29f9020/d;
L_0x29f9130/d .functor AND 1, L_0x29f92e0, L_0x29f7c20, L_0x29f7ce0, C4<1>;
L_0x29f9130 .delay 1 (60,60,60) L_0x29f9130/d;
L_0x29f88b0/d .functor OR 1, L_0x29f8a10, L_0x29f9130, C4<0>, C4<0>;
L_0x29f88b0 .delay 1 (40,40,40) L_0x29f88b0/d;
v0x2898550_0 .net "SLTval", 0 0, L_0x29f9130;  1 drivers
v0x2898610_0 .net *"_s321", 0 0, L_0x29c2ed0;  1 drivers
v0x28986f0_0 .net *"_s324", 0 0, L_0x29efca0;  1 drivers
v0x28987b0_0 .net *"_s327", 0 0, L_0x29f10e0;  1 drivers
v0x2898890_0 .net *"_s330", 0 0, L_0x29f1390;  1 drivers
v0x2898970_0 .net *"_s333", 0 0, L_0x29f1580;  1 drivers
v0x2898a50_0 .net *"_s336", 0 0, L_0x29f1ae0;  1 drivers
v0x2898b30_0 .net *"_s339", 0 0, L_0x29f1d00;  1 drivers
v0x2898c10_0 .net *"_s342", 0 0, L_0x29f1300;  1 drivers
v0x2898d80_0 .net *"_s345", 0 0, L_0x29f2a00;  1 drivers
v0x2898e60_0 .net *"_s348", 0 0, L_0x29f2200;  1 drivers
v0x2898f40_0 .net *"_s351", 0 0, L_0x29f2420;  1 drivers
v0x2899020_0 .net *"_s354", 0 0, L_0x29f2640;  1 drivers
v0x2899100_0 .net *"_s357", 0 0, L_0x29f32e0;  1 drivers
v0x28991e0_0 .net *"_s360", 0 0, L_0x29f2c20;  1 drivers
v0x28992c0_0 .net *"_s363", 0 0, L_0x29f2e40;  1 drivers
v0x28993a0_0 .net *"_s366", 0 0, L_0x29f1f20;  1 drivers
v0x2899550_0 .net *"_s369", 0 0, L_0x29f3d50;  1 drivers
v0x28995f0_0 .net *"_s372", 0 0, L_0x29f34b0;  1 drivers
v0x28996d0_0 .net *"_s375", 0 0, L_0x29f36d0;  1 drivers
v0x28997b0_0 .net *"_s378", 0 0, L_0x29f38f0;  1 drivers
v0x2899890_0 .net *"_s381", 0 0, L_0x29f4620;  1 drivers
v0x2899970_0 .net *"_s384", 0 0, L_0x29f3f70;  1 drivers
v0x2899a50_0 .net *"_s387", 0 0, L_0x29f4190;  1 drivers
v0x2899b30_0 .net *"_s390", 0 0, L_0x29f43b0;  1 drivers
v0x2899c10_0 .net *"_s393", 0 0, L_0x29f4510;  1 drivers
v0x2899cf0_0 .net *"_s396", 0 0, L_0x29f4840;  1 drivers
v0x2899dd0_0 .net *"_s399", 0 0, L_0x29f4a60;  1 drivers
v0x2899eb0_0 .net *"_s402", 0 0, L_0x29f4c80;  1 drivers
v0x2899f90_0 .net *"_s405", 0 0, L_0x29f4de0;  1 drivers
v0x289a070_0 .net *"_s408", 0 0, L_0x29f50c0;  1 drivers
v0x289a150_0 .net *"_s411", 0 0, L_0x29f52e0;  1 drivers
v0x289a230_0 .net *"_s414", 0 0, L_0x29f6b80;  1 drivers
v0x2899480_0 .net *"_s420", 0 0, L_0x29f64c0;  1 drivers
v0x289a500_0 .net *"_s422", 0 0, L_0x29f6620;  1 drivers
v0x289a5e0_0 .net *"_s424", 0 0, L_0x29f68d0;  1 drivers
v0x289a6c0_0 .net *"_s429", 0 0, L_0x29f7780;  1 drivers
v0x289a7a0_0 .net *"_s431", 0 0, L_0x29f7050;  1 drivers
v0x289a880_0 .net *"_s440", 0 0, L_0x29f7ac0;  1 drivers
v0x289a960_0 .net *"_s444", 0 0, L_0x29f7e40;  1 drivers
v0x289aa40_0 .net *"_s446", 0 0, L_0x29f8f80;  1 drivers
v0x289ab20_0 .net *"_s450", 0 0, L_0x29f92e0;  1 drivers
v0x289ac00_0 .net *"_s452", 0 0, L_0x29f88b0;  1 drivers
v0x289ace0_0 .net *"_s455", 0 0, L_0x29f8a10;  1 drivers
v0x289adc0_0 .net "carryOut", 32 0, L_0x29f6710;  1 drivers
v0x289aea0_0 .net "carryout", 0 0, L_0x29f69e0;  alias, 1 drivers
v0x289af60_0 .net "command", 2 0, v0x289e4a0_0;  alias, 1 drivers
v0x289b040_0 .net "initialResult", 31 0, L_0x29f0420;  1 drivers
v0x289b120_0 .net "isSLT", 0 0, L_0x29f7ce0;  1 drivers
v0x289b1e0_0 .net "isSLTinv", 0 0, L_0x29f9020;  1 drivers
v0x289b2a0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  1 drivers
v0x289b340_0 .net "operandA", 31 0, L_0x299a2a0;  alias, 1 drivers
v0x289b420_0 .net "operandB", 31 0, L_0x29fc480;  alias, 1 drivers
v0x289b500_0 .net "overflow", 0 0, L_0x29f84c0;  alias, 1 drivers
v0x289b5a0_0 .net "overflowInv", 0 0, L_0x29f7c20;  1 drivers
v0x289b640_0 .net8 "result", 31 0, RS_0x7face5088e68;  alias, 2 drivers
v0x289b730_0 .net "s2inv", 0 0, L_0x29f8750;  1 drivers
v0x289b7d0_0 .net "zero", 0 0, L_0x29f8b70;  alias, 1 drivers
L_0x299d130 .part L_0x299a2a0, 0, 1;
L_0x299d290 .part L_0x29fc480, 0, 1;
L_0x299b7b0 .part L_0x29f6710, 0, 1;
L_0x299d4d0 .part v0x289e4a0_0, 0, 1;
L_0x299d570 .part v0x289e4a0_0, 1, 1;
L_0x299d6a0 .part v0x289e4a0_0, 2, 1;
L_0x299fb70 .part L_0x299a2a0, 1, 1;
L_0x299fde0 .part L_0x29fc480, 1, 1;
L_0x299d940 .part L_0x29f6710, 1, 1;
L_0x29a0020 .part v0x289e4a0_0, 0, 1;
L_0x29a00c0 .part v0x289e4a0_0, 1, 1;
L_0x29a0160 .part v0x289e4a0_0, 2, 1;
L_0x29a26f0 .part L_0x299a2a0, 2, 1;
L_0x29a2850 .part L_0x29fc480, 2, 1;
L_0x29a0560 .part L_0x29f6710, 2, 1;
L_0x29a2a90 .part v0x289e4a0_0, 0, 1;
L_0x29a2bc0 .part v0x289e4a0_0, 1, 1;
L_0x29a2c60 .part v0x289e4a0_0, 2, 1;
L_0x29a5110 .part L_0x299a2a0, 3, 1;
L_0x29a5270 .part L_0x29fc480, 3, 1;
L_0x29a2d00 .part L_0x29f6710, 3, 1;
L_0x29a5540 .part v0x289e4a0_0, 0, 1;
L_0x29a55e0 .part v0x289e4a0_0, 1, 1;
L_0x29a5680 .part v0x289e4a0_0, 2, 1;
L_0x29a7ba0 .part L_0x299a2a0, 4, 1;
L_0x29a7d00 .part L_0x29fc480, 4, 1;
L_0x29a5920 .part L_0x29f6710, 4, 1;
L_0x29a7f90 .part v0x289e4a0_0, 0, 1;
L_0x29a7eb0 .part v0x289e4a0_0, 1, 1;
L_0x29a0200 .part v0x289e4a0_0, 2, 1;
L_0x29aa780 .part L_0x299a2a0, 5, 1;
L_0x29aa8e0 .part L_0x29fc480, 5, 1;
L_0x29a8330 .part L_0x29f6710, 5, 1;
L_0x29aacb0 .part v0x289e4a0_0, 0, 1;
L_0x29aaba0 .part v0x289e4a0_0, 1, 1;
L_0x29aae70 .part v0x289e4a0_0, 2, 1;
L_0x29ad2e0 .part L_0x299a2a0, 6, 1;
L_0x29ad440 .part L_0x29fc480, 6, 1;
L_0x29ab100 .part L_0x29f6710, 6, 1;
L_0x29aafa0 .part v0x289e4a0_0, 0, 1;
L_0x29ad740 .part v0x289e4a0_0, 1, 1;
L_0x29ad7e0 .part v0x289e4a0_0, 2, 1;
L_0x29afd30 .part L_0x299a2a0, 7, 1;
L_0x29afe90 .part L_0x29fc480, 7, 1;
L_0x29ad880 .part L_0x29f6710, 7, 1;
L_0x29ad920 .part v0x289e4a0_0, 0, 1;
L_0x29b0040 .part v0x289e4a0_0, 1, 1;
L_0x29b00e0 .part v0x289e4a0_0, 2, 1;
L_0x29b2850 .part L_0x299a2a0, 8, 1;
L_0x29b29b0 .part L_0x29fc480, 8, 1;
L_0x29b06c0 .part L_0x29f6710, 8, 1;
L_0x29b0350 .part v0x289e4a0_0, 0, 1;
L_0x29b2d10 .part v0x289e4a0_0, 1, 1;
L_0x29b2db0 .part v0x289e4a0_0, 2, 1;
L_0x29b5340 .part L_0x299a2a0, 9, 1;
L_0x299fcd0 .part L_0x29fc480, 9, 1;
L_0x29b2e50 .part L_0x29f6710, 9, 1;
L_0x29b2ef0 .part v0x289e4a0_0, 0, 1;
L_0x29b59a0 .part v0x289e4a0_0, 1, 1;
L_0x29b5a40 .part v0x289e4a0_0, 2, 1;
L_0x29b8010 .part L_0x299a2a0, 10, 1;
L_0x29b8170 .part L_0x29fc480, 10, 1;
L_0x29b8320 .part L_0x29f6710, 10, 1;
L_0x29b83c0 .part v0x289e4a0_0, 0, 1;
L_0x29b8460 .part v0x289e4a0_0, 1, 1;
L_0x29b8500 .part v0x289e4a0_0, 2, 1;
L_0x29ba9f0 .part L_0x299a2a0, 11, 1;
L_0x29bab50 .part L_0x29fc480, 11, 1;
L_0x29b8810 .part L_0x29f6710, 11, 1;
L_0x29b8630 .part v0x289e4a0_0, 0, 1;
L_0x29b86d0 .part v0x289e4a0_0, 1, 1;
L_0x29baf40 .part v0x289e4a0_0, 2, 1;
L_0x29bd440 .part L_0x299a2a0, 12, 1;
L_0x29bd5a0 .part L_0x29fc480, 12, 1;
L_0x29bb280 .part L_0x29f6710, 12, 1;
L_0x29bb070 .part v0x289e4a0_0, 0, 1;
L_0x29bb110 .part v0x289e4a0_0, 1, 1;
L_0x29bd9c0 .part v0x289e4a0_0, 2, 1;
L_0x29bfe20 .part L_0x299a2a0, 13, 1;
L_0x29bff80 .part L_0x29fc480, 13, 1;
L_0x29aaa90 .part L_0x29f6710, 13, 1;
L_0x29bda60 .part v0x289e4a0_0, 0, 1;
L_0x29bdb00 .part v0x289e4a0_0, 1, 1;
L_0x29bdba0 .part v0x289e4a0_0, 2, 1;
L_0x29c2950 .part L_0x299a2a0, 14, 1;
L_0x29c2ab0 .part L_0x29fc480, 14, 1;
L_0x29c0340 .part L_0x29f6710, 14, 1;
L_0x29c03e0 .part v0x289e4a0_0, 0, 1;
L_0x29c0480 .part v0x289e4a0_0, 1, 1;
L_0x29c0520 .part v0x289e4a0_0, 2, 1;
L_0x29c53c0 .part L_0x299a2a0, 15, 1;
L_0x29c5520 .part L_0x29fc480, 15, 1;
L_0x29c3190 .part L_0x29f6710, 15, 1;
L_0x29b01b0 .part v0x289e4a0_0, 0, 1;
L_0x29c59d0 .part v0x289e4a0_0, 1, 1;
L_0x29c5a70 .part v0x289e4a0_0, 2, 1;
L_0x29c7f80 .part L_0x299a2a0, 16, 1;
L_0x29c80e0 .part L_0x29fc480, 16, 1;
L_0x29c8290 .part L_0x29f6710, 16, 1;
L_0x29c83c0 .part v0x289e4a0_0, 0, 1;
L_0x29c5b10 .part v0x289e4a0_0, 1, 1;
L_0x29c5bb0 .part v0x289e4a0_0, 2, 1;
L_0x29caa90 .part L_0x299a2a0, 17, 1;
L_0x29cabf0 .part L_0x29fc480, 17, 1;
L_0x29c88b0 .part L_0x29f6710, 17, 1;
L_0x29c84f0 .part v0x289e4a0_0, 0, 1;
L_0x29c8590 .part v0x289e4a0_0, 1, 1;
L_0x29c8630 .part v0x289e4a0_0, 2, 1;
L_0x29cd4c0 .part L_0x299a2a0, 18, 1;
L_0x29cd620 .part L_0x29fc480, 18, 1;
L_0x29cb330 .part L_0x29f6710, 18, 1;
L_0x29cae30 .part v0x289e4a0_0, 0, 1;
L_0x29caed0 .part v0x289e4a0_0, 1, 1;
L_0x29caf70 .part v0x289e4a0_0, 2, 1;
L_0x29cff10 .part L_0x299a2a0, 19, 1;
L_0x29d0070 .part L_0x29fc480, 19, 1;
L_0x29cd7d0 .part L_0x29f6710, 19, 1;
L_0x29cd870 .part v0x289e4a0_0, 0, 1;
L_0x29cd910 .part v0x289e4a0_0, 1, 1;
L_0x29cd9b0 .part v0x289e4a0_0, 2, 1;
L_0x29d29d0 .part L_0x299a2a0, 20, 1;
L_0x29d2b30 .part L_0x29fc480, 20, 1;
L_0x29d0220 .part L_0x29f6710, 20, 1;
L_0x29d02c0 .part v0x289e4a0_0, 0, 1;
L_0x29d0360 .part v0x289e4a0_0, 1, 1;
L_0x29d0400 .part v0x289e4a0_0, 2, 1;
L_0x29d5800 .part L_0x299a2a0, 21, 1;
L_0x29d5960 .part L_0x29fc480, 21, 1;
L_0x29d5b10 .part L_0x29f6710, 21, 1;
L_0x29d5bb0 .part v0x289e4a0_0, 0, 1;
L_0x29b5ae0 .part v0x289e4a0_0, 1, 1;
L_0x29b5b80 .part v0x289e4a0_0, 2, 1;
L_0x29d8200 .part L_0x299a2a0, 22, 1;
L_0x29d8360 .part L_0x29fc480, 22, 1;
L_0x29d8510 .part L_0x29f6710, 22, 1;
L_0x29d8640 .part v0x289e4a0_0, 0, 1;
L_0x29d5c50 .part v0x289e4a0_0, 1, 1;
L_0x29d5cf0 .part v0x289e4a0_0, 2, 1;
L_0x29dac50 .part L_0x299a2a0, 23, 1;
L_0x29dadb0 .part L_0x29fc480, 23, 1;
L_0x29daf60 .part L_0x29f6710, 23, 1;
L_0x29db090 .part v0x289e4a0_0, 0, 1;
L_0x29d86e0 .part v0x289e4a0_0, 1, 1;
L_0x29d8780 .part v0x289e4a0_0, 2, 1;
L_0x29dd6d0 .part L_0x299a2a0, 24, 1;
L_0x29dd830 .part L_0x29fc480, 24, 1;
L_0x29dd9e0 .part L_0x29f6710, 24, 1;
L_0x29ddb10 .part v0x289e4a0_0, 0, 1;
L_0x29db130 .part v0x289e4a0_0, 1, 1;
L_0x29db1d0 .part v0x289e4a0_0, 2, 1;
L_0x29e0120 .part L_0x299a2a0, 25, 1;
L_0x29b54a0 .part L_0x29fc480, 25, 1;
L_0x29ddbb0 .part L_0x29f6710, 25, 1;
L_0x29ddc50 .part v0x289e4a0_0, 0, 1;
L_0x29ddcf0 .part v0x289e4a0_0, 1, 1;
L_0x29ddd90 .part v0x289e4a0_0, 2, 1;
L_0x29e2d80 .part L_0x299a2a0, 26, 1;
L_0x29e2ee0 .part L_0x29fc480, 26, 1;
L_0x29e0690 .part L_0x29f6710, 26, 1;
L_0x29e0730 .part v0x289e4a0_0, 0, 1;
L_0x29e07d0 .part v0x289e4a0_0, 1, 1;
L_0x29e0870 .part v0x289e4a0_0, 2, 1;
L_0x29e57b0 .part L_0x299a2a0, 27, 1;
L_0x29e5910 .part L_0x29fc480, 27, 1;
L_0x29e3090 .part L_0x29f6710, 27, 1;
L_0x29e3130 .part v0x289e4a0_0, 0, 1;
L_0x29e31d0 .part v0x289e4a0_0, 1, 1;
L_0x29e3270 .part v0x289e4a0_0, 2, 1;
L_0x29e8210 .part L_0x299a2a0, 28, 1;
L_0x29e8370 .part L_0x29fc480, 28, 1;
L_0x29e8520 .part L_0x29f6710, 28, 1;
L_0x29e8650 .part v0x289e4a0_0, 0, 1;
L_0x29e5ac0 .part v0x289e4a0_0, 1, 1;
L_0x29e5b60 .part v0x289e4a0_0, 2, 1;
L_0x29ead20 .part L_0x299a2a0, 29, 1;
L_0x29eae80 .part L_0x29fc480, 29, 1;
L_0x29c0130 .part L_0x29f6710, 29, 1;
L_0x29c01d0 .part v0x289e4a0_0, 0, 1;
L_0x29c0270 .part v0x289e4a0_0, 1, 1;
L_0x29e86f0 .part v0x289e4a0_0, 2, 1;
L_0x29ed9b0 .part L_0x299a2a0, 30, 1;
L_0x29edb10 .part L_0x29fc480, 30, 1;
L_0x29eb440 .part L_0x29f6710, 30, 1;
L_0x29eb4e0 .part v0x289e4a0_0, 0, 1;
L_0x29eb580 .part v0x289e4a0_0, 1, 1;
L_0x29eb620 .part v0x289e4a0_0, 2, 1;
LS_0x29f0420_0_0 .concat8 [ 1 1 1 1], L_0x299cd40, L_0x299f780, L_0x29a2300, L_0x29a4d20;
LS_0x29f0420_0_4 .concat8 [ 1 1 1 1], L_0x29a77b0, L_0x29aa390, L_0x29acef0, L_0x29af940;
LS_0x29f0420_0_8 .concat8 [ 1 1 1 1], L_0x29b2460, L_0x29b4f50, L_0x29b7c20, L_0x29ba600;
LS_0x29f0420_0_12 .concat8 [ 1 1 1 1], L_0x29bd050, L_0x29bfa30, L_0x29c2560, L_0x29c4fd0;
LS_0x29f0420_0_16 .concat8 [ 1 1 1 1], L_0x29c7b90, L_0x29ca6a0, L_0x29cd0d0, L_0x29cfb20;
LS_0x29f0420_0_20 .concat8 [ 1 1 1 1], L_0x29d25e0, L_0x29d5410, L_0x29d7e10, L_0x29da860;
LS_0x29f0420_0_24 .concat8 [ 1 1 1 1], L_0x29dd2e0, L_0x29dfd30, L_0x29e2990, L_0x29e53c0;
LS_0x29f0420_0_28 .concat8 [ 1 1 1 1], L_0x29e7e20, L_0x29ea930, L_0x29ed5c0, L_0x29f0030;
LS_0x29f0420_1_0 .concat8 [ 4 4 4 4], LS_0x29f0420_0_0, LS_0x29f0420_0_4, LS_0x29f0420_0_8, LS_0x29f0420_0_12;
LS_0x29f0420_1_4 .concat8 [ 4 4 4 4], LS_0x29f0420_0_16, LS_0x29f0420_0_20, LS_0x29f0420_0_24, LS_0x29f0420_0_28;
L_0x29f0420 .concat8 [ 16 16 0 0], LS_0x29f0420_1_0, LS_0x29f0420_1_4;
L_0x29f1040 .part L_0x299a2a0, 31, 1;
L_0x29edcc0 .part L_0x29fc480, 31, 1;
L_0x29ede70 .part L_0x29f6710, 31, 1;
L_0x29c2cf0 .part v0x289e4a0_0, 0, 1;
L_0x29c2d90 .part v0x289e4a0_0, 1, 1;
L_0x29c2e30 .part v0x289e4a0_0, 2, 1;
L_0x29edfa0 .part L_0x29f0420, 0, 1;
L_0x29ee1a0 .part L_0x29f0420, 1, 1;
L_0x29f11a0 .part L_0x29f0420, 2, 1;
L_0x29f1490 .part L_0x29f0420, 3, 1;
L_0x29f2110 .part L_0x29f0420, 4, 1;
L_0x29f1ba0 .part L_0x29f0420, 5, 1;
L_0x29f1dc0 .part L_0x29f0420, 6, 1;
L_0x29f2960 .part L_0x29f0420, 7, 1;
L_0x29f2ac0 .part L_0x29f0420, 8, 1;
L_0x29f22c0 .part L_0x29f0420, 9, 1;
L_0x29f24e0 .part L_0x29f0420, 10, 1;
L_0x29f2700 .part L_0x29f0420, 11, 1;
L_0x29f3350 .part L_0x29f0420, 12, 1;
L_0x29f2ce0 .part L_0x29f0420, 13, 1;
L_0x29f2f00 .part L_0x29f0420, 14, 1;
L_0x29f2850 .part L_0x29f0420, 15, 1;
L_0x29f3e10 .part L_0x29f0420, 16, 1;
L_0x29f3570 .part L_0x29f0420, 17, 1;
L_0x29f3790 .part L_0x29f0420, 18, 1;
L_0x29f39b0 .part L_0x29f0420, 19, 1;
L_0x29f46e0 .part L_0x29f0420, 20, 1;
L_0x29f4030 .part L_0x29f0420, 21, 1;
L_0x29f4250 .part L_0x29f0420, 22, 1;
L_0x29f4470 .part L_0x29f0420, 23, 1;
L_0x29f4f60 .part L_0x29f0420, 24, 1;
L_0x29f4900 .part L_0x29f0420, 25, 1;
L_0x29f4b20 .part L_0x29f0420, 26, 1;
L_0x29f4d40 .part L_0x29f0420, 27, 1;
L_0x29f5800 .part L_0x29f0420, 28, 1;
L_0x29f5180 .part L_0x29f0420, 29, 1;
L_0x29f53a0 .part L_0x29f0420, 30, 1;
LS_0x29f3060_0_0 .concat8 [ 1 1 1 1], L_0x29c2ed0, L_0x29efca0, L_0x29f10e0, L_0x29f1390;
LS_0x29f3060_0_4 .concat8 [ 1 1 1 1], L_0x29f1580, L_0x29f1ae0, L_0x29f1d00, L_0x29f1300;
LS_0x29f3060_0_8 .concat8 [ 1 1 1 1], L_0x29f2a00, L_0x29f2200, L_0x29f2420, L_0x29f2640;
LS_0x29f3060_0_12 .concat8 [ 1 1 1 1], L_0x29f32e0, L_0x29f2c20, L_0x29f2e40, L_0x29f1f20;
LS_0x29f3060_0_16 .concat8 [ 1 1 1 1], L_0x29f3d50, L_0x29f34b0, L_0x29f36d0, L_0x29f38f0;
LS_0x29f3060_0_20 .concat8 [ 1 1 1 1], L_0x29f4620, L_0x29f3f70, L_0x29f4190, L_0x29f43b0;
LS_0x29f3060_0_24 .concat8 [ 1 1 1 1], L_0x29f4510, L_0x29f4840, L_0x29f4a60, L_0x29f4c80;
LS_0x29f3060_0_28 .concat8 [ 1 1 1 1], L_0x29f4de0, L_0x29f50c0, L_0x29f52e0, L_0x29f6b80;
LS_0x29f3060_1_0 .concat8 [ 4 4 4 4], LS_0x29f3060_0_0, LS_0x29f3060_0_4, LS_0x29f3060_0_8, LS_0x29f3060_0_12;
LS_0x29f3060_1_4 .concat8 [ 4 4 4 4], LS_0x29f3060_0_16, LS_0x29f3060_0_20, LS_0x29f3060_0_24, LS_0x29f3060_0_28;
L_0x29f3060 .concat8 [ 16 16 0 0], LS_0x29f3060_1_0, LS_0x29f3060_1_4;
L_0x29f3b60 .part L_0x29f0420, 31, 1;
L_0x29f64c0 .part v0x289e4a0_0, 0, 1;
L_0x29f6620 .part v0x289e4a0_0, 0, 1;
LS_0x29f6710_0_0 .concat8 [ 1 1 1 1], L_0x29f68d0, L_0x299bc10, L_0x299e330, L_0x29a0f00;
LS_0x29f6710_0_4 .concat8 [ 1 1 1 1], L_0x29a38d0, L_0x29a6310, L_0x29a8fe0, L_0x29abb40;
LS_0x29f6710_0_8 .concat8 [ 1 1 1 1], L_0x29ae590, L_0x29b10b0, L_0x29b3b10, L_0x29b6830;
LS_0x29f6710_0_12 .concat8 [ 1 1 1 1], L_0x29b91b0, L_0x29bbc00, L_0x29be650, L_0x29c1180;
LS_0x29f6710_0_16 .concat8 [ 1 1 1 1], L_0x29c3b80, L_0x29c6760, L_0x29c92f0, L_0x29cbd20;
LS_0x29f6710_0_20 .concat8 [ 1 1 1 1], L_0x29ce770, L_0x29d11a0, L_0x29d3fe0, L_0x29d69c0;
LS_0x29f6710_0_24 .concat8 [ 1 1 1 1], L_0x29d9480, L_0x29dbf00, L_0x29de900, L_0x29e15b0;
LS_0x29f6710_0_28 .concat8 [ 1 1 1 1], L_0x29e3fe0, L_0x29e69f0, L_0x29e9490, L_0x29ec120;
LS_0x29f6710_0_32 .concat8 [ 1 0 0 0], L_0x29eeb90;
LS_0x29f6710_1_0 .concat8 [ 4 4 4 4], LS_0x29f6710_0_0, LS_0x29f6710_0_4, LS_0x29f6710_0_8, LS_0x29f6710_0_12;
LS_0x29f6710_1_4 .concat8 [ 4 4 4 4], LS_0x29f6710_0_16, LS_0x29f6710_0_20, LS_0x29f6710_0_24, LS_0x29f6710_0_28;
LS_0x29f6710_1_8 .concat8 [ 1 0 0 0], LS_0x29f6710_0_32;
L_0x29f6710 .concat8 [ 16 16 1 0], LS_0x29f6710_1_0, LS_0x29f6710_1_4, LS_0x29f6710_1_8;
L_0x29f7780 .part L_0x29f6710, 32, 1;
L_0x29f7050 .part L_0x29f6710, 32, 1;
L_0x29f86b0 .part L_0x299a2a0, 31, 1;
L_0x29f78e0 .part L_0x29fc480, 31, 1;
L_0x29f79d0 .part L_0x29f0420, 31, 1;
L_0x29f7ac0 .part v0x289e4a0_0, 2, 1;
L_0x29f7e40 .part v0x289e4a0_0, 0, 1;
L_0x29f8f80 .part v0x289e4a0_0, 1, 1;
L_0x29f92e0 .part L_0x29f0420, 31, 1;
L_0x29f8810 .part/pv L_0x29f88b0, 0, 1, 32;
L_0x29f8a10 .part L_0x29f0420, 0, 1;
S_0x281fea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2820090 .param/l "i" 0 3 165, +C4<00>;
S_0x2820170 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x281fea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x299b660/d .functor AND 1, L_0x299d130, L_0x299d290, C4<1>, C4<1>;
L_0x299b660 .delay 1 (40,40,40) L_0x299b660/d;
L_0x2998bb0/d .functor NAND 1, L_0x299d130, L_0x299d290, C4<1>, C4<1>;
L_0x2998bb0 .delay 1 (20,20,20) L_0x2998bb0/d;
L_0x299b6d0/d .functor OR 1, L_0x299d130, L_0x299d290, C4<0>, C4<0>;
L_0x299b6d0 .delay 1 (40,40,40) L_0x299b6d0/d;
L_0x299b860/d .functor NOR 1, L_0x299d130, L_0x299d290, C4<0>, C4<0>;
L_0x299b860 .delay 1 (20,20,20) L_0x299b860/d;
L_0x299b8d0/d .functor XOR 1, L_0x299d130, L_0x299d290, C4<0>, C4<0>;
L_0x299b8d0 .delay 1 (40,40,40) L_0x299b8d0/d;
L_0x299bc80/d .functor NOT 1, L_0x299d4d0, C4<0>, C4<0>, C4<0>;
L_0x299bc80 .delay 1 (10,10,10) L_0x299bc80/d;
L_0x2821750/d .functor NOT 1, L_0x299d570, C4<0>, C4<0>, C4<0>;
L_0x2821750 .delay 1 (10,10,10) L_0x2821750/d;
L_0x299bcf0/d .functor NOT 1, L_0x299d6a0, C4<0>, C4<0>, C4<0>;
L_0x299bcf0 .delay 1 (10,10,10) L_0x299bcf0/d;
L_0x299bd60/d .functor AND 1, L_0x299ba20, L_0x299bc80, L_0x2821750, L_0x299bcf0;
L_0x299bd60 .delay 1 (80,80,80) L_0x299bd60/d;
L_0x299bf10/d .functor AND 1, L_0x299ba20, L_0x299d4d0, L_0x2821750, L_0x299bcf0;
L_0x299bf10 .delay 1 (80,80,80) L_0x299bf10/d;
L_0x299c0c0/d .functor AND 1, L_0x299b8d0, L_0x299bc80, L_0x299d570, L_0x299bcf0;
L_0x299c0c0 .delay 1 (80,80,80) L_0x299c0c0/d;
L_0x299c300/d .functor AND 1, L_0x299ba20, L_0x299d4d0, L_0x299d570, L_0x299bcf0;
L_0x299c300 .delay 1 (80,80,80) L_0x299c300/d;
L_0x299c520/d .functor AND 1, L_0x299b660, L_0x299bc80, L_0x2821750, L_0x299d6a0;
L_0x299c520 .delay 1 (80,80,80) L_0x299c520/d;
L_0x299c780/d .functor AND 1, L_0x2998bb0, L_0x299d4d0, L_0x2821750, L_0x299d6a0;
L_0x299c780 .delay 1 (80,80,80) L_0x299c780/d;
L_0x299c4b0/d .functor AND 1, L_0x299b860, L_0x299bc80, L_0x299d570, L_0x299d6a0;
L_0x299c4b0 .delay 1 (80,80,80) L_0x299c4b0/d;
L_0x299cbf0/d .functor AND 1, L_0x299b6d0, L_0x299d4d0, L_0x299d570, L_0x299d6a0;
L_0x299cbf0 .delay 1 (80,80,80) L_0x299cbf0/d;
L_0x299cd40/0/0 .functor OR 1, L_0x299bd60, L_0x299bf10, L_0x299c0c0, L_0x299c520;
L_0x299cd40/0/4 .functor OR 1, L_0x299c780, L_0x299c4b0, L_0x299cbf0, L_0x299c300;
L_0x299cd40/d .functor OR 1, L_0x299cd40/0/0, L_0x299cd40/0/4, C4<0>, C4<0>;
L_0x299cd40 .delay 1 (160,160,160) L_0x299cd40/d;
v0x28210d0_0 .net "a", 0 0, L_0x299d130;  1 drivers
v0x2821190_0 .net "addSub", 0 0, L_0x299ba20;  1 drivers
v0x2821260_0 .net "andRes", 0 0, L_0x299b660;  1 drivers
v0x2821330_0 .net "b", 0 0, L_0x299d290;  1 drivers
v0x2821400_0 .net "carryIn", 0 0, L_0x299b7b0;  1 drivers
v0x28214a0_0 .net "carryOut", 0 0, L_0x299bc10;  1 drivers
v0x2821570_0 .net "initialResult", 0 0, L_0x299cd40;  1 drivers
v0x2821610_0 .net "isAdd", 0 0, L_0x299bd60;  1 drivers
v0x28216b0_0 .net "isAnd", 0 0, L_0x299c520;  1 drivers
v0x28217e0_0 .net "isNand", 0 0, L_0x299c780;  1 drivers
v0x2821880_0 .net "isNor", 0 0, L_0x299c4b0;  1 drivers
v0x2821920_0 .net "isOr", 0 0, L_0x299cbf0;  1 drivers
v0x28219e0_0 .net "isSLT", 0 0, L_0x299c300;  1 drivers
v0x2821aa0_0 .net "isSub", 0 0, L_0x299bf10;  1 drivers
v0x2821b60_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2821c30_0 .net "isXor", 0 0, L_0x299c0c0;  1 drivers
v0x2821cd0_0 .net "nandRes", 0 0, L_0x2998bb0;  1 drivers
v0x2821e80_0 .net "norRes", 0 0, L_0x299b860;  1 drivers
v0x2821f20_0 .net "orRes", 0 0, L_0x299b6d0;  1 drivers
v0x2821fc0_0 .net "s0", 0 0, L_0x299d4d0;  1 drivers
v0x2822060_0 .net "s0inv", 0 0, L_0x299bc80;  1 drivers
v0x2822120_0 .net "s1", 0 0, L_0x299d570;  1 drivers
v0x28221e0_0 .net "s1inv", 0 0, L_0x2821750;  1 drivers
v0x28222a0_0 .net "s2", 0 0, L_0x299d6a0;  1 drivers
v0x2822360_0 .net "s2inv", 0 0, L_0x299bcf0;  1 drivers
v0x2822420_0 .net "xorRes", 0 0, L_0x299b8d0;  1 drivers
S_0x2820470 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2820170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x299b940/d .functor XOR 1, L_0x299d290, L_0x29f3cc0, C4<0>, C4<0>;
L_0x299b940 .delay 1 (40,40,40) L_0x299b940/d;
L_0x299b9b0/d .functor XOR 1, L_0x299d130, L_0x299b940, C4<0>, C4<0>;
L_0x299b9b0 .delay 1 (40,40,40) L_0x299b9b0/d;
L_0x299ba20/d .functor XOR 1, L_0x299b9b0, L_0x299b7b0, C4<0>, C4<0>;
L_0x299ba20 .delay 1 (40,40,40) L_0x299ba20/d;
L_0x299ba90/d .functor AND 1, L_0x299d130, L_0x299b940, C4<1>, C4<1>;
L_0x299ba90 .delay 1 (40,40,40) L_0x299ba90/d;
L_0x299b740/d .functor AND 1, L_0x299b9b0, L_0x299b7b0, C4<1>, C4<1>;
L_0x299b740 .delay 1 (40,40,40) L_0x299b740/d;
L_0x299bc10/d .functor OR 1, L_0x299ba90, L_0x299b740, C4<0>, C4<0>;
L_0x299bc10 .delay 1 (40,40,40) L_0x299bc10/d;
v0x2820740_0 .net "AandB", 0 0, L_0x299ba90;  1 drivers
v0x2820820_0 .net "BxorSub", 0 0, L_0x299b940;  1 drivers
v0x28208e0_0 .net "a", 0 0, L_0x299d130;  alias, 1 drivers
v0x28209b0_0 .net "b", 0 0, L_0x299d290;  alias, 1 drivers
v0x2820a70_0 .net "carryin", 0 0, L_0x299b7b0;  alias, 1 drivers
v0x2820b80_0 .net "carryout", 0 0, L_0x299bc10;  alias, 1 drivers
v0x2820c40_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2820d00_0 .net "res", 0 0, L_0x299ba20;  alias, 1 drivers
v0x2820dc0_0 .net "xAorB", 0 0, L_0x299b9b0;  1 drivers
v0x2820f10_0 .net "xAorBandCin", 0 0, L_0x299b740;  1 drivers
S_0x2822600 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28227c0 .param/l "i" 0 3 165, +C4<01>;
S_0x2822880 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2822600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x299d1d0/d .functor AND 1, L_0x299fb70, L_0x299fde0, C4<1>, C4<1>;
L_0x299d1d0 .delay 1 (40,40,40) L_0x299d1d0/d;
L_0x299d790/d .functor NAND 1, L_0x299fb70, L_0x299fde0, C4<1>, C4<1>;
L_0x299d790 .delay 1 (20,20,20) L_0x299d790/d;
L_0x299c970/d .functor OR 1, L_0x299fb70, L_0x299fde0, C4<0>, C4<0>;
L_0x299c970 .delay 1 (40,40,40) L_0x299c970/d;
L_0x299da10/d .functor NOR 1, L_0x299fb70, L_0x299fde0, C4<0>, C4<0>;
L_0x299da10 .delay 1 (20,20,20) L_0x299da10/d;
L_0x299dad0/d .functor XOR 1, L_0x299fb70, L_0x299fde0, C4<0>, C4<0>;
L_0x299dad0 .delay 1 (40,40,40) L_0x299dad0/d;
L_0x299e530/d .functor NOT 1, L_0x29a0020, C4<0>, C4<0>, C4<0>;
L_0x299e530 .delay 1 (10,10,10) L_0x299e530/d;
L_0x299e690/d .functor NOT 1, L_0x29a00c0, C4<0>, C4<0>, C4<0>;
L_0x299e690 .delay 1 (10,10,10) L_0x299e690/d;
L_0x299e750/d .functor NOT 1, L_0x29a0160, C4<0>, C4<0>, C4<0>;
L_0x299e750 .delay 1 (10,10,10) L_0x299e750/d;
L_0x299e900/d .functor AND 1, L_0x299de50, L_0x299e530, L_0x299e690, L_0x299e750;
L_0x299e900 .delay 1 (80,80,80) L_0x299e900/d;
L_0x299eab0/d .functor AND 1, L_0x299de50, L_0x29a0020, L_0x299e690, L_0x299e750;
L_0x299eab0 .delay 1 (80,80,80) L_0x299eab0/d;
L_0x299ecc0/d .functor AND 1, L_0x299dad0, L_0x299e530, L_0x29a00c0, L_0x299e750;
L_0x299ecc0 .delay 1 (80,80,80) L_0x299ecc0/d;
L_0x299eea0/d .functor AND 1, L_0x299de50, L_0x29a0020, L_0x29a00c0, L_0x299e750;
L_0x299eea0 .delay 1 (80,80,80) L_0x299eea0/d;
L_0x299f070/d .functor AND 1, L_0x299d1d0, L_0x299e530, L_0x299e690, L_0x29a0160;
L_0x299f070 .delay 1 (80,80,80) L_0x299f070/d;
L_0x299f250/d .functor AND 1, L_0x299d790, L_0x29a0020, L_0x299e690, L_0x29a0160;
L_0x299f250 .delay 1 (80,80,80) L_0x299f250/d;
L_0x299f000/d .functor AND 1, L_0x299da10, L_0x299e530, L_0x29a00c0, L_0x29a0160;
L_0x299f000 .delay 1 (80,80,80) L_0x299f000/d;
L_0x299f5e0/d .functor AND 1, L_0x299c970, L_0x29a0020, L_0x29a00c0, L_0x29a0160;
L_0x299f5e0 .delay 1 (80,80,80) L_0x299f5e0/d;
L_0x299f780/0/0 .functor OR 1, L_0x299e900, L_0x299eab0, L_0x299ecc0, L_0x299f070;
L_0x299f780/0/4 .functor OR 1, L_0x299f250, L_0x299f000, L_0x299f5e0, L_0x299eea0;
L_0x299f780/d .functor OR 1, L_0x299f780/0/0, L_0x299f780/0/4, C4<0>, C4<0>;
L_0x299f780 .delay 1 (160,160,160) L_0x299f780/d;
v0x28237d0_0 .net "a", 0 0, L_0x299fb70;  1 drivers
v0x2823890_0 .net "addSub", 0 0, L_0x299de50;  1 drivers
v0x2823930_0 .net "andRes", 0 0, L_0x299d1d0;  1 drivers
v0x2823a00_0 .net "b", 0 0, L_0x299fde0;  1 drivers
v0x2823ad0_0 .net "carryIn", 0 0, L_0x299d940;  1 drivers
v0x2823b70_0 .net "carryOut", 0 0, L_0x299e330;  1 drivers
v0x2823c40_0 .net "initialResult", 0 0, L_0x299f780;  1 drivers
v0x2823ce0_0 .net "isAdd", 0 0, L_0x299e900;  1 drivers
v0x2823d80_0 .net "isAnd", 0 0, L_0x299f070;  1 drivers
v0x2823eb0_0 .net "isNand", 0 0, L_0x299f250;  1 drivers
v0x2823f50_0 .net "isNor", 0 0, L_0x299f000;  1 drivers
v0x2823ff0_0 .net "isOr", 0 0, L_0x299f5e0;  1 drivers
v0x28240b0_0 .net "isSLT", 0 0, L_0x299eea0;  1 drivers
v0x2824170_0 .net "isSub", 0 0, L_0x299eab0;  1 drivers
v0x2824230_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28242d0_0 .net "isXor", 0 0, L_0x299ecc0;  1 drivers
v0x2824390_0 .net "nandRes", 0 0, L_0x299d790;  1 drivers
v0x2824540_0 .net "norRes", 0 0, L_0x299da10;  1 drivers
v0x28245e0_0 .net "orRes", 0 0, L_0x299c970;  1 drivers
v0x2824680_0 .net "s0", 0 0, L_0x29a0020;  1 drivers
v0x2824720_0 .net "s0inv", 0 0, L_0x299e530;  1 drivers
v0x28247e0_0 .net "s1", 0 0, L_0x29a00c0;  1 drivers
v0x28248a0_0 .net "s1inv", 0 0, L_0x299e690;  1 drivers
v0x2824960_0 .net "s2", 0 0, L_0x29a0160;  1 drivers
v0x2824a20_0 .net "s2inv", 0 0, L_0x299e750;  1 drivers
v0x2824ae0_0 .net "xorRes", 0 0, L_0x299dad0;  1 drivers
S_0x2822b80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2822880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x299dc30/d .functor XOR 1, L_0x299fde0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x299dc30 .delay 1 (40,40,40) L_0x299dc30/d;
L_0x299dca0/d .functor XOR 1, L_0x299fb70, L_0x299dc30, C4<0>, C4<0>;
L_0x299dca0 .delay 1 (40,40,40) L_0x299dca0/d;
L_0x299de50/d .functor XOR 1, L_0x299dca0, L_0x299d940, C4<0>, C4<0>;
L_0x299de50 .delay 1 (40,40,40) L_0x299de50/d;
L_0x299e050/d .functor AND 1, L_0x299fb70, L_0x299dc30, C4<1>, C4<1>;
L_0x299e050 .delay 1 (40,40,40) L_0x299e050/d;
L_0x299e2c0/d .functor AND 1, L_0x299dca0, L_0x299d940, C4<1>, C4<1>;
L_0x299e2c0 .delay 1 (40,40,40) L_0x299e2c0/d;
L_0x299e330/d .functor OR 1, L_0x299e050, L_0x299e2c0, C4<0>, C4<0>;
L_0x299e330 .delay 1 (40,40,40) L_0x299e330/d;
v0x2822e10_0 .net "AandB", 0 0, L_0x299e050;  1 drivers
v0x2822ef0_0 .net "BxorSub", 0 0, L_0x299dc30;  1 drivers
v0x2822fb0_0 .net "a", 0 0, L_0x299fb70;  alias, 1 drivers
v0x2823080_0 .net "b", 0 0, L_0x299fde0;  alias, 1 drivers
v0x2823140_0 .net "carryin", 0 0, L_0x299d940;  alias, 1 drivers
v0x2823250_0 .net "carryout", 0 0, L_0x299e330;  alias, 1 drivers
v0x2823310_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2823400_0 .net "res", 0 0, L_0x299de50;  alias, 1 drivers
v0x28234c0_0 .net "xAorB", 0 0, L_0x299dca0;  1 drivers
v0x2823610_0 .net "xAorBandCin", 0 0, L_0x299e2c0;  1 drivers
S_0x2824cc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2824eb0 .param/l "i" 0 3 165, +C4<010>;
S_0x2824f50 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2824cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x299d610/d .functor AND 1, L_0x29a26f0, L_0x29a2850, C4<1>, C4<1>;
L_0x299d610 .delay 1 (40,40,40) L_0x299d610/d;
L_0x29a03b0/d .functor NAND 1, L_0x29a26f0, L_0x29a2850, C4<1>, C4<1>;
L_0x29a03b0 .delay 1 (20,20,20) L_0x29a03b0/d;
L_0x299f440/d .functor OR 1, L_0x29a26f0, L_0x29a2850, C4<0>, C4<0>;
L_0x299f440 .delay 1 (40,40,40) L_0x299f440/d;
L_0x29a0630/d .functor NOR 1, L_0x29a26f0, L_0x29a2850, C4<0>, C4<0>;
L_0x29a0630 .delay 1 (20,20,20) L_0x29a0630/d;
L_0x29a06f0/d .functor XOR 1, L_0x29a26f0, L_0x29a2850, C4<0>, C4<0>;
L_0x29a06f0 .delay 1 (40,40,40) L_0x29a06f0/d;
L_0x29a1100/d .functor NOT 1, L_0x29a2a90, C4<0>, C4<0>, C4<0>;
L_0x29a1100 .delay 1 (10,10,10) L_0x29a1100/d;
L_0x29a1260/d .functor NOT 1, L_0x29a2bc0, C4<0>, C4<0>, C4<0>;
L_0x29a1260 .delay 1 (10,10,10) L_0x29a1260/d;
L_0x29a1320/d .functor NOT 1, L_0x29a2c60, C4<0>, C4<0>, C4<0>;
L_0x29a1320 .delay 1 (10,10,10) L_0x29a1320/d;
L_0x29a14d0/d .functor AND 1, L_0x29a0a20, L_0x29a1100, L_0x29a1260, L_0x29a1320;
L_0x29a14d0 .delay 1 (80,80,80) L_0x29a14d0/d;
L_0x29a1680/d .functor AND 1, L_0x29a0a20, L_0x29a2a90, L_0x29a1260, L_0x29a1320;
L_0x29a1680 .delay 1 (80,80,80) L_0x29a1680/d;
L_0x29a1890/d .functor AND 1, L_0x29a06f0, L_0x29a1100, L_0x29a2bc0, L_0x29a1320;
L_0x29a1890 .delay 1 (80,80,80) L_0x29a1890/d;
L_0x29a1a70/d .functor AND 1, L_0x29a0a20, L_0x29a2a90, L_0x29a2bc0, L_0x29a1320;
L_0x29a1a70 .delay 1 (80,80,80) L_0x29a1a70/d;
L_0x29a1c40/d .functor AND 1, L_0x299d610, L_0x29a1100, L_0x29a1260, L_0x29a2c60;
L_0x29a1c40 .delay 1 (80,80,80) L_0x29a1c40/d;
L_0x29a1e20/d .functor AND 1, L_0x29a03b0, L_0x29a2a90, L_0x29a1260, L_0x29a2c60;
L_0x29a1e20 .delay 1 (80,80,80) L_0x29a1e20/d;
L_0x29a1bd0/d .functor AND 1, L_0x29a0630, L_0x29a1100, L_0x29a2bc0, L_0x29a2c60;
L_0x29a1bd0 .delay 1 (80,80,80) L_0x29a1bd0/d;
L_0x29a21b0/d .functor AND 1, L_0x299f440, L_0x29a2a90, L_0x29a2bc0, L_0x29a2c60;
L_0x29a21b0 .delay 1 (80,80,80) L_0x29a21b0/d;
L_0x29a2300/0/0 .functor OR 1, L_0x29a14d0, L_0x29a1680, L_0x29a1890, L_0x29a1c40;
L_0x29a2300/0/4 .functor OR 1, L_0x29a1e20, L_0x29a1bd0, L_0x29a21b0, L_0x29a1a70;
L_0x29a2300/d .functor OR 1, L_0x29a2300/0/0, L_0x29a2300/0/4, C4<0>, C4<0>;
L_0x29a2300 .delay 1 (160,160,160) L_0x29a2300/d;
v0x2825ee0_0 .net "a", 0 0, L_0x29a26f0;  1 drivers
v0x2825fa0_0 .net "addSub", 0 0, L_0x29a0a20;  1 drivers
v0x2826040_0 .net "andRes", 0 0, L_0x299d610;  1 drivers
v0x28260e0_0 .net "b", 0 0, L_0x29a2850;  1 drivers
v0x2826180_0 .net "carryIn", 0 0, L_0x29a0560;  1 drivers
v0x2826270_0 .net "carryOut", 0 0, L_0x29a0f00;  1 drivers
v0x2826340_0 .net "initialResult", 0 0, L_0x29a2300;  1 drivers
v0x28263e0_0 .net "isAdd", 0 0, L_0x29a14d0;  1 drivers
v0x2826480_0 .net "isAnd", 0 0, L_0x29a1c40;  1 drivers
v0x28265b0_0 .net "isNand", 0 0, L_0x29a1e20;  1 drivers
v0x2826650_0 .net "isNor", 0 0, L_0x29a1bd0;  1 drivers
v0x28266f0_0 .net "isOr", 0 0, L_0x29a21b0;  1 drivers
v0x2826790_0 .net "isSLT", 0 0, L_0x29a1a70;  1 drivers
v0x2826830_0 .net "isSub", 0 0, L_0x29a1680;  1 drivers
v0x28268f0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2826990_0 .net "isXor", 0 0, L_0x29a1890;  1 drivers
v0x2826a50_0 .net "nandRes", 0 0, L_0x29a03b0;  1 drivers
v0x2826c00_0 .net "norRes", 0 0, L_0x29a0630;  1 drivers
v0x2826ca0_0 .net "orRes", 0 0, L_0x299f440;  1 drivers
v0x2826d40_0 .net "s0", 0 0, L_0x29a2a90;  1 drivers
v0x2826de0_0 .net "s0inv", 0 0, L_0x29a1100;  1 drivers
v0x2826ea0_0 .net "s1", 0 0, L_0x29a2bc0;  1 drivers
v0x2826f60_0 .net "s1inv", 0 0, L_0x29a1260;  1 drivers
v0x2827020_0 .net "s2", 0 0, L_0x29a2c60;  1 drivers
v0x28270e0_0 .net "s2inv", 0 0, L_0x29a1320;  1 drivers
v0x28271a0_0 .net "xorRes", 0 0, L_0x29a06f0;  1 drivers
S_0x2825250 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2824f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29a0850/d .functor XOR 1, L_0x29a2850, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29a0850 .delay 1 (40,40,40) L_0x29a0850/d;
L_0x29a08c0/d .functor XOR 1, L_0x29a26f0, L_0x29a0850, C4<0>, C4<0>;
L_0x29a08c0 .delay 1 (40,40,40) L_0x29a08c0/d;
L_0x29a0a20/d .functor XOR 1, L_0x29a08c0, L_0x29a0560, C4<0>, C4<0>;
L_0x29a0a20 .delay 1 (40,40,40) L_0x29a0a20/d;
L_0x29a0c20/d .functor AND 1, L_0x29a26f0, L_0x29a0850, C4<1>, C4<1>;
L_0x29a0c20 .delay 1 (40,40,40) L_0x29a0c20/d;
L_0x29a0e90/d .functor AND 1, L_0x29a08c0, L_0x29a0560, C4<1>, C4<1>;
L_0x29a0e90 .delay 1 (40,40,40) L_0x29a0e90/d;
L_0x29a0f00/d .functor OR 1, L_0x29a0c20, L_0x29a0e90, C4<0>, C4<0>;
L_0x29a0f00 .delay 1 (40,40,40) L_0x29a0f00/d;
v0x28254e0_0 .net "AandB", 0 0, L_0x29a0c20;  1 drivers
v0x28255c0_0 .net "BxorSub", 0 0, L_0x29a0850;  1 drivers
v0x2825680_0 .net "a", 0 0, L_0x29a26f0;  alias, 1 drivers
v0x2825750_0 .net "b", 0 0, L_0x29a2850;  alias, 1 drivers
v0x2825810_0 .net "carryin", 0 0, L_0x29a0560;  alias, 1 drivers
v0x2825920_0 .net "carryout", 0 0, L_0x29a0f00;  alias, 1 drivers
v0x28259e0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2825b10_0 .net "res", 0 0, L_0x29a0a20;  alias, 1 drivers
v0x2825bd0_0 .net "xAorB", 0 0, L_0x29a08c0;  1 drivers
v0x2825d20_0 .net "xAorBandCin", 0 0, L_0x29a0e90;  1 drivers
S_0x2827380 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2827540 .param/l "i" 0 3 165, +C4<011>;
S_0x2827600 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2827380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x299fc10/d .functor AND 1, L_0x29a5110, L_0x29a5270, C4<1>, C4<1>;
L_0x299fc10 .delay 1 (40,40,40) L_0x299fc10/d;
L_0x29a2da0/d .functor NAND 1, L_0x29a5110, L_0x29a5270, C4<1>, C4<1>;
L_0x29a2da0 .delay 1 (20,20,20) L_0x29a2da0/d;
L_0x299c3a0/d .functor OR 1, L_0x29a5110, L_0x29a5270, C4<0>, C4<0>;
L_0x299c3a0 .delay 1 (40,40,40) L_0x299c3a0/d;
L_0x29a2010/d .functor NOR 1, L_0x29a5110, L_0x29a5270, C4<0>, C4<0>;
L_0x29a2010 .delay 1 (20,20,20) L_0x29a2010/d;
L_0x29a3070/d .functor XOR 1, L_0x29a5110, L_0x29a5270, C4<0>, C4<0>;
L_0x29a3070 .delay 1 (40,40,40) L_0x29a3070/d;
L_0x29a3ad0/d .functor NOT 1, L_0x29a5540, C4<0>, C4<0>, C4<0>;
L_0x29a3ad0 .delay 1 (10,10,10) L_0x29a3ad0/d;
L_0x29a3c30/d .functor NOT 1, L_0x29a55e0, C4<0>, C4<0>, C4<0>;
L_0x29a3c30 .delay 1 (10,10,10) L_0x29a3c30/d;
L_0x29a3cf0/d .functor NOT 1, L_0x29a5680, C4<0>, C4<0>, C4<0>;
L_0x29a3cf0 .delay 1 (10,10,10) L_0x29a3cf0/d;
L_0x29a3ea0/d .functor AND 1, L_0x29a33f0, L_0x29a3ad0, L_0x29a3c30, L_0x29a3cf0;
L_0x29a3ea0 .delay 1 (80,80,80) L_0x29a3ea0/d;
L_0x29a4050/d .functor AND 1, L_0x29a33f0, L_0x29a5540, L_0x29a3c30, L_0x29a3cf0;
L_0x29a4050 .delay 1 (80,80,80) L_0x29a4050/d;
L_0x29a4260/d .functor AND 1, L_0x29a3070, L_0x29a3ad0, L_0x29a55e0, L_0x29a3cf0;
L_0x29a4260 .delay 1 (80,80,80) L_0x29a4260/d;
L_0x29a4440/d .functor AND 1, L_0x29a33f0, L_0x29a5540, L_0x29a55e0, L_0x29a3cf0;
L_0x29a4440 .delay 1 (80,80,80) L_0x29a4440/d;
L_0x29a4610/d .functor AND 1, L_0x299fc10, L_0x29a3ad0, L_0x29a3c30, L_0x29a5680;
L_0x29a4610 .delay 1 (80,80,80) L_0x29a4610/d;
L_0x29a47f0/d .functor AND 1, L_0x29a2da0, L_0x29a5540, L_0x29a3c30, L_0x29a5680;
L_0x29a47f0 .delay 1 (80,80,80) L_0x29a47f0/d;
L_0x29a45a0/d .functor AND 1, L_0x29a2010, L_0x29a3ad0, L_0x29a55e0, L_0x29a5680;
L_0x29a45a0 .delay 1 (80,80,80) L_0x29a45a0/d;
L_0x29a4b80/d .functor AND 1, L_0x299c3a0, L_0x29a5540, L_0x29a55e0, L_0x29a5680;
L_0x29a4b80 .delay 1 (80,80,80) L_0x29a4b80/d;
L_0x29a4d20/0/0 .functor OR 1, L_0x29a3ea0, L_0x29a4050, L_0x29a4260, L_0x29a4610;
L_0x29a4d20/0/4 .functor OR 1, L_0x29a47f0, L_0x29a45a0, L_0x29a4b80, L_0x29a4440;
L_0x29a4d20/d .functor OR 1, L_0x29a4d20/0/0, L_0x29a4d20/0/4, C4<0>, C4<0>;
L_0x29a4d20 .delay 1 (160,160,160) L_0x29a4d20/d;
v0x2828540_0 .net "a", 0 0, L_0x29a5110;  1 drivers
v0x2828600_0 .net "addSub", 0 0, L_0x29a33f0;  1 drivers
v0x28286d0_0 .net "andRes", 0 0, L_0x299fc10;  1 drivers
v0x28287a0_0 .net "b", 0 0, L_0x29a5270;  1 drivers
v0x2828870_0 .net "carryIn", 0 0, L_0x29a2d00;  1 drivers
v0x2828910_0 .net "carryOut", 0 0, L_0x29a38d0;  1 drivers
v0x28289e0_0 .net "initialResult", 0 0, L_0x29a4d20;  1 drivers
v0x2828a80_0 .net "isAdd", 0 0, L_0x29a3ea0;  1 drivers
v0x2828b20_0 .net "isAnd", 0 0, L_0x29a4610;  1 drivers
v0x2828c50_0 .net "isNand", 0 0, L_0x29a47f0;  1 drivers
v0x2828cf0_0 .net "isNor", 0 0, L_0x29a45a0;  1 drivers
v0x2828d90_0 .net "isOr", 0 0, L_0x29a4b80;  1 drivers
v0x2828e50_0 .net "isSLT", 0 0, L_0x29a4440;  1 drivers
v0x2828f10_0 .net "isSub", 0 0, L_0x29a4050;  1 drivers
v0x2828fd0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2829070_0 .net "isXor", 0 0, L_0x29a4260;  1 drivers
v0x2829130_0 .net "nandRes", 0 0, L_0x29a2da0;  1 drivers
v0x28292e0_0 .net "norRes", 0 0, L_0x29a2010;  1 drivers
v0x2829380_0 .net "orRes", 0 0, L_0x299c3a0;  1 drivers
v0x2829420_0 .net "s0", 0 0, L_0x29a5540;  1 drivers
v0x28294c0_0 .net "s0inv", 0 0, L_0x29a3ad0;  1 drivers
v0x2829580_0 .net "s1", 0 0, L_0x29a55e0;  1 drivers
v0x2829640_0 .net "s1inv", 0 0, L_0x29a3c30;  1 drivers
v0x2829700_0 .net "s2", 0 0, L_0x29a5680;  1 drivers
v0x28297c0_0 .net "s2inv", 0 0, L_0x29a3cf0;  1 drivers
v0x2829880_0 .net "xorRes", 0 0, L_0x29a3070;  1 drivers
S_0x2827900 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2827600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29a31d0/d .functor XOR 1, L_0x29a5270, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29a31d0 .delay 1 (40,40,40) L_0x29a31d0/d;
L_0x29a3240/d .functor XOR 1, L_0x29a5110, L_0x29a31d0, C4<0>, C4<0>;
L_0x29a3240 .delay 1 (40,40,40) L_0x29a3240/d;
L_0x29a33f0/d .functor XOR 1, L_0x29a3240, L_0x29a2d00, C4<0>, C4<0>;
L_0x29a33f0 .delay 1 (40,40,40) L_0x29a33f0/d;
L_0x29a35f0/d .functor AND 1, L_0x29a5110, L_0x29a31d0, C4<1>, C4<1>;
L_0x29a35f0 .delay 1 (40,40,40) L_0x29a35f0/d;
L_0x29a3860/d .functor AND 1, L_0x29a3240, L_0x29a2d00, C4<1>, C4<1>;
L_0x29a3860 .delay 1 (40,40,40) L_0x29a3860/d;
L_0x29a38d0/d .functor OR 1, L_0x29a35f0, L_0x29a3860, C4<0>, C4<0>;
L_0x29a38d0 .delay 1 (40,40,40) L_0x29a38d0/d;
v0x2827bd0_0 .net "AandB", 0 0, L_0x29a35f0;  1 drivers
v0x2827cb0_0 .net "BxorSub", 0 0, L_0x29a31d0;  1 drivers
v0x2827d70_0 .net "a", 0 0, L_0x29a5110;  alias, 1 drivers
v0x2827e40_0 .net "b", 0 0, L_0x29a5270;  alias, 1 drivers
v0x2827f00_0 .net "carryin", 0 0, L_0x29a2d00;  alias, 1 drivers
v0x2828010_0 .net "carryout", 0 0, L_0x29a38d0;  alias, 1 drivers
v0x28280d0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2828170_0 .net "res", 0 0, L_0x29a33f0;  alias, 1 drivers
v0x2828230_0 .net "xAorB", 0 0, L_0x29a3240;  1 drivers
v0x2828380_0 .net "xAorBandCin", 0 0, L_0x29a3860;  1 drivers
S_0x2829a60 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2829c70 .param/l "i" 0 3 165, +C4<0100>;
S_0x2829d30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2829a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29a51b0/d .functor AND 1, L_0x29a7ba0, L_0x29a7d00, C4<1>, C4<1>;
L_0x29a51b0 .delay 1 (40,40,40) L_0x29a51b0/d;
L_0x29a5770/d .functor NAND 1, L_0x29a7ba0, L_0x29a7d00, C4<1>, C4<1>;
L_0x29a5770 .delay 1 (20,20,20) L_0x29a5770/d;
L_0x29a49e0/d .functor OR 1, L_0x29a7ba0, L_0x29a7d00, C4<0>, C4<0>;
L_0x29a49e0 .delay 1 (40,40,40) L_0x29a49e0/d;
L_0x29a59f0/d .functor NOR 1, L_0x29a7ba0, L_0x29a7d00, C4<0>, C4<0>;
L_0x29a59f0 .delay 1 (20,20,20) L_0x29a59f0/d;
L_0x29a5ab0/d .functor XOR 1, L_0x29a7ba0, L_0x29a7d00, C4<0>, C4<0>;
L_0x29a5ab0 .delay 1 (40,40,40) L_0x29a5ab0/d;
L_0x29a6510/d .functor NOT 1, L_0x29a7f90, C4<0>, C4<0>, C4<0>;
L_0x29a6510 .delay 1 (10,10,10) L_0x29a6510/d;
L_0x29a6670/d .functor NOT 1, L_0x29a7eb0, C4<0>, C4<0>, C4<0>;
L_0x29a6670 .delay 1 (10,10,10) L_0x29a6670/d;
L_0x29a6730/d .functor NOT 1, L_0x29a0200, C4<0>, C4<0>, C4<0>;
L_0x29a6730 .delay 1 (10,10,10) L_0x29a6730/d;
L_0x29a68e0/d .functor AND 1, L_0x29a5e30, L_0x29a6510, L_0x29a6670, L_0x29a6730;
L_0x29a68e0 .delay 1 (80,80,80) L_0x29a68e0/d;
L_0x29a6a90/d .functor AND 1, L_0x29a5e30, L_0x29a7f90, L_0x29a6670, L_0x29a6730;
L_0x29a6a90 .delay 1 (80,80,80) L_0x29a6a90/d;
L_0x29a6ca0/d .functor AND 1, L_0x29a5ab0, L_0x29a6510, L_0x29a7eb0, L_0x29a6730;
L_0x29a6ca0 .delay 1 (80,80,80) L_0x29a6ca0/d;
L_0x29a6e80/d .functor AND 1, L_0x29a5e30, L_0x29a7f90, L_0x29a7eb0, L_0x29a6730;
L_0x29a6e80 .delay 1 (80,80,80) L_0x29a6e80/d;
L_0x29a7050/d .functor AND 1, L_0x29a51b0, L_0x29a6510, L_0x29a6670, L_0x29a0200;
L_0x29a7050 .delay 1 (80,80,80) L_0x29a7050/d;
L_0x29a7230/d .functor AND 1, L_0x29a5770, L_0x29a7f90, L_0x29a6670, L_0x29a0200;
L_0x29a7230 .delay 1 (80,80,80) L_0x29a7230/d;
L_0x29a6fe0/d .functor AND 1, L_0x29a59f0, L_0x29a6510, L_0x29a7eb0, L_0x29a0200;
L_0x29a6fe0 .delay 1 (80,80,80) L_0x29a6fe0/d;
L_0x29a7610/d .functor AND 1, L_0x29a49e0, L_0x29a7f90, L_0x29a7eb0, L_0x29a0200;
L_0x29a7610 .delay 1 (80,80,80) L_0x29a7610/d;
L_0x29a77b0/0/0 .functor OR 1, L_0x29a68e0, L_0x29a6a90, L_0x29a6ca0, L_0x29a7050;
L_0x29a77b0/0/4 .functor OR 1, L_0x29a7230, L_0x29a6fe0, L_0x29a7610, L_0x29a6e80;
L_0x29a77b0/d .functor OR 1, L_0x29a77b0/0/0, L_0x29a77b0/0/4, C4<0>, C4<0>;
L_0x29a77b0 .delay 1 (160,160,160) L_0x29a77b0/d;
v0x282ac90_0 .net "a", 0 0, L_0x29a7ba0;  1 drivers
v0x282ad50_0 .net "addSub", 0 0, L_0x29a5e30;  1 drivers
v0x282ae20_0 .net "andRes", 0 0, L_0x29a51b0;  1 drivers
v0x282aef0_0 .net "b", 0 0, L_0x29a7d00;  1 drivers
v0x282afc0_0 .net "carryIn", 0 0, L_0x29a5920;  1 drivers
v0x282b060_0 .net "carryOut", 0 0, L_0x29a6310;  1 drivers
v0x282b130_0 .net "initialResult", 0 0, L_0x29a77b0;  1 drivers
v0x282b1d0_0 .net "isAdd", 0 0, L_0x29a68e0;  1 drivers
v0x282b270_0 .net "isAnd", 0 0, L_0x29a7050;  1 drivers
v0x282b3a0_0 .net "isNand", 0 0, L_0x29a7230;  1 drivers
v0x282b440_0 .net "isNor", 0 0, L_0x29a6fe0;  1 drivers
v0x282b4e0_0 .net "isOr", 0 0, L_0x29a7610;  1 drivers
v0x282b5a0_0 .net "isSLT", 0 0, L_0x29a6e80;  1 drivers
v0x282b660_0 .net "isSub", 0 0, L_0x29a6a90;  1 drivers
v0x282b720_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282b7c0_0 .net "isXor", 0 0, L_0x29a6ca0;  1 drivers
v0x282b880_0 .net "nandRes", 0 0, L_0x29a5770;  1 drivers
v0x282ba30_0 .net "norRes", 0 0, L_0x29a59f0;  1 drivers
v0x282bad0_0 .net "orRes", 0 0, L_0x29a49e0;  1 drivers
v0x282bb70_0 .net "s0", 0 0, L_0x29a7f90;  1 drivers
v0x282bc10_0 .net "s0inv", 0 0, L_0x29a6510;  1 drivers
v0x282bcd0_0 .net "s1", 0 0, L_0x29a7eb0;  1 drivers
v0x282bd90_0 .net "s1inv", 0 0, L_0x29a6670;  1 drivers
v0x282be50_0 .net "s2", 0 0, L_0x29a0200;  1 drivers
v0x282bf10_0 .net "s2inv", 0 0, L_0x29a6730;  1 drivers
v0x282bfd0_0 .net "xorRes", 0 0, L_0x29a5ab0;  1 drivers
S_0x282a030 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2829d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29a5c10/d .functor XOR 1, L_0x29a7d00, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29a5c10 .delay 1 (40,40,40) L_0x29a5c10/d;
L_0x29a5c80/d .functor XOR 1, L_0x29a7ba0, L_0x29a5c10, C4<0>, C4<0>;
L_0x29a5c80 .delay 1 (40,40,40) L_0x29a5c80/d;
L_0x29a5e30/d .functor XOR 1, L_0x29a5c80, L_0x29a5920, C4<0>, C4<0>;
L_0x29a5e30 .delay 1 (40,40,40) L_0x29a5e30/d;
L_0x29a6030/d .functor AND 1, L_0x29a7ba0, L_0x29a5c10, C4<1>, C4<1>;
L_0x29a6030 .delay 1 (40,40,40) L_0x29a6030/d;
L_0x29a62a0/d .functor AND 1, L_0x29a5c80, L_0x29a5920, C4<1>, C4<1>;
L_0x29a62a0 .delay 1 (40,40,40) L_0x29a62a0/d;
L_0x29a6310/d .functor OR 1, L_0x29a6030, L_0x29a62a0, C4<0>, C4<0>;
L_0x29a6310 .delay 1 (40,40,40) L_0x29a6310/d;
v0x282a2c0_0 .net "AandB", 0 0, L_0x29a6030;  1 drivers
v0x282a3a0_0 .net "BxorSub", 0 0, L_0x29a5c10;  1 drivers
v0x282a460_0 .net "a", 0 0, L_0x29a7ba0;  alias, 1 drivers
v0x282a500_0 .net "b", 0 0, L_0x29a7d00;  alias, 1 drivers
v0x282a5c0_0 .net "carryin", 0 0, L_0x29a5920;  alias, 1 drivers
v0x282a6d0_0 .net "carryout", 0 0, L_0x29a6310;  alias, 1 drivers
v0x282a790_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282a940_0 .net "res", 0 0, L_0x29a5e30;  alias, 1 drivers
v0x282a9e0_0 .net "xAorB", 0 0, L_0x29a5c80;  1 drivers
v0x282ab10_0 .net "xAorBandCin", 0 0, L_0x29a62a0;  1 drivers
S_0x282c1b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x282c370 .param/l "i" 0 3 165, +C4<0101>;
S_0x282c430 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x282c1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29a7c40/d .functor AND 1, L_0x29aa780, L_0x29aa8e0, C4<1>, C4<1>;
L_0x29a7c40 .delay 1 (40,40,40) L_0x29a7c40/d;
L_0x29a8430/d .functor NAND 1, L_0x29aa780, L_0x29aa8e0, C4<1>, C4<1>;
L_0x29a8430 .delay 1 (20,20,20) L_0x29a8430/d;
L_0x29a84a0/d .functor OR 1, L_0x29aa780, L_0x29aa8e0, C4<0>, C4<0>;
L_0x29a84a0 .delay 1 (40,40,40) L_0x29a84a0/d;
L_0x29a8690/d .functor NOR 1, L_0x29aa780, L_0x29aa8e0, C4<0>, C4<0>;
L_0x29a8690 .delay 1 (20,20,20) L_0x29a8690/d;
L_0x29a8750/d .functor XOR 1, L_0x29aa780, L_0x29aa8e0, C4<0>, C4<0>;
L_0x29a8750 .delay 1 (40,40,40) L_0x29a8750/d;
L_0x29a91e0/d .functor NOT 1, L_0x29aacb0, C4<0>, C4<0>, C4<0>;
L_0x29a91e0 .delay 1 (10,10,10) L_0x29a91e0/d;
L_0x29a9340/d .functor NOT 1, L_0x29aaba0, C4<0>, C4<0>, C4<0>;
L_0x29a9340 .delay 1 (10,10,10) L_0x29a9340/d;
L_0x29a9400/d .functor NOT 1, L_0x29aae70, C4<0>, C4<0>, C4<0>;
L_0x29a9400 .delay 1 (10,10,10) L_0x29a9400/d;
L_0x29a95b0/d .functor AND 1, L_0x29a8b20, L_0x29a91e0, L_0x29a9340, L_0x29a9400;
L_0x29a95b0 .delay 1 (80,80,80) L_0x29a95b0/d;
L_0x29a9760/d .functor AND 1, L_0x29a8b20, L_0x29aacb0, L_0x29a9340, L_0x29a9400;
L_0x29a9760 .delay 1 (80,80,80) L_0x29a9760/d;
L_0x29a9910/d .functor AND 1, L_0x29a8750, L_0x29a91e0, L_0x29aaba0, L_0x29a9400;
L_0x29a9910 .delay 1 (80,80,80) L_0x29a9910/d;
L_0x29a9b00/d .functor AND 1, L_0x29a8b20, L_0x29aacb0, L_0x29aaba0, L_0x29a9400;
L_0x29a9b00 .delay 1 (80,80,80) L_0x29a9b00/d;
L_0x29a9c30/d .functor AND 1, L_0x29a7c40, L_0x29a91e0, L_0x29a9340, L_0x29aae70;
L_0x29a9c30 .delay 1 (80,80,80) L_0x29a9c30/d;
L_0x29a9e90/d .functor AND 1, L_0x29a8430, L_0x29aacb0, L_0x29a9340, L_0x29aae70;
L_0x29a9e90 .delay 1 (80,80,80) L_0x29a9e90/d;
L_0x29a9bc0/d .functor AND 1, L_0x29a8690, L_0x29a91e0, L_0x29aaba0, L_0x29aae70;
L_0x29a9bc0 .delay 1 (80,80,80) L_0x29a9bc0/d;
L_0x29aa1f0/d .functor AND 1, L_0x29a84a0, L_0x29aacb0, L_0x29aaba0, L_0x29aae70;
L_0x29aa1f0 .delay 1 (80,80,80) L_0x29aa1f0/d;
L_0x29aa390/0/0 .functor OR 1, L_0x29a95b0, L_0x29a9760, L_0x29a9910, L_0x29a9c30;
L_0x29aa390/0/4 .functor OR 1, L_0x29a9e90, L_0x29a9bc0, L_0x29aa1f0, L_0x29a9b00;
L_0x29aa390/d .functor OR 1, L_0x29aa390/0/0, L_0x29aa390/0/4, C4<0>, C4<0>;
L_0x29aa390 .delay 1 (160,160,160) L_0x29aa390/d;
v0x282d330_0 .net "a", 0 0, L_0x29aa780;  1 drivers
v0x282d3f0_0 .net "addSub", 0 0, L_0x29a8b20;  1 drivers
v0x282d4c0_0 .net "andRes", 0 0, L_0x29a7c40;  1 drivers
v0x282d590_0 .net "b", 0 0, L_0x29aa8e0;  1 drivers
v0x282d660_0 .net "carryIn", 0 0, L_0x29a8330;  1 drivers
v0x282d700_0 .net "carryOut", 0 0, L_0x29a8fe0;  1 drivers
v0x282d7d0_0 .net "initialResult", 0 0, L_0x29aa390;  1 drivers
v0x282d870_0 .net "isAdd", 0 0, L_0x29a95b0;  1 drivers
v0x282d910_0 .net "isAnd", 0 0, L_0x29a9c30;  1 drivers
v0x282da40_0 .net "isNand", 0 0, L_0x29a9e90;  1 drivers
v0x282dae0_0 .net "isNor", 0 0, L_0x29a9bc0;  1 drivers
v0x282db80_0 .net "isOr", 0 0, L_0x29aa1f0;  1 drivers
v0x282dc40_0 .net "isSLT", 0 0, L_0x29a9b00;  1 drivers
v0x282dd00_0 .net "isSub", 0 0, L_0x29a9760;  1 drivers
v0x282ddc0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282de60_0 .net "isXor", 0 0, L_0x29a9910;  1 drivers
v0x282df20_0 .net "nandRes", 0 0, L_0x29a8430;  1 drivers
v0x282e0d0_0 .net "norRes", 0 0, L_0x29a8690;  1 drivers
v0x282e170_0 .net "orRes", 0 0, L_0x29a84a0;  1 drivers
v0x282e210_0 .net "s0", 0 0, L_0x29aacb0;  1 drivers
v0x282e2b0_0 .net "s0inv", 0 0, L_0x29a91e0;  1 drivers
v0x282e370_0 .net "s1", 0 0, L_0x29aaba0;  1 drivers
v0x282e430_0 .net "s1inv", 0 0, L_0x29a9340;  1 drivers
v0x282e4f0_0 .net "s2", 0 0, L_0x29aae70;  1 drivers
v0x282e5b0_0 .net "s2inv", 0 0, L_0x29a9400;  1 drivers
v0x282e670_0 .net "xorRes", 0 0, L_0x29a8750;  1 drivers
S_0x282c730 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x282c430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29a88b0/d .functor XOR 1, L_0x29aa8e0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29a88b0 .delay 1 (40,40,40) L_0x29a88b0/d;
L_0x29a8970/d .functor XOR 1, L_0x29aa780, L_0x29a88b0, C4<0>, C4<0>;
L_0x29a8970 .delay 1 (40,40,40) L_0x29a8970/d;
L_0x29a8b20/d .functor XOR 1, L_0x29a8970, L_0x29a8330, C4<0>, C4<0>;
L_0x29a8b20 .delay 1 (40,40,40) L_0x29a8b20/d;
L_0x29a8d20/d .functor AND 1, L_0x29aa780, L_0x29a88b0, C4<1>, C4<1>;
L_0x29a8d20 .delay 1 (40,40,40) L_0x29a8d20/d;
L_0x29a8510/d .functor AND 1, L_0x29a8970, L_0x29a8330, C4<1>, C4<1>;
L_0x29a8510 .delay 1 (40,40,40) L_0x29a8510/d;
L_0x29a8fe0/d .functor OR 1, L_0x29a8d20, L_0x29a8510, C4<0>, C4<0>;
L_0x29a8fe0 .delay 1 (40,40,40) L_0x29a8fe0/d;
v0x282c9c0_0 .net "AandB", 0 0, L_0x29a8d20;  1 drivers
v0x282caa0_0 .net "BxorSub", 0 0, L_0x29a88b0;  1 drivers
v0x282cb60_0 .net "a", 0 0, L_0x29aa780;  alias, 1 drivers
v0x282cc30_0 .net "b", 0 0, L_0x29aa8e0;  alias, 1 drivers
v0x282ccf0_0 .net "carryin", 0 0, L_0x29a8330;  alias, 1 drivers
v0x282ce00_0 .net "carryout", 0 0, L_0x29a8fe0;  alias, 1 drivers
v0x282cec0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282cf60_0 .net "res", 0 0, L_0x29a8b20;  alias, 1 drivers
v0x282d020_0 .net "xAorB", 0 0, L_0x29a8970;  1 drivers
v0x282d170_0 .net "xAorBandCin", 0 0, L_0x29a8510;  1 drivers
S_0x282e850 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x282ea10 .param/l "i" 0 3 165, +C4<0110>;
S_0x282ead0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x282e850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29aa820/d .functor AND 1, L_0x29ad2e0, L_0x29ad440, C4<1>, C4<1>;
L_0x29aa820 .delay 1 (40,40,40) L_0x29aa820/d;
L_0x29aad50/d .functor NAND 1, L_0x29ad2e0, L_0x29ad440, C4<1>, C4<1>;
L_0x29aad50 .delay 1 (20,20,20) L_0x29aad50/d;
L_0x29ab040/d .functor OR 1, L_0x29ad2e0, L_0x29ad440, C4<0>, C4<0>;
L_0x29ab040 .delay 1 (40,40,40) L_0x29ab040/d;
L_0x29ab1d0/d .functor NOR 1, L_0x29ad2e0, L_0x29ad440, C4<0>, C4<0>;
L_0x29ab1d0 .delay 1 (20,20,20) L_0x29ab1d0/d;
L_0x29ab330/d .functor XOR 1, L_0x29ad2e0, L_0x29ad440, C4<0>, C4<0>;
L_0x29ab330 .delay 1 (40,40,40) L_0x29ab330/d;
L_0x29abd40/d .functor NOT 1, L_0x29aafa0, C4<0>, C4<0>, C4<0>;
L_0x29abd40 .delay 1 (10,10,10) L_0x29abd40/d;
L_0x29abea0/d .functor NOT 1, L_0x29ad740, C4<0>, C4<0>, C4<0>;
L_0x29abea0 .delay 1 (10,10,10) L_0x29abea0/d;
L_0x29abf60/d .functor NOT 1, L_0x29ad7e0, C4<0>, C4<0>, C4<0>;
L_0x29abf60 .delay 1 (10,10,10) L_0x29abf60/d;
L_0x29ac110/d .functor AND 1, L_0x29ab660, L_0x29abd40, L_0x29abea0, L_0x29abf60;
L_0x29ac110 .delay 1 (80,80,80) L_0x29ac110/d;
L_0x29ac2c0/d .functor AND 1, L_0x29ab660, L_0x29aafa0, L_0x29abea0, L_0x29abf60;
L_0x29ac2c0 .delay 1 (80,80,80) L_0x29ac2c0/d;
L_0x29ac470/d .functor AND 1, L_0x29ab330, L_0x29abd40, L_0x29ad740, L_0x29abf60;
L_0x29ac470 .delay 1 (80,80,80) L_0x29ac470/d;
L_0x29ac660/d .functor AND 1, L_0x29ab660, L_0x29aafa0, L_0x29ad740, L_0x29abf60;
L_0x29ac660 .delay 1 (80,80,80) L_0x29ac660/d;
L_0x29ac790/d .functor AND 1, L_0x29aa820, L_0x29abd40, L_0x29abea0, L_0x29ad7e0;
L_0x29ac790 .delay 1 (80,80,80) L_0x29ac790/d;
L_0x29ac9f0/d .functor AND 1, L_0x29aad50, L_0x29aafa0, L_0x29abea0, L_0x29ad7e0;
L_0x29ac9f0 .delay 1 (80,80,80) L_0x29ac9f0/d;
L_0x29ac720/d .functor AND 1, L_0x29ab1d0, L_0x29abd40, L_0x29ad740, L_0x29ad7e0;
L_0x29ac720 .delay 1 (80,80,80) L_0x29ac720/d;
L_0x29acd50/d .functor AND 1, L_0x29ab040, L_0x29aafa0, L_0x29ad740, L_0x29ad7e0;
L_0x29acd50 .delay 1 (80,80,80) L_0x29acd50/d;
L_0x29acef0/0/0 .functor OR 1, L_0x29ac110, L_0x29ac2c0, L_0x29ac470, L_0x29ac790;
L_0x29acef0/0/4 .functor OR 1, L_0x29ac9f0, L_0x29ac720, L_0x29acd50, L_0x29ac660;
L_0x29acef0/d .functor OR 1, L_0x29acef0/0/0, L_0x29acef0/0/4, C4<0>, C4<0>;
L_0x29acef0 .delay 1 (160,160,160) L_0x29acef0/d;
v0x282f9d0_0 .net "a", 0 0, L_0x29ad2e0;  1 drivers
v0x282fa90_0 .net "addSub", 0 0, L_0x29ab660;  1 drivers
v0x282fb60_0 .net "andRes", 0 0, L_0x29aa820;  1 drivers
v0x282fc30_0 .net "b", 0 0, L_0x29ad440;  1 drivers
v0x282fd00_0 .net "carryIn", 0 0, L_0x29ab100;  1 drivers
v0x282fda0_0 .net "carryOut", 0 0, L_0x29abb40;  1 drivers
v0x282fe70_0 .net "initialResult", 0 0, L_0x29acef0;  1 drivers
v0x282ff10_0 .net "isAdd", 0 0, L_0x29ac110;  1 drivers
v0x282ffb0_0 .net "isAnd", 0 0, L_0x29ac790;  1 drivers
v0x28300e0_0 .net "isNand", 0 0, L_0x29ac9f0;  1 drivers
v0x2830180_0 .net "isNor", 0 0, L_0x29ac720;  1 drivers
v0x2830220_0 .net "isOr", 0 0, L_0x29acd50;  1 drivers
v0x28302e0_0 .net "isSLT", 0 0, L_0x29ac660;  1 drivers
v0x28303a0_0 .net "isSub", 0 0, L_0x29ac2c0;  1 drivers
v0x2830460_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2830500_0 .net "isXor", 0 0, L_0x29ac470;  1 drivers
v0x28305c0_0 .net "nandRes", 0 0, L_0x29aad50;  1 drivers
v0x2830770_0 .net "norRes", 0 0, L_0x29ab1d0;  1 drivers
v0x2830810_0 .net "orRes", 0 0, L_0x29ab040;  1 drivers
v0x28308b0_0 .net "s0", 0 0, L_0x29aafa0;  1 drivers
v0x2830950_0 .net "s0inv", 0 0, L_0x29abd40;  1 drivers
v0x2830a10_0 .net "s1", 0 0, L_0x29ad740;  1 drivers
v0x2830ad0_0 .net "s1inv", 0 0, L_0x29abea0;  1 drivers
v0x2830b90_0 .net "s2", 0 0, L_0x29ad7e0;  1 drivers
v0x2830c50_0 .net "s2inv", 0 0, L_0x29abf60;  1 drivers
v0x2830d10_0 .net "xorRes", 0 0, L_0x29ab330;  1 drivers
S_0x282edd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x282ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29ab3f0/d .functor XOR 1, L_0x29ad440, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29ab3f0 .delay 1 (40,40,40) L_0x29ab3f0/d;
L_0x29ab550/d .functor XOR 1, L_0x29ad2e0, L_0x29ab3f0, C4<0>, C4<0>;
L_0x29ab550 .delay 1 (40,40,40) L_0x29ab550/d;
L_0x29ab660/d .functor XOR 1, L_0x29ab550, L_0x29ab100, C4<0>, C4<0>;
L_0x29ab660 .delay 1 (40,40,40) L_0x29ab660/d;
L_0x29ab860/d .functor AND 1, L_0x29ad2e0, L_0x29ab3f0, C4<1>, C4<1>;
L_0x29ab860 .delay 1 (40,40,40) L_0x29ab860/d;
L_0x29abad0/d .functor AND 1, L_0x29ab550, L_0x29ab100, C4<1>, C4<1>;
L_0x29abad0 .delay 1 (40,40,40) L_0x29abad0/d;
L_0x29abb40/d .functor OR 1, L_0x29ab860, L_0x29abad0, C4<0>, C4<0>;
L_0x29abb40 .delay 1 (40,40,40) L_0x29abb40/d;
v0x282f060_0 .net "AandB", 0 0, L_0x29ab860;  1 drivers
v0x282f140_0 .net "BxorSub", 0 0, L_0x29ab3f0;  1 drivers
v0x282f200_0 .net "a", 0 0, L_0x29ad2e0;  alias, 1 drivers
v0x282f2d0_0 .net "b", 0 0, L_0x29ad440;  alias, 1 drivers
v0x282f390_0 .net "carryin", 0 0, L_0x29ab100;  alias, 1 drivers
v0x282f4a0_0 .net "carryout", 0 0, L_0x29abb40;  alias, 1 drivers
v0x282f560_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282f600_0 .net "res", 0 0, L_0x29ab660;  alias, 1 drivers
v0x282f6c0_0 .net "xAorB", 0 0, L_0x29ab550;  1 drivers
v0x282f810_0 .net "xAorBandCin", 0 0, L_0x29abad0;  1 drivers
S_0x2830ef0 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28310b0 .param/l "i" 0 3 165, +C4<0111>;
S_0x2831170 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2830ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29ad380/d .functor AND 1, L_0x29afd30, L_0x29afe90, C4<1>, C4<1>;
L_0x29ad380 .delay 1 (40,40,40) L_0x29ad380/d;
L_0x29ad9e0/d .functor NAND 1, L_0x29afd30, L_0x29afe90, C4<1>, C4<1>;
L_0x29ad9e0 .delay 1 (20,20,20) L_0x29ad9e0/d;
L_0x29ada50/d .functor OR 1, L_0x29afd30, L_0x29afe90, C4<0>, C4<0>;
L_0x29ada50 .delay 1 (40,40,40) L_0x29ada50/d;
L_0x29adc40/d .functor NOR 1, L_0x29afd30, L_0x29afe90, C4<0>, C4<0>;
L_0x29adc40 .delay 1 (20,20,20) L_0x29adc40/d;
L_0x29add00/d .functor XOR 1, L_0x29afd30, L_0x29afe90, C4<0>, C4<0>;
L_0x29add00 .delay 1 (40,40,40) L_0x29add00/d;
L_0x29ae790/d .functor NOT 1, L_0x29ad920, C4<0>, C4<0>, C4<0>;
L_0x29ae790 .delay 1 (10,10,10) L_0x29ae790/d;
L_0x29ae8f0/d .functor NOT 1, L_0x29b0040, C4<0>, C4<0>, C4<0>;
L_0x29ae8f0 .delay 1 (10,10,10) L_0x29ae8f0/d;
L_0x29ae9b0/d .functor NOT 1, L_0x29b00e0, C4<0>, C4<0>, C4<0>;
L_0x29ae9b0 .delay 1 (10,10,10) L_0x29ae9b0/d;
L_0x29aeb60/d .functor AND 1, L_0x29ae0d0, L_0x29ae790, L_0x29ae8f0, L_0x29ae9b0;
L_0x29aeb60 .delay 1 (80,80,80) L_0x29aeb60/d;
L_0x29aed10/d .functor AND 1, L_0x29ae0d0, L_0x29ad920, L_0x29ae8f0, L_0x29ae9b0;
L_0x29aed10 .delay 1 (80,80,80) L_0x29aed10/d;
L_0x29aeec0/d .functor AND 1, L_0x29add00, L_0x29ae790, L_0x29b0040, L_0x29ae9b0;
L_0x29aeec0 .delay 1 (80,80,80) L_0x29aeec0/d;
L_0x29af0b0/d .functor AND 1, L_0x29ae0d0, L_0x29ad920, L_0x29b0040, L_0x29ae9b0;
L_0x29af0b0 .delay 1 (80,80,80) L_0x29af0b0/d;
L_0x29af1e0/d .functor AND 1, L_0x29ad380, L_0x29ae790, L_0x29ae8f0, L_0x29b00e0;
L_0x29af1e0 .delay 1 (80,80,80) L_0x29af1e0/d;
L_0x29af440/d .functor AND 1, L_0x29ad9e0, L_0x29ad920, L_0x29ae8f0, L_0x29b00e0;
L_0x29af440 .delay 1 (80,80,80) L_0x29af440/d;
L_0x29af170/d .functor AND 1, L_0x29adc40, L_0x29ae790, L_0x29b0040, L_0x29b00e0;
L_0x29af170 .delay 1 (80,80,80) L_0x29af170/d;
L_0x29af7a0/d .functor AND 1, L_0x29ada50, L_0x29ad920, L_0x29b0040, L_0x29b00e0;
L_0x29af7a0 .delay 1 (80,80,80) L_0x29af7a0/d;
L_0x29af940/0/0 .functor OR 1, L_0x29aeb60, L_0x29aed10, L_0x29aeec0, L_0x29af1e0;
L_0x29af940/0/4 .functor OR 1, L_0x29af440, L_0x29af170, L_0x29af7a0, L_0x29af0b0;
L_0x29af940/d .functor OR 1, L_0x29af940/0/0, L_0x29af940/0/4, C4<0>, C4<0>;
L_0x29af940 .delay 1 (160,160,160) L_0x29af940/d;
v0x2832070_0 .net "a", 0 0, L_0x29afd30;  1 drivers
v0x2832130_0 .net "addSub", 0 0, L_0x29ae0d0;  1 drivers
v0x2832200_0 .net "andRes", 0 0, L_0x29ad380;  1 drivers
v0x28322d0_0 .net "b", 0 0, L_0x29afe90;  1 drivers
v0x28323a0_0 .net "carryIn", 0 0, L_0x29ad880;  1 drivers
v0x2832440_0 .net "carryOut", 0 0, L_0x29ae590;  1 drivers
v0x2832510_0 .net "initialResult", 0 0, L_0x29af940;  1 drivers
v0x28325b0_0 .net "isAdd", 0 0, L_0x29aeb60;  1 drivers
v0x2832650_0 .net "isAnd", 0 0, L_0x29af1e0;  1 drivers
v0x2832780_0 .net "isNand", 0 0, L_0x29af440;  1 drivers
v0x2832820_0 .net "isNor", 0 0, L_0x29af170;  1 drivers
v0x28328c0_0 .net "isOr", 0 0, L_0x29af7a0;  1 drivers
v0x2832980_0 .net "isSLT", 0 0, L_0x29af0b0;  1 drivers
v0x2832a40_0 .net "isSub", 0 0, L_0x29aed10;  1 drivers
v0x2832b00_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2832ba0_0 .net "isXor", 0 0, L_0x29aeec0;  1 drivers
v0x2832c60_0 .net "nandRes", 0 0, L_0x29ad9e0;  1 drivers
v0x2832e10_0 .net "norRes", 0 0, L_0x29adc40;  1 drivers
v0x2832eb0_0 .net "orRes", 0 0, L_0x29ada50;  1 drivers
v0x2832f50_0 .net "s0", 0 0, L_0x29ad920;  1 drivers
v0x2832ff0_0 .net "s0inv", 0 0, L_0x29ae790;  1 drivers
v0x28330b0_0 .net "s1", 0 0, L_0x29b0040;  1 drivers
v0x2833170_0 .net "s1inv", 0 0, L_0x29ae8f0;  1 drivers
v0x2833230_0 .net "s2", 0 0, L_0x29b00e0;  1 drivers
v0x28332f0_0 .net "s2inv", 0 0, L_0x29ae9b0;  1 drivers
v0x28333b0_0 .net "xorRes", 0 0, L_0x29add00;  1 drivers
S_0x2831470 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2831170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29ade60/d .functor XOR 1, L_0x29afe90, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29ade60 .delay 1 (40,40,40) L_0x29ade60/d;
L_0x29adf20/d .functor XOR 1, L_0x29afd30, L_0x29ade60, C4<0>, C4<0>;
L_0x29adf20 .delay 1 (40,40,40) L_0x29adf20/d;
L_0x29ae0d0/d .functor XOR 1, L_0x29adf20, L_0x29ad880, C4<0>, C4<0>;
L_0x29ae0d0 .delay 1 (40,40,40) L_0x29ae0d0/d;
L_0x29ae2d0/d .functor AND 1, L_0x29afd30, L_0x29ade60, C4<1>, C4<1>;
L_0x29ae2d0 .delay 1 (40,40,40) L_0x29ae2d0/d;
L_0x29adac0/d .functor AND 1, L_0x29adf20, L_0x29ad880, C4<1>, C4<1>;
L_0x29adac0 .delay 1 (40,40,40) L_0x29adac0/d;
L_0x29ae590/d .functor OR 1, L_0x29ae2d0, L_0x29adac0, C4<0>, C4<0>;
L_0x29ae590 .delay 1 (40,40,40) L_0x29ae590/d;
v0x2831700_0 .net "AandB", 0 0, L_0x29ae2d0;  1 drivers
v0x28317e0_0 .net "BxorSub", 0 0, L_0x29ade60;  1 drivers
v0x28318a0_0 .net "a", 0 0, L_0x29afd30;  alias, 1 drivers
v0x2831970_0 .net "b", 0 0, L_0x29afe90;  alias, 1 drivers
v0x2831a30_0 .net "carryin", 0 0, L_0x29ad880;  alias, 1 drivers
v0x2831b40_0 .net "carryout", 0 0, L_0x29ae590;  alias, 1 drivers
v0x2831c00_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2831ca0_0 .net "res", 0 0, L_0x29ae0d0;  alias, 1 drivers
v0x2831d60_0 .net "xAorB", 0 0, L_0x29adf20;  1 drivers
v0x2831eb0_0 .net "xAorBandCin", 0 0, L_0x29adac0;  1 drivers
S_0x2833590 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2829c20 .param/l "i" 0 3 165, +C4<01000>;
S_0x2833850 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2833590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29afdd0/d .functor AND 1, L_0x29b2850, L_0x29b29b0, C4<1>, C4<1>;
L_0x29afdd0 .delay 1 (40,40,40) L_0x29afdd0/d;
L_0x29b04a0/d .functor NAND 1, L_0x29b2850, L_0x29b29b0, C4<1>, C4<1>;
L_0x29b04a0 .delay 1 (20,20,20) L_0x29b04a0/d;
L_0x29b0600/d .functor OR 1, L_0x29b2850, L_0x29b29b0, C4<0>, C4<0>;
L_0x29b0600 .delay 1 (40,40,40) L_0x29b0600/d;
L_0x29b0790/d .functor NOR 1, L_0x29b2850, L_0x29b29b0, C4<0>, C4<0>;
L_0x29b0790 .delay 1 (20,20,20) L_0x29b0790/d;
L_0x29b0850/d .functor XOR 1, L_0x29b2850, L_0x29b29b0, C4<0>, C4<0>;
L_0x29b0850 .delay 1 (40,40,40) L_0x29b0850/d;
L_0x29b12b0/d .functor NOT 1, L_0x29b0350, C4<0>, C4<0>, C4<0>;
L_0x29b12b0 .delay 1 (10,10,10) L_0x29b12b0/d;
L_0x29b1410/d .functor NOT 1, L_0x29b2d10, C4<0>, C4<0>, C4<0>;
L_0x29b1410 .delay 1 (10,10,10) L_0x29b1410/d;
L_0x29b14d0/d .functor NOT 1, L_0x29b2db0, C4<0>, C4<0>, C4<0>;
L_0x29b14d0 .delay 1 (10,10,10) L_0x29b14d0/d;
L_0x29b1680/d .functor AND 1, L_0x29b0bd0, L_0x29b12b0, L_0x29b1410, L_0x29b14d0;
L_0x29b1680 .delay 1 (80,80,80) L_0x29b1680/d;
L_0x29b1830/d .functor AND 1, L_0x29b0bd0, L_0x29b0350, L_0x29b1410, L_0x29b14d0;
L_0x29b1830 .delay 1 (80,80,80) L_0x29b1830/d;
L_0x29b19e0/d .functor AND 1, L_0x29b0850, L_0x29b12b0, L_0x29b2d10, L_0x29b14d0;
L_0x29b19e0 .delay 1 (80,80,80) L_0x29b19e0/d;
L_0x29b1bd0/d .functor AND 1, L_0x29b0bd0, L_0x29b0350, L_0x29b2d10, L_0x29b14d0;
L_0x29b1bd0 .delay 1 (80,80,80) L_0x29b1bd0/d;
L_0x29b1d00/d .functor AND 1, L_0x29afdd0, L_0x29b12b0, L_0x29b1410, L_0x29b2db0;
L_0x29b1d00 .delay 1 (80,80,80) L_0x29b1d00/d;
L_0x29b1f60/d .functor AND 1, L_0x29b04a0, L_0x29b0350, L_0x29b1410, L_0x29b2db0;
L_0x29b1f60 .delay 1 (80,80,80) L_0x29b1f60/d;
L_0x29b1c90/d .functor AND 1, L_0x29b0790, L_0x29b12b0, L_0x29b2d10, L_0x29b2db0;
L_0x29b1c90 .delay 1 (80,80,80) L_0x29b1c90/d;
L_0x29b22c0/d .functor AND 1, L_0x29b0600, L_0x29b0350, L_0x29b2d10, L_0x29b2db0;
L_0x29b22c0 .delay 1 (80,80,80) L_0x29b22c0/d;
L_0x29b2460/0/0 .functor OR 1, L_0x29b1680, L_0x29b1830, L_0x29b19e0, L_0x29b1d00;
L_0x29b2460/0/4 .functor OR 1, L_0x29b1f60, L_0x29b1c90, L_0x29b22c0, L_0x29b1bd0;
L_0x29b2460/d .functor OR 1, L_0x29b2460/0/0, L_0x29b2460/0/4, C4<0>, C4<0>;
L_0x29b2460 .delay 1 (160,160,160) L_0x29b2460/d;
v0x2834860_0 .net "a", 0 0, L_0x29b2850;  1 drivers
v0x2834920_0 .net "addSub", 0 0, L_0x29b0bd0;  1 drivers
v0x28349f0_0 .net "andRes", 0 0, L_0x29afdd0;  1 drivers
v0x2834ac0_0 .net "b", 0 0, L_0x29b29b0;  1 drivers
v0x2834b90_0 .net "carryIn", 0 0, L_0x29b06c0;  1 drivers
v0x2834c30_0 .net "carryOut", 0 0, L_0x29b10b0;  1 drivers
v0x2834d00_0 .net "initialResult", 0 0, L_0x29b2460;  1 drivers
v0x2834da0_0 .net "isAdd", 0 0, L_0x29b1680;  1 drivers
v0x2834e40_0 .net "isAnd", 0 0, L_0x29b1d00;  1 drivers
v0x2834f70_0 .net "isNand", 0 0, L_0x29b1f60;  1 drivers
v0x2835010_0 .net "isNor", 0 0, L_0x29b1c90;  1 drivers
v0x28350b0_0 .net "isOr", 0 0, L_0x29b22c0;  1 drivers
v0x2835170_0 .net "isSLT", 0 0, L_0x29b1bd0;  1 drivers
v0x2835230_0 .net "isSub", 0 0, L_0x29b1830;  1 drivers
v0x28352f0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2835390_0 .net "isXor", 0 0, L_0x29b19e0;  1 drivers
v0x2835450_0 .net "nandRes", 0 0, L_0x29b04a0;  1 drivers
v0x2835600_0 .net "norRes", 0 0, L_0x29b0790;  1 drivers
v0x28356a0_0 .net "orRes", 0 0, L_0x29b0600;  1 drivers
v0x2835740_0 .net "s0", 0 0, L_0x29b0350;  1 drivers
v0x28357e0_0 .net "s0inv", 0 0, L_0x29b12b0;  1 drivers
v0x28358a0_0 .net "s1", 0 0, L_0x29b2d10;  1 drivers
v0x2835960_0 .net "s1inv", 0 0, L_0x29b1410;  1 drivers
v0x2835a20_0 .net "s2", 0 0, L_0x29b2db0;  1 drivers
v0x2835ae0_0 .net "s2inv", 0 0, L_0x29b14d0;  1 drivers
v0x2835ba0_0 .net "xorRes", 0 0, L_0x29b0850;  1 drivers
S_0x2833b50 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2833850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29b09b0/d .functor XOR 1, L_0x29b29b0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29b09b0 .delay 1 (40,40,40) L_0x29b09b0/d;
L_0x29b0a70/d .functor XOR 1, L_0x29b2850, L_0x29b09b0, C4<0>, C4<0>;
L_0x29b0a70 .delay 1 (40,40,40) L_0x29b0a70/d;
L_0x29b0bd0/d .functor XOR 1, L_0x29b0a70, L_0x29b06c0, C4<0>, C4<0>;
L_0x29b0bd0 .delay 1 (40,40,40) L_0x29b0bd0/d;
L_0x29b0dd0/d .functor AND 1, L_0x29b2850, L_0x29b09b0, C4<1>, C4<1>;
L_0x29b0dd0 .delay 1 (40,40,40) L_0x29b0dd0/d;
L_0x29b1040/d .functor AND 1, L_0x29b0a70, L_0x29b06c0, C4<1>, C4<1>;
L_0x29b1040 .delay 1 (40,40,40) L_0x29b1040/d;
L_0x29b10b0/d .functor OR 1, L_0x29b0dd0, L_0x29b1040, C4<0>, C4<0>;
L_0x29b10b0 .delay 1 (40,40,40) L_0x29b10b0/d;
v0x2833de0_0 .net "AandB", 0 0, L_0x29b0dd0;  1 drivers
v0x2833ec0_0 .net "BxorSub", 0 0, L_0x29b09b0;  1 drivers
v0x2833f80_0 .net "a", 0 0, L_0x29b2850;  alias, 1 drivers
v0x2834050_0 .net "b", 0 0, L_0x29b29b0;  alias, 1 drivers
v0x2834110_0 .net "carryin", 0 0, L_0x29b06c0;  alias, 1 drivers
v0x2834220_0 .net "carryout", 0 0, L_0x29b10b0;  alias, 1 drivers
v0x28342e0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x282a830_0 .net "res", 0 0, L_0x29b0bd0;  alias, 1 drivers
v0x2834590_0 .net "xAorB", 0 0, L_0x29b0a70;  1 drivers
v0x28346c0_0 .net "xAorBandCin", 0 0, L_0x29b1040;  1 drivers
S_0x2835d80 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2835f40 .param/l "i" 0 3 165, +C4<01001>;
S_0x2836000 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2835d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29b28f0/d .functor AND 1, L_0x29b5340, L_0x299fcd0, C4<1>, C4<1>;
L_0x29b28f0 .delay 1 (40,40,40) L_0x29b28f0/d;
L_0x29b2bb0/d .functor NAND 1, L_0x29b5340, L_0x299fcd0, C4<1>, C4<1>;
L_0x29b2bb0 .delay 1 (20,20,20) L_0x29b2bb0/d;
L_0x29b3010/d .functor OR 1, L_0x29b5340, L_0x299fcd0, C4<0>, C4<0>;
L_0x29b3010 .delay 1 (40,40,40) L_0x29b3010/d;
L_0x29b31a0/d .functor NOR 1, L_0x29b5340, L_0x299fcd0, C4<0>, C4<0>;
L_0x29b31a0 .delay 1 (20,20,20) L_0x29b31a0/d;
L_0x29b3300/d .functor XOR 1, L_0x29b5340, L_0x299fcd0, C4<0>, C4<0>;
L_0x29b3300 .delay 1 (40,40,40) L_0x29b3300/d;
L_0x29b3d10/d .functor NOT 1, L_0x29b2ef0, C4<0>, C4<0>, C4<0>;
L_0x29b3d10 .delay 1 (10,10,10) L_0x29b3d10/d;
L_0x29b3e70/d .functor NOT 1, L_0x29b59a0, C4<0>, C4<0>, C4<0>;
L_0x29b3e70 .delay 1 (10,10,10) L_0x29b3e70/d;
L_0x29b3f30/d .functor NOT 1, L_0x29b5a40, C4<0>, C4<0>, C4<0>;
L_0x29b3f30 .delay 1 (10,10,10) L_0x29b3f30/d;
L_0x29b40e0/d .functor AND 1, L_0x29b3630, L_0x29b3d10, L_0x29b3e70, L_0x29b3f30;
L_0x29b40e0 .delay 1 (80,80,80) L_0x29b40e0/d;
L_0x29b4290/d .functor AND 1, L_0x29b3630, L_0x29b2ef0, L_0x29b3e70, L_0x29b3f30;
L_0x29b4290 .delay 1 (80,80,80) L_0x29b4290/d;
L_0x29b4440/d .functor AND 1, L_0x29b3300, L_0x29b3d10, L_0x29b59a0, L_0x29b3f30;
L_0x29b4440 .delay 1 (80,80,80) L_0x29b4440/d;
L_0x29b4630/d .functor AND 1, L_0x29b3630, L_0x29b2ef0, L_0x29b59a0, L_0x29b3f30;
L_0x29b4630 .delay 1 (80,80,80) L_0x29b4630/d;
L_0x29b4760/d .functor AND 1, L_0x29b28f0, L_0x29b3d10, L_0x29b3e70, L_0x29b5a40;
L_0x29b4760 .delay 1 (80,80,80) L_0x29b4760/d;
L_0x29b49f0/d .functor AND 1, L_0x29b2bb0, L_0x29b2ef0, L_0x29b3e70, L_0x29b5a40;
L_0x29b49f0 .delay 1 (80,80,80) L_0x29b49f0/d;
L_0x29b46f0/d .functor AND 1, L_0x29b31a0, L_0x29b3d10, L_0x29b59a0, L_0x29b5a40;
L_0x29b46f0 .delay 1 (80,80,80) L_0x29b46f0/d;
L_0x29b4d80/d .functor AND 1, L_0x29b3010, L_0x29b2ef0, L_0x29b59a0, L_0x29b5a40;
L_0x29b4d80 .delay 1 (80,80,80) L_0x29b4d80/d;
L_0x29b4f50/0/0 .functor OR 1, L_0x29b40e0, L_0x29b4290, L_0x29b4440, L_0x29b4760;
L_0x29b4f50/0/4 .functor OR 1, L_0x29b49f0, L_0x29b46f0, L_0x29b4d80, L_0x29b4630;
L_0x29b4f50/d .functor OR 1, L_0x29b4f50/0/0, L_0x29b4f50/0/4, C4<0>, C4<0>;
L_0x29b4f50 .delay 1 (160,160,160) L_0x29b4f50/d;
v0x2836f00_0 .net "a", 0 0, L_0x29b5340;  1 drivers
v0x2836fc0_0 .net "addSub", 0 0, L_0x29b3630;  1 drivers
v0x2837090_0 .net "andRes", 0 0, L_0x29b28f0;  1 drivers
v0x2837160_0 .net "b", 0 0, L_0x299fcd0;  1 drivers
v0x2837230_0 .net "carryIn", 0 0, L_0x29b2e50;  1 drivers
v0x28372d0_0 .net "carryOut", 0 0, L_0x29b3b10;  1 drivers
v0x28373a0_0 .net "initialResult", 0 0, L_0x29b4f50;  1 drivers
v0x2837440_0 .net "isAdd", 0 0, L_0x29b40e0;  1 drivers
v0x28374e0_0 .net "isAnd", 0 0, L_0x29b4760;  1 drivers
v0x2837610_0 .net "isNand", 0 0, L_0x29b49f0;  1 drivers
v0x28376b0_0 .net "isNor", 0 0, L_0x29b46f0;  1 drivers
v0x2837750_0 .net "isOr", 0 0, L_0x29b4d80;  1 drivers
v0x2837810_0 .net "isSLT", 0 0, L_0x29b4630;  1 drivers
v0x28378d0_0 .net "isSub", 0 0, L_0x29b4290;  1 drivers
v0x2837990_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2837a30_0 .net "isXor", 0 0, L_0x29b4440;  1 drivers
v0x2837af0_0 .net "nandRes", 0 0, L_0x29b2bb0;  1 drivers
v0x2837ca0_0 .net "norRes", 0 0, L_0x29b31a0;  1 drivers
v0x2837d40_0 .net "orRes", 0 0, L_0x29b3010;  1 drivers
v0x2837de0_0 .net "s0", 0 0, L_0x29b2ef0;  1 drivers
v0x2837e80_0 .net "s0inv", 0 0, L_0x29b3d10;  1 drivers
v0x2837f40_0 .net "s1", 0 0, L_0x29b59a0;  1 drivers
v0x2838000_0 .net "s1inv", 0 0, L_0x29b3e70;  1 drivers
v0x28380c0_0 .net "s2", 0 0, L_0x29b5a40;  1 drivers
v0x2838180_0 .net "s2inv", 0 0, L_0x29b3f30;  1 drivers
v0x2838240_0 .net "xorRes", 0 0, L_0x29b3300;  1 drivers
S_0x2836300 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2836000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29b33c0/d .functor XOR 1, L_0x299fcd0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29b33c0 .delay 1 (40,40,40) L_0x29b33c0/d;
L_0x29b3520/d .functor XOR 1, L_0x29b5340, L_0x29b33c0, C4<0>, C4<0>;
L_0x29b3520 .delay 1 (40,40,40) L_0x29b3520/d;
L_0x29b3630/d .functor XOR 1, L_0x29b3520, L_0x29b2e50, C4<0>, C4<0>;
L_0x29b3630 .delay 1 (40,40,40) L_0x29b3630/d;
L_0x29b3830/d .functor AND 1, L_0x29b5340, L_0x29b33c0, C4<1>, C4<1>;
L_0x29b3830 .delay 1 (40,40,40) L_0x29b3830/d;
L_0x29b3aa0/d .functor AND 1, L_0x29b3520, L_0x29b2e50, C4<1>, C4<1>;
L_0x29b3aa0 .delay 1 (40,40,40) L_0x29b3aa0/d;
L_0x29b3b10/d .functor OR 1, L_0x29b3830, L_0x29b3aa0, C4<0>, C4<0>;
L_0x29b3b10 .delay 1 (40,40,40) L_0x29b3b10/d;
v0x2836590_0 .net "AandB", 0 0, L_0x29b3830;  1 drivers
v0x2836670_0 .net "BxorSub", 0 0, L_0x29b33c0;  1 drivers
v0x2836730_0 .net "a", 0 0, L_0x29b5340;  alias, 1 drivers
v0x2836800_0 .net "b", 0 0, L_0x299fcd0;  alias, 1 drivers
v0x28368c0_0 .net "carryin", 0 0, L_0x29b2e50;  alias, 1 drivers
v0x28369d0_0 .net "carryout", 0 0, L_0x29b3b10;  alias, 1 drivers
v0x2836a90_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2836b30_0 .net "res", 0 0, L_0x29b3630;  alias, 1 drivers
v0x2836bf0_0 .net "xAorB", 0 0, L_0x29b3520;  1 drivers
v0x2836d40_0 .net "xAorBandCin", 0 0, L_0x29b3aa0;  1 drivers
S_0x2838420 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28385e0 .param/l "i" 0 3 165, +C4<01010>;
S_0x28386a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2838420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29b53e0/d .functor AND 1, L_0x29b8010, L_0x29b8170, C4<1>, C4<1>;
L_0x29b53e0 .delay 1 (40,40,40) L_0x29b53e0/d;
L_0x299fd70/d .functor NAND 1, L_0x29b8010, L_0x29b8170, C4<1>, C4<1>;
L_0x299fd70 .delay 1 (20,20,20) L_0x299fd70/d;
L_0x29a7420/d .functor OR 1, L_0x29b8010, L_0x29b8170, C4<0>, C4<0>;
L_0x29a7420 .delay 1 (40,40,40) L_0x29a7420/d;
L_0x29b5850/d .functor NOR 1, L_0x29b8010, L_0x29b8170, C4<0>, C4<0>;
L_0x29b5850 .delay 1 (20,20,20) L_0x29b5850/d;
L_0x29b5fd0/d .functor XOR 1, L_0x29b8010, L_0x29b8170, C4<0>, C4<0>;
L_0x29b5fd0 .delay 1 (40,40,40) L_0x29b5fd0/d;
L_0x29b6a30/d .functor NOT 1, L_0x29b83c0, C4<0>, C4<0>, C4<0>;
L_0x29b6a30 .delay 1 (10,10,10) L_0x29b6a30/d;
L_0x29b6b90/d .functor NOT 1, L_0x29b8460, C4<0>, C4<0>, C4<0>;
L_0x29b6b90 .delay 1 (10,10,10) L_0x29b6b90/d;
L_0x29b6c50/d .functor NOT 1, L_0x29b8500, C4<0>, C4<0>, C4<0>;
L_0x29b6c50 .delay 1 (10,10,10) L_0x29b6c50/d;
L_0x29b6e00/d .functor AND 1, L_0x29b6350, L_0x29b6a30, L_0x29b6b90, L_0x29b6c50;
L_0x29b6e00 .delay 1 (80,80,80) L_0x29b6e00/d;
L_0x29b6fb0/d .functor AND 1, L_0x29b6350, L_0x29b83c0, L_0x29b6b90, L_0x29b6c50;
L_0x29b6fb0 .delay 1 (80,80,80) L_0x29b6fb0/d;
L_0x29b7160/d .functor AND 1, L_0x29b5fd0, L_0x29b6a30, L_0x29b8460, L_0x29b6c50;
L_0x29b7160 .delay 1 (80,80,80) L_0x29b7160/d;
L_0x29b7340/d .functor AND 1, L_0x29b6350, L_0x29b83c0, L_0x29b8460, L_0x29b6c50;
L_0x29b7340 .delay 1 (80,80,80) L_0x29b7340/d;
L_0x29b7510/d .functor AND 1, L_0x29b53e0, L_0x29b6a30, L_0x29b6b90, L_0x29b8500;
L_0x29b7510 .delay 1 (80,80,80) L_0x29b7510/d;
L_0x29b76f0/d .functor AND 1, L_0x299fd70, L_0x29b83c0, L_0x29b6b90, L_0x29b8500;
L_0x29b76f0 .delay 1 (80,80,80) L_0x29b76f0/d;
L_0x29b74a0/d .functor AND 1, L_0x29b5850, L_0x29b6a30, L_0x29b8460, L_0x29b8500;
L_0x29b74a0 .delay 1 (80,80,80) L_0x29b74a0/d;
L_0x29b7a80/d .functor AND 1, L_0x29a7420, L_0x29b83c0, L_0x29b8460, L_0x29b8500;
L_0x29b7a80 .delay 1 (80,80,80) L_0x29b7a80/d;
L_0x29b7c20/0/0 .functor OR 1, L_0x29b6e00, L_0x29b6fb0, L_0x29b7160, L_0x29b7510;
L_0x29b7c20/0/4 .functor OR 1, L_0x29b76f0, L_0x29b74a0, L_0x29b7a80, L_0x29b7340;
L_0x29b7c20/d .functor OR 1, L_0x29b7c20/0/0, L_0x29b7c20/0/4, C4<0>, C4<0>;
L_0x29b7c20 .delay 1 (160,160,160) L_0x29b7c20/d;
v0x28395a0_0 .net "a", 0 0, L_0x29b8010;  1 drivers
v0x2839660_0 .net "addSub", 0 0, L_0x29b6350;  1 drivers
v0x2839730_0 .net "andRes", 0 0, L_0x29b53e0;  1 drivers
v0x2839800_0 .net "b", 0 0, L_0x29b8170;  1 drivers
v0x28398d0_0 .net "carryIn", 0 0, L_0x29b8320;  1 drivers
v0x2839970_0 .net "carryOut", 0 0, L_0x29b6830;  1 drivers
v0x2839a40_0 .net "initialResult", 0 0, L_0x29b7c20;  1 drivers
v0x2839ae0_0 .net "isAdd", 0 0, L_0x29b6e00;  1 drivers
v0x2839b80_0 .net "isAnd", 0 0, L_0x29b7510;  1 drivers
v0x2839cb0_0 .net "isNand", 0 0, L_0x29b76f0;  1 drivers
v0x2839d50_0 .net "isNor", 0 0, L_0x29b74a0;  1 drivers
v0x2839df0_0 .net "isOr", 0 0, L_0x29b7a80;  1 drivers
v0x2839eb0_0 .net "isSLT", 0 0, L_0x29b7340;  1 drivers
v0x2839f70_0 .net "isSub", 0 0, L_0x29b6fb0;  1 drivers
v0x283a030_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x283a0d0_0 .net "isXor", 0 0, L_0x29b7160;  1 drivers
v0x283a190_0 .net "nandRes", 0 0, L_0x299fd70;  1 drivers
v0x283a340_0 .net "norRes", 0 0, L_0x29b5850;  1 drivers
v0x283a3e0_0 .net "orRes", 0 0, L_0x29a7420;  1 drivers
v0x283a480_0 .net "s0", 0 0, L_0x29b83c0;  1 drivers
v0x283a520_0 .net "s0inv", 0 0, L_0x29b6a30;  1 drivers
v0x283a5e0_0 .net "s1", 0 0, L_0x29b8460;  1 drivers
v0x283a6a0_0 .net "s1inv", 0 0, L_0x29b6b90;  1 drivers
v0x283a760_0 .net "s2", 0 0, L_0x29b8500;  1 drivers
v0x283a820_0 .net "s2inv", 0 0, L_0x29b6c50;  1 drivers
v0x283a8e0_0 .net "xorRes", 0 0, L_0x29b5fd0;  1 drivers
S_0x28389a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x28386a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29b6130/d .functor XOR 1, L_0x29b8170, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29b6130 .delay 1 (40,40,40) L_0x29b6130/d;
L_0x29b61f0/d .functor XOR 1, L_0x29b8010, L_0x29b6130, C4<0>, C4<0>;
L_0x29b61f0 .delay 1 (40,40,40) L_0x29b61f0/d;
L_0x29b6350/d .functor XOR 1, L_0x29b61f0, L_0x29b8320, C4<0>, C4<0>;
L_0x29b6350 .delay 1 (40,40,40) L_0x29b6350/d;
L_0x29b6550/d .functor AND 1, L_0x29b8010, L_0x29b6130, C4<1>, C4<1>;
L_0x29b6550 .delay 1 (40,40,40) L_0x29b6550/d;
L_0x29b67c0/d .functor AND 1, L_0x29b61f0, L_0x29b8320, C4<1>, C4<1>;
L_0x29b67c0 .delay 1 (40,40,40) L_0x29b67c0/d;
L_0x29b6830/d .functor OR 1, L_0x29b6550, L_0x29b67c0, C4<0>, C4<0>;
L_0x29b6830 .delay 1 (40,40,40) L_0x29b6830/d;
v0x2838c30_0 .net "AandB", 0 0, L_0x29b6550;  1 drivers
v0x2838d10_0 .net "BxorSub", 0 0, L_0x29b6130;  1 drivers
v0x2838dd0_0 .net "a", 0 0, L_0x29b8010;  alias, 1 drivers
v0x2838ea0_0 .net "b", 0 0, L_0x29b8170;  alias, 1 drivers
v0x2838f60_0 .net "carryin", 0 0, L_0x29b8320;  alias, 1 drivers
v0x2839070_0 .net "carryout", 0 0, L_0x29b6830;  alias, 1 drivers
v0x2839130_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28391d0_0 .net "res", 0 0, L_0x29b6350;  alias, 1 drivers
v0x2839290_0 .net "xAorB", 0 0, L_0x29b61f0;  1 drivers
v0x28393e0_0 .net "xAorBandCin", 0 0, L_0x29b67c0;  1 drivers
S_0x283aac0 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x283ac80 .param/l "i" 0 3 165, +C4<01011>;
S_0x283ad40 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x283aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29b80b0/d .functor AND 1, L_0x29ba9f0, L_0x29bab50, C4<1>, C4<1>;
L_0x29b80b0 .delay 1 (40,40,40) L_0x29b80b0/d;
L_0x29a81c0/d .functor NAND 1, L_0x29ba9f0, L_0x29bab50, C4<1>, C4<1>;
L_0x29a81c0 .delay 1 (20,20,20) L_0x29a81c0/d;
L_0x29b78e0/d .functor OR 1, L_0x29ba9f0, L_0x29bab50, C4<0>, C4<0>;
L_0x29b78e0 .delay 1 (40,40,40) L_0x29b78e0/d;
L_0x29b88e0/d .functor NOR 1, L_0x29ba9f0, L_0x29bab50, C4<0>, C4<0>;
L_0x29b88e0 .delay 1 (20,20,20) L_0x29b88e0/d;
L_0x29b89a0/d .functor XOR 1, L_0x29ba9f0, L_0x29bab50, C4<0>, C4<0>;
L_0x29b89a0 .delay 1 (40,40,40) L_0x29b89a0/d;
L_0x29b93b0/d .functor NOT 1, L_0x29b8630, C4<0>, C4<0>, C4<0>;
L_0x29b93b0 .delay 1 (10,10,10) L_0x29b93b0/d;
L_0x29b9510/d .functor NOT 1, L_0x29b86d0, C4<0>, C4<0>, C4<0>;
L_0x29b9510 .delay 1 (10,10,10) L_0x29b9510/d;
L_0x29b95d0/d .functor NOT 1, L_0x29baf40, C4<0>, C4<0>, C4<0>;
L_0x29b95d0 .delay 1 (10,10,10) L_0x29b95d0/d;
L_0x29b9780/d .functor AND 1, L_0x29b8cd0, L_0x29b93b0, L_0x29b9510, L_0x29b95d0;
L_0x29b9780 .delay 1 (80,80,80) L_0x29b9780/d;
L_0x29b9930/d .functor AND 1, L_0x29b8cd0, L_0x29b8630, L_0x29b9510, L_0x29b95d0;
L_0x29b9930 .delay 1 (80,80,80) L_0x29b9930/d;
L_0x29b9b40/d .functor AND 1, L_0x29b89a0, L_0x29b93b0, L_0x29b86d0, L_0x29b95d0;
L_0x29b9b40 .delay 1 (80,80,80) L_0x29b9b40/d;
L_0x29b9d20/d .functor AND 1, L_0x29b8cd0, L_0x29b8630, L_0x29b86d0, L_0x29b95d0;
L_0x29b9d20 .delay 1 (80,80,80) L_0x29b9d20/d;
L_0x29b9ef0/d .functor AND 1, L_0x29b80b0, L_0x29b93b0, L_0x29b9510, L_0x29baf40;
L_0x29b9ef0 .delay 1 (80,80,80) L_0x29b9ef0/d;
L_0x29ba0d0/d .functor AND 1, L_0x29a81c0, L_0x29b8630, L_0x29b9510, L_0x29baf40;
L_0x29ba0d0 .delay 1 (80,80,80) L_0x29ba0d0/d;
L_0x29b9e80/d .functor AND 1, L_0x29b88e0, L_0x29b93b0, L_0x29b86d0, L_0x29baf40;
L_0x29b9e80 .delay 1 (80,80,80) L_0x29b9e80/d;
L_0x29ba460/d .functor AND 1, L_0x29b78e0, L_0x29b8630, L_0x29b86d0, L_0x29baf40;
L_0x29ba460 .delay 1 (80,80,80) L_0x29ba460/d;
L_0x29ba600/0/0 .functor OR 1, L_0x29b9780, L_0x29b9930, L_0x29b9b40, L_0x29b9ef0;
L_0x29ba600/0/4 .functor OR 1, L_0x29ba0d0, L_0x29b9e80, L_0x29ba460, L_0x29b9d20;
L_0x29ba600/d .functor OR 1, L_0x29ba600/0/0, L_0x29ba600/0/4, C4<0>, C4<0>;
L_0x29ba600 .delay 1 (160,160,160) L_0x29ba600/d;
v0x283bc40_0 .net "a", 0 0, L_0x29ba9f0;  1 drivers
v0x283bd00_0 .net "addSub", 0 0, L_0x29b8cd0;  1 drivers
v0x283bdd0_0 .net "andRes", 0 0, L_0x29b80b0;  1 drivers
v0x283bea0_0 .net "b", 0 0, L_0x29bab50;  1 drivers
v0x283bf70_0 .net "carryIn", 0 0, L_0x29b8810;  1 drivers
v0x283c010_0 .net "carryOut", 0 0, L_0x29b91b0;  1 drivers
v0x283c0e0_0 .net "initialResult", 0 0, L_0x29ba600;  1 drivers
v0x283c180_0 .net "isAdd", 0 0, L_0x29b9780;  1 drivers
v0x283c220_0 .net "isAnd", 0 0, L_0x29b9ef0;  1 drivers
v0x283c350_0 .net "isNand", 0 0, L_0x29ba0d0;  1 drivers
v0x283c3f0_0 .net "isNor", 0 0, L_0x29b9e80;  1 drivers
v0x283c490_0 .net "isOr", 0 0, L_0x29ba460;  1 drivers
v0x283c550_0 .net "isSLT", 0 0, L_0x29b9d20;  1 drivers
v0x283c610_0 .net "isSub", 0 0, L_0x29b9930;  1 drivers
v0x283c6d0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x283c770_0 .net "isXor", 0 0, L_0x29b9b40;  1 drivers
v0x283c830_0 .net "nandRes", 0 0, L_0x29a81c0;  1 drivers
v0x283c9e0_0 .net "norRes", 0 0, L_0x29b88e0;  1 drivers
v0x283ca80_0 .net "orRes", 0 0, L_0x29b78e0;  1 drivers
v0x283cb20_0 .net "s0", 0 0, L_0x29b8630;  1 drivers
v0x283cbc0_0 .net "s0inv", 0 0, L_0x29b93b0;  1 drivers
v0x283cc80_0 .net "s1", 0 0, L_0x29b86d0;  1 drivers
v0x283cd40_0 .net "s1inv", 0 0, L_0x29b9510;  1 drivers
v0x283ce00_0 .net "s2", 0 0, L_0x29baf40;  1 drivers
v0x283cec0_0 .net "s2inv", 0 0, L_0x29b95d0;  1 drivers
v0x283cf80_0 .net "xorRes", 0 0, L_0x29b89a0;  1 drivers
S_0x283b040 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x283ad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29b8b00/d .functor XOR 1, L_0x29bab50, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29b8b00 .delay 1 (40,40,40) L_0x29b8b00/d;
L_0x29b8b70/d .functor XOR 1, L_0x29ba9f0, L_0x29b8b00, C4<0>, C4<0>;
L_0x29b8b70 .delay 1 (40,40,40) L_0x29b8b70/d;
L_0x29b8cd0/d .functor XOR 1, L_0x29b8b70, L_0x29b8810, C4<0>, C4<0>;
L_0x29b8cd0 .delay 1 (40,40,40) L_0x29b8cd0/d;
L_0x29b8ed0/d .functor AND 1, L_0x29ba9f0, L_0x29b8b00, C4<1>, C4<1>;
L_0x29b8ed0 .delay 1 (40,40,40) L_0x29b8ed0/d;
L_0x29b9140/d .functor AND 1, L_0x29b8b70, L_0x29b8810, C4<1>, C4<1>;
L_0x29b9140 .delay 1 (40,40,40) L_0x29b9140/d;
L_0x29b91b0/d .functor OR 1, L_0x29b8ed0, L_0x29b9140, C4<0>, C4<0>;
L_0x29b91b0 .delay 1 (40,40,40) L_0x29b91b0/d;
v0x283b2d0_0 .net "AandB", 0 0, L_0x29b8ed0;  1 drivers
v0x283b3b0_0 .net "BxorSub", 0 0, L_0x29b8b00;  1 drivers
v0x283b470_0 .net "a", 0 0, L_0x29ba9f0;  alias, 1 drivers
v0x283b540_0 .net "b", 0 0, L_0x29bab50;  alias, 1 drivers
v0x283b600_0 .net "carryin", 0 0, L_0x29b8810;  alias, 1 drivers
v0x283b710_0 .net "carryout", 0 0, L_0x29b91b0;  alias, 1 drivers
v0x283b7d0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x283b870_0 .net "res", 0 0, L_0x29b8cd0;  alias, 1 drivers
v0x283b930_0 .net "xAorB", 0 0, L_0x29b8b70;  1 drivers
v0x283ba80_0 .net "xAorBandCin", 0 0, L_0x29b9140;  1 drivers
S_0x283d160 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x283d320 .param/l "i" 0 3 165, +C4<01100>;
S_0x283d3e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x283d160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29baa90/d .functor AND 1, L_0x29bd440, L_0x29bd5a0, C4<1>, C4<1>;
L_0x29baa90 .delay 1 (40,40,40) L_0x29baa90/d;
L_0x29baeb0/d .functor NAND 1, L_0x29bd440, L_0x29bd5a0, C4<1>, C4<1>;
L_0x29baeb0 .delay 1 (20,20,20) L_0x29baeb0/d;
L_0x29badf0/d .functor OR 1, L_0x29bd440, L_0x29bd5a0, C4<0>, C4<0>;
L_0x29badf0 .delay 1 (40,40,40) L_0x29badf0/d;
L_0x29ba2c0/d .functor NOR 1, L_0x29bd440, L_0x29bd5a0, C4<0>, C4<0>;
L_0x29ba2c0 .delay 1 (20,20,20) L_0x29ba2c0/d;
L_0x29bb3a0/d .functor XOR 1, L_0x29bd440, L_0x29bd5a0, C4<0>, C4<0>;
L_0x29bb3a0 .delay 1 (40,40,40) L_0x29bb3a0/d;
L_0x29bbe00/d .functor NOT 1, L_0x29bb070, C4<0>, C4<0>, C4<0>;
L_0x29bbe00 .delay 1 (10,10,10) L_0x29bbe00/d;
L_0x29bbf60/d .functor NOT 1, L_0x29bb110, C4<0>, C4<0>, C4<0>;
L_0x29bbf60 .delay 1 (10,10,10) L_0x29bbf60/d;
L_0x29bc020/d .functor NOT 1, L_0x29bd9c0, C4<0>, C4<0>, C4<0>;
L_0x29bc020 .delay 1 (10,10,10) L_0x29bc020/d;
L_0x29bc1d0/d .functor AND 1, L_0x29bb720, L_0x29bbe00, L_0x29bbf60, L_0x29bc020;
L_0x29bc1d0 .delay 1 (80,80,80) L_0x29bc1d0/d;
L_0x29bc380/d .functor AND 1, L_0x29bb720, L_0x29bb070, L_0x29bbf60, L_0x29bc020;
L_0x29bc380 .delay 1 (80,80,80) L_0x29bc380/d;
L_0x29bc590/d .functor AND 1, L_0x29bb3a0, L_0x29bbe00, L_0x29bb110, L_0x29bc020;
L_0x29bc590 .delay 1 (80,80,80) L_0x29bc590/d;
L_0x29bc770/d .functor AND 1, L_0x29bb720, L_0x29bb070, L_0x29bb110, L_0x29bc020;
L_0x29bc770 .delay 1 (80,80,80) L_0x29bc770/d;
L_0x29bc940/d .functor AND 1, L_0x29baa90, L_0x29bbe00, L_0x29bbf60, L_0x29bd9c0;
L_0x29bc940 .delay 1 (80,80,80) L_0x29bc940/d;
L_0x29bcb20/d .functor AND 1, L_0x29baeb0, L_0x29bb070, L_0x29bbf60, L_0x29bd9c0;
L_0x29bcb20 .delay 1 (80,80,80) L_0x29bcb20/d;
L_0x29bc8d0/d .functor AND 1, L_0x29ba2c0, L_0x29bbe00, L_0x29bb110, L_0x29bd9c0;
L_0x29bc8d0 .delay 1 (80,80,80) L_0x29bc8d0/d;
L_0x29bceb0/d .functor AND 1, L_0x29badf0, L_0x29bb070, L_0x29bb110, L_0x29bd9c0;
L_0x29bceb0 .delay 1 (80,80,80) L_0x29bceb0/d;
L_0x29bd050/0/0 .functor OR 1, L_0x29bc1d0, L_0x29bc380, L_0x29bc590, L_0x29bc940;
L_0x29bd050/0/4 .functor OR 1, L_0x29bcb20, L_0x29bc8d0, L_0x29bceb0, L_0x29bc770;
L_0x29bd050/d .functor OR 1, L_0x29bd050/0/0, L_0x29bd050/0/4, C4<0>, C4<0>;
L_0x29bd050 .delay 1 (160,160,160) L_0x29bd050/d;
v0x283e2e0_0 .net "a", 0 0, L_0x29bd440;  1 drivers
v0x283e3a0_0 .net "addSub", 0 0, L_0x29bb720;  1 drivers
v0x283e470_0 .net "andRes", 0 0, L_0x29baa90;  1 drivers
v0x283e540_0 .net "b", 0 0, L_0x29bd5a0;  1 drivers
v0x283e610_0 .net "carryIn", 0 0, L_0x29bb280;  1 drivers
v0x283e6b0_0 .net "carryOut", 0 0, L_0x29bbc00;  1 drivers
v0x283e780_0 .net "initialResult", 0 0, L_0x29bd050;  1 drivers
v0x283e820_0 .net "isAdd", 0 0, L_0x29bc1d0;  1 drivers
v0x283e8c0_0 .net "isAnd", 0 0, L_0x29bc940;  1 drivers
v0x283e9f0_0 .net "isNand", 0 0, L_0x29bcb20;  1 drivers
v0x283ea90_0 .net "isNor", 0 0, L_0x29bc8d0;  1 drivers
v0x283eb30_0 .net "isOr", 0 0, L_0x29bceb0;  1 drivers
v0x283ebf0_0 .net "isSLT", 0 0, L_0x29bc770;  1 drivers
v0x283ecb0_0 .net "isSub", 0 0, L_0x29bc380;  1 drivers
v0x283ed70_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x283ee10_0 .net "isXor", 0 0, L_0x29bc590;  1 drivers
v0x283eed0_0 .net "nandRes", 0 0, L_0x29baeb0;  1 drivers
v0x283f080_0 .net "norRes", 0 0, L_0x29ba2c0;  1 drivers
v0x283f120_0 .net "orRes", 0 0, L_0x29badf0;  1 drivers
v0x283f1c0_0 .net "s0", 0 0, L_0x29bb070;  1 drivers
v0x283f260_0 .net "s0inv", 0 0, L_0x29bbe00;  1 drivers
v0x283f320_0 .net "s1", 0 0, L_0x29bb110;  1 drivers
v0x283f3e0_0 .net "s1inv", 0 0, L_0x29bbf60;  1 drivers
v0x283f4a0_0 .net "s2", 0 0, L_0x29bd9c0;  1 drivers
v0x283f560_0 .net "s2inv", 0 0, L_0x29bc020;  1 drivers
v0x283f620_0 .net "xorRes", 0 0, L_0x29bb3a0;  1 drivers
S_0x283d6e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x283d3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29bb500/d .functor XOR 1, L_0x29bd5a0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29bb500 .delay 1 (40,40,40) L_0x29bb500/d;
L_0x29bb570/d .functor XOR 1, L_0x29bd440, L_0x29bb500, C4<0>, C4<0>;
L_0x29bb570 .delay 1 (40,40,40) L_0x29bb570/d;
L_0x29bb720/d .functor XOR 1, L_0x29bb570, L_0x29bb280, C4<0>, C4<0>;
L_0x29bb720 .delay 1 (40,40,40) L_0x29bb720/d;
L_0x29bb920/d .functor AND 1, L_0x29bd440, L_0x29bb500, C4<1>, C4<1>;
L_0x29bb920 .delay 1 (40,40,40) L_0x29bb920/d;
L_0x29bbb90/d .functor AND 1, L_0x29bb570, L_0x29bb280, C4<1>, C4<1>;
L_0x29bbb90 .delay 1 (40,40,40) L_0x29bbb90/d;
L_0x29bbc00/d .functor OR 1, L_0x29bb920, L_0x29bbb90, C4<0>, C4<0>;
L_0x29bbc00 .delay 1 (40,40,40) L_0x29bbc00/d;
v0x283d970_0 .net "AandB", 0 0, L_0x29bb920;  1 drivers
v0x283da50_0 .net "BxorSub", 0 0, L_0x29bb500;  1 drivers
v0x283db10_0 .net "a", 0 0, L_0x29bd440;  alias, 1 drivers
v0x283dbe0_0 .net "b", 0 0, L_0x29bd5a0;  alias, 1 drivers
v0x283dca0_0 .net "carryin", 0 0, L_0x29bb280;  alias, 1 drivers
v0x283ddb0_0 .net "carryout", 0 0, L_0x29bbc00;  alias, 1 drivers
v0x283de70_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x283df10_0 .net "res", 0 0, L_0x29bb720;  alias, 1 drivers
v0x283dfd0_0 .net "xAorB", 0 0, L_0x29bb570;  1 drivers
v0x283e120_0 .net "xAorBandCin", 0 0, L_0x29bbb90;  1 drivers
S_0x283f800 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x283f9c0 .param/l "i" 0 3 165, +C4<01101>;
S_0x283fa80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x283f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29bd4e0/d .functor AND 1, L_0x29bfe20, L_0x29bff80, C4<1>, C4<1>;
L_0x29bd4e0 .delay 1 (40,40,40) L_0x29bd4e0/d;
L_0x29bd900/d .functor NAND 1, L_0x29bfe20, L_0x29bff80, C4<1>, C4<1>;
L_0x29bd900 .delay 1 (20,20,20) L_0x29bd900/d;
L_0x29bd7a0/d .functor OR 1, L_0x29bfe20, L_0x29bff80, C4<0>, C4<0>;
L_0x29bd7a0 .delay 1 (40,40,40) L_0x29bd7a0/d;
L_0x29bcd10/d .functor NOR 1, L_0x29bfe20, L_0x29bff80, C4<0>, C4<0>;
L_0x29bcd10 .delay 1 (20,20,20) L_0x29bcd10/d;
L_0x29bde10/d .functor XOR 1, L_0x29bfe20, L_0x29bff80, C4<0>, C4<0>;
L_0x29bde10 .delay 1 (40,40,40) L_0x29bde10/d;
L_0x29be850/d .functor NOT 1, L_0x29bda60, C4<0>, C4<0>, C4<0>;
L_0x29be850 .delay 1 (10,10,10) L_0x29be850/d;
L_0x2841020/d .functor NOT 1, L_0x29bdb00, C4<0>, C4<0>, C4<0>;
L_0x2841020 .delay 1 (10,10,10) L_0x2841020/d;
L_0x29bea00/d .functor NOT 1, L_0x29bdba0, C4<0>, C4<0>, C4<0>;
L_0x29bea00 .delay 1 (10,10,10) L_0x29bea00/d;
L_0x29bebb0/d .functor AND 1, L_0x29be190, L_0x29be850, L_0x2841020, L_0x29bea00;
L_0x29bebb0 .delay 1 (80,80,80) L_0x29bebb0/d;
L_0x29bed60/d .functor AND 1, L_0x29be190, L_0x29bda60, L_0x2841020, L_0x29bea00;
L_0x29bed60 .delay 1 (80,80,80) L_0x29bed60/d;
L_0x29bef70/d .functor AND 1, L_0x29bde10, L_0x29be850, L_0x29bdb00, L_0x29bea00;
L_0x29bef70 .delay 1 (80,80,80) L_0x29bef70/d;
L_0x29bf150/d .functor AND 1, L_0x29be190, L_0x29bda60, L_0x29bdb00, L_0x29bea00;
L_0x29bf150 .delay 1 (80,80,80) L_0x29bf150/d;
L_0x29bf320/d .functor AND 1, L_0x29bd4e0, L_0x29be850, L_0x2841020, L_0x29bdba0;
L_0x29bf320 .delay 1 (80,80,80) L_0x29bf320/d;
L_0x29bf500/d .functor AND 1, L_0x29bd900, L_0x29bda60, L_0x2841020, L_0x29bdba0;
L_0x29bf500 .delay 1 (80,80,80) L_0x29bf500/d;
L_0x29bf2b0/d .functor AND 1, L_0x29bcd10, L_0x29be850, L_0x29bdb00, L_0x29bdba0;
L_0x29bf2b0 .delay 1 (80,80,80) L_0x29bf2b0/d;
L_0x29bf890/d .functor AND 1, L_0x29bd7a0, L_0x29bda60, L_0x29bdb00, L_0x29bdba0;
L_0x29bf890 .delay 1 (80,80,80) L_0x29bf890/d;
L_0x29bfa30/0/0 .functor OR 1, L_0x29bebb0, L_0x29bed60, L_0x29bef70, L_0x29bf320;
L_0x29bfa30/0/4 .functor OR 1, L_0x29bf500, L_0x29bf2b0, L_0x29bf890, L_0x29bf150;
L_0x29bfa30/d .functor OR 1, L_0x29bfa30/0/0, L_0x29bfa30/0/4, C4<0>, C4<0>;
L_0x29bfa30 .delay 1 (160,160,160) L_0x29bfa30/d;
v0x2840980_0 .net "a", 0 0, L_0x29bfe20;  1 drivers
v0x2840a40_0 .net "addSub", 0 0, L_0x29be190;  1 drivers
v0x2840b10_0 .net "andRes", 0 0, L_0x29bd4e0;  1 drivers
v0x2840be0_0 .net "b", 0 0, L_0x29bff80;  1 drivers
v0x2840cb0_0 .net "carryIn", 0 0, L_0x29aaa90;  1 drivers
v0x2840d50_0 .net "carryOut", 0 0, L_0x29be650;  1 drivers
v0x2840e20_0 .net "initialResult", 0 0, L_0x29bfa30;  1 drivers
v0x2840ec0_0 .net "isAdd", 0 0, L_0x29bebb0;  1 drivers
v0x2840f60_0 .net "isAnd", 0 0, L_0x29bf320;  1 drivers
v0x2841090_0 .net "isNand", 0 0, L_0x29bf500;  1 drivers
v0x2841130_0 .net "isNor", 0 0, L_0x29bf2b0;  1 drivers
v0x28411d0_0 .net "isOr", 0 0, L_0x29bf890;  1 drivers
v0x2841290_0 .net "isSLT", 0 0, L_0x29bf150;  1 drivers
v0x2841350_0 .net "isSub", 0 0, L_0x29bed60;  1 drivers
v0x2841410_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28414b0_0 .net "isXor", 0 0, L_0x29bef70;  1 drivers
v0x2841570_0 .net "nandRes", 0 0, L_0x29bd900;  1 drivers
v0x2841720_0 .net "norRes", 0 0, L_0x29bcd10;  1 drivers
v0x28417c0_0 .net "orRes", 0 0, L_0x29bd7a0;  1 drivers
v0x2841860_0 .net "s0", 0 0, L_0x29bda60;  1 drivers
v0x2841900_0 .net "s0inv", 0 0, L_0x29be850;  1 drivers
v0x28419c0_0 .net "s1", 0 0, L_0x29bdb00;  1 drivers
v0x2841a80_0 .net "s1inv", 0 0, L_0x2841020;  1 drivers
v0x2841b40_0 .net "s2", 0 0, L_0x29bdba0;  1 drivers
v0x2841c00_0 .net "s2inv", 0 0, L_0x29bea00;  1 drivers
v0x2841cc0_0 .net "xorRes", 0 0, L_0x29bde10;  1 drivers
S_0x283fd80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x283fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29bdf70/d .functor XOR 1, L_0x29bff80, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29bdf70 .delay 1 (40,40,40) L_0x29bdf70/d;
L_0x29be030/d .functor XOR 1, L_0x29bfe20, L_0x29bdf70, C4<0>, C4<0>;
L_0x29be030 .delay 1 (40,40,40) L_0x29be030/d;
L_0x29be190/d .functor XOR 1, L_0x29be030, L_0x29aaa90, C4<0>, C4<0>;
L_0x29be190 .delay 1 (40,40,40) L_0x29be190/d;
L_0x29be390/d .functor AND 1, L_0x29bfe20, L_0x29bdf70, C4<1>, C4<1>;
L_0x29be390 .delay 1 (40,40,40) L_0x29be390/d;
L_0x29bd810/d .functor AND 1, L_0x29be030, L_0x29aaa90, C4<1>, C4<1>;
L_0x29bd810 .delay 1 (40,40,40) L_0x29bd810/d;
L_0x29be650/d .functor OR 1, L_0x29be390, L_0x29bd810, C4<0>, C4<0>;
L_0x29be650 .delay 1 (40,40,40) L_0x29be650/d;
v0x2840010_0 .net "AandB", 0 0, L_0x29be390;  1 drivers
v0x28400f0_0 .net "BxorSub", 0 0, L_0x29bdf70;  1 drivers
v0x28401b0_0 .net "a", 0 0, L_0x29bfe20;  alias, 1 drivers
v0x2840280_0 .net "b", 0 0, L_0x29bff80;  alias, 1 drivers
v0x2840340_0 .net "carryin", 0 0, L_0x29aaa90;  alias, 1 drivers
v0x2840450_0 .net "carryout", 0 0, L_0x29be650;  alias, 1 drivers
v0x2840510_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28405b0_0 .net "res", 0 0, L_0x29be190;  alias, 1 drivers
v0x2840670_0 .net "xAorB", 0 0, L_0x29be030;  1 drivers
v0x28407c0_0 .net "xAorBandCin", 0 0, L_0x29bd810;  1 drivers
S_0x2841ea0 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2842060 .param/l "i" 0 3 165, +C4<01110>;
S_0x2842120 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2841ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29bfec0/d .functor AND 1, L_0x29c2950, L_0x29c2ab0, C4<1>, C4<1>;
L_0x29bfec0 .delay 1 (40,40,40) L_0x29bfec0/d;
L_0x29bf6f0/d .functor NAND 1, L_0x29c2950, L_0x29c2ab0, C4<1>, C4<1>;
L_0x29bf6f0 .delay 1 (20,20,20) L_0x29bf6f0/d;
L_0x29c0640/d .functor OR 1, L_0x29c2950, L_0x29c2ab0, C4<0>, C4<0>;
L_0x29c0640 .delay 1 (40,40,40) L_0x29c0640/d;
L_0x29c0830/d .functor NOR 1, L_0x29c2950, L_0x29c2ab0, C4<0>, C4<0>;
L_0x29c0830 .delay 1 (20,20,20) L_0x29c0830/d;
L_0x29c08f0/d .functor XOR 1, L_0x29c2950, L_0x29c2ab0, C4<0>, C4<0>;
L_0x29c08f0 .delay 1 (40,40,40) L_0x29c08f0/d;
L_0x29c1380/d .functor NOT 1, L_0x29c03e0, C4<0>, C4<0>, C4<0>;
L_0x29c1380 .delay 1 (10,10,10) L_0x29c1380/d;
L_0x28436c0/d .functor NOT 1, L_0x29c0480, C4<0>, C4<0>, C4<0>;
L_0x28436c0 .delay 1 (10,10,10) L_0x28436c0/d;
L_0x29c1530/d .functor NOT 1, L_0x29c0520, C4<0>, C4<0>, C4<0>;
L_0x29c1530 .delay 1 (10,10,10) L_0x29c1530/d;
L_0x29c16e0/d .functor AND 1, L_0x29c0cc0, L_0x29c1380, L_0x28436c0, L_0x29c1530;
L_0x29c16e0 .delay 1 (80,80,80) L_0x29c16e0/d;
L_0x29c1890/d .functor AND 1, L_0x29c0cc0, L_0x29c03e0, L_0x28436c0, L_0x29c1530;
L_0x29c1890 .delay 1 (80,80,80) L_0x29c1890/d;
L_0x29c1aa0/d .functor AND 1, L_0x29c08f0, L_0x29c1380, L_0x29c0480, L_0x29c1530;
L_0x29c1aa0 .delay 1 (80,80,80) L_0x29c1aa0/d;
L_0x29c1c80/d .functor AND 1, L_0x29c0cc0, L_0x29c03e0, L_0x29c0480, L_0x29c1530;
L_0x29c1c80 .delay 1 (80,80,80) L_0x29c1c80/d;
L_0x29c1e50/d .functor AND 1, L_0x29bfec0, L_0x29c1380, L_0x28436c0, L_0x29c0520;
L_0x29c1e50 .delay 1 (80,80,80) L_0x29c1e50/d;
L_0x29c2030/d .functor AND 1, L_0x29bf6f0, L_0x29c03e0, L_0x28436c0, L_0x29c0520;
L_0x29c2030 .delay 1 (80,80,80) L_0x29c2030/d;
L_0x29c1de0/d .functor AND 1, L_0x29c0830, L_0x29c1380, L_0x29c0480, L_0x29c0520;
L_0x29c1de0 .delay 1 (80,80,80) L_0x29c1de0/d;
L_0x29c23c0/d .functor AND 1, L_0x29c0640, L_0x29c03e0, L_0x29c0480, L_0x29c0520;
L_0x29c23c0 .delay 1 (80,80,80) L_0x29c23c0/d;
L_0x29c2560/0/0 .functor OR 1, L_0x29c16e0, L_0x29c1890, L_0x29c1aa0, L_0x29c1e50;
L_0x29c2560/0/4 .functor OR 1, L_0x29c2030, L_0x29c1de0, L_0x29c23c0, L_0x29c1c80;
L_0x29c2560/d .functor OR 1, L_0x29c2560/0/0, L_0x29c2560/0/4, C4<0>, C4<0>;
L_0x29c2560 .delay 1 (160,160,160) L_0x29c2560/d;
v0x2843020_0 .net "a", 0 0, L_0x29c2950;  1 drivers
v0x28430e0_0 .net "addSub", 0 0, L_0x29c0cc0;  1 drivers
v0x28431b0_0 .net "andRes", 0 0, L_0x29bfec0;  1 drivers
v0x2843280_0 .net "b", 0 0, L_0x29c2ab0;  1 drivers
v0x2843350_0 .net "carryIn", 0 0, L_0x29c0340;  1 drivers
v0x28433f0_0 .net "carryOut", 0 0, L_0x29c1180;  1 drivers
v0x28434c0_0 .net "initialResult", 0 0, L_0x29c2560;  1 drivers
v0x2843560_0 .net "isAdd", 0 0, L_0x29c16e0;  1 drivers
v0x2843600_0 .net "isAnd", 0 0, L_0x29c1e50;  1 drivers
v0x2843730_0 .net "isNand", 0 0, L_0x29c2030;  1 drivers
v0x28437d0_0 .net "isNor", 0 0, L_0x29c1de0;  1 drivers
v0x2843870_0 .net "isOr", 0 0, L_0x29c23c0;  1 drivers
v0x2843930_0 .net "isSLT", 0 0, L_0x29c1c80;  1 drivers
v0x28439f0_0 .net "isSub", 0 0, L_0x29c1890;  1 drivers
v0x2843ab0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2843b50_0 .net "isXor", 0 0, L_0x29c1aa0;  1 drivers
v0x2843c10_0 .net "nandRes", 0 0, L_0x29bf6f0;  1 drivers
v0x2843dc0_0 .net "norRes", 0 0, L_0x29c0830;  1 drivers
v0x2843e60_0 .net "orRes", 0 0, L_0x29c0640;  1 drivers
v0x2843f00_0 .net "s0", 0 0, L_0x29c03e0;  1 drivers
v0x2843fa0_0 .net "s0inv", 0 0, L_0x29c1380;  1 drivers
v0x2844060_0 .net "s1", 0 0, L_0x29c0480;  1 drivers
v0x2844120_0 .net "s1inv", 0 0, L_0x28436c0;  1 drivers
v0x28441e0_0 .net "s2", 0 0, L_0x29c0520;  1 drivers
v0x28442a0_0 .net "s2inv", 0 0, L_0x29c1530;  1 drivers
v0x2844360_0 .net "xorRes", 0 0, L_0x29c08f0;  1 drivers
S_0x2842420 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2842120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29c0a50/d .functor XOR 1, L_0x29c2ab0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29c0a50 .delay 1 (40,40,40) L_0x29c0a50/d;
L_0x29c0b10/d .functor XOR 1, L_0x29c2950, L_0x29c0a50, C4<0>, C4<0>;
L_0x29c0b10 .delay 1 (40,40,40) L_0x29c0b10/d;
L_0x29c0cc0/d .functor XOR 1, L_0x29c0b10, L_0x29c0340, C4<0>, C4<0>;
L_0x29c0cc0 .delay 1 (40,40,40) L_0x29c0cc0/d;
L_0x29c0ec0/d .functor AND 1, L_0x29c2950, L_0x29c0a50, C4<1>, C4<1>;
L_0x29c0ec0 .delay 1 (40,40,40) L_0x29c0ec0/d;
L_0x29c06b0/d .functor AND 1, L_0x29c0b10, L_0x29c0340, C4<1>, C4<1>;
L_0x29c06b0 .delay 1 (40,40,40) L_0x29c06b0/d;
L_0x29c1180/d .functor OR 1, L_0x29c0ec0, L_0x29c06b0, C4<0>, C4<0>;
L_0x29c1180 .delay 1 (40,40,40) L_0x29c1180/d;
v0x28426b0_0 .net "AandB", 0 0, L_0x29c0ec0;  1 drivers
v0x2842790_0 .net "BxorSub", 0 0, L_0x29c0a50;  1 drivers
v0x2842850_0 .net "a", 0 0, L_0x29c2950;  alias, 1 drivers
v0x2842920_0 .net "b", 0 0, L_0x29c2ab0;  alias, 1 drivers
v0x28429e0_0 .net "carryin", 0 0, L_0x29c0340;  alias, 1 drivers
v0x2842af0_0 .net "carryout", 0 0, L_0x29c1180;  alias, 1 drivers
v0x2842bb0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2842c50_0 .net "res", 0 0, L_0x29c0cc0;  alias, 1 drivers
v0x2842d10_0 .net "xAorB", 0 0, L_0x29c0b10;  1 drivers
v0x2842e60_0 .net "xAorBandCin", 0 0, L_0x29c06b0;  1 drivers
S_0x2844540 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2844700 .param/l "i" 0 3 165, +C4<01111>;
S_0x28447c0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2844540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29c29f0/d .functor AND 1, L_0x29c53c0, L_0x29c5520, C4<1>, C4<1>;
L_0x29c29f0 .delay 1 (40,40,40) L_0x29c29f0/d;
L_0x29c2fe0/d .functor NAND 1, L_0x29c53c0, L_0x29c5520, C4<1>, C4<1>;
L_0x29c2fe0 .delay 1 (20,20,20) L_0x29c2fe0/d;
L_0x29c2220/d .functor OR 1, L_0x29c53c0, L_0x29c5520, C4<0>, C4<0>;
L_0x29c2220 .delay 1 (40,40,40) L_0x29c2220/d;
L_0x29c3260/d .functor NOR 1, L_0x29c53c0, L_0x29c5520, C4<0>, C4<0>;
L_0x29c3260 .delay 1 (20,20,20) L_0x29c3260/d;
L_0x29c3320/d .functor XOR 1, L_0x29c53c0, L_0x29c5520, C4<0>, C4<0>;
L_0x29c3320 .delay 1 (40,40,40) L_0x29c3320/d;
L_0x29c3d80/d .functor NOT 1, L_0x29b01b0, C4<0>, C4<0>, C4<0>;
L_0x29c3d80 .delay 1 (10,10,10) L_0x29c3d80/d;
L_0x29c3ee0/d .functor NOT 1, L_0x29c59d0, C4<0>, C4<0>, C4<0>;
L_0x29c3ee0 .delay 1 (10,10,10) L_0x29c3ee0/d;
L_0x29c3fa0/d .functor NOT 1, L_0x29c5a70, C4<0>, C4<0>, C4<0>;
L_0x29c3fa0 .delay 1 (10,10,10) L_0x29c3fa0/d;
L_0x29c4150/d .functor AND 1, L_0x29c36a0, L_0x29c3d80, L_0x29c3ee0, L_0x29c3fa0;
L_0x29c4150 .delay 1 (80,80,80) L_0x29c4150/d;
L_0x29c4300/d .functor AND 1, L_0x29c36a0, L_0x29b01b0, L_0x29c3ee0, L_0x29c3fa0;
L_0x29c4300 .delay 1 (80,80,80) L_0x29c4300/d;
L_0x29c4510/d .functor AND 1, L_0x29c3320, L_0x29c3d80, L_0x29c59d0, L_0x29c3fa0;
L_0x29c4510 .delay 1 (80,80,80) L_0x29c4510/d;
L_0x29c46f0/d .functor AND 1, L_0x29c36a0, L_0x29b01b0, L_0x29c59d0, L_0x29c3fa0;
L_0x29c46f0 .delay 1 (80,80,80) L_0x29c46f0/d;
L_0x29c48c0/d .functor AND 1, L_0x29c29f0, L_0x29c3d80, L_0x29c3ee0, L_0x29c5a70;
L_0x29c48c0 .delay 1 (80,80,80) L_0x29c48c0/d;
L_0x29c4aa0/d .functor AND 1, L_0x29c2fe0, L_0x29b01b0, L_0x29c3ee0, L_0x29c5a70;
L_0x29c4aa0 .delay 1 (80,80,80) L_0x29c4aa0/d;
L_0x29c4850/d .functor AND 1, L_0x29c3260, L_0x29c3d80, L_0x29c59d0, L_0x29c5a70;
L_0x29c4850 .delay 1 (80,80,80) L_0x29c4850/d;
L_0x29c4e30/d .functor AND 1, L_0x29c2220, L_0x29b01b0, L_0x29c59d0, L_0x29c5a70;
L_0x29c4e30 .delay 1 (80,80,80) L_0x29c4e30/d;
L_0x29c4fd0/0/0 .functor OR 1, L_0x29c4150, L_0x29c4300, L_0x29c4510, L_0x29c48c0;
L_0x29c4fd0/0/4 .functor OR 1, L_0x29c4aa0, L_0x29c4850, L_0x29c4e30, L_0x29c46f0;
L_0x29c4fd0/d .functor OR 1, L_0x29c4fd0/0/0, L_0x29c4fd0/0/4, C4<0>, C4<0>;
L_0x29c4fd0 .delay 1 (160,160,160) L_0x29c4fd0/d;
v0x28456c0_0 .net "a", 0 0, L_0x29c53c0;  1 drivers
v0x2845780_0 .net "addSub", 0 0, L_0x29c36a0;  1 drivers
v0x2845850_0 .net "andRes", 0 0, L_0x29c29f0;  1 drivers
v0x2845920_0 .net "b", 0 0, L_0x29c5520;  1 drivers
v0x28459f0_0 .net "carryIn", 0 0, L_0x29c3190;  1 drivers
v0x2845a90_0 .net "carryOut", 0 0, L_0x29c3b80;  1 drivers
v0x2845b60_0 .net "initialResult", 0 0, L_0x29c4fd0;  1 drivers
v0x2845c00_0 .net "isAdd", 0 0, L_0x29c4150;  1 drivers
v0x2845ca0_0 .net "isAnd", 0 0, L_0x29c48c0;  1 drivers
v0x2845dd0_0 .net "isNand", 0 0, L_0x29c4aa0;  1 drivers
v0x2845e70_0 .net "isNor", 0 0, L_0x29c4850;  1 drivers
v0x2845f10_0 .net "isOr", 0 0, L_0x29c4e30;  1 drivers
v0x2845fd0_0 .net "isSLT", 0 0, L_0x29c46f0;  1 drivers
v0x2846090_0 .net "isSub", 0 0, L_0x29c4300;  1 drivers
v0x2846150_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28461f0_0 .net "isXor", 0 0, L_0x29c4510;  1 drivers
v0x28462b0_0 .net "nandRes", 0 0, L_0x29c2fe0;  1 drivers
v0x2846460_0 .net "norRes", 0 0, L_0x29c3260;  1 drivers
v0x2846500_0 .net "orRes", 0 0, L_0x29c2220;  1 drivers
v0x28465a0_0 .net "s0", 0 0, L_0x29b01b0;  1 drivers
v0x2846640_0 .net "s0inv", 0 0, L_0x29c3d80;  1 drivers
v0x2846700_0 .net "s1", 0 0, L_0x29c59d0;  1 drivers
v0x28467c0_0 .net "s1inv", 0 0, L_0x29c3ee0;  1 drivers
v0x2846880_0 .net "s2", 0 0, L_0x29c5a70;  1 drivers
v0x2846940_0 .net "s2inv", 0 0, L_0x29c3fa0;  1 drivers
v0x2846a00_0 .net "xorRes", 0 0, L_0x29c3320;  1 drivers
S_0x2844ac0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x28447c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29c3480/d .functor XOR 1, L_0x29c5520, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29c3480 .delay 1 (40,40,40) L_0x29c3480/d;
L_0x29c34f0/d .functor XOR 1, L_0x29c53c0, L_0x29c3480, C4<0>, C4<0>;
L_0x29c34f0 .delay 1 (40,40,40) L_0x29c34f0/d;
L_0x29c36a0/d .functor XOR 1, L_0x29c34f0, L_0x29c3190, C4<0>, C4<0>;
L_0x29c36a0 .delay 1 (40,40,40) L_0x29c36a0/d;
L_0x29c38a0/d .functor AND 1, L_0x29c53c0, L_0x29c3480, C4<1>, C4<1>;
L_0x29c38a0 .delay 1 (40,40,40) L_0x29c38a0/d;
L_0x29c3b10/d .functor AND 1, L_0x29c34f0, L_0x29c3190, C4<1>, C4<1>;
L_0x29c3b10 .delay 1 (40,40,40) L_0x29c3b10/d;
L_0x29c3b80/d .functor OR 1, L_0x29c38a0, L_0x29c3b10, C4<0>, C4<0>;
L_0x29c3b80 .delay 1 (40,40,40) L_0x29c3b80/d;
v0x2844d50_0 .net "AandB", 0 0, L_0x29c38a0;  1 drivers
v0x2844e30_0 .net "BxorSub", 0 0, L_0x29c3480;  1 drivers
v0x2844ef0_0 .net "a", 0 0, L_0x29c53c0;  alias, 1 drivers
v0x2844fc0_0 .net "b", 0 0, L_0x29c5520;  alias, 1 drivers
v0x2845080_0 .net "carryin", 0 0, L_0x29c3190;  alias, 1 drivers
v0x2845190_0 .net "carryout", 0 0, L_0x29c3b80;  alias, 1 drivers
v0x2845250_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28452f0_0 .net "res", 0 0, L_0x29c36a0;  alias, 1 drivers
v0x28453b0_0 .net "xAorB", 0 0, L_0x29c34f0;  1 drivers
v0x2845500_0 .net "xAorBandCin", 0 0, L_0x29c3b10;  1 drivers
S_0x2846be0 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2833750 .param/l "i" 0 3 165, +C4<010000>;
S_0x2846f00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2846be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29c5460/d .functor AND 1, L_0x29c7f80, L_0x29c80e0, C4<1>, C4<1>;
L_0x29c5460 .delay 1 (40,40,40) L_0x29c5460/d;
L_0x29c5720/d .functor NAND 1, L_0x29c7f80, L_0x29c80e0, C4<1>, C4<1>;
L_0x29c5720 .delay 1 (20,20,20) L_0x29c5720/d;
L_0x29c5880/d .functor OR 1, L_0x29c7f80, L_0x29c80e0, C4<0>, C4<0>;
L_0x29c5880 .delay 1 (40,40,40) L_0x29c5880/d;
L_0x29c4c90/d .functor NOR 1, L_0x29c7f80, L_0x29c80e0, C4<0>, C4<0>;
L_0x29c4c90 .delay 1 (20,20,20) L_0x29c4c90/d;
L_0x29c5eb0/d .functor XOR 1, L_0x29c7f80, L_0x29c80e0, C4<0>, C4<0>;
L_0x29c5eb0 .delay 1 (40,40,40) L_0x29c5eb0/d;
L_0x29c6960/d .functor NOT 1, L_0x29c83c0, C4<0>, C4<0>, C4<0>;
L_0x29c6960 .delay 1 (10,10,10) L_0x29c6960/d;
L_0x2848690/d .functor NOT 1, L_0x29c5b10, C4<0>, C4<0>, C4<0>;
L_0x2848690 .delay 1 (10,10,10) L_0x2848690/d;
L_0x29c6b10/d .functor NOT 1, L_0x29c5bb0, C4<0>, C4<0>, C4<0>;
L_0x29c6b10 .delay 1 (10,10,10) L_0x29c6b10/d;
L_0x29c6cc0/d .functor AND 1, L_0x29c6280, L_0x29c6960, L_0x2848690, L_0x29c6b10;
L_0x29c6cc0 .delay 1 (80,80,80) L_0x29c6cc0/d;
L_0x29c6e70/d .functor AND 1, L_0x29c6280, L_0x29c83c0, L_0x2848690, L_0x29c6b10;
L_0x29c6e70 .delay 1 (80,80,80) L_0x29c6e70/d;
L_0x29c7080/d .functor AND 1, L_0x29c5eb0, L_0x29c6960, L_0x29c5b10, L_0x29c6b10;
L_0x29c7080 .delay 1 (80,80,80) L_0x29c7080/d;
L_0x29c7260/d .functor AND 1, L_0x29c6280, L_0x29c83c0, L_0x29c5b10, L_0x29c6b10;
L_0x29c7260 .delay 1 (80,80,80) L_0x29c7260/d;
L_0x29c7430/d .functor AND 1, L_0x29c5460, L_0x29c6960, L_0x2848690, L_0x29c5bb0;
L_0x29c7430 .delay 1 (80,80,80) L_0x29c7430/d;
L_0x29c7610/d .functor AND 1, L_0x29c5720, L_0x29c83c0, L_0x2848690, L_0x29c5bb0;
L_0x29c7610 .delay 1 (80,80,80) L_0x29c7610/d;
L_0x29c73c0/d .functor AND 1, L_0x29c4c90, L_0x29c6960, L_0x29c5b10, L_0x29c5bb0;
L_0x29c73c0 .delay 1 (80,80,80) L_0x29c73c0/d;
L_0x29c79f0/d .functor AND 1, L_0x29c5880, L_0x29c83c0, L_0x29c5b10, L_0x29c5bb0;
L_0x29c79f0 .delay 1 (80,80,80) L_0x29c79f0/d;
L_0x29c7b90/0/0 .functor OR 1, L_0x29c6cc0, L_0x29c6e70, L_0x29c7080, L_0x29c7430;
L_0x29c7b90/0/4 .functor OR 1, L_0x29c7610, L_0x29c73c0, L_0x29c79f0, L_0x29c7260;
L_0x29c7b90/d .functor OR 1, L_0x29c7b90/0/0, L_0x29c7b90/0/4, C4<0>, C4<0>;
L_0x29c7b90 .delay 1 (160,160,160) L_0x29c7b90/d;
v0x2847fc0_0 .net "a", 0 0, L_0x29c7f80;  1 drivers
v0x28480b0_0 .net "addSub", 0 0, L_0x29c6280;  1 drivers
v0x2848180_0 .net "andRes", 0 0, L_0x29c5460;  1 drivers
v0x2848250_0 .net "b", 0 0, L_0x29c80e0;  1 drivers
v0x2848320_0 .net "carryIn", 0 0, L_0x29c8290;  1 drivers
v0x28483c0_0 .net "carryOut", 0 0, L_0x29c6760;  1 drivers
v0x2848490_0 .net "initialResult", 0 0, L_0x29c7b90;  1 drivers
v0x2848530_0 .net "isAdd", 0 0, L_0x29c6cc0;  1 drivers
v0x28485d0_0 .net "isAnd", 0 0, L_0x29c7430;  1 drivers
v0x2848700_0 .net "isNand", 0 0, L_0x29c7610;  1 drivers
v0x28487a0_0 .net "isNor", 0 0, L_0x29c73c0;  1 drivers
v0x2848840_0 .net "isOr", 0 0, L_0x29c79f0;  1 drivers
v0x2848900_0 .net "isSLT", 0 0, L_0x29c7260;  1 drivers
v0x28489c0_0 .net "isSub", 0 0, L_0x29c6e70;  1 drivers
v0x2848a80_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2848b20_0 .net "isXor", 0 0, L_0x29c7080;  1 drivers
v0x2848be0_0 .net "nandRes", 0 0, L_0x29c5720;  1 drivers
v0x2848d90_0 .net "norRes", 0 0, L_0x29c4c90;  1 drivers
v0x2848e30_0 .net "orRes", 0 0, L_0x29c5880;  1 drivers
v0x2848ed0_0 .net "s0", 0 0, L_0x29c83c0;  1 drivers
v0x2848f70_0 .net "s0inv", 0 0, L_0x29c6960;  1 drivers
v0x2849030_0 .net "s1", 0 0, L_0x29c5b10;  1 drivers
v0x28490f0_0 .net "s1inv", 0 0, L_0x2848690;  1 drivers
v0x28491b0_0 .net "s2", 0 0, L_0x29c5bb0;  1 drivers
v0x2849270_0 .net "s2inv", 0 0, L_0x29c6b10;  1 drivers
v0x2849330_0 .net "xorRes", 0 0, L_0x29c5eb0;  1 drivers
S_0x2847200 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2846f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29c6010/d .functor XOR 1, L_0x29c80e0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29c6010 .delay 1 (40,40,40) L_0x29c6010/d;
L_0x29c60d0/d .functor XOR 1, L_0x29c7f80, L_0x29c6010, C4<0>, C4<0>;
L_0x29c60d0 .delay 1 (40,40,40) L_0x29c60d0/d;
L_0x29c6280/d .functor XOR 1, L_0x29c60d0, L_0x29c8290, C4<0>, C4<0>;
L_0x29c6280 .delay 1 (40,40,40) L_0x29c6280/d;
L_0x29c6480/d .functor AND 1, L_0x29c7f80, L_0x29c6010, C4<1>, C4<1>;
L_0x29c6480 .delay 1 (40,40,40) L_0x29c6480/d;
L_0x29c66f0/d .functor AND 1, L_0x29c60d0, L_0x29c8290, C4<1>, C4<1>;
L_0x29c66f0 .delay 1 (40,40,40) L_0x29c66f0/d;
L_0x29c6760/d .functor OR 1, L_0x29c6480, L_0x29c66f0, C4<0>, C4<0>;
L_0x29c6760 .delay 1 (40,40,40) L_0x29c6760/d;
v0x2847470_0 .net "AandB", 0 0, L_0x29c6480;  1 drivers
v0x2847550_0 .net "BxorSub", 0 0, L_0x29c6010;  1 drivers
v0x2847610_0 .net "a", 0 0, L_0x29c7f80;  alias, 1 drivers
v0x28476e0_0 .net "b", 0 0, L_0x29c80e0;  alias, 1 drivers
v0x28477a0_0 .net "carryin", 0 0, L_0x29c8290;  alias, 1 drivers
v0x28478b0_0 .net "carryout", 0 0, L_0x29c6760;  alias, 1 drivers
v0x2847970_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2834380_0 .net "res", 0 0, L_0x29c6280;  alias, 1 drivers
v0x2834440_0 .net "xAorB", 0 0, L_0x29c60d0;  1 drivers
v0x2847e20_0 .net "xAorBandCin", 0 0, L_0x29c66f0;  1 drivers
S_0x2849510 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28496d0 .param/l "i" 0 3 165, +C4<010001>;
S_0x2849790 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2849510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29c8020/d .functor AND 1, L_0x29caa90, L_0x29cabf0, C4<1>, C4<1>;
L_0x29c8020 .delay 1 (40,40,40) L_0x29c8020/d;
L_0x29c5cf0/d .functor NAND 1, L_0x29caa90, L_0x29cabf0, C4<1>, C4<1>;
L_0x29c5cf0 .delay 1 (20,20,20) L_0x29c5cf0/d;
L_0x29c87f0/d .functor OR 1, L_0x29caa90, L_0x29cabf0, C4<0>, C4<0>;
L_0x29c87f0 .delay 1 (40,40,40) L_0x29c87f0/d;
L_0x29c8980/d .functor NOR 1, L_0x29caa90, L_0x29cabf0, C4<0>, C4<0>;
L_0x29c8980 .delay 1 (20,20,20) L_0x29c8980/d;
L_0x29c8a40/d .functor XOR 1, L_0x29caa90, L_0x29cabf0, C4<0>, C4<0>;
L_0x29c8a40 .delay 1 (40,40,40) L_0x29c8a40/d;
L_0x29c94f0/d .functor NOT 1, L_0x29c84f0, C4<0>, C4<0>, C4<0>;
L_0x29c94f0 .delay 1 (10,10,10) L_0x29c94f0/d;
L_0x29c9650/d .functor NOT 1, L_0x29c8590, C4<0>, C4<0>, C4<0>;
L_0x29c9650 .delay 1 (10,10,10) L_0x29c9650/d;
L_0x29c9710/d .functor NOT 1, L_0x29c8630, C4<0>, C4<0>, C4<0>;
L_0x29c9710 .delay 1 (10,10,10) L_0x29c9710/d;
L_0x29c98c0/d .functor AND 1, L_0x29c8e10, L_0x29c94f0, L_0x29c9650, L_0x29c9710;
L_0x29c98c0 .delay 1 (80,80,80) L_0x29c98c0/d;
L_0x29c9a70/d .functor AND 1, L_0x29c8e10, L_0x29c84f0, L_0x29c9650, L_0x29c9710;
L_0x29c9a70 .delay 1 (80,80,80) L_0x29c9a70/d;
L_0x29c9c20/d .functor AND 1, L_0x29c8a40, L_0x29c94f0, L_0x29c8590, L_0x29c9710;
L_0x29c9c20 .delay 1 (80,80,80) L_0x29c9c20/d;
L_0x29c9e10/d .functor AND 1, L_0x29c8e10, L_0x29c84f0, L_0x29c8590, L_0x29c9710;
L_0x29c9e10 .delay 1 (80,80,80) L_0x29c9e10/d;
L_0x29c9f40/d .functor AND 1, L_0x29c8020, L_0x29c94f0, L_0x29c9650, L_0x29c8630;
L_0x29c9f40 .delay 1 (80,80,80) L_0x29c9f40/d;
L_0x29ca1a0/d .functor AND 1, L_0x29c5cf0, L_0x29c84f0, L_0x29c9650, L_0x29c8630;
L_0x29ca1a0 .delay 1 (80,80,80) L_0x29ca1a0/d;
L_0x29c9ed0/d .functor AND 1, L_0x29c8980, L_0x29c94f0, L_0x29c8590, L_0x29c8630;
L_0x29c9ed0 .delay 1 (80,80,80) L_0x29c9ed0/d;
L_0x29ca500/d .functor AND 1, L_0x29c87f0, L_0x29c84f0, L_0x29c8590, L_0x29c8630;
L_0x29ca500 .delay 1 (80,80,80) L_0x29ca500/d;
L_0x29ca6a0/0/0 .functor OR 1, L_0x29c98c0, L_0x29c9a70, L_0x29c9c20, L_0x29c9f40;
L_0x29ca6a0/0/4 .functor OR 1, L_0x29ca1a0, L_0x29c9ed0, L_0x29ca500, L_0x29c9e10;
L_0x29ca6a0/d .functor OR 1, L_0x29ca6a0/0/0, L_0x29ca6a0/0/4, C4<0>, C4<0>;
L_0x29ca6a0 .delay 1 (160,160,160) L_0x29ca6a0/d;
v0x284a690_0 .net "a", 0 0, L_0x29caa90;  1 drivers
v0x284a750_0 .net "addSub", 0 0, L_0x29c8e10;  1 drivers
v0x284a820_0 .net "andRes", 0 0, L_0x29c8020;  1 drivers
v0x284a8f0_0 .net "b", 0 0, L_0x29cabf0;  1 drivers
v0x284a9c0_0 .net "carryIn", 0 0, L_0x29c88b0;  1 drivers
v0x284aa60_0 .net "carryOut", 0 0, L_0x29c92f0;  1 drivers
v0x284ab30_0 .net "initialResult", 0 0, L_0x29ca6a0;  1 drivers
v0x284abd0_0 .net "isAdd", 0 0, L_0x29c98c0;  1 drivers
v0x284ac70_0 .net "isAnd", 0 0, L_0x29c9f40;  1 drivers
v0x284ada0_0 .net "isNand", 0 0, L_0x29ca1a0;  1 drivers
v0x284ae40_0 .net "isNor", 0 0, L_0x29c9ed0;  1 drivers
v0x284aee0_0 .net "isOr", 0 0, L_0x29ca500;  1 drivers
v0x284afa0_0 .net "isSLT", 0 0, L_0x29c9e10;  1 drivers
v0x284b060_0 .net "isSub", 0 0, L_0x29c9a70;  1 drivers
v0x284b120_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284b1c0_0 .net "isXor", 0 0, L_0x29c9c20;  1 drivers
v0x284b280_0 .net "nandRes", 0 0, L_0x29c5cf0;  1 drivers
v0x284b430_0 .net "norRes", 0 0, L_0x29c8980;  1 drivers
v0x284b4d0_0 .net "orRes", 0 0, L_0x29c87f0;  1 drivers
v0x284b570_0 .net "s0", 0 0, L_0x29c84f0;  1 drivers
v0x284b610_0 .net "s0inv", 0 0, L_0x29c94f0;  1 drivers
v0x284b6d0_0 .net "s1", 0 0, L_0x29c8590;  1 drivers
v0x284b790_0 .net "s1inv", 0 0, L_0x29c9650;  1 drivers
v0x284b850_0 .net "s2", 0 0, L_0x29c8630;  1 drivers
v0x284b910_0 .net "s2inv", 0 0, L_0x29c9710;  1 drivers
v0x284b9d0_0 .net "xorRes", 0 0, L_0x29c8a40;  1 drivers
S_0x2849a90 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2849790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29c8ba0/d .functor XOR 1, L_0x29cabf0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29c8ba0 .delay 1 (40,40,40) L_0x29c8ba0/d;
L_0x29c8c60/d .functor XOR 1, L_0x29caa90, L_0x29c8ba0, C4<0>, C4<0>;
L_0x29c8c60 .delay 1 (40,40,40) L_0x29c8c60/d;
L_0x29c8e10/d .functor XOR 1, L_0x29c8c60, L_0x29c88b0, C4<0>, C4<0>;
L_0x29c8e10 .delay 1 (40,40,40) L_0x29c8e10/d;
L_0x29c9010/d .functor AND 1, L_0x29caa90, L_0x29c8ba0, C4<1>, C4<1>;
L_0x29c9010 .delay 1 (40,40,40) L_0x29c9010/d;
L_0x29c9280/d .functor AND 1, L_0x29c8c60, L_0x29c88b0, C4<1>, C4<1>;
L_0x29c9280 .delay 1 (40,40,40) L_0x29c9280/d;
L_0x29c92f0/d .functor OR 1, L_0x29c9010, L_0x29c9280, C4<0>, C4<0>;
L_0x29c92f0 .delay 1 (40,40,40) L_0x29c92f0/d;
v0x2849d20_0 .net "AandB", 0 0, L_0x29c9010;  1 drivers
v0x2849e00_0 .net "BxorSub", 0 0, L_0x29c8ba0;  1 drivers
v0x2849ec0_0 .net "a", 0 0, L_0x29caa90;  alias, 1 drivers
v0x2849f90_0 .net "b", 0 0, L_0x29cabf0;  alias, 1 drivers
v0x284a050_0 .net "carryin", 0 0, L_0x29c88b0;  alias, 1 drivers
v0x284a160_0 .net "carryout", 0 0, L_0x29c92f0;  alias, 1 drivers
v0x284a220_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284a2c0_0 .net "res", 0 0, L_0x29c8e10;  alias, 1 drivers
v0x284a380_0 .net "xAorB", 0 0, L_0x29c8c60;  1 drivers
v0x284a4d0_0 .net "xAorBandCin", 0 0, L_0x29c9280;  1 drivers
S_0x284bbb0 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x284bd70 .param/l "i" 0 3 165, +C4<010010>;
S_0x284be30 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x284bbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29cab30/d .functor AND 1, L_0x29cd4c0, L_0x29cd620, C4<1>, C4<1>;
L_0x29cab30 .delay 1 (40,40,40) L_0x29cab30/d;
L_0x29cb110/d .functor NAND 1, L_0x29cd4c0, L_0x29cd620, C4<1>, C4<1>;
L_0x29cb110 .delay 1 (20,20,20) L_0x29cb110/d;
L_0x29cb270/d .functor OR 1, L_0x29cd4c0, L_0x29cd620, C4<0>, C4<0>;
L_0x29cb270 .delay 1 (40,40,40) L_0x29cb270/d;
L_0x29cb400/d .functor NOR 1, L_0x29cd4c0, L_0x29cd620, C4<0>, C4<0>;
L_0x29cb400 .delay 1 (20,20,20) L_0x29cb400/d;
L_0x29cb4c0/d .functor XOR 1, L_0x29cd4c0, L_0x29cd620, C4<0>, C4<0>;
L_0x29cb4c0 .delay 1 (40,40,40) L_0x29cb4c0/d;
L_0x29cbf20/d .functor NOT 1, L_0x29cae30, C4<0>, C4<0>, C4<0>;
L_0x29cbf20 .delay 1 (10,10,10) L_0x29cbf20/d;
L_0x29cc080/d .functor NOT 1, L_0x29caed0, C4<0>, C4<0>, C4<0>;
L_0x29cc080 .delay 1 (10,10,10) L_0x29cc080/d;
L_0x29cc140/d .functor NOT 1, L_0x29caf70, C4<0>, C4<0>, C4<0>;
L_0x29cc140 .delay 1 (10,10,10) L_0x29cc140/d;
L_0x29cc2f0/d .functor AND 1, L_0x29cb840, L_0x29cbf20, L_0x29cc080, L_0x29cc140;
L_0x29cc2f0 .delay 1 (80,80,80) L_0x29cc2f0/d;
L_0x29cc4a0/d .functor AND 1, L_0x29cb840, L_0x29cae30, L_0x29cc080, L_0x29cc140;
L_0x29cc4a0 .delay 1 (80,80,80) L_0x29cc4a0/d;
L_0x29cc650/d .functor AND 1, L_0x29cb4c0, L_0x29cbf20, L_0x29caed0, L_0x29cc140;
L_0x29cc650 .delay 1 (80,80,80) L_0x29cc650/d;
L_0x29cc840/d .functor AND 1, L_0x29cb840, L_0x29cae30, L_0x29caed0, L_0x29cc140;
L_0x29cc840 .delay 1 (80,80,80) L_0x29cc840/d;
L_0x29cc970/d .functor AND 1, L_0x29cab30, L_0x29cbf20, L_0x29cc080, L_0x29caf70;
L_0x29cc970 .delay 1 (80,80,80) L_0x29cc970/d;
L_0x29ccbd0/d .functor AND 1, L_0x29cb110, L_0x29cae30, L_0x29cc080, L_0x29caf70;
L_0x29ccbd0 .delay 1 (80,80,80) L_0x29ccbd0/d;
L_0x29cc900/d .functor AND 1, L_0x29cb400, L_0x29cbf20, L_0x29caed0, L_0x29caf70;
L_0x29cc900 .delay 1 (80,80,80) L_0x29cc900/d;
L_0x29ccf30/d .functor AND 1, L_0x29cb270, L_0x29cae30, L_0x29caed0, L_0x29caf70;
L_0x29ccf30 .delay 1 (80,80,80) L_0x29ccf30/d;
L_0x29cd0d0/0/0 .functor OR 1, L_0x29cc2f0, L_0x29cc4a0, L_0x29cc650, L_0x29cc970;
L_0x29cd0d0/0/4 .functor OR 1, L_0x29ccbd0, L_0x29cc900, L_0x29ccf30, L_0x29cc840;
L_0x29cd0d0/d .functor OR 1, L_0x29cd0d0/0/0, L_0x29cd0d0/0/4, C4<0>, C4<0>;
L_0x29cd0d0 .delay 1 (160,160,160) L_0x29cd0d0/d;
v0x284cd30_0 .net "a", 0 0, L_0x29cd4c0;  1 drivers
v0x284cdf0_0 .net "addSub", 0 0, L_0x29cb840;  1 drivers
v0x284cec0_0 .net "andRes", 0 0, L_0x29cab30;  1 drivers
v0x284cf90_0 .net "b", 0 0, L_0x29cd620;  1 drivers
v0x284d060_0 .net "carryIn", 0 0, L_0x29cb330;  1 drivers
v0x284d100_0 .net "carryOut", 0 0, L_0x29cbd20;  1 drivers
v0x284d1d0_0 .net "initialResult", 0 0, L_0x29cd0d0;  1 drivers
v0x284d270_0 .net "isAdd", 0 0, L_0x29cc2f0;  1 drivers
v0x284d310_0 .net "isAnd", 0 0, L_0x29cc970;  1 drivers
v0x284d440_0 .net "isNand", 0 0, L_0x29ccbd0;  1 drivers
v0x284d4e0_0 .net "isNor", 0 0, L_0x29cc900;  1 drivers
v0x284d580_0 .net "isOr", 0 0, L_0x29ccf30;  1 drivers
v0x284d640_0 .net "isSLT", 0 0, L_0x29cc840;  1 drivers
v0x284d700_0 .net "isSub", 0 0, L_0x29cc4a0;  1 drivers
v0x284d7c0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284d860_0 .net "isXor", 0 0, L_0x29cc650;  1 drivers
v0x284d920_0 .net "nandRes", 0 0, L_0x29cb110;  1 drivers
v0x284dad0_0 .net "norRes", 0 0, L_0x29cb400;  1 drivers
v0x284db70_0 .net "orRes", 0 0, L_0x29cb270;  1 drivers
v0x284dc10_0 .net "s0", 0 0, L_0x29cae30;  1 drivers
v0x284dcb0_0 .net "s0inv", 0 0, L_0x29cbf20;  1 drivers
v0x284dd70_0 .net "s1", 0 0, L_0x29caed0;  1 drivers
v0x284de30_0 .net "s1inv", 0 0, L_0x29cc080;  1 drivers
v0x284def0_0 .net "s2", 0 0, L_0x29caf70;  1 drivers
v0x284dfb0_0 .net "s2inv", 0 0, L_0x29cc140;  1 drivers
v0x284e070_0 .net "xorRes", 0 0, L_0x29cb4c0;  1 drivers
S_0x284c130 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x284be30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29cb620/d .functor XOR 1, L_0x29cd620, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29cb620 .delay 1 (40,40,40) L_0x29cb620/d;
L_0x29cb6e0/d .functor XOR 1, L_0x29cd4c0, L_0x29cb620, C4<0>, C4<0>;
L_0x29cb6e0 .delay 1 (40,40,40) L_0x29cb6e0/d;
L_0x29cb840/d .functor XOR 1, L_0x29cb6e0, L_0x29cb330, C4<0>, C4<0>;
L_0x29cb840 .delay 1 (40,40,40) L_0x29cb840/d;
L_0x29cba40/d .functor AND 1, L_0x29cd4c0, L_0x29cb620, C4<1>, C4<1>;
L_0x29cba40 .delay 1 (40,40,40) L_0x29cba40/d;
L_0x29cbcb0/d .functor AND 1, L_0x29cb6e0, L_0x29cb330, C4<1>, C4<1>;
L_0x29cbcb0 .delay 1 (40,40,40) L_0x29cbcb0/d;
L_0x29cbd20/d .functor OR 1, L_0x29cba40, L_0x29cbcb0, C4<0>, C4<0>;
L_0x29cbd20 .delay 1 (40,40,40) L_0x29cbd20/d;
v0x284c3c0_0 .net "AandB", 0 0, L_0x29cba40;  1 drivers
v0x284c4a0_0 .net "BxorSub", 0 0, L_0x29cb620;  1 drivers
v0x284c560_0 .net "a", 0 0, L_0x29cd4c0;  alias, 1 drivers
v0x284c630_0 .net "b", 0 0, L_0x29cd620;  alias, 1 drivers
v0x284c6f0_0 .net "carryin", 0 0, L_0x29cb330;  alias, 1 drivers
v0x284c800_0 .net "carryout", 0 0, L_0x29cbd20;  alias, 1 drivers
v0x284c8c0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284c960_0 .net "res", 0 0, L_0x29cb840;  alias, 1 drivers
v0x284ca20_0 .net "xAorB", 0 0, L_0x29cb6e0;  1 drivers
v0x284cb70_0 .net "xAorBandCin", 0 0, L_0x29cbcb0;  1 drivers
S_0x284e250 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x284e410 .param/l "i" 0 3 165, +C4<010011>;
S_0x284e4d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x284e250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29cd560/d .functor AND 1, L_0x29cff10, L_0x29d0070, C4<1>, C4<1>;
L_0x29cd560 .delay 1 (40,40,40) L_0x29cd560/d;
L_0x29cdb70/d .functor NAND 1, L_0x29cff10, L_0x29d0070, C4<1>, C4<1>;
L_0x29cdb70 .delay 1 (20,20,20) L_0x29cdb70/d;
L_0x29cdc30/d .functor OR 1, L_0x29cff10, L_0x29d0070, C4<0>, C4<0>;
L_0x29cdc30 .delay 1 (40,40,40) L_0x29cdc30/d;
L_0x29cde20/d .functor NOR 1, L_0x29cff10, L_0x29d0070, C4<0>, C4<0>;
L_0x29cde20 .delay 1 (20,20,20) L_0x29cde20/d;
L_0x29cdee0/d .functor XOR 1, L_0x29cff10, L_0x29d0070, C4<0>, C4<0>;
L_0x29cdee0 .delay 1 (40,40,40) L_0x29cdee0/d;
L_0x29ce970/d .functor NOT 1, L_0x29cd870, C4<0>, C4<0>, C4<0>;
L_0x29ce970 .delay 1 (10,10,10) L_0x29ce970/d;
L_0x29cead0/d .functor NOT 1, L_0x29cd910, C4<0>, C4<0>, C4<0>;
L_0x29cead0 .delay 1 (10,10,10) L_0x29cead0/d;
L_0x29ceb90/d .functor NOT 1, L_0x29cd9b0, C4<0>, C4<0>, C4<0>;
L_0x29ceb90 .delay 1 (10,10,10) L_0x29ceb90/d;
L_0x29ced40/d .functor AND 1, L_0x29ce2b0, L_0x29ce970, L_0x29cead0, L_0x29ceb90;
L_0x29ced40 .delay 1 (80,80,80) L_0x29ced40/d;
L_0x29ceef0/d .functor AND 1, L_0x29ce2b0, L_0x29cd870, L_0x29cead0, L_0x29ceb90;
L_0x29ceef0 .delay 1 (80,80,80) L_0x29ceef0/d;
L_0x29cf0a0/d .functor AND 1, L_0x29cdee0, L_0x29ce970, L_0x29cd910, L_0x29ceb90;
L_0x29cf0a0 .delay 1 (80,80,80) L_0x29cf0a0/d;
L_0x29cf290/d .functor AND 1, L_0x29ce2b0, L_0x29cd870, L_0x29cd910, L_0x29ceb90;
L_0x29cf290 .delay 1 (80,80,80) L_0x29cf290/d;
L_0x29cf3c0/d .functor AND 1, L_0x29cd560, L_0x29ce970, L_0x29cead0, L_0x29cd9b0;
L_0x29cf3c0 .delay 1 (80,80,80) L_0x29cf3c0/d;
L_0x29cf620/d .functor AND 1, L_0x29cdb70, L_0x29cd870, L_0x29cead0, L_0x29cd9b0;
L_0x29cf620 .delay 1 (80,80,80) L_0x29cf620/d;
L_0x29cf350/d .functor AND 1, L_0x29cde20, L_0x29ce970, L_0x29cd910, L_0x29cd9b0;
L_0x29cf350 .delay 1 (80,80,80) L_0x29cf350/d;
L_0x29cf980/d .functor AND 1, L_0x29cdc30, L_0x29cd870, L_0x29cd910, L_0x29cd9b0;
L_0x29cf980 .delay 1 (80,80,80) L_0x29cf980/d;
L_0x29cfb20/0/0 .functor OR 1, L_0x29ced40, L_0x29ceef0, L_0x29cf0a0, L_0x29cf3c0;
L_0x29cfb20/0/4 .functor OR 1, L_0x29cf620, L_0x29cf350, L_0x29cf980, L_0x29cf290;
L_0x29cfb20/d .functor OR 1, L_0x29cfb20/0/0, L_0x29cfb20/0/4, C4<0>, C4<0>;
L_0x29cfb20 .delay 1 (160,160,160) L_0x29cfb20/d;
v0x284f3d0_0 .net "a", 0 0, L_0x29cff10;  1 drivers
v0x284f490_0 .net "addSub", 0 0, L_0x29ce2b0;  1 drivers
v0x284f560_0 .net "andRes", 0 0, L_0x29cd560;  1 drivers
v0x284f630_0 .net "b", 0 0, L_0x29d0070;  1 drivers
v0x284f700_0 .net "carryIn", 0 0, L_0x29cd7d0;  1 drivers
v0x284f7a0_0 .net "carryOut", 0 0, L_0x29ce770;  1 drivers
v0x284f870_0 .net "initialResult", 0 0, L_0x29cfb20;  1 drivers
v0x284f910_0 .net "isAdd", 0 0, L_0x29ced40;  1 drivers
v0x284f9b0_0 .net "isAnd", 0 0, L_0x29cf3c0;  1 drivers
v0x284fae0_0 .net "isNand", 0 0, L_0x29cf620;  1 drivers
v0x284fb80_0 .net "isNor", 0 0, L_0x29cf350;  1 drivers
v0x284fc20_0 .net "isOr", 0 0, L_0x29cf980;  1 drivers
v0x284fce0_0 .net "isSLT", 0 0, L_0x29cf290;  1 drivers
v0x284fda0_0 .net "isSub", 0 0, L_0x29ceef0;  1 drivers
v0x284fe60_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284ff00_0 .net "isXor", 0 0, L_0x29cf0a0;  1 drivers
v0x284ffc0_0 .net "nandRes", 0 0, L_0x29cdb70;  1 drivers
v0x2850170_0 .net "norRes", 0 0, L_0x29cde20;  1 drivers
v0x2850210_0 .net "orRes", 0 0, L_0x29cdc30;  1 drivers
v0x28502b0_0 .net "s0", 0 0, L_0x29cd870;  1 drivers
v0x2850350_0 .net "s0inv", 0 0, L_0x29ce970;  1 drivers
v0x2850410_0 .net "s1", 0 0, L_0x29cd910;  1 drivers
v0x28504d0_0 .net "s1inv", 0 0, L_0x29cead0;  1 drivers
v0x2850590_0 .net "s2", 0 0, L_0x29cd9b0;  1 drivers
v0x2850650_0 .net "s2inv", 0 0, L_0x29ceb90;  1 drivers
v0x2850710_0 .net "xorRes", 0 0, L_0x29cdee0;  1 drivers
S_0x284e7d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x284e4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29ce040/d .functor XOR 1, L_0x29d0070, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29ce040 .delay 1 (40,40,40) L_0x29ce040/d;
L_0x29ce100/d .functor XOR 1, L_0x29cff10, L_0x29ce040, C4<0>, C4<0>;
L_0x29ce100 .delay 1 (40,40,40) L_0x29ce100/d;
L_0x29ce2b0/d .functor XOR 1, L_0x29ce100, L_0x29cd7d0, C4<0>, C4<0>;
L_0x29ce2b0 .delay 1 (40,40,40) L_0x29ce2b0/d;
L_0x29ce4b0/d .functor AND 1, L_0x29cff10, L_0x29ce040, C4<1>, C4<1>;
L_0x29ce4b0 .delay 1 (40,40,40) L_0x29ce4b0/d;
L_0x29cdca0/d .functor AND 1, L_0x29ce100, L_0x29cd7d0, C4<1>, C4<1>;
L_0x29cdca0 .delay 1 (40,40,40) L_0x29cdca0/d;
L_0x29ce770/d .functor OR 1, L_0x29ce4b0, L_0x29cdca0, C4<0>, C4<0>;
L_0x29ce770 .delay 1 (40,40,40) L_0x29ce770/d;
v0x284ea60_0 .net "AandB", 0 0, L_0x29ce4b0;  1 drivers
v0x284eb40_0 .net "BxorSub", 0 0, L_0x29ce040;  1 drivers
v0x284ec00_0 .net "a", 0 0, L_0x29cff10;  alias, 1 drivers
v0x284ecd0_0 .net "b", 0 0, L_0x29d0070;  alias, 1 drivers
v0x284ed90_0 .net "carryin", 0 0, L_0x29cd7d0;  alias, 1 drivers
v0x284eea0_0 .net "carryout", 0 0, L_0x29ce770;  alias, 1 drivers
v0x284ef60_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x284f000_0 .net "res", 0 0, L_0x29ce2b0;  alias, 1 drivers
v0x284f0c0_0 .net "xAorB", 0 0, L_0x29ce100;  1 drivers
v0x284f210_0 .net "xAorBandCin", 0 0, L_0x29cdca0;  1 drivers
S_0x28508f0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2850ab0 .param/l "i" 0 3 165, +C4<010100>;
S_0x2850b70 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x28508f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29cffb0/d .functor AND 1, L_0x29d29d0, L_0x29d2b30, C4<1>, C4<1>;
L_0x29cffb0 .delay 1 (40,40,40) L_0x29cffb0/d;
L_0x29d05f0/d .functor NAND 1, L_0x29d29d0, L_0x29d2b30, C4<1>, C4<1>;
L_0x29d05f0 .delay 1 (20,20,20) L_0x29d05f0/d;
L_0x29d06b0/d .functor OR 1, L_0x29d29d0, L_0x29d2b30, C4<0>, C4<0>;
L_0x29d06b0 .delay 1 (40,40,40) L_0x29d06b0/d;
L_0x29d08a0/d .functor NOR 1, L_0x29d29d0, L_0x29d2b30, C4<0>, C4<0>;
L_0x29d08a0 .delay 1 (20,20,20) L_0x29d08a0/d;
L_0x29d0960/d .functor XOR 1, L_0x29d29d0, L_0x29d2b30, C4<0>, C4<0>;
L_0x29d0960 .delay 1 (40,40,40) L_0x29d0960/d;
L_0x29d13a0/d .functor NOT 1, L_0x29d02c0, C4<0>, C4<0>, C4<0>;
L_0x29d13a0 .delay 1 (10,10,10) L_0x29d13a0/d;
L_0x29d1500/d .functor NOT 1, L_0x29d0360, C4<0>, C4<0>, C4<0>;
L_0x29d1500 .delay 1 (10,10,10) L_0x29d1500/d;
L_0x29d15c0/d .functor NOT 1, L_0x29d0400, C4<0>, C4<0>, C4<0>;
L_0x29d15c0 .delay 1 (10,10,10) L_0x29d15c0/d;
L_0x29d1770/d .functor AND 1, L_0x29d0ce0, L_0x29d13a0, L_0x29d1500, L_0x29d15c0;
L_0x29d1770 .delay 1 (80,80,80) L_0x29d1770/d;
L_0x29d1920/d .functor AND 1, L_0x29d0ce0, L_0x29d02c0, L_0x29d1500, L_0x29d15c0;
L_0x29d1920 .delay 1 (80,80,80) L_0x29d1920/d;
L_0x29d1ad0/d .functor AND 1, L_0x29d0960, L_0x29d13a0, L_0x29d0360, L_0x29d15c0;
L_0x29d1ad0 .delay 1 (80,80,80) L_0x29d1ad0/d;
L_0x29d1cc0/d .functor AND 1, L_0x29d0ce0, L_0x29d02c0, L_0x29d0360, L_0x29d15c0;
L_0x29d1cc0 .delay 1 (80,80,80) L_0x29d1cc0/d;
L_0x29d1df0/d .functor AND 1, L_0x29cffb0, L_0x29d13a0, L_0x29d1500, L_0x29d0400;
L_0x29d1df0 .delay 1 (80,80,80) L_0x29d1df0/d;
L_0x29d2080/d .functor AND 1, L_0x29d05f0, L_0x29d02c0, L_0x29d1500, L_0x29d0400;
L_0x29d2080 .delay 1 (80,80,80) L_0x29d2080/d;
L_0x29d1d80/d .functor AND 1, L_0x29d08a0, L_0x29d13a0, L_0x29d0360, L_0x29d0400;
L_0x29d1d80 .delay 1 (80,80,80) L_0x29d1d80/d;
L_0x29d2410/d .functor AND 1, L_0x29d06b0, L_0x29d02c0, L_0x29d0360, L_0x29d0400;
L_0x29d2410 .delay 1 (80,80,80) L_0x29d2410/d;
L_0x29d25e0/0/0 .functor OR 1, L_0x29d1770, L_0x29d1920, L_0x29d1ad0, L_0x29d1df0;
L_0x29d25e0/0/4 .functor OR 1, L_0x29d2080, L_0x29d1d80, L_0x29d2410, L_0x29d1cc0;
L_0x29d25e0/d .functor OR 1, L_0x29d25e0/0/0, L_0x29d25e0/0/4, C4<0>, C4<0>;
L_0x29d25e0 .delay 1 (160,160,160) L_0x29d25e0/d;
v0x2851a70_0 .net "a", 0 0, L_0x29d29d0;  1 drivers
v0x2851b30_0 .net "addSub", 0 0, L_0x29d0ce0;  1 drivers
v0x2851c00_0 .net "andRes", 0 0, L_0x29cffb0;  1 drivers
v0x2851cd0_0 .net "b", 0 0, L_0x29d2b30;  1 drivers
v0x2851da0_0 .net "carryIn", 0 0, L_0x29d0220;  1 drivers
v0x2851e40_0 .net "carryOut", 0 0, L_0x29d11a0;  1 drivers
v0x2851f10_0 .net "initialResult", 0 0, L_0x29d25e0;  1 drivers
v0x2851fb0_0 .net "isAdd", 0 0, L_0x29d1770;  1 drivers
v0x2852050_0 .net "isAnd", 0 0, L_0x29d1df0;  1 drivers
v0x2852180_0 .net "isNand", 0 0, L_0x29d2080;  1 drivers
v0x2852220_0 .net "isNor", 0 0, L_0x29d1d80;  1 drivers
v0x28522c0_0 .net "isOr", 0 0, L_0x29d2410;  1 drivers
v0x2852380_0 .net "isSLT", 0 0, L_0x29d1cc0;  1 drivers
v0x2852440_0 .net "isSub", 0 0, L_0x29d1920;  1 drivers
v0x2852500_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28525a0_0 .net "isXor", 0 0, L_0x29d1ad0;  1 drivers
v0x2852660_0 .net "nandRes", 0 0, L_0x29d05f0;  1 drivers
v0x2852810_0 .net "norRes", 0 0, L_0x29d08a0;  1 drivers
v0x28528b0_0 .net "orRes", 0 0, L_0x29d06b0;  1 drivers
v0x2852950_0 .net "s0", 0 0, L_0x29d02c0;  1 drivers
v0x28529f0_0 .net "s0inv", 0 0, L_0x29d13a0;  1 drivers
v0x2852ab0_0 .net "s1", 0 0, L_0x29d0360;  1 drivers
v0x2852b70_0 .net "s1inv", 0 0, L_0x29d1500;  1 drivers
v0x2852c30_0 .net "s2", 0 0, L_0x29d0400;  1 drivers
v0x2852cf0_0 .net "s2inv", 0 0, L_0x29d15c0;  1 drivers
v0x2852db0_0 .net "xorRes", 0 0, L_0x29d0960;  1 drivers
S_0x2850e70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2850b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29d0ac0/d .functor XOR 1, L_0x29d2b30, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29d0ac0 .delay 1 (40,40,40) L_0x29d0ac0/d;
L_0x29d0b80/d .functor XOR 1, L_0x29d29d0, L_0x29d0ac0, C4<0>, C4<0>;
L_0x29d0b80 .delay 1 (40,40,40) L_0x29d0b80/d;
L_0x29d0ce0/d .functor XOR 1, L_0x29d0b80, L_0x29d0220, C4<0>, C4<0>;
L_0x29d0ce0 .delay 1 (40,40,40) L_0x29d0ce0/d;
L_0x29d0ee0/d .functor AND 1, L_0x29d29d0, L_0x29d0ac0, C4<1>, C4<1>;
L_0x29d0ee0 .delay 1 (40,40,40) L_0x29d0ee0/d;
L_0x29d0720/d .functor AND 1, L_0x29d0b80, L_0x29d0220, C4<1>, C4<1>;
L_0x29d0720 .delay 1 (40,40,40) L_0x29d0720/d;
L_0x29d11a0/d .functor OR 1, L_0x29d0ee0, L_0x29d0720, C4<0>, C4<0>;
L_0x29d11a0 .delay 1 (40,40,40) L_0x29d11a0/d;
v0x2851100_0 .net "AandB", 0 0, L_0x29d0ee0;  1 drivers
v0x28511e0_0 .net "BxorSub", 0 0, L_0x29d0ac0;  1 drivers
v0x28512a0_0 .net "a", 0 0, L_0x29d29d0;  alias, 1 drivers
v0x2851370_0 .net "b", 0 0, L_0x29d2b30;  alias, 1 drivers
v0x2851430_0 .net "carryin", 0 0, L_0x29d0220;  alias, 1 drivers
v0x2851540_0 .net "carryout", 0 0, L_0x29d11a0;  alias, 1 drivers
v0x2851600_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28516a0_0 .net "res", 0 0, L_0x29d0ce0;  alias, 1 drivers
v0x2851760_0 .net "xAorB", 0 0, L_0x29d0b80;  1 drivers
v0x28518b0_0 .net "xAorBandCin", 0 0, L_0x29d0720;  1 drivers
S_0x2852f90 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2853150 .param/l "i" 0 3 165, +C4<010101>;
S_0x2853210 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2852f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29d2a70/d .functor AND 1, L_0x29d5800, L_0x29d5960, C4<1>, C4<1>;
L_0x29d2a70 .delay 1 (40,40,40) L_0x29d2a70/d;
L_0x29d04a0/d .functor NAND 1, L_0x29d5800, L_0x29d5960, C4<1>, C4<1>;
L_0x29d04a0 .delay 1 (20,20,20) L_0x29d04a0/d;
L_0x29d0560/d .functor OR 1, L_0x29d5800, L_0x29d5960, C4<0>, C4<0>;
L_0x29d0560 .delay 1 (40,40,40) L_0x29d0560/d;
L_0x29d2d70/d .functor NOR 1, L_0x29d5800, L_0x29d5960, C4<0>, C4<0>;
L_0x29d2d70 .delay 1 (20,20,20) L_0x29d2d70/d;
L_0x29d2ed0/d .functor XOR 1, L_0x29d5800, L_0x29d5960, C4<0>, C4<0>;
L_0x29d2ed0 .delay 1 (40,40,40) L_0x29d2ed0/d;
L_0x29d41e0/d .functor NOT 1, L_0x29d5bb0, C4<0>, C4<0>, C4<0>;
L_0x29d41e0 .delay 1 (10,10,10) L_0x29d41e0/d;
L_0x29d4340/d .functor NOT 1, L_0x29b5ae0, C4<0>, C4<0>, C4<0>;
L_0x29d4340 .delay 1 (10,10,10) L_0x29d4340/d;
L_0x29d4400/d .functor NOT 1, L_0x29b5b80, C4<0>, C4<0>, C4<0>;
L_0x29d4400 .delay 1 (10,10,10) L_0x29d4400/d;
L_0x29d45b0/d .functor AND 1, L_0x29d3b00, L_0x29d41e0, L_0x29d4340, L_0x29d4400;
L_0x29d45b0 .delay 1 (80,80,80) L_0x29d45b0/d;
L_0x29d4760/d .functor AND 1, L_0x29d3b00, L_0x29d5bb0, L_0x29d4340, L_0x29d4400;
L_0x29d4760 .delay 1 (80,80,80) L_0x29d4760/d;
L_0x29d4910/d .functor AND 1, L_0x29d2ed0, L_0x29d41e0, L_0x29b5ae0, L_0x29d4400;
L_0x29d4910 .delay 1 (80,80,80) L_0x29d4910/d;
L_0x29d4b00/d .functor AND 1, L_0x29d3b00, L_0x29d5bb0, L_0x29b5ae0, L_0x29d4400;
L_0x29d4b00 .delay 1 (80,80,80) L_0x29d4b00/d;
L_0x29d4c30/d .functor AND 1, L_0x29d2a70, L_0x29d41e0, L_0x29d4340, L_0x29b5b80;
L_0x29d4c30 .delay 1 (80,80,80) L_0x29d4c30/d;
L_0x29d4e90/d .functor AND 1, L_0x29d04a0, L_0x29d5bb0, L_0x29d4340, L_0x29b5b80;
L_0x29d4e90 .delay 1 (80,80,80) L_0x29d4e90/d;
L_0x29d4bc0/d .functor AND 1, L_0x29d2d70, L_0x29d41e0, L_0x29b5ae0, L_0x29b5b80;
L_0x29d4bc0 .delay 1 (80,80,80) L_0x29d4bc0/d;
L_0x29d5270/d .functor AND 1, L_0x29d0560, L_0x29d5bb0, L_0x29b5ae0, L_0x29b5b80;
L_0x29d5270 .delay 1 (80,80,80) L_0x29d5270/d;
L_0x29d5410/0/0 .functor OR 1, L_0x29d45b0, L_0x29d4760, L_0x29d4910, L_0x29d4c30;
L_0x29d5410/0/4 .functor OR 1, L_0x29d4e90, L_0x29d4bc0, L_0x29d5270, L_0x29d4b00;
L_0x29d5410/d .functor OR 1, L_0x29d5410/0/0, L_0x29d5410/0/4, C4<0>, C4<0>;
L_0x29d5410 .delay 1 (160,160,160) L_0x29d5410/d;
v0x2854110_0 .net "a", 0 0, L_0x29d5800;  1 drivers
v0x28541d0_0 .net "addSub", 0 0, L_0x29d3b00;  1 drivers
v0x28542a0_0 .net "andRes", 0 0, L_0x29d2a70;  1 drivers
v0x2854370_0 .net "b", 0 0, L_0x29d5960;  1 drivers
v0x2854440_0 .net "carryIn", 0 0, L_0x29d5b10;  1 drivers
v0x28544e0_0 .net "carryOut", 0 0, L_0x29d3fe0;  1 drivers
v0x28545b0_0 .net "initialResult", 0 0, L_0x29d5410;  1 drivers
v0x2854650_0 .net "isAdd", 0 0, L_0x29d45b0;  1 drivers
v0x28546f0_0 .net "isAnd", 0 0, L_0x29d4c30;  1 drivers
v0x2854820_0 .net "isNand", 0 0, L_0x29d4e90;  1 drivers
v0x28548c0_0 .net "isNor", 0 0, L_0x29d4bc0;  1 drivers
v0x2854960_0 .net "isOr", 0 0, L_0x29d5270;  1 drivers
v0x2854a20_0 .net "isSLT", 0 0, L_0x29d4b00;  1 drivers
v0x2854ae0_0 .net "isSub", 0 0, L_0x29d4760;  1 drivers
v0x2854ba0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2854c40_0 .net "isXor", 0 0, L_0x29d4910;  1 drivers
v0x2854d00_0 .net "nandRes", 0 0, L_0x29d04a0;  1 drivers
v0x2854eb0_0 .net "norRes", 0 0, L_0x29d2d70;  1 drivers
v0x2854f50_0 .net "orRes", 0 0, L_0x29d0560;  1 drivers
v0x2854ff0_0 .net "s0", 0 0, L_0x29d5bb0;  1 drivers
v0x2855090_0 .net "s0inv", 0 0, L_0x29d41e0;  1 drivers
v0x2855150_0 .net "s1", 0 0, L_0x29b5ae0;  1 drivers
v0x2855210_0 .net "s1inv", 0 0, L_0x29d4340;  1 drivers
v0x28552d0_0 .net "s2", 0 0, L_0x29b5b80;  1 drivers
v0x2855390_0 .net "s2inv", 0 0, L_0x29d4400;  1 drivers
v0x2855450_0 .net "xorRes", 0 0, L_0x29d2ed0;  1 drivers
S_0x2853510 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2853210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29d38e0/d .functor XOR 1, L_0x29d5960, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29d38e0 .delay 1 (40,40,40) L_0x29d38e0/d;
L_0x29d39a0/d .functor XOR 1, L_0x29d5800, L_0x29d38e0, C4<0>, C4<0>;
L_0x29d39a0 .delay 1 (40,40,40) L_0x29d39a0/d;
L_0x29d3b00/d .functor XOR 1, L_0x29d39a0, L_0x29d5b10, C4<0>, C4<0>;
L_0x29d3b00 .delay 1 (40,40,40) L_0x29d3b00/d;
L_0x29d3d00/d .functor AND 1, L_0x29d5800, L_0x29d38e0, C4<1>, C4<1>;
L_0x29d3d00 .delay 1 (40,40,40) L_0x29d3d00/d;
L_0x29d3f70/d .functor AND 1, L_0x29d39a0, L_0x29d5b10, C4<1>, C4<1>;
L_0x29d3f70 .delay 1 (40,40,40) L_0x29d3f70/d;
L_0x29d3fe0/d .functor OR 1, L_0x29d3d00, L_0x29d3f70, C4<0>, C4<0>;
L_0x29d3fe0 .delay 1 (40,40,40) L_0x29d3fe0/d;
v0x28537a0_0 .net "AandB", 0 0, L_0x29d3d00;  1 drivers
v0x2853880_0 .net "BxorSub", 0 0, L_0x29d38e0;  1 drivers
v0x2853940_0 .net "a", 0 0, L_0x29d5800;  alias, 1 drivers
v0x2853a10_0 .net "b", 0 0, L_0x29d5960;  alias, 1 drivers
v0x2853ad0_0 .net "carryin", 0 0, L_0x29d5b10;  alias, 1 drivers
v0x2853be0_0 .net "carryout", 0 0, L_0x29d3fe0;  alias, 1 drivers
v0x2853ca0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2853d40_0 .net "res", 0 0, L_0x29d3b00;  alias, 1 drivers
v0x2853e00_0 .net "xAorB", 0 0, L_0x29d39a0;  1 drivers
v0x2853f50_0 .net "xAorBandCin", 0 0, L_0x29d3f70;  1 drivers
S_0x2855630 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28557f0 .param/l "i" 0 3 165, +C4<010110>;
S_0x28558b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2855630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29d58a0/d .functor AND 1, L_0x29d8200, L_0x29d8360, C4<1>, C4<1>;
L_0x29d58a0 .delay 1 (40,40,40) L_0x29d58a0/d;
L_0x29d5080/d .functor NAND 1, L_0x29d8200, L_0x29d8360, C4<1>, C4<1>;
L_0x29d5080 .delay 1 (20,20,20) L_0x29d5080/d;
L_0x29b5e70/d .functor OR 1, L_0x29d8200, L_0x29d8360, C4<0>, C4<0>;
L_0x29b5e70 .delay 1 (40,40,40) L_0x29b5e70/d;
L_0x29b5d50/d .functor NOR 1, L_0x29d8200, L_0x29d8360, C4<0>, C4<0>;
L_0x29b5d50 .delay 1 (20,20,20) L_0x29b5d50/d;
L_0x29d6160/d .functor XOR 1, L_0x29d8200, L_0x29d8360, C4<0>, C4<0>;
L_0x29d6160 .delay 1 (40,40,40) L_0x29d6160/d;
L_0x29d6bc0/d .functor NOT 1, L_0x29d8640, C4<0>, C4<0>, C4<0>;
L_0x29d6bc0 .delay 1 (10,10,10) L_0x29d6bc0/d;
L_0x29d6d20/d .functor NOT 1, L_0x29d5c50, C4<0>, C4<0>, C4<0>;
L_0x29d6d20 .delay 1 (10,10,10) L_0x29d6d20/d;
L_0x29d6de0/d .functor NOT 1, L_0x29d5cf0, C4<0>, C4<0>, C4<0>;
L_0x29d6de0 .delay 1 (10,10,10) L_0x29d6de0/d;
L_0x29d6f90/d .functor AND 1, L_0x29d64e0, L_0x29d6bc0, L_0x29d6d20, L_0x29d6de0;
L_0x29d6f90 .delay 1 (80,80,80) L_0x29d6f90/d;
L_0x29d7140/d .functor AND 1, L_0x29d64e0, L_0x29d8640, L_0x29d6d20, L_0x29d6de0;
L_0x29d7140 .delay 1 (80,80,80) L_0x29d7140/d;
L_0x29d7350/d .functor AND 1, L_0x29d6160, L_0x29d6bc0, L_0x29d5c50, L_0x29d6de0;
L_0x29d7350 .delay 1 (80,80,80) L_0x29d7350/d;
L_0x29d7530/d .functor AND 1, L_0x29d64e0, L_0x29d8640, L_0x29d5c50, L_0x29d6de0;
L_0x29d7530 .delay 1 (80,80,80) L_0x29d7530/d;
L_0x29d7700/d .functor AND 1, L_0x29d58a0, L_0x29d6bc0, L_0x29d6d20, L_0x29d5cf0;
L_0x29d7700 .delay 1 (80,80,80) L_0x29d7700/d;
L_0x29d78e0/d .functor AND 1, L_0x29d5080, L_0x29d8640, L_0x29d6d20, L_0x29d5cf0;
L_0x29d78e0 .delay 1 (80,80,80) L_0x29d78e0/d;
L_0x29d7690/d .functor AND 1, L_0x29b5d50, L_0x29d6bc0, L_0x29d5c50, L_0x29d5cf0;
L_0x29d7690 .delay 1 (80,80,80) L_0x29d7690/d;
L_0x29d7c70/d .functor AND 1, L_0x29b5e70, L_0x29d8640, L_0x29d5c50, L_0x29d5cf0;
L_0x29d7c70 .delay 1 (80,80,80) L_0x29d7c70/d;
L_0x29d7e10/0/0 .functor OR 1, L_0x29d6f90, L_0x29d7140, L_0x29d7350, L_0x29d7700;
L_0x29d7e10/0/4 .functor OR 1, L_0x29d78e0, L_0x29d7690, L_0x29d7c70, L_0x29d7530;
L_0x29d7e10/d .functor OR 1, L_0x29d7e10/0/0, L_0x29d7e10/0/4, C4<0>, C4<0>;
L_0x29d7e10 .delay 1 (160,160,160) L_0x29d7e10/d;
v0x28567b0_0 .net "a", 0 0, L_0x29d8200;  1 drivers
v0x2856870_0 .net "addSub", 0 0, L_0x29d64e0;  1 drivers
v0x2856940_0 .net "andRes", 0 0, L_0x29d58a0;  1 drivers
v0x2856a10_0 .net "b", 0 0, L_0x29d8360;  1 drivers
v0x2856ae0_0 .net "carryIn", 0 0, L_0x29d8510;  1 drivers
v0x2856b80_0 .net "carryOut", 0 0, L_0x29d69c0;  1 drivers
v0x2856c50_0 .net "initialResult", 0 0, L_0x29d7e10;  1 drivers
v0x2856cf0_0 .net "isAdd", 0 0, L_0x29d6f90;  1 drivers
v0x2856d90_0 .net "isAnd", 0 0, L_0x29d7700;  1 drivers
v0x2876e00_0 .net "isNand", 0 0, L_0x29d78e0;  1 drivers
v0x2876ec0_0 .net "isNor", 0 0, L_0x29d7690;  1 drivers
v0x2876f80_0 .net "isOr", 0 0, L_0x29d7c70;  1 drivers
v0x2877040_0 .net "isSLT", 0 0, L_0x29d7530;  1 drivers
v0x2877100_0 .net "isSub", 0 0, L_0x29d7140;  1 drivers
v0x28771c0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2877260_0 .net "isXor", 0 0, L_0x29d7350;  1 drivers
v0x2877320_0 .net "nandRes", 0 0, L_0x29d5080;  1 drivers
v0x28774d0_0 .net "norRes", 0 0, L_0x29b5d50;  1 drivers
v0x2877570_0 .net "orRes", 0 0, L_0x29b5e70;  1 drivers
v0x2877610_0 .net "s0", 0 0, L_0x29d8640;  1 drivers
v0x28776b0_0 .net "s0inv", 0 0, L_0x29d6bc0;  1 drivers
v0x2877770_0 .net "s1", 0 0, L_0x29d5c50;  1 drivers
v0x2877830_0 .net "s1inv", 0 0, L_0x29d6d20;  1 drivers
v0x28778f0_0 .net "s2", 0 0, L_0x29d5cf0;  1 drivers
v0x28779b0_0 .net "s2inv", 0 0, L_0x29d6de0;  1 drivers
v0x2877a70_0 .net "xorRes", 0 0, L_0x29d6160;  1 drivers
S_0x2855bb0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x28558b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29d62c0/d .functor XOR 1, L_0x29d8360, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29d62c0 .delay 1 (40,40,40) L_0x29d62c0/d;
L_0x29d6380/d .functor XOR 1, L_0x29d8200, L_0x29d62c0, C4<0>, C4<0>;
L_0x29d6380 .delay 1 (40,40,40) L_0x29d6380/d;
L_0x29d64e0/d .functor XOR 1, L_0x29d6380, L_0x29d8510, C4<0>, C4<0>;
L_0x29d64e0 .delay 1 (40,40,40) L_0x29d64e0/d;
L_0x29d66e0/d .functor AND 1, L_0x29d8200, L_0x29d62c0, C4<1>, C4<1>;
L_0x29d66e0 .delay 1 (40,40,40) L_0x29d66e0/d;
L_0x29d6950/d .functor AND 1, L_0x29d6380, L_0x29d8510, C4<1>, C4<1>;
L_0x29d6950 .delay 1 (40,40,40) L_0x29d6950/d;
L_0x29d69c0/d .functor OR 1, L_0x29d66e0, L_0x29d6950, C4<0>, C4<0>;
L_0x29d69c0 .delay 1 (40,40,40) L_0x29d69c0/d;
v0x2855e40_0 .net "AandB", 0 0, L_0x29d66e0;  1 drivers
v0x2855f20_0 .net "BxorSub", 0 0, L_0x29d62c0;  1 drivers
v0x2855fe0_0 .net "a", 0 0, L_0x29d8200;  alias, 1 drivers
v0x28560b0_0 .net "b", 0 0, L_0x29d8360;  alias, 1 drivers
v0x2856170_0 .net "carryin", 0 0, L_0x29d8510;  alias, 1 drivers
v0x2856280_0 .net "carryout", 0 0, L_0x29d69c0;  alias, 1 drivers
v0x2856340_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28563e0_0 .net "res", 0 0, L_0x29d64e0;  alias, 1 drivers
v0x28564a0_0 .net "xAorB", 0 0, L_0x29d6380;  1 drivers
v0x28565f0_0 .net "xAorBandCin", 0 0, L_0x29d6950;  1 drivers
S_0x2877ca0 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2877e60 .param/l "i" 0 3 165, +C4<010111>;
S_0x2877f20 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2877ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29d82a0/d .functor AND 1, L_0x29dac50, L_0x29dadb0, C4<1>, C4<1>;
L_0x29d82a0 .delay 1 (40,40,40) L_0x29d82a0/d;
L_0x29d7ad0/d .functor NAND 1, L_0x29dac50, L_0x29dadb0, C4<1>, C4<1>;
L_0x29d7ad0 .delay 1 (20,20,20) L_0x29d7ad0/d;
L_0x29d5e80/d .functor OR 1, L_0x29dac50, L_0x29dadb0, C4<0>, C4<0>;
L_0x29d5e80 .delay 1 (40,40,40) L_0x29d5e80/d;
L_0x29d6020/d .functor NOR 1, L_0x29dac50, L_0x29dadb0, C4<0>, C4<0>;
L_0x29d6020 .delay 1 (20,20,20) L_0x29d6020/d;
L_0x29d8bd0/d .functor XOR 1, L_0x29dac50, L_0x29dadb0, C4<0>, C4<0>;
L_0x29d8bd0 .delay 1 (40,40,40) L_0x29d8bd0/d;
L_0x29d9680/d .functor NOT 1, L_0x29db090, C4<0>, C4<0>, C4<0>;
L_0x29d9680 .delay 1 (10,10,10) L_0x29d9680/d;
L_0x2879500/d .functor NOT 1, L_0x29d86e0, C4<0>, C4<0>, C4<0>;
L_0x2879500 .delay 1 (10,10,10) L_0x2879500/d;
L_0x29d9830/d .functor NOT 1, L_0x29d8780, C4<0>, C4<0>, C4<0>;
L_0x29d9830 .delay 1 (10,10,10) L_0x29d9830/d;
L_0x29d99e0/d .functor AND 1, L_0x29d8fa0, L_0x29d9680, L_0x2879500, L_0x29d9830;
L_0x29d99e0 .delay 1 (80,80,80) L_0x29d99e0/d;
L_0x29d9b90/d .functor AND 1, L_0x29d8fa0, L_0x29db090, L_0x2879500, L_0x29d9830;
L_0x29d9b90 .delay 1 (80,80,80) L_0x29d9b90/d;
L_0x29d9da0/d .functor AND 1, L_0x29d8bd0, L_0x29d9680, L_0x29d86e0, L_0x29d9830;
L_0x29d9da0 .delay 1 (80,80,80) L_0x29d9da0/d;
L_0x29d9f80/d .functor AND 1, L_0x29d8fa0, L_0x29db090, L_0x29d86e0, L_0x29d9830;
L_0x29d9f80 .delay 1 (80,80,80) L_0x29d9f80/d;
L_0x29da150/d .functor AND 1, L_0x29d82a0, L_0x29d9680, L_0x2879500, L_0x29d8780;
L_0x29da150 .delay 1 (80,80,80) L_0x29da150/d;
L_0x29da330/d .functor AND 1, L_0x29d7ad0, L_0x29db090, L_0x2879500, L_0x29d8780;
L_0x29da330 .delay 1 (80,80,80) L_0x29da330/d;
L_0x29da0e0/d .functor AND 1, L_0x29d6020, L_0x29d9680, L_0x29d86e0, L_0x29d8780;
L_0x29da0e0 .delay 1 (80,80,80) L_0x29da0e0/d;
L_0x29da6c0/d .functor AND 1, L_0x29d5e80, L_0x29db090, L_0x29d86e0, L_0x29d8780;
L_0x29da6c0 .delay 1 (80,80,80) L_0x29da6c0/d;
L_0x29da860/0/0 .functor OR 1, L_0x29d99e0, L_0x29d9b90, L_0x29d9da0, L_0x29da150;
L_0x29da860/0/4 .functor OR 1, L_0x29da330, L_0x29da0e0, L_0x29da6c0, L_0x29d9f80;
L_0x29da860/d .functor OR 1, L_0x29da860/0/0, L_0x29da860/0/4, C4<0>, C4<0>;
L_0x29da860 .delay 1 (160,160,160) L_0x29da860/d;
v0x2878e60_0 .net "a", 0 0, L_0x29dac50;  1 drivers
v0x2878f20_0 .net "addSub", 0 0, L_0x29d8fa0;  1 drivers
v0x2878ff0_0 .net "andRes", 0 0, L_0x29d82a0;  1 drivers
v0x28790c0_0 .net "b", 0 0, L_0x29dadb0;  1 drivers
v0x2879190_0 .net "carryIn", 0 0, L_0x29daf60;  1 drivers
v0x2879230_0 .net "carryOut", 0 0, L_0x29d9480;  1 drivers
v0x2879300_0 .net "initialResult", 0 0, L_0x29da860;  1 drivers
v0x28793a0_0 .net "isAdd", 0 0, L_0x29d99e0;  1 drivers
v0x2879440_0 .net "isAnd", 0 0, L_0x29da150;  1 drivers
v0x2879570_0 .net "isNand", 0 0, L_0x29da330;  1 drivers
v0x2879610_0 .net "isNor", 0 0, L_0x29da0e0;  1 drivers
v0x28796b0_0 .net "isOr", 0 0, L_0x29da6c0;  1 drivers
v0x2879770_0 .net "isSLT", 0 0, L_0x29d9f80;  1 drivers
v0x2879830_0 .net "isSub", 0 0, L_0x29d9b90;  1 drivers
v0x28798f0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2879990_0 .net "isXor", 0 0, L_0x29d9da0;  1 drivers
v0x2879a50_0 .net "nandRes", 0 0, L_0x29d7ad0;  1 drivers
v0x2879c00_0 .net "norRes", 0 0, L_0x29d6020;  1 drivers
v0x2879ca0_0 .net "orRes", 0 0, L_0x29d5e80;  1 drivers
v0x2879d40_0 .net "s0", 0 0, L_0x29db090;  1 drivers
v0x2879de0_0 .net "s0inv", 0 0, L_0x29d9680;  1 drivers
v0x2879ea0_0 .net "s1", 0 0, L_0x29d86e0;  1 drivers
v0x2879f60_0 .net "s1inv", 0 0, L_0x2879500;  1 drivers
v0x287a020_0 .net "s2", 0 0, L_0x29d8780;  1 drivers
v0x287a0e0_0 .net "s2inv", 0 0, L_0x29d9830;  1 drivers
v0x287a1a0_0 .net "xorRes", 0 0, L_0x29d8bd0;  1 drivers
S_0x2878220 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2877f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29d8d30/d .functor XOR 1, L_0x29dadb0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29d8d30 .delay 1 (40,40,40) L_0x29d8d30/d;
L_0x29d8df0/d .functor XOR 1, L_0x29dac50, L_0x29d8d30, C4<0>, C4<0>;
L_0x29d8df0 .delay 1 (40,40,40) L_0x29d8df0/d;
L_0x29d8fa0/d .functor XOR 1, L_0x29d8df0, L_0x29daf60, C4<0>, C4<0>;
L_0x29d8fa0 .delay 1 (40,40,40) L_0x29d8fa0/d;
L_0x29d91a0/d .functor AND 1, L_0x29dac50, L_0x29d8d30, C4<1>, C4<1>;
L_0x29d91a0 .delay 1 (40,40,40) L_0x29d91a0/d;
L_0x29d9410/d .functor AND 1, L_0x29d8df0, L_0x29daf60, C4<1>, C4<1>;
L_0x29d9410 .delay 1 (40,40,40) L_0x29d9410/d;
L_0x29d9480/d .functor OR 1, L_0x29d91a0, L_0x29d9410, C4<0>, C4<0>;
L_0x29d9480 .delay 1 (40,40,40) L_0x29d9480/d;
v0x28784f0_0 .net "AandB", 0 0, L_0x29d91a0;  1 drivers
v0x28785d0_0 .net "BxorSub", 0 0, L_0x29d8d30;  1 drivers
v0x2878690_0 .net "a", 0 0, L_0x29dac50;  alias, 1 drivers
v0x2878760_0 .net "b", 0 0, L_0x29dadb0;  alias, 1 drivers
v0x2878820_0 .net "carryin", 0 0, L_0x29daf60;  alias, 1 drivers
v0x2878930_0 .net "carryout", 0 0, L_0x29d9480;  alias, 1 drivers
v0x28789f0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2878a90_0 .net "res", 0 0, L_0x29d8fa0;  alias, 1 drivers
v0x2878b50_0 .net "xAorB", 0 0, L_0x29d8df0;  1 drivers
v0x2878ca0_0 .net "xAorBandCin", 0 0, L_0x29d9410;  1 drivers
S_0x287a380 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x287a540 .param/l "i" 0 3 165, +C4<011000>;
S_0x287a600 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x287a380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29dacf0/d .functor AND 1, L_0x29dd6d0, L_0x29dd830, C4<1>, C4<1>;
L_0x29dacf0 .delay 1 (40,40,40) L_0x29dacf0/d;
L_0x29da520/d .functor NAND 1, L_0x29dd6d0, L_0x29dd830, C4<1>, C4<1>;
L_0x29da520 .delay 1 (20,20,20) L_0x29da520/d;
L_0x29d8910/d .functor OR 1, L_0x29dd6d0, L_0x29dd830, C4<0>, C4<0>;
L_0x29d8910 .delay 1 (40,40,40) L_0x29d8910/d;
L_0x29d8ab0/d .functor NOR 1, L_0x29dd6d0, L_0x29dd830, C4<0>, C4<0>;
L_0x29d8ab0 .delay 1 (20,20,20) L_0x29d8ab0/d;
L_0x29db650/d .functor XOR 1, L_0x29dd6d0, L_0x29dd830, C4<0>, C4<0>;
L_0x29db650 .delay 1 (40,40,40) L_0x29db650/d;
L_0x29dc100/d .functor NOT 1, L_0x29ddb10, C4<0>, C4<0>, C4<0>;
L_0x29dc100 .delay 1 (10,10,10) L_0x29dc100/d;
L_0x287bba0/d .functor NOT 1, L_0x29db130, C4<0>, C4<0>, C4<0>;
L_0x287bba0 .delay 1 (10,10,10) L_0x287bba0/d;
L_0x29dc2b0/d .functor NOT 1, L_0x29db1d0, C4<0>, C4<0>, C4<0>;
L_0x29dc2b0 .delay 1 (10,10,10) L_0x29dc2b0/d;
L_0x29dc460/d .functor AND 1, L_0x29dba20, L_0x29dc100, L_0x287bba0, L_0x29dc2b0;
L_0x29dc460 .delay 1 (80,80,80) L_0x29dc460/d;
L_0x29dc610/d .functor AND 1, L_0x29dba20, L_0x29ddb10, L_0x287bba0, L_0x29dc2b0;
L_0x29dc610 .delay 1 (80,80,80) L_0x29dc610/d;
L_0x29dc820/d .functor AND 1, L_0x29db650, L_0x29dc100, L_0x29db130, L_0x29dc2b0;
L_0x29dc820 .delay 1 (80,80,80) L_0x29dc820/d;
L_0x29dca00/d .functor AND 1, L_0x29dba20, L_0x29ddb10, L_0x29db130, L_0x29dc2b0;
L_0x29dca00 .delay 1 (80,80,80) L_0x29dca00/d;
L_0x29dcbd0/d .functor AND 1, L_0x29dacf0, L_0x29dc100, L_0x287bba0, L_0x29db1d0;
L_0x29dcbd0 .delay 1 (80,80,80) L_0x29dcbd0/d;
L_0x29dcdb0/d .functor AND 1, L_0x29da520, L_0x29ddb10, L_0x287bba0, L_0x29db1d0;
L_0x29dcdb0 .delay 1 (80,80,80) L_0x29dcdb0/d;
L_0x29dcb60/d .functor AND 1, L_0x29d8ab0, L_0x29dc100, L_0x29db130, L_0x29db1d0;
L_0x29dcb60 .delay 1 (80,80,80) L_0x29dcb60/d;
L_0x29dd140/d .functor AND 1, L_0x29d8910, L_0x29ddb10, L_0x29db130, L_0x29db1d0;
L_0x29dd140 .delay 1 (80,80,80) L_0x29dd140/d;
L_0x29dd2e0/0/0 .functor OR 1, L_0x29dc460, L_0x29dc610, L_0x29dc820, L_0x29dcbd0;
L_0x29dd2e0/0/4 .functor OR 1, L_0x29dcdb0, L_0x29dcb60, L_0x29dd140, L_0x29dca00;
L_0x29dd2e0/d .functor OR 1, L_0x29dd2e0/0/0, L_0x29dd2e0/0/4, C4<0>, C4<0>;
L_0x29dd2e0 .delay 1 (160,160,160) L_0x29dd2e0/d;
v0x287b500_0 .net "a", 0 0, L_0x29dd6d0;  1 drivers
v0x287b5c0_0 .net "addSub", 0 0, L_0x29dba20;  1 drivers
v0x287b690_0 .net "andRes", 0 0, L_0x29dacf0;  1 drivers
v0x287b760_0 .net "b", 0 0, L_0x29dd830;  1 drivers
v0x287b830_0 .net "carryIn", 0 0, L_0x29dd9e0;  1 drivers
v0x287b8d0_0 .net "carryOut", 0 0, L_0x29dbf00;  1 drivers
v0x287b9a0_0 .net "initialResult", 0 0, L_0x29dd2e0;  1 drivers
v0x287ba40_0 .net "isAdd", 0 0, L_0x29dc460;  1 drivers
v0x287bae0_0 .net "isAnd", 0 0, L_0x29dcbd0;  1 drivers
v0x287bc10_0 .net "isNand", 0 0, L_0x29dcdb0;  1 drivers
v0x287bcb0_0 .net "isNor", 0 0, L_0x29dcb60;  1 drivers
v0x287bd50_0 .net "isOr", 0 0, L_0x29dd140;  1 drivers
v0x287be10_0 .net "isSLT", 0 0, L_0x29dca00;  1 drivers
v0x287bed0_0 .net "isSub", 0 0, L_0x29dc610;  1 drivers
v0x287bf90_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x287c030_0 .net "isXor", 0 0, L_0x29dc820;  1 drivers
v0x287c0f0_0 .net "nandRes", 0 0, L_0x29da520;  1 drivers
v0x287c2a0_0 .net "norRes", 0 0, L_0x29d8ab0;  1 drivers
v0x287c340_0 .net "orRes", 0 0, L_0x29d8910;  1 drivers
v0x287c3e0_0 .net "s0", 0 0, L_0x29ddb10;  1 drivers
v0x287c480_0 .net "s0inv", 0 0, L_0x29dc100;  1 drivers
v0x287c540_0 .net "s1", 0 0, L_0x29db130;  1 drivers
v0x287c600_0 .net "s1inv", 0 0, L_0x287bba0;  1 drivers
v0x287c6c0_0 .net "s2", 0 0, L_0x29db1d0;  1 drivers
v0x287c780_0 .net "s2inv", 0 0, L_0x29dc2b0;  1 drivers
v0x287c840_0 .net "xorRes", 0 0, L_0x29db650;  1 drivers
S_0x287a900 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x287a600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29db710/d .functor XOR 1, L_0x29dd830, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29db710 .delay 1 (40,40,40) L_0x29db710/d;
L_0x29db870/d .functor XOR 1, L_0x29dd6d0, L_0x29db710, C4<0>, C4<0>;
L_0x29db870 .delay 1 (40,40,40) L_0x29db870/d;
L_0x29dba20/d .functor XOR 1, L_0x29db870, L_0x29dd9e0, C4<0>, C4<0>;
L_0x29dba20 .delay 1 (40,40,40) L_0x29dba20/d;
L_0x29dbc20/d .functor AND 1, L_0x29dd6d0, L_0x29db710, C4<1>, C4<1>;
L_0x29dbc20 .delay 1 (40,40,40) L_0x29dbc20/d;
L_0x29dbe90/d .functor AND 1, L_0x29db870, L_0x29dd9e0, C4<1>, C4<1>;
L_0x29dbe90 .delay 1 (40,40,40) L_0x29dbe90/d;
L_0x29dbf00/d .functor OR 1, L_0x29dbc20, L_0x29dbe90, C4<0>, C4<0>;
L_0x29dbf00 .delay 1 (40,40,40) L_0x29dbf00/d;
v0x287ab90_0 .net "AandB", 0 0, L_0x29dbc20;  1 drivers
v0x287ac70_0 .net "BxorSub", 0 0, L_0x29db710;  1 drivers
v0x287ad30_0 .net "a", 0 0, L_0x29dd6d0;  alias, 1 drivers
v0x287ae00_0 .net "b", 0 0, L_0x29dd830;  alias, 1 drivers
v0x287aec0_0 .net "carryin", 0 0, L_0x29dd9e0;  alias, 1 drivers
v0x287afd0_0 .net "carryout", 0 0, L_0x29dbf00;  alias, 1 drivers
v0x287b090_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x287b130_0 .net "res", 0 0, L_0x29dba20;  alias, 1 drivers
v0x287b1f0_0 .net "xAorB", 0 0, L_0x29db870;  1 drivers
v0x287b340_0 .net "xAorBandCin", 0 0, L_0x29dbe90;  1 drivers
S_0x287ca20 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x287cbe0 .param/l "i" 0 3 165, +C4<011001>;
S_0x287cca0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x287ca20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29dd770/d .functor AND 1, L_0x29e0120, L_0x29b54a0, C4<1>, C4<1>;
L_0x29dd770 .delay 1 (40,40,40) L_0x29dd770/d;
L_0x29dcfa0/d .functor NAND 1, L_0x29e0120, L_0x29b54a0, C4<1>, C4<1>;
L_0x29dcfa0 .delay 1 (20,20,20) L_0x29dcfa0/d;
L_0x29db5d0/d .functor OR 1, L_0x29e0120, L_0x29b54a0, C4<0>, C4<0>;
L_0x29db5d0 .delay 1 (40,40,40) L_0x29db5d0/d;
L_0x29db500/d .functor NOR 1, L_0x29e0120, L_0x29b54a0, C4<0>, C4<0>;
L_0x29db500 .delay 1 (20,20,20) L_0x29db500/d;
L_0x29de0c0/d .functor XOR 1, L_0x29e0120, L_0x29b54a0, C4<0>, C4<0>;
L_0x29de0c0 .delay 1 (40,40,40) L_0x29de0c0/d;
L_0x29deb00/d .functor NOT 1, L_0x29ddc50, C4<0>, C4<0>, C4<0>;
L_0x29deb00 .delay 1 (10,10,10) L_0x29deb00/d;
L_0x287e240/d .functor NOT 1, L_0x29ddcf0, C4<0>, C4<0>, C4<0>;
L_0x287e240 .delay 1 (10,10,10) L_0x287e240/d;
L_0x29decb0/d .functor NOT 1, L_0x29ddd90, C4<0>, C4<0>, C4<0>;
L_0x29decb0 .delay 1 (10,10,10) L_0x29decb0/d;
L_0x29dee60/d .functor AND 1, L_0x29de490, L_0x29deb00, L_0x287e240, L_0x29decb0;
L_0x29dee60 .delay 1 (80,80,80) L_0x29dee60/d;
L_0x29df060/d .functor AND 1, L_0x29de490, L_0x29ddc50, L_0x287e240, L_0x29decb0;
L_0x29df060 .delay 1 (80,80,80) L_0x29df060/d;
L_0x29df270/d .functor AND 1, L_0x29de0c0, L_0x29deb00, L_0x29ddcf0, L_0x29decb0;
L_0x29df270 .delay 1 (80,80,80) L_0x29df270/d;
L_0x29df450/d .functor AND 1, L_0x29de490, L_0x29ddc50, L_0x29ddcf0, L_0x29decb0;
L_0x29df450 .delay 1 (80,80,80) L_0x29df450/d;
L_0x29df620/d .functor AND 1, L_0x29dd770, L_0x29deb00, L_0x287e240, L_0x29ddd90;
L_0x29df620 .delay 1 (80,80,80) L_0x29df620/d;
L_0x29df800/d .functor AND 1, L_0x29dcfa0, L_0x29ddc50, L_0x287e240, L_0x29ddd90;
L_0x29df800 .delay 1 (80,80,80) L_0x29df800/d;
L_0x29df5b0/d .functor AND 1, L_0x29db500, L_0x29deb00, L_0x29ddcf0, L_0x29ddd90;
L_0x29df5b0 .delay 1 (80,80,80) L_0x29df5b0/d;
L_0x29dfb90/d .functor AND 1, L_0x29db5d0, L_0x29ddc50, L_0x29ddcf0, L_0x29ddd90;
L_0x29dfb90 .delay 1 (80,80,80) L_0x29dfb90/d;
L_0x29dfd30/0/0 .functor OR 1, L_0x29dee60, L_0x29df060, L_0x29df270, L_0x29df620;
L_0x29dfd30/0/4 .functor OR 1, L_0x29df800, L_0x29df5b0, L_0x29dfb90, L_0x29df450;
L_0x29dfd30/d .functor OR 1, L_0x29dfd30/0/0, L_0x29dfd30/0/4, C4<0>, C4<0>;
L_0x29dfd30 .delay 1 (160,160,160) L_0x29dfd30/d;
v0x287dba0_0 .net "a", 0 0, L_0x29e0120;  1 drivers
v0x287dc60_0 .net "addSub", 0 0, L_0x29de490;  1 drivers
v0x287dd30_0 .net "andRes", 0 0, L_0x29dd770;  1 drivers
v0x287de00_0 .net "b", 0 0, L_0x29b54a0;  1 drivers
v0x287ded0_0 .net "carryIn", 0 0, L_0x29ddbb0;  1 drivers
v0x287df70_0 .net "carryOut", 0 0, L_0x29de900;  1 drivers
v0x287e040_0 .net "initialResult", 0 0, L_0x29dfd30;  1 drivers
v0x287e0e0_0 .net "isAdd", 0 0, L_0x29dee60;  1 drivers
v0x287e180_0 .net "isAnd", 0 0, L_0x29df620;  1 drivers
v0x287e2b0_0 .net "isNand", 0 0, L_0x29df800;  1 drivers
v0x287e350_0 .net "isNor", 0 0, L_0x29df5b0;  1 drivers
v0x287e3f0_0 .net "isOr", 0 0, L_0x29dfb90;  1 drivers
v0x287e4b0_0 .net "isSLT", 0 0, L_0x29df450;  1 drivers
v0x287e570_0 .net "isSub", 0 0, L_0x29df060;  1 drivers
v0x287e630_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x287e6d0_0 .net "isXor", 0 0, L_0x29df270;  1 drivers
v0x287e790_0 .net "nandRes", 0 0, L_0x29dcfa0;  1 drivers
v0x287e940_0 .net "norRes", 0 0, L_0x29db500;  1 drivers
v0x287e9e0_0 .net "orRes", 0 0, L_0x29db5d0;  1 drivers
v0x287ea80_0 .net "s0", 0 0, L_0x29ddc50;  1 drivers
v0x287eb20_0 .net "s0inv", 0 0, L_0x29deb00;  1 drivers
v0x287ebe0_0 .net "s1", 0 0, L_0x29ddcf0;  1 drivers
v0x287eca0_0 .net "s1inv", 0 0, L_0x287e240;  1 drivers
v0x287ed60_0 .net "s2", 0 0, L_0x29ddd90;  1 drivers
v0x287ee20_0 .net "s2inv", 0 0, L_0x29decb0;  1 drivers
v0x287eee0_0 .net "xorRes", 0 0, L_0x29de0c0;  1 drivers
S_0x287cfa0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x287cca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29de220/d .functor XOR 1, L_0x29b54a0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29de220 .delay 1 (40,40,40) L_0x29de220/d;
L_0x29de2e0/d .functor XOR 1, L_0x29e0120, L_0x29de220, C4<0>, C4<0>;
L_0x29de2e0 .delay 1 (40,40,40) L_0x29de2e0/d;
L_0x29de490/d .functor XOR 1, L_0x29de2e0, L_0x29ddbb0, C4<0>, C4<0>;
L_0x29de490 .delay 1 (40,40,40) L_0x29de490/d;
L_0x29de690/d .functor AND 1, L_0x29e0120, L_0x29de220, C4<1>, C4<1>;
L_0x29de690 .delay 1 (40,40,40) L_0x29de690/d;
L_0x29db3b0/d .functor AND 1, L_0x29de2e0, L_0x29ddbb0, C4<1>, C4<1>;
L_0x29db3b0 .delay 1 (40,40,40) L_0x29db3b0/d;
L_0x29de900/d .functor OR 1, L_0x29de690, L_0x29db3b0, C4<0>, C4<0>;
L_0x29de900 .delay 1 (40,40,40) L_0x29de900/d;
v0x287d230_0 .net "AandB", 0 0, L_0x29de690;  1 drivers
v0x287d310_0 .net "BxorSub", 0 0, L_0x29de220;  1 drivers
v0x287d3d0_0 .net "a", 0 0, L_0x29e0120;  alias, 1 drivers
v0x287d4a0_0 .net "b", 0 0, L_0x29b54a0;  alias, 1 drivers
v0x287d560_0 .net "carryin", 0 0, L_0x29ddbb0;  alias, 1 drivers
v0x287d670_0 .net "carryout", 0 0, L_0x29de900;  alias, 1 drivers
v0x287d730_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x287d7d0_0 .net "res", 0 0, L_0x29de490;  alias, 1 drivers
v0x287d890_0 .net "xAorB", 0 0, L_0x29de2e0;  1 drivers
v0x287d9e0_0 .net "xAorBandCin", 0 0, L_0x29db3b0;  1 drivers
S_0x287f0c0 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x287f280 .param/l "i" 0 3 165, +C4<011010>;
S_0x287f340 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x287f0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29e01c0/d .functor AND 1, L_0x29e2d80, L_0x29e2ee0, C4<1>, C4<1>;
L_0x29e01c0 .delay 1 (40,40,40) L_0x29e01c0/d;
L_0x29df9f0/d .functor NAND 1, L_0x29e2d80, L_0x29e2ee0, C4<1>, C4<1>;
L_0x29df9f0 .delay 1 (20,20,20) L_0x29df9f0/d;
L_0x29dded0/d .functor OR 1, L_0x29e2d80, L_0x29e2ee0, C4<0>, C4<0>;
L_0x29dded0 .delay 1 (40,40,40) L_0x29dded0/d;
L_0x29e0c60/d .functor NOR 1, L_0x29e2d80, L_0x29e2ee0, C4<0>, C4<0>;
L_0x29e0c60 .delay 1 (20,20,20) L_0x29e0c60/d;
L_0x29e0d20/d .functor XOR 1, L_0x29e2d80, L_0x29e2ee0, C4<0>, C4<0>;
L_0x29e0d20 .delay 1 (40,40,40) L_0x29e0d20/d;
L_0x29e17b0/d .functor NOT 1, L_0x29e0730, C4<0>, C4<0>, C4<0>;
L_0x29e17b0 .delay 1 (10,10,10) L_0x29e17b0/d;
L_0x28808e0/d .functor NOT 1, L_0x29e07d0, C4<0>, C4<0>, C4<0>;
L_0x28808e0 .delay 1 (10,10,10) L_0x28808e0/d;
L_0x29e1960/d .functor NOT 1, L_0x29e0870, C4<0>, C4<0>, C4<0>;
L_0x29e1960 .delay 1 (10,10,10) L_0x29e1960/d;
L_0x29e1b10/d .functor AND 1, L_0x29e10f0, L_0x29e17b0, L_0x28808e0, L_0x29e1960;
L_0x29e1b10 .delay 1 (80,80,80) L_0x29e1b10/d;
L_0x29e1cc0/d .functor AND 1, L_0x29e10f0, L_0x29e0730, L_0x28808e0, L_0x29e1960;
L_0x29e1cc0 .delay 1 (80,80,80) L_0x29e1cc0/d;
L_0x29e1ed0/d .functor AND 1, L_0x29e0d20, L_0x29e17b0, L_0x29e07d0, L_0x29e1960;
L_0x29e1ed0 .delay 1 (80,80,80) L_0x29e1ed0/d;
L_0x29e20b0/d .functor AND 1, L_0x29e10f0, L_0x29e0730, L_0x29e07d0, L_0x29e1960;
L_0x29e20b0 .delay 1 (80,80,80) L_0x29e20b0/d;
L_0x29e2280/d .functor AND 1, L_0x29e01c0, L_0x29e17b0, L_0x28808e0, L_0x29e0870;
L_0x29e2280 .delay 1 (80,80,80) L_0x29e2280/d;
L_0x29e2460/d .functor AND 1, L_0x29df9f0, L_0x29e0730, L_0x28808e0, L_0x29e0870;
L_0x29e2460 .delay 1 (80,80,80) L_0x29e2460/d;
L_0x29e2210/d .functor AND 1, L_0x29e0c60, L_0x29e17b0, L_0x29e07d0, L_0x29e0870;
L_0x29e2210 .delay 1 (80,80,80) L_0x29e2210/d;
L_0x29e27f0/d .functor AND 1, L_0x29dded0, L_0x29e0730, L_0x29e07d0, L_0x29e0870;
L_0x29e27f0 .delay 1 (80,80,80) L_0x29e27f0/d;
L_0x29e2990/0/0 .functor OR 1, L_0x29e1b10, L_0x29e1cc0, L_0x29e1ed0, L_0x29e2280;
L_0x29e2990/0/4 .functor OR 1, L_0x29e2460, L_0x29e2210, L_0x29e27f0, L_0x29e20b0;
L_0x29e2990/d .functor OR 1, L_0x29e2990/0/0, L_0x29e2990/0/4, C4<0>, C4<0>;
L_0x29e2990 .delay 1 (160,160,160) L_0x29e2990/d;
v0x2880240_0 .net "a", 0 0, L_0x29e2d80;  1 drivers
v0x2880300_0 .net "addSub", 0 0, L_0x29e10f0;  1 drivers
v0x28803d0_0 .net "andRes", 0 0, L_0x29e01c0;  1 drivers
v0x28804a0_0 .net "b", 0 0, L_0x29e2ee0;  1 drivers
v0x2880570_0 .net "carryIn", 0 0, L_0x29e0690;  1 drivers
v0x2880610_0 .net "carryOut", 0 0, L_0x29e15b0;  1 drivers
v0x28806e0_0 .net "initialResult", 0 0, L_0x29e2990;  1 drivers
v0x2880780_0 .net "isAdd", 0 0, L_0x29e1b10;  1 drivers
v0x2880820_0 .net "isAnd", 0 0, L_0x29e2280;  1 drivers
v0x2880950_0 .net "isNand", 0 0, L_0x29e2460;  1 drivers
v0x28809f0_0 .net "isNor", 0 0, L_0x29e2210;  1 drivers
v0x2880a90_0 .net "isOr", 0 0, L_0x29e27f0;  1 drivers
v0x2880b50_0 .net "isSLT", 0 0, L_0x29e20b0;  1 drivers
v0x2880c10_0 .net "isSub", 0 0, L_0x29e1cc0;  1 drivers
v0x2880cd0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2880d70_0 .net "isXor", 0 0, L_0x29e1ed0;  1 drivers
v0x2880e30_0 .net "nandRes", 0 0, L_0x29df9f0;  1 drivers
v0x2880fe0_0 .net "norRes", 0 0, L_0x29e0c60;  1 drivers
v0x2881080_0 .net "orRes", 0 0, L_0x29dded0;  1 drivers
v0x2881120_0 .net "s0", 0 0, L_0x29e0730;  1 drivers
v0x28811c0_0 .net "s0inv", 0 0, L_0x29e17b0;  1 drivers
v0x2881280_0 .net "s1", 0 0, L_0x29e07d0;  1 drivers
v0x2881340_0 .net "s1inv", 0 0, L_0x28808e0;  1 drivers
v0x2881400_0 .net "s2", 0 0, L_0x29e0870;  1 drivers
v0x28814c0_0 .net "s2inv", 0 0, L_0x29e1960;  1 drivers
v0x2881580_0 .net "xorRes", 0 0, L_0x29e0d20;  1 drivers
S_0x287f640 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x287f340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29e0e80/d .functor XOR 1, L_0x29e2ee0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29e0e80 .delay 1 (40,40,40) L_0x29e0e80/d;
L_0x29e0f40/d .functor XOR 1, L_0x29e2d80, L_0x29e0e80, C4<0>, C4<0>;
L_0x29e0f40 .delay 1 (40,40,40) L_0x29e0f40/d;
L_0x29e10f0/d .functor XOR 1, L_0x29e0f40, L_0x29e0690, C4<0>, C4<0>;
L_0x29e10f0 .delay 1 (40,40,40) L_0x29e10f0/d;
L_0x29e12f0/d .functor AND 1, L_0x29e2d80, L_0x29e0e80, C4<1>, C4<1>;
L_0x29e12f0 .delay 1 (40,40,40) L_0x29e12f0/d;
L_0x29ddf40/d .functor AND 1, L_0x29e0f40, L_0x29e0690, C4<1>, C4<1>;
L_0x29ddf40 .delay 1 (40,40,40) L_0x29ddf40/d;
L_0x29e15b0/d .functor OR 1, L_0x29e12f0, L_0x29ddf40, C4<0>, C4<0>;
L_0x29e15b0 .delay 1 (40,40,40) L_0x29e15b0/d;
v0x287f8d0_0 .net "AandB", 0 0, L_0x29e12f0;  1 drivers
v0x287f9b0_0 .net "BxorSub", 0 0, L_0x29e0e80;  1 drivers
v0x287fa70_0 .net "a", 0 0, L_0x29e2d80;  alias, 1 drivers
v0x287fb40_0 .net "b", 0 0, L_0x29e2ee0;  alias, 1 drivers
v0x287fc00_0 .net "carryin", 0 0, L_0x29e0690;  alias, 1 drivers
v0x287fd10_0 .net "carryout", 0 0, L_0x29e15b0;  alias, 1 drivers
v0x287fdd0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x287fe70_0 .net "res", 0 0, L_0x29e10f0;  alias, 1 drivers
v0x287ff30_0 .net "xAorB", 0 0, L_0x29e0f40;  1 drivers
v0x2880080_0 .net "xAorBandCin", 0 0, L_0x29ddf40;  1 drivers
S_0x2881760 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2881920 .param/l "i" 0 3 165, +C4<011011>;
S_0x28819e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2881760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29e2e20/d .functor AND 1, L_0x29e57b0, L_0x29e5910, C4<1>, C4<1>;
L_0x29e2e20 .delay 1 (40,40,40) L_0x29e2e20/d;
L_0x29e0b10/d .functor NAND 1, L_0x29e57b0, L_0x29e5910, C4<1>, C4<1>;
L_0x29e0b10 .delay 1 (20,20,20) L_0x29e0b10/d;
L_0x29e09b0/d .functor OR 1, L_0x29e57b0, L_0x29e5910, C4<0>, C4<0>;
L_0x29e09b0 .delay 1 (40,40,40) L_0x29e09b0/d;
L_0x29e3690/d .functor NOR 1, L_0x29e57b0, L_0x29e5910, C4<0>, C4<0>;
L_0x29e3690 .delay 1 (20,20,20) L_0x29e3690/d;
L_0x29e3750/d .functor XOR 1, L_0x29e57b0, L_0x29e5910, C4<0>, C4<0>;
L_0x29e3750 .delay 1 (40,40,40) L_0x29e3750/d;
L_0x29e41e0/d .functor NOT 1, L_0x29e3130, C4<0>, C4<0>, C4<0>;
L_0x29e41e0 .delay 1 (10,10,10) L_0x29e41e0/d;
L_0x2882f80/d .functor NOT 1, L_0x29e31d0, C4<0>, C4<0>, C4<0>;
L_0x2882f80 .delay 1 (10,10,10) L_0x2882f80/d;
L_0x29e4390/d .functor NOT 1, L_0x29e3270, C4<0>, C4<0>, C4<0>;
L_0x29e4390 .delay 1 (10,10,10) L_0x29e4390/d;
L_0x29e4540/d .functor AND 1, L_0x29e3b20, L_0x29e41e0, L_0x2882f80, L_0x29e4390;
L_0x29e4540 .delay 1 (80,80,80) L_0x29e4540/d;
L_0x29e46f0/d .functor AND 1, L_0x29e3b20, L_0x29e3130, L_0x2882f80, L_0x29e4390;
L_0x29e46f0 .delay 1 (80,80,80) L_0x29e46f0/d;
L_0x29e4900/d .functor AND 1, L_0x29e3750, L_0x29e41e0, L_0x29e31d0, L_0x29e4390;
L_0x29e4900 .delay 1 (80,80,80) L_0x29e4900/d;
L_0x29e4ae0/d .functor AND 1, L_0x29e3b20, L_0x29e3130, L_0x29e31d0, L_0x29e4390;
L_0x29e4ae0 .delay 1 (80,80,80) L_0x29e4ae0/d;
L_0x29e4cb0/d .functor AND 1, L_0x29e2e20, L_0x29e41e0, L_0x2882f80, L_0x29e3270;
L_0x29e4cb0 .delay 1 (80,80,80) L_0x29e4cb0/d;
L_0x29e4e90/d .functor AND 1, L_0x29e0b10, L_0x29e3130, L_0x2882f80, L_0x29e3270;
L_0x29e4e90 .delay 1 (80,80,80) L_0x29e4e90/d;
L_0x29e4c40/d .functor AND 1, L_0x29e3690, L_0x29e41e0, L_0x29e31d0, L_0x29e3270;
L_0x29e4c40 .delay 1 (80,80,80) L_0x29e4c40/d;
L_0x29e5220/d .functor AND 1, L_0x29e09b0, L_0x29e3130, L_0x29e31d0, L_0x29e3270;
L_0x29e5220 .delay 1 (80,80,80) L_0x29e5220/d;
L_0x29e53c0/0/0 .functor OR 1, L_0x29e4540, L_0x29e46f0, L_0x29e4900, L_0x29e4cb0;
L_0x29e53c0/0/4 .functor OR 1, L_0x29e4e90, L_0x29e4c40, L_0x29e5220, L_0x29e4ae0;
L_0x29e53c0/d .functor OR 1, L_0x29e53c0/0/0, L_0x29e53c0/0/4, C4<0>, C4<0>;
L_0x29e53c0 .delay 1 (160,160,160) L_0x29e53c0/d;
v0x28828e0_0 .net "a", 0 0, L_0x29e57b0;  1 drivers
v0x28829a0_0 .net "addSub", 0 0, L_0x29e3b20;  1 drivers
v0x2882a70_0 .net "andRes", 0 0, L_0x29e2e20;  1 drivers
v0x2882b40_0 .net "b", 0 0, L_0x29e5910;  1 drivers
v0x2882c10_0 .net "carryIn", 0 0, L_0x29e3090;  1 drivers
v0x2882cb0_0 .net "carryOut", 0 0, L_0x29e3fe0;  1 drivers
v0x2882d80_0 .net "initialResult", 0 0, L_0x29e53c0;  1 drivers
v0x2882e20_0 .net "isAdd", 0 0, L_0x29e4540;  1 drivers
v0x2882ec0_0 .net "isAnd", 0 0, L_0x29e4cb0;  1 drivers
v0x2882ff0_0 .net "isNand", 0 0, L_0x29e4e90;  1 drivers
v0x2883090_0 .net "isNor", 0 0, L_0x29e4c40;  1 drivers
v0x2883130_0 .net "isOr", 0 0, L_0x29e5220;  1 drivers
v0x28831f0_0 .net "isSLT", 0 0, L_0x29e4ae0;  1 drivers
v0x28832b0_0 .net "isSub", 0 0, L_0x29e46f0;  1 drivers
v0x2883370_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2883410_0 .net "isXor", 0 0, L_0x29e4900;  1 drivers
v0x28834d0_0 .net "nandRes", 0 0, L_0x29e0b10;  1 drivers
v0x2883680_0 .net "norRes", 0 0, L_0x29e3690;  1 drivers
v0x2883720_0 .net "orRes", 0 0, L_0x29e09b0;  1 drivers
v0x28837c0_0 .net "s0", 0 0, L_0x29e3130;  1 drivers
v0x2883860_0 .net "s0inv", 0 0, L_0x29e41e0;  1 drivers
v0x2883920_0 .net "s1", 0 0, L_0x29e31d0;  1 drivers
v0x28839e0_0 .net "s1inv", 0 0, L_0x2882f80;  1 drivers
v0x2883aa0_0 .net "s2", 0 0, L_0x29e3270;  1 drivers
v0x2883b60_0 .net "s2inv", 0 0, L_0x29e4390;  1 drivers
v0x2883c20_0 .net "xorRes", 0 0, L_0x29e3750;  1 drivers
S_0x2881ce0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x28819e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29e38b0/d .functor XOR 1, L_0x29e5910, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29e38b0 .delay 1 (40,40,40) L_0x29e38b0/d;
L_0x29e3970/d .functor XOR 1, L_0x29e57b0, L_0x29e38b0, C4<0>, C4<0>;
L_0x29e3970 .delay 1 (40,40,40) L_0x29e3970/d;
L_0x29e3b20/d .functor XOR 1, L_0x29e3970, L_0x29e3090, C4<0>, C4<0>;
L_0x29e3b20 .delay 1 (40,40,40) L_0x29e3b20/d;
L_0x29e3d20/d .functor AND 1, L_0x29e57b0, L_0x29e38b0, C4<1>, C4<1>;
L_0x29e3d20 .delay 1 (40,40,40) L_0x29e3d20/d;
L_0x29e0a20/d .functor AND 1, L_0x29e3970, L_0x29e3090, C4<1>, C4<1>;
L_0x29e0a20 .delay 1 (40,40,40) L_0x29e0a20/d;
L_0x29e3fe0/d .functor OR 1, L_0x29e3d20, L_0x29e0a20, C4<0>, C4<0>;
L_0x29e3fe0 .delay 1 (40,40,40) L_0x29e3fe0/d;
v0x2881f70_0 .net "AandB", 0 0, L_0x29e3d20;  1 drivers
v0x2882050_0 .net "BxorSub", 0 0, L_0x29e38b0;  1 drivers
v0x2882110_0 .net "a", 0 0, L_0x29e57b0;  alias, 1 drivers
v0x28821e0_0 .net "b", 0 0, L_0x29e5910;  alias, 1 drivers
v0x28822a0_0 .net "carryin", 0 0, L_0x29e3090;  alias, 1 drivers
v0x28823b0_0 .net "carryout", 0 0, L_0x29e3fe0;  alias, 1 drivers
v0x2882470_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2882510_0 .net "res", 0 0, L_0x29e3b20;  alias, 1 drivers
v0x28825d0_0 .net "xAorB", 0 0, L_0x29e3970;  1 drivers
v0x2882720_0 .net "xAorBandCin", 0 0, L_0x29e0a20;  1 drivers
S_0x2883e00 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2883fc0 .param/l "i" 0 3 165, +C4<011100>;
S_0x2884080 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2883e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29e5850/d .functor AND 1, L_0x29e8210, L_0x29e8370, C4<1>, C4<1>;
L_0x29e5850 .delay 1 (40,40,40) L_0x29e5850/d;
L_0x29e5080/d .functor NAND 1, L_0x29e8210, L_0x29e8370, C4<1>, C4<1>;
L_0x29e5080 .delay 1 (20,20,20) L_0x29e5080/d;
L_0x29e33b0/d .functor OR 1, L_0x29e8210, L_0x29e8370, C4<0>, C4<0>;
L_0x29e33b0 .delay 1 (40,40,40) L_0x29e33b0/d;
L_0x29e60a0/d .functor NOR 1, L_0x29e8210, L_0x29e8370, C4<0>, C4<0>;
L_0x29e60a0 .delay 1 (20,20,20) L_0x29e60a0/d;
L_0x29e6160/d .functor XOR 1, L_0x29e8210, L_0x29e8370, C4<0>, C4<0>;
L_0x29e6160 .delay 1 (40,40,40) L_0x29e6160/d;
L_0x29e6bf0/d .functor NOT 1, L_0x29e8650, C4<0>, C4<0>, C4<0>;
L_0x29e6bf0 .delay 1 (10,10,10) L_0x29e6bf0/d;
L_0x2885620/d .functor NOT 1, L_0x29e5ac0, C4<0>, C4<0>, C4<0>;
L_0x2885620 .delay 1 (10,10,10) L_0x2885620/d;
L_0x29e6da0/d .functor NOT 1, L_0x29e5b60, C4<0>, C4<0>, C4<0>;
L_0x29e6da0 .delay 1 (10,10,10) L_0x29e6da0/d;
L_0x29e6f50/d .functor AND 1, L_0x29e6530, L_0x29e6bf0, L_0x2885620, L_0x29e6da0;
L_0x29e6f50 .delay 1 (80,80,80) L_0x29e6f50/d;
L_0x29e7100/d .functor AND 1, L_0x29e6530, L_0x29e8650, L_0x2885620, L_0x29e6da0;
L_0x29e7100 .delay 1 (80,80,80) L_0x29e7100/d;
L_0x29e7310/d .functor AND 1, L_0x29e6160, L_0x29e6bf0, L_0x29e5ac0, L_0x29e6da0;
L_0x29e7310 .delay 1 (80,80,80) L_0x29e7310/d;
L_0x29e74f0/d .functor AND 1, L_0x29e6530, L_0x29e8650, L_0x29e5ac0, L_0x29e6da0;
L_0x29e74f0 .delay 1 (80,80,80) L_0x29e74f0/d;
L_0x29e76c0/d .functor AND 1, L_0x29e5850, L_0x29e6bf0, L_0x2885620, L_0x29e5b60;
L_0x29e76c0 .delay 1 (80,80,80) L_0x29e76c0/d;
L_0x29e78a0/d .functor AND 1, L_0x29e5080, L_0x29e8650, L_0x2885620, L_0x29e5b60;
L_0x29e78a0 .delay 1 (80,80,80) L_0x29e78a0/d;
L_0x29e7650/d .functor AND 1, L_0x29e60a0, L_0x29e6bf0, L_0x29e5ac0, L_0x29e5b60;
L_0x29e7650 .delay 1 (80,80,80) L_0x29e7650/d;
L_0x29e7c80/d .functor AND 1, L_0x29e33b0, L_0x29e8650, L_0x29e5ac0, L_0x29e5b60;
L_0x29e7c80 .delay 1 (80,80,80) L_0x29e7c80/d;
L_0x29e7e20/0/0 .functor OR 1, L_0x29e6f50, L_0x29e7100, L_0x29e7310, L_0x29e76c0;
L_0x29e7e20/0/4 .functor OR 1, L_0x29e78a0, L_0x29e7650, L_0x29e7c80, L_0x29e74f0;
L_0x29e7e20/d .functor OR 1, L_0x29e7e20/0/0, L_0x29e7e20/0/4, C4<0>, C4<0>;
L_0x29e7e20 .delay 1 (160,160,160) L_0x29e7e20/d;
v0x2884f80_0 .net "a", 0 0, L_0x29e8210;  1 drivers
v0x2885040_0 .net "addSub", 0 0, L_0x29e6530;  1 drivers
v0x2885110_0 .net "andRes", 0 0, L_0x29e5850;  1 drivers
v0x28851e0_0 .net "b", 0 0, L_0x29e8370;  1 drivers
v0x28852b0_0 .net "carryIn", 0 0, L_0x29e8520;  1 drivers
v0x2885350_0 .net "carryOut", 0 0, L_0x29e69f0;  1 drivers
v0x2885420_0 .net "initialResult", 0 0, L_0x29e7e20;  1 drivers
v0x28854c0_0 .net "isAdd", 0 0, L_0x29e6f50;  1 drivers
v0x2885560_0 .net "isAnd", 0 0, L_0x29e76c0;  1 drivers
v0x2885690_0 .net "isNand", 0 0, L_0x29e78a0;  1 drivers
v0x2885730_0 .net "isNor", 0 0, L_0x29e7650;  1 drivers
v0x28857d0_0 .net "isOr", 0 0, L_0x29e7c80;  1 drivers
v0x2885890_0 .net "isSLT", 0 0, L_0x29e74f0;  1 drivers
v0x2885950_0 .net "isSub", 0 0, L_0x29e7100;  1 drivers
v0x2885a10_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2885ab0_0 .net "isXor", 0 0, L_0x29e7310;  1 drivers
v0x2885b70_0 .net "nandRes", 0 0, L_0x29e5080;  1 drivers
v0x2885d20_0 .net "norRes", 0 0, L_0x29e60a0;  1 drivers
v0x2885dc0_0 .net "orRes", 0 0, L_0x29e33b0;  1 drivers
v0x2885e60_0 .net "s0", 0 0, L_0x29e8650;  1 drivers
v0x2885f00_0 .net "s0inv", 0 0, L_0x29e6bf0;  1 drivers
v0x2885fc0_0 .net "s1", 0 0, L_0x29e5ac0;  1 drivers
v0x2886080_0 .net "s1inv", 0 0, L_0x2885620;  1 drivers
v0x2886140_0 .net "s2", 0 0, L_0x29e5b60;  1 drivers
v0x2886200_0 .net "s2inv", 0 0, L_0x29e6da0;  1 drivers
v0x28862c0_0 .net "xorRes", 0 0, L_0x29e6160;  1 drivers
S_0x2884380 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2884080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29e62c0/d .functor XOR 1, L_0x29e8370, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29e62c0 .delay 1 (40,40,40) L_0x29e62c0/d;
L_0x29e6380/d .functor XOR 1, L_0x29e8210, L_0x29e62c0, C4<0>, C4<0>;
L_0x29e6380 .delay 1 (40,40,40) L_0x29e6380/d;
L_0x29e6530/d .functor XOR 1, L_0x29e6380, L_0x29e8520, C4<0>, C4<0>;
L_0x29e6530 .delay 1 (40,40,40) L_0x29e6530/d;
L_0x29e6730/d .functor AND 1, L_0x29e8210, L_0x29e62c0, C4<1>, C4<1>;
L_0x29e6730 .delay 1 (40,40,40) L_0x29e6730/d;
L_0x29e3420/d .functor AND 1, L_0x29e6380, L_0x29e8520, C4<1>, C4<1>;
L_0x29e3420 .delay 1 (40,40,40) L_0x29e3420/d;
L_0x29e69f0/d .functor OR 1, L_0x29e6730, L_0x29e3420, C4<0>, C4<0>;
L_0x29e69f0 .delay 1 (40,40,40) L_0x29e69f0/d;
v0x2884610_0 .net "AandB", 0 0, L_0x29e6730;  1 drivers
v0x28846f0_0 .net "BxorSub", 0 0, L_0x29e62c0;  1 drivers
v0x28847b0_0 .net "a", 0 0, L_0x29e8210;  alias, 1 drivers
v0x2884880_0 .net "b", 0 0, L_0x29e8370;  alias, 1 drivers
v0x2884940_0 .net "carryin", 0 0, L_0x29e8520;  alias, 1 drivers
v0x2884a50_0 .net "carryout", 0 0, L_0x29e69f0;  alias, 1 drivers
v0x2884b10_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2884bb0_0 .net "res", 0 0, L_0x29e6530;  alias, 1 drivers
v0x2884c70_0 .net "xAorB", 0 0, L_0x29e6380;  1 drivers
v0x2884dc0_0 .net "xAorBandCin", 0 0, L_0x29e3420;  1 drivers
S_0x28864a0 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2886660 .param/l "i" 0 3 165, +C4<011101>;
S_0x2886720 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x28864a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29e82b0/d .functor AND 1, L_0x29ead20, L_0x29eae80, C4<1>, C4<1>;
L_0x29e82b0 .delay 1 (40,40,40) L_0x29e82b0/d;
L_0x29e7a90/d .functor NAND 1, L_0x29ead20, L_0x29eae80, C4<1>, C4<1>;
L_0x29e7a90 .delay 1 (20,20,20) L_0x29e7a90/d;
L_0x29e5ca0/d .functor OR 1, L_0x29ead20, L_0x29eae80, C4<0>, C4<0>;
L_0x29e5ca0 .delay 1 (40,40,40) L_0x29e5ca0/d;
L_0x29e5ee0/d .functor NOR 1, L_0x29ead20, L_0x29eae80, C4<0>, C4<0>;
L_0x29e5ee0 .delay 1 (20,20,20) L_0x29e5ee0/d;
L_0x29e5ff0/d .functor XOR 1, L_0x29ead20, L_0x29eae80, C4<0>, C4<0>;
L_0x29e5ff0 .delay 1 (40,40,40) L_0x29e5ff0/d;
L_0x29e9690/d .functor NOT 1, L_0x29c01d0, C4<0>, C4<0>, C4<0>;
L_0x29e9690 .delay 1 (10,10,10) L_0x29e9690/d;
L_0x29e97f0/d .functor NOT 1, L_0x29c0270, C4<0>, C4<0>, C4<0>;
L_0x29e97f0 .delay 1 (10,10,10) L_0x29e97f0/d;
L_0x29e98b0/d .functor NOT 1, L_0x29e86f0, C4<0>, C4<0>, C4<0>;
L_0x29e98b0 .delay 1 (10,10,10) L_0x29e98b0/d;
L_0x29e9a60/d .functor AND 1, L_0x29e8fd0, L_0x29e9690, L_0x29e97f0, L_0x29e98b0;
L_0x29e9a60 .delay 1 (80,80,80) L_0x29e9a60/d;
L_0x29e9c10/d .functor AND 1, L_0x29e8fd0, L_0x29c01d0, L_0x29e97f0, L_0x29e98b0;
L_0x29e9c10 .delay 1 (80,80,80) L_0x29e9c10/d;
L_0x29e9e20/d .functor AND 1, L_0x29e5ff0, L_0x29e9690, L_0x29c0270, L_0x29e98b0;
L_0x29e9e20 .delay 1 (80,80,80) L_0x29e9e20/d;
L_0x29ea000/d .functor AND 1, L_0x29e8fd0, L_0x29c01d0, L_0x29c0270, L_0x29e98b0;
L_0x29ea000 .delay 1 (80,80,80) L_0x29ea000/d;
L_0x29ea1d0/d .functor AND 1, L_0x29e82b0, L_0x29e9690, L_0x29e97f0, L_0x29e86f0;
L_0x29ea1d0 .delay 1 (80,80,80) L_0x29ea1d0/d;
L_0x29ea3b0/d .functor AND 1, L_0x29e7a90, L_0x29c01d0, L_0x29e97f0, L_0x29e86f0;
L_0x29ea3b0 .delay 1 (80,80,80) L_0x29ea3b0/d;
L_0x29ea160/d .functor AND 1, L_0x29e5ee0, L_0x29e9690, L_0x29c0270, L_0x29e86f0;
L_0x29ea160 .delay 1 (80,80,80) L_0x29ea160/d;
L_0x29ea790/d .functor AND 1, L_0x29e5ca0, L_0x29c01d0, L_0x29c0270, L_0x29e86f0;
L_0x29ea790 .delay 1 (80,80,80) L_0x29ea790/d;
L_0x29ea930/0/0 .functor OR 1, L_0x29e9a60, L_0x29e9c10, L_0x29e9e20, L_0x29ea1d0;
L_0x29ea930/0/4 .functor OR 1, L_0x29ea3b0, L_0x29ea160, L_0x29ea790, L_0x29ea000;
L_0x29ea930/d .functor OR 1, L_0x29ea930/0/0, L_0x29ea930/0/4, C4<0>, C4<0>;
L_0x29ea930 .delay 1 (160,160,160) L_0x29ea930/d;
v0x2887620_0 .net "a", 0 0, L_0x29ead20;  1 drivers
v0x28876e0_0 .net "addSub", 0 0, L_0x29e8fd0;  1 drivers
v0x28877b0_0 .net "andRes", 0 0, L_0x29e82b0;  1 drivers
v0x2887880_0 .net "b", 0 0, L_0x29eae80;  1 drivers
v0x2887950_0 .net "carryIn", 0 0, L_0x29c0130;  1 drivers
v0x28879f0_0 .net "carryOut", 0 0, L_0x29e9490;  1 drivers
v0x2887ac0_0 .net "initialResult", 0 0, L_0x29ea930;  1 drivers
v0x2887b60_0 .net "isAdd", 0 0, L_0x29e9a60;  1 drivers
v0x2887c00_0 .net "isAnd", 0 0, L_0x29ea1d0;  1 drivers
v0x2887d30_0 .net "isNand", 0 0, L_0x29ea3b0;  1 drivers
v0x2887dd0_0 .net "isNor", 0 0, L_0x29ea160;  1 drivers
v0x2887e70_0 .net "isOr", 0 0, L_0x29ea790;  1 drivers
v0x2887f30_0 .net "isSLT", 0 0, L_0x29ea000;  1 drivers
v0x2887ff0_0 .net "isSub", 0 0, L_0x29e9c10;  1 drivers
v0x28880b0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2888150_0 .net "isXor", 0 0, L_0x29e9e20;  1 drivers
v0x2888210_0 .net "nandRes", 0 0, L_0x29e7a90;  1 drivers
v0x28883c0_0 .net "norRes", 0 0, L_0x29e5ee0;  1 drivers
v0x2888460_0 .net "orRes", 0 0, L_0x29e5ca0;  1 drivers
v0x2888500_0 .net "s0", 0 0, L_0x29c01d0;  1 drivers
v0x28885a0_0 .net "s0inv", 0 0, L_0x29e9690;  1 drivers
v0x2888660_0 .net "s1", 0 0, L_0x29c0270;  1 drivers
v0x2888720_0 .net "s1inv", 0 0, L_0x29e97f0;  1 drivers
v0x28887e0_0 .net "s2", 0 0, L_0x29e86f0;  1 drivers
v0x28888a0_0 .net "s2inv", 0 0, L_0x29e98b0;  1 drivers
v0x2888960_0 .net "xorRes", 0 0, L_0x29e5ff0;  1 drivers
S_0x2886a20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2886720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29e8cc0/d .functor XOR 1, L_0x29eae80, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29e8cc0 .delay 1 (40,40,40) L_0x29e8cc0/d;
L_0x29e8e20/d .functor XOR 1, L_0x29ead20, L_0x29e8cc0, C4<0>, C4<0>;
L_0x29e8e20 .delay 1 (40,40,40) L_0x29e8e20/d;
L_0x29e8fd0/d .functor XOR 1, L_0x29e8e20, L_0x29c0130, C4<0>, C4<0>;
L_0x29e8fd0 .delay 1 (40,40,40) L_0x29e8fd0/d;
L_0x29e91d0/d .functor AND 1, L_0x29ead20, L_0x29e8cc0, C4<1>, C4<1>;
L_0x29e91d0 .delay 1 (40,40,40) L_0x29e91d0/d;
L_0x29e5d10/d .functor AND 1, L_0x29e8e20, L_0x29c0130, C4<1>, C4<1>;
L_0x29e5d10 .delay 1 (40,40,40) L_0x29e5d10/d;
L_0x29e9490/d .functor OR 1, L_0x29e91d0, L_0x29e5d10, C4<0>, C4<0>;
L_0x29e9490 .delay 1 (40,40,40) L_0x29e9490/d;
v0x2886cb0_0 .net "AandB", 0 0, L_0x29e91d0;  1 drivers
v0x2886d90_0 .net "BxorSub", 0 0, L_0x29e8cc0;  1 drivers
v0x2886e50_0 .net "a", 0 0, L_0x29ead20;  alias, 1 drivers
v0x2886f20_0 .net "b", 0 0, L_0x29eae80;  alias, 1 drivers
v0x2886fe0_0 .net "carryin", 0 0, L_0x29c0130;  alias, 1 drivers
v0x28870f0_0 .net "carryout", 0 0, L_0x29e9490;  alias, 1 drivers
v0x28871b0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x2887250_0 .net "res", 0 0, L_0x29e8fd0;  alias, 1 drivers
v0x2887310_0 .net "xAorB", 0 0, L_0x29e8e20;  1 drivers
v0x2887460_0 .net "xAorBandCin", 0 0, L_0x29e5d10;  1 drivers
S_0x2888b40 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2888d00 .param/l "i" 0 3 165, +C4<011110>;
S_0x2888dc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x2888b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29eadc0/d .functor AND 1, L_0x29ed9b0, L_0x29edb10, C4<1>, C4<1>;
L_0x29eadc0 .delay 1 (40,40,40) L_0x29eadc0/d;
L_0x29ea5a0/d .functor NAND 1, L_0x29ed9b0, L_0x29edb10, C4<1>, C4<1>;
L_0x29ea5a0 .delay 1 (20,20,20) L_0x29ea5a0/d;
L_0x29e8830/d .functor OR 1, L_0x29ed9b0, L_0x29edb10, C4<0>, C4<0>;
L_0x29e8830 .delay 1 (40,40,40) L_0x29e8830/d;
L_0x29e8a70/d .functor NOR 1, L_0x29ed9b0, L_0x29edb10, C4<0>, C4<0>;
L_0x29e8a70 .delay 1 (20,20,20) L_0x29e8a70/d;
L_0x29e8b30/d .functor XOR 1, L_0x29ed9b0, L_0x29edb10, C4<0>, C4<0>;
L_0x29e8b30 .delay 1 (40,40,40) L_0x29e8b30/d;
L_0x29ec320/d .functor NOT 1, L_0x29eb4e0, C4<0>, C4<0>, C4<0>;
L_0x29ec320 .delay 1 (10,10,10) L_0x29ec320/d;
L_0x29ec480/d .functor NOT 1, L_0x29eb580, C4<0>, C4<0>, C4<0>;
L_0x29ec480 .delay 1 (10,10,10) L_0x29ec480/d;
L_0x29ec540/d .functor NOT 1, L_0x29eb620, C4<0>, C4<0>, C4<0>;
L_0x29ec540 .delay 1 (10,10,10) L_0x29ec540/d;
L_0x29ec6f0/d .functor AND 1, L_0x29ebc60, L_0x29ec320, L_0x29ec480, L_0x29ec540;
L_0x29ec6f0 .delay 1 (80,80,80) L_0x29ec6f0/d;
L_0x29ec8a0/d .functor AND 1, L_0x29ebc60, L_0x29eb4e0, L_0x29ec480, L_0x29ec540;
L_0x29ec8a0 .delay 1 (80,80,80) L_0x29ec8a0/d;
L_0x29ecab0/d .functor AND 1, L_0x29e8b30, L_0x29ec320, L_0x29eb580, L_0x29ec540;
L_0x29ecab0 .delay 1 (80,80,80) L_0x29ecab0/d;
L_0x29ecc90/d .functor AND 1, L_0x29ebc60, L_0x29eb4e0, L_0x29eb580, L_0x29ec540;
L_0x29ecc90 .delay 1 (80,80,80) L_0x29ecc90/d;
L_0x29ece60/d .functor AND 1, L_0x29eadc0, L_0x29ec320, L_0x29ec480, L_0x29eb620;
L_0x29ece60 .delay 1 (80,80,80) L_0x29ece60/d;
L_0x29ed040/d .functor AND 1, L_0x29ea5a0, L_0x29eb4e0, L_0x29ec480, L_0x29eb620;
L_0x29ed040 .delay 1 (80,80,80) L_0x29ed040/d;
L_0x29ecdf0/d .functor AND 1, L_0x29e8a70, L_0x29ec320, L_0x29eb580, L_0x29eb620;
L_0x29ecdf0 .delay 1 (80,80,80) L_0x29ecdf0/d;
L_0x29ed420/d .functor AND 1, L_0x29e8830, L_0x29eb4e0, L_0x29eb580, L_0x29eb620;
L_0x29ed420 .delay 1 (80,80,80) L_0x29ed420/d;
L_0x29ed5c0/0/0 .functor OR 1, L_0x29ec6f0, L_0x29ec8a0, L_0x29ecab0, L_0x29ece60;
L_0x29ed5c0/0/4 .functor OR 1, L_0x29ed040, L_0x29ecdf0, L_0x29ed420, L_0x29ecc90;
L_0x29ed5c0/d .functor OR 1, L_0x29ed5c0/0/0, L_0x29ed5c0/0/4, C4<0>, C4<0>;
L_0x29ed5c0 .delay 1 (160,160,160) L_0x29ed5c0/d;
v0x2889cc0_0 .net "a", 0 0, L_0x29ed9b0;  1 drivers
v0x2889d80_0 .net "addSub", 0 0, L_0x29ebc60;  1 drivers
v0x2889e50_0 .net "andRes", 0 0, L_0x29eadc0;  1 drivers
v0x2889f20_0 .net "b", 0 0, L_0x29edb10;  1 drivers
v0x2889ff0_0 .net "carryIn", 0 0, L_0x29eb440;  1 drivers
v0x288a090_0 .net "carryOut", 0 0, L_0x29ec120;  1 drivers
v0x288a160_0 .net "initialResult", 0 0, L_0x29ed5c0;  1 drivers
v0x288a200_0 .net "isAdd", 0 0, L_0x29ec6f0;  1 drivers
v0x288a2a0_0 .net "isAnd", 0 0, L_0x29ece60;  1 drivers
v0x288a3d0_0 .net "isNand", 0 0, L_0x29ed040;  1 drivers
v0x288a470_0 .net "isNor", 0 0, L_0x29ecdf0;  1 drivers
v0x288a510_0 .net "isOr", 0 0, L_0x29ed420;  1 drivers
v0x288a5d0_0 .net "isSLT", 0 0, L_0x29ecc90;  1 drivers
v0x288a690_0 .net "isSub", 0 0, L_0x29ec8a0;  1 drivers
v0x288a750_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x288a7f0_0 .net "isXor", 0 0, L_0x29ecab0;  1 drivers
v0x288a8b0_0 .net "nandRes", 0 0, L_0x29ea5a0;  1 drivers
v0x288aa60_0 .net "norRes", 0 0, L_0x29e8a70;  1 drivers
v0x288ab00_0 .net "orRes", 0 0, L_0x29e8830;  1 drivers
v0x288aba0_0 .net "s0", 0 0, L_0x29eb4e0;  1 drivers
v0x288ac40_0 .net "s0inv", 0 0, L_0x29ec320;  1 drivers
v0x288ad00_0 .net "s1", 0 0, L_0x29eb580;  1 drivers
v0x288adc0_0 .net "s1inv", 0 0, L_0x29ec480;  1 drivers
v0x288ae80_0 .net "s2", 0 0, L_0x29eb620;  1 drivers
v0x288af40_0 .net "s2inv", 0 0, L_0x29ec540;  1 drivers
v0x288b000_0 .net "xorRes", 0 0, L_0x29e8b30;  1 drivers
S_0x28890c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x2888dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29eba40/d .functor XOR 1, L_0x29edb10, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29eba40 .delay 1 (40,40,40) L_0x29eba40/d;
L_0x29ebb00/d .functor XOR 1, L_0x29ed9b0, L_0x29eba40, C4<0>, C4<0>;
L_0x29ebb00 .delay 1 (40,40,40) L_0x29ebb00/d;
L_0x29ebc60/d .functor XOR 1, L_0x29ebb00, L_0x29eb440, C4<0>, C4<0>;
L_0x29ebc60 .delay 1 (40,40,40) L_0x29ebc60/d;
L_0x29ebe60/d .functor AND 1, L_0x29ed9b0, L_0x29eba40, C4<1>, C4<1>;
L_0x29ebe60 .delay 1 (40,40,40) L_0x29ebe60/d;
L_0x29e88a0/d .functor AND 1, L_0x29ebb00, L_0x29eb440, C4<1>, C4<1>;
L_0x29e88a0 .delay 1 (40,40,40) L_0x29e88a0/d;
L_0x29ec120/d .functor OR 1, L_0x29ebe60, L_0x29e88a0, C4<0>, C4<0>;
L_0x29ec120 .delay 1 (40,40,40) L_0x29ec120/d;
v0x2889370_0 .net "AandB", 0 0, L_0x29ebe60;  1 drivers
v0x2889430_0 .net "BxorSub", 0 0, L_0x29eba40;  1 drivers
v0x28894f0_0 .net "a", 0 0, L_0x29ed9b0;  alias, 1 drivers
v0x28895c0_0 .net "b", 0 0, L_0x29edb10;  alias, 1 drivers
v0x2889680_0 .net "carryin", 0 0, L_0x29eb440;  alias, 1 drivers
v0x2889790_0 .net "carryout", 0 0, L_0x29ec120;  alias, 1 drivers
v0x2889850_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x28898f0_0 .net "res", 0 0, L_0x29ebc60;  alias, 1 drivers
v0x28899b0_0 .net "xAorB", 0 0, L_0x29ebb00;  1 drivers
v0x2889b00_0 .net "xAorBandCin", 0 0, L_0x29e88a0;  1 drivers
S_0x288b1e0 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288b3a0 .param/l "i" 0 3 165, +C4<011111>;
S_0x288b460 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x288b1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x29eda50/d .functor AND 1, L_0x29f1040, L_0x29edcc0, C4<1>, C4<1>;
L_0x29eda50 .delay 1 (40,40,40) L_0x29eda50/d;
L_0x29ed230/d .functor NAND 1, L_0x29f1040, L_0x29edcc0, C4<1>, C4<1>;
L_0x29ed230 .delay 1 (20,20,20) L_0x29ed230/d;
L_0x29eb910/d .functor OR 1, L_0x29f1040, L_0x29edcc0, C4<0>, C4<0>;
L_0x29eb910 .delay 1 (40,40,40) L_0x29eb910/d;
L_0x29eb980/d .functor NOR 1, L_0x29f1040, L_0x29edcc0, C4<0>, C4<0>;
L_0x29eb980 .delay 1 (20,20,20) L_0x29eb980/d;
L_0x29ee330/d .functor XOR 1, L_0x29f1040, L_0x29edcc0, C4<0>, C4<0>;
L_0x29ee330 .delay 1 (40,40,40) L_0x29ee330/d;
L_0x29eed90/d .functor NOT 1, L_0x29c2cf0, C4<0>, C4<0>, C4<0>;
L_0x29eed90 .delay 1 (10,10,10) L_0x29eed90/d;
L_0x29eeef0/d .functor NOT 1, L_0x29c2d90, C4<0>, C4<0>, C4<0>;
L_0x29eeef0 .delay 1 (10,10,10) L_0x29eeef0/d;
L_0x29eefb0/d .functor NOT 1, L_0x29c2e30, C4<0>, C4<0>, C4<0>;
L_0x29eefb0 .delay 1 (10,10,10) L_0x29eefb0/d;
L_0x29ef160/d .functor AND 1, L_0x29ee6b0, L_0x29eed90, L_0x29eeef0, L_0x29eefb0;
L_0x29ef160 .delay 1 (80,80,80) L_0x29ef160/d;
L_0x29ef310/d .functor AND 1, L_0x29ee6b0, L_0x29c2cf0, L_0x29eeef0, L_0x29eefb0;
L_0x29ef310 .delay 1 (80,80,80) L_0x29ef310/d;
L_0x29ef520/d .functor AND 1, L_0x29ee330, L_0x29eed90, L_0x29c2d90, L_0x29eefb0;
L_0x29ef520 .delay 1 (80,80,80) L_0x29ef520/d;
L_0x29ef700/d .functor AND 1, L_0x29ee6b0, L_0x29c2cf0, L_0x29c2d90, L_0x29eefb0;
L_0x29ef700 .delay 1 (80,80,80) L_0x29ef700/d;
L_0x29ef8d0/d .functor AND 1, L_0x29eda50, L_0x29eed90, L_0x29eeef0, L_0x29c2e30;
L_0x29ef8d0 .delay 1 (80,80,80) L_0x29ef8d0/d;
L_0x29efab0/d .functor AND 1, L_0x29ed230, L_0x29c2cf0, L_0x29eeef0, L_0x29c2e30;
L_0x29efab0 .delay 1 (80,80,80) L_0x29efab0/d;
L_0x29ef860/d .functor AND 1, L_0x29eb980, L_0x29eed90, L_0x29c2d90, L_0x29c2e30;
L_0x29ef860 .delay 1 (80,80,80) L_0x29ef860/d;
L_0x29efe90/d .functor AND 1, L_0x29eb910, L_0x29c2cf0, L_0x29c2d90, L_0x29c2e30;
L_0x29efe90 .delay 1 (80,80,80) L_0x29efe90/d;
L_0x29f0030/0/0 .functor OR 1, L_0x29ef160, L_0x29ef310, L_0x29ef520, L_0x29ef8d0;
L_0x29f0030/0/4 .functor OR 1, L_0x29efab0, L_0x29ef860, L_0x29efe90, L_0x29ef700;
L_0x29f0030/d .functor OR 1, L_0x29f0030/0/0, L_0x29f0030/0/4, C4<0>, C4<0>;
L_0x29f0030 .delay 1 (160,160,160) L_0x29f0030/d;
v0x288c360_0 .net "a", 0 0, L_0x29f1040;  1 drivers
v0x288c420_0 .net "addSub", 0 0, L_0x29ee6b0;  1 drivers
v0x288c4f0_0 .net "andRes", 0 0, L_0x29eda50;  1 drivers
v0x288c5c0_0 .net "b", 0 0, L_0x29edcc0;  1 drivers
v0x288c690_0 .net "carryIn", 0 0, L_0x29ede70;  1 drivers
v0x288c730_0 .net "carryOut", 0 0, L_0x29eeb90;  1 drivers
v0x288c800_0 .net "initialResult", 0 0, L_0x29f0030;  1 drivers
v0x288c8a0_0 .net "isAdd", 0 0, L_0x29ef160;  1 drivers
v0x288c940_0 .net "isAnd", 0 0, L_0x29ef8d0;  1 drivers
v0x288ca70_0 .net "isNand", 0 0, L_0x29efab0;  1 drivers
v0x288cb10_0 .net "isNor", 0 0, L_0x29ef860;  1 drivers
v0x288cbb0_0 .net "isOr", 0 0, L_0x29efe90;  1 drivers
v0x288cc70_0 .net "isSLT", 0 0, L_0x29ef700;  1 drivers
v0x288cd30_0 .net "isSub", 0 0, L_0x29ef310;  1 drivers
v0x288cdf0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x288ce90_0 .net "isXor", 0 0, L_0x29ef520;  1 drivers
v0x288cf50_0 .net "nandRes", 0 0, L_0x29ed230;  1 drivers
v0x288d100_0 .net "norRes", 0 0, L_0x29eb980;  1 drivers
v0x288d1a0_0 .net "orRes", 0 0, L_0x29eb910;  1 drivers
v0x288d240_0 .net "s0", 0 0, L_0x29c2cf0;  1 drivers
v0x288d2e0_0 .net "s0inv", 0 0, L_0x29eed90;  1 drivers
v0x288d3a0_0 .net "s1", 0 0, L_0x29c2d90;  1 drivers
v0x288d460_0 .net "s1inv", 0 0, L_0x29eeef0;  1 drivers
v0x288d520_0 .net "s2", 0 0, L_0x29c2e30;  1 drivers
v0x288d5e0_0 .net "s2inv", 0 0, L_0x29eefb0;  1 drivers
v0x288d6a0_0 .net "xorRes", 0 0, L_0x29ee330;  1 drivers
S_0x288b760 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x288b460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x29ee490/d .functor XOR 1, L_0x29edcc0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29ee490 .delay 1 (40,40,40) L_0x29ee490/d;
L_0x29ee550/d .functor XOR 1, L_0x29f1040, L_0x29ee490, C4<0>, C4<0>;
L_0x29ee550 .delay 1 (40,40,40) L_0x29ee550/d;
L_0x29ee6b0/d .functor XOR 1, L_0x29ee550, L_0x29ede70, C4<0>, C4<0>;
L_0x29ee6b0 .delay 1 (40,40,40) L_0x29ee6b0/d;
L_0x29ee8b0/d .functor AND 1, L_0x29f1040, L_0x29ee490, C4<1>, C4<1>;
L_0x29ee8b0 .delay 1 (40,40,40) L_0x29ee8b0/d;
L_0x29eeb20/d .functor AND 1, L_0x29ee550, L_0x29ede70, C4<1>, C4<1>;
L_0x29eeb20 .delay 1 (40,40,40) L_0x29eeb20/d;
L_0x29eeb90/d .functor OR 1, L_0x29ee8b0, L_0x29eeb20, C4<0>, C4<0>;
L_0x29eeb90 .delay 1 (40,40,40) L_0x29eeb90/d;
v0x288b9f0_0 .net "AandB", 0 0, L_0x29ee8b0;  1 drivers
v0x288bad0_0 .net "BxorSub", 0 0, L_0x29ee490;  1 drivers
v0x288bb90_0 .net "a", 0 0, L_0x29f1040;  alias, 1 drivers
v0x288bc60_0 .net "b", 0 0, L_0x29edcc0;  alias, 1 drivers
v0x288bd20_0 .net "carryin", 0 0, L_0x29ede70;  alias, 1 drivers
v0x288be30_0 .net "carryout", 0 0, L_0x29eeb90;  alias, 1 drivers
v0x288bef0_0 .net "isSubtract", 0 0, L_0x29f3cc0;  alias, 1 drivers
v0x288bf90_0 .net "res", 0 0, L_0x29ee6b0;  alias, 1 drivers
v0x288c050_0 .net "xAorB", 0 0, L_0x29ee550;  1 drivers
v0x288c1a0_0 .net "xAorBandCin", 0 0, L_0x29eeb20;  1 drivers
S_0x288d880 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2846da0 .param/l "j" 0 3 207, +C4<00>;
L_0x29c2ed0/d .functor AND 1, L_0x29edfa0, L_0x29f9020, C4<1>, C4<1>;
L_0x29c2ed0 .delay 1 (40,40,40) L_0x29c2ed0/d;
v0x288dc50_0 .net *"_s1", 0 0, L_0x29edfa0;  1 drivers
S_0x288dcf0 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288df00 .param/l "j" 0 3 207, +C4<01>;
L_0x29efca0/d .functor AND 1, L_0x29ee1a0, L_0x29f9020, C4<1>, C4<1>;
L_0x29efca0 .delay 1 (40,40,40) L_0x29efca0/d;
v0x288dfc0_0 .net *"_s1", 0 0, L_0x29ee1a0;  1 drivers
S_0x288e0a0 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288e2b0 .param/l "j" 0 3 207, +C4<010>;
L_0x29f10e0/d .functor AND 1, L_0x29f11a0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f10e0 .delay 1 (40,40,40) L_0x29f10e0/d;
v0x288e370_0 .net *"_s1", 0 0, L_0x29f11a0;  1 drivers
S_0x288e450 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288e660 .param/l "j" 0 3 207, +C4<011>;
L_0x29f1390/d .functor AND 1, L_0x29f1490, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1390 .delay 1 (40,40,40) L_0x29f1390/d;
v0x288e720_0 .net *"_s1", 0 0, L_0x29f1490;  1 drivers
S_0x288e800 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288ea10 .param/l "j" 0 3 207, +C4<0100>;
L_0x29f1580/d .functor AND 1, L_0x29f2110, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1580 .delay 1 (40,40,40) L_0x29f1580/d;
v0x288ead0_0 .net *"_s1", 0 0, L_0x29f2110;  1 drivers
S_0x288ebb0 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288edc0 .param/l "j" 0 3 207, +C4<0101>;
L_0x29f1ae0/d .functor AND 1, L_0x29f1ba0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1ae0 .delay 1 (40,40,40) L_0x29f1ae0/d;
v0x288ee80_0 .net *"_s1", 0 0, L_0x29f1ba0;  1 drivers
S_0x288ef60 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288f170 .param/l "j" 0 3 207, +C4<0110>;
L_0x29f1d00/d .functor AND 1, L_0x29f1dc0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1d00 .delay 1 (40,40,40) L_0x29f1d00/d;
v0x288f230_0 .net *"_s1", 0 0, L_0x29f1dc0;  1 drivers
S_0x288f310 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288f520 .param/l "j" 0 3 207, +C4<0111>;
L_0x29f1300/d .functor AND 1, L_0x29f2960, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1300 .delay 1 (40,40,40) L_0x29f1300/d;
v0x288f5e0_0 .net *"_s1", 0 0, L_0x29f2960;  1 drivers
S_0x288f6c0 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288f8d0 .param/l "j" 0 3 207, +C4<01000>;
L_0x29f2a00/d .functor AND 1, L_0x29f2ac0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2a00 .delay 1 (40,40,40) L_0x29f2a00/d;
v0x288f990_0 .net *"_s1", 0 0, L_0x29f2ac0;  1 drivers
S_0x288fa70 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x288fc80 .param/l "j" 0 3 207, +C4<01001>;
L_0x29f2200/d .functor AND 1, L_0x29f22c0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2200 .delay 1 (40,40,40) L_0x29f2200/d;
v0x288fd40_0 .net *"_s1", 0 0, L_0x29f22c0;  1 drivers
S_0x288fe20 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2890030 .param/l "j" 0 3 207, +C4<01010>;
L_0x29f2420/d .functor AND 1, L_0x29f24e0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2420 .delay 1 (40,40,40) L_0x29f2420/d;
v0x28900f0_0 .net *"_s1", 0 0, L_0x29f24e0;  1 drivers
S_0x28901d0 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28903e0 .param/l "j" 0 3 207, +C4<01011>;
L_0x29f2640/d .functor AND 1, L_0x29f2700, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2640 .delay 1 (40,40,40) L_0x29f2640/d;
v0x28904a0_0 .net *"_s1", 0 0, L_0x29f2700;  1 drivers
S_0x2890580 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2890790 .param/l "j" 0 3 207, +C4<01100>;
L_0x29f32e0/d .functor AND 1, L_0x29f3350, L_0x29f9020, C4<1>, C4<1>;
L_0x29f32e0 .delay 1 (40,40,40) L_0x29f32e0/d;
v0x2890850_0 .net *"_s1", 0 0, L_0x29f3350;  1 drivers
S_0x2890930 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2890b40 .param/l "j" 0 3 207, +C4<01101>;
L_0x29f2c20/d .functor AND 1, L_0x29f2ce0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2c20 .delay 1 (40,40,40) L_0x29f2c20/d;
v0x2890c00_0 .net *"_s1", 0 0, L_0x29f2ce0;  1 drivers
S_0x2890ce0 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2890ef0 .param/l "j" 0 3 207, +C4<01110>;
L_0x29f2e40/d .functor AND 1, L_0x29f2f00, L_0x29f9020, C4<1>, C4<1>;
L_0x29f2e40 .delay 1 (40,40,40) L_0x29f2e40/d;
v0x2890fb0_0 .net *"_s1", 0 0, L_0x29f2f00;  1 drivers
S_0x2891090 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28912a0 .param/l "j" 0 3 207, +C4<01111>;
L_0x29f1f20/d .functor AND 1, L_0x29f2850, L_0x29f9020, C4<1>, C4<1>;
L_0x29f1f20 .delay 1 (40,40,40) L_0x29f1f20/d;
v0x2891360_0 .net *"_s1", 0 0, L_0x29f2850;  1 drivers
S_0x2891440 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2891650 .param/l "j" 0 3 207, +C4<010000>;
L_0x29f3d50/d .functor AND 1, L_0x29f3e10, L_0x29f9020, C4<1>, C4<1>;
L_0x29f3d50 .delay 1 (40,40,40) L_0x29f3d50/d;
v0x2891710_0 .net *"_s1", 0 0, L_0x29f3e10;  1 drivers
S_0x28917f0 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2891a00 .param/l "j" 0 3 207, +C4<010001>;
L_0x29f34b0/d .functor AND 1, L_0x29f3570, L_0x29f9020, C4<1>, C4<1>;
L_0x29f34b0 .delay 1 (40,40,40) L_0x29f34b0/d;
v0x2891ac0_0 .net *"_s1", 0 0, L_0x29f3570;  1 drivers
S_0x2891ba0 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2891db0 .param/l "j" 0 3 207, +C4<010010>;
L_0x29f36d0/d .functor AND 1, L_0x29f3790, L_0x29f9020, C4<1>, C4<1>;
L_0x29f36d0 .delay 1 (40,40,40) L_0x29f36d0/d;
v0x2891e70_0 .net *"_s1", 0 0, L_0x29f3790;  1 drivers
S_0x2891f50 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2892160 .param/l "j" 0 3 207, +C4<010011>;
L_0x29f38f0/d .functor AND 1, L_0x29f39b0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f38f0 .delay 1 (40,40,40) L_0x29f38f0/d;
v0x2892220_0 .net *"_s1", 0 0, L_0x29f39b0;  1 drivers
S_0x2892300 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2892510 .param/l "j" 0 3 207, +C4<010100>;
L_0x29f4620/d .functor AND 1, L_0x29f46e0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4620 .delay 1 (40,40,40) L_0x29f4620/d;
v0x28925d0_0 .net *"_s1", 0 0, L_0x29f46e0;  1 drivers
S_0x28926b0 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28928c0 .param/l "j" 0 3 207, +C4<010101>;
L_0x29f3f70/d .functor AND 1, L_0x29f4030, L_0x29f9020, C4<1>, C4<1>;
L_0x29f3f70 .delay 1 (40,40,40) L_0x29f3f70/d;
v0x2892980_0 .net *"_s1", 0 0, L_0x29f4030;  1 drivers
S_0x2892a60 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2892c70 .param/l "j" 0 3 207, +C4<010110>;
L_0x29f4190/d .functor AND 1, L_0x29f4250, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4190 .delay 1 (40,40,40) L_0x29f4190/d;
v0x2892d30_0 .net *"_s1", 0 0, L_0x29f4250;  1 drivers
S_0x2892e10 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2893020 .param/l "j" 0 3 207, +C4<010111>;
L_0x29f43b0/d .functor AND 1, L_0x29f4470, L_0x29f9020, C4<1>, C4<1>;
L_0x29f43b0 .delay 1 (40,40,40) L_0x29f43b0/d;
v0x28930e0_0 .net *"_s1", 0 0, L_0x29f4470;  1 drivers
S_0x28931c0 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28933d0 .param/l "j" 0 3 207, +C4<011000>;
L_0x29f4510/d .functor AND 1, L_0x29f4f60, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4510 .delay 1 (40,40,40) L_0x29f4510/d;
v0x2893490_0 .net *"_s1", 0 0, L_0x29f4f60;  1 drivers
S_0x2893570 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2893780 .param/l "j" 0 3 207, +C4<011001>;
L_0x29f4840/d .functor AND 1, L_0x29f4900, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4840 .delay 1 (40,40,40) L_0x29f4840/d;
v0x2893840_0 .net *"_s1", 0 0, L_0x29f4900;  1 drivers
S_0x2893920 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2893b30 .param/l "j" 0 3 207, +C4<011010>;
L_0x29f4a60/d .functor AND 1, L_0x29f4b20, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4a60 .delay 1 (40,40,40) L_0x29f4a60/d;
v0x2893bf0_0 .net *"_s1", 0 0, L_0x29f4b20;  1 drivers
S_0x2893cd0 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2893ee0 .param/l "j" 0 3 207, +C4<011011>;
L_0x29f4c80/d .functor AND 1, L_0x29f4d40, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4c80 .delay 1 (40,40,40) L_0x29f4c80/d;
v0x2893fa0_0 .net *"_s1", 0 0, L_0x29f4d40;  1 drivers
S_0x2894080 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2894290 .param/l "j" 0 3 207, +C4<011100>;
L_0x29f4de0/d .functor AND 1, L_0x29f5800, L_0x29f9020, C4<1>, C4<1>;
L_0x29f4de0 .delay 1 (40,40,40) L_0x29f4de0/d;
v0x2894350_0 .net *"_s1", 0 0, L_0x29f5800;  1 drivers
S_0x2894430 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2894640 .param/l "j" 0 3 207, +C4<011101>;
L_0x29f50c0/d .functor AND 1, L_0x29f5180, L_0x29f9020, C4<1>, C4<1>;
L_0x29f50c0 .delay 1 (40,40,40) L_0x29f50c0/d;
v0x2894700_0 .net *"_s1", 0 0, L_0x29f5180;  1 drivers
S_0x28947e0 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x28949f0 .param/l "j" 0 3 207, +C4<011110>;
L_0x29f52e0/d .functor AND 1, L_0x29f53a0, L_0x29f9020, C4<1>, C4<1>;
L_0x29f52e0 .delay 1 (40,40,40) L_0x29f52e0/d;
v0x2894ab0_0 .net *"_s1", 0 0, L_0x29f53a0;  1 drivers
S_0x2894b90 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x281fbf0;
 .timescale 0 0;
P_0x2894da0 .param/l "j" 0 3 207, +C4<011111>;
L_0x29f6b80/d .functor AND 1, L_0x29f3b60, L_0x29f9020, C4<1>, C4<1>;
L_0x29f6b80 .delay 1 (40,40,40) L_0x29f6b80/d;
v0x2894e60_0 .net *"_s1", 0 0, L_0x29f3b60;  1 drivers
S_0x2894f40 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x281fbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x29f70f0/d .functor XOR 1, L_0x29f78e0, L_0x29f3cc0, C4<0>, C4<0>;
L_0x29f70f0 .delay 1 (40,40,40) L_0x29f70f0/d;
L_0x29f71b0/d .functor NOT 1, L_0x29f86b0, C4<0>, C4<0>, C4<0>;
L_0x29f71b0 .delay 1 (10,10,10) L_0x29f71b0/d;
L_0x29f7310/d .functor NOT 1, L_0x29f70f0, C4<0>, C4<0>, C4<0>;
L_0x29f7310 .delay 1 (10,10,10) L_0x29f7310/d;
L_0x29f7420/d .functor NOT 1, L_0x29f79d0, C4<0>, C4<0>, C4<0>;
L_0x29f7420 .delay 1 (10,10,10) L_0x29f7420/d;
L_0x29f7580/d .functor AND 1, L_0x29f86b0, L_0x29f70f0, C4<1>, C4<1>;
L_0x29f7580 .delay 1 (40,40,40) L_0x29f7580/d;
L_0x29f76e0/d .functor AND 1, L_0x29f71b0, L_0x29f7310, C4<1>, C4<1>;
L_0x29f76e0 .delay 1 (40,40,40) L_0x29f76e0/d;
L_0x29f8110/d .functor AND 1, L_0x29f7580, L_0x29f7420, C4<1>, C4<1>;
L_0x29f8110 .delay 1 (40,40,40) L_0x29f8110/d;
L_0x29f82c0/d .functor AND 1, L_0x29f76e0, L_0x29f79d0, C4<1>, C4<1>;
L_0x29f82c0 .delay 1 (40,40,40) L_0x29f82c0/d;
L_0x29f84c0/d .functor OR 1, L_0x29f8110, L_0x29f82c0, C4<0>, C4<0>;
L_0x29f84c0 .delay 1 (40,40,40) L_0x29f84c0/d;
v0x288dac0_0 .net "BxorSub", 0 0, L_0x29f70f0;  1 drivers
v0x288dba0_0 .net "a", 0 0, L_0x29f86b0;  1 drivers
v0x2895540_0 .net "aAndB", 0 0, L_0x29f7580;  1 drivers
v0x2895610_0 .net "b", 0 0, L_0x29f78e0;  1 drivers
v0x28956d0_0 .net "negToPos", 0 0, L_0x29f8110;  1 drivers
v0x28957e0_0 .net "notA", 0 0, L_0x29f71b0;  1 drivers
v0x28958a0_0 .net "notB", 0 0, L_0x29f7310;  1 drivers
v0x2895960_0 .net "notS", 0 0, L_0x29f7420;  1 drivers
v0x2895a20_0 .net "notaAndNotb", 0 0, L_0x29f76e0;  1 drivers
v0x2895b70_0 .net "overflow", 0 0, L_0x29f84c0;  alias, 1 drivers
v0x2895c30_0 .net "posToNeg", 0 0, L_0x29f82c0;  1 drivers
v0x2895cf0_0 .net "s", 0 0, L_0x29f79d0;  1 drivers
v0x2895db0_0 .net "sub", 0 0, L_0x29f3cc0;  alias, 1 drivers
S_0x2847a70 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x281fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x29f8b70/0/0 .functor OR 1, L_0x29f8ee0, L_0x29f8dd0, L_0x29f9d30, L_0x29f9dd0;
L_0x29f8b70/0/4 .functor OR 1, L_0x29f9ec0, L_0x29f9fb0, L_0x29fa0a0, L_0x29fa190;
L_0x29f8b70/0/8 .functor OR 1, L_0x29fa2d0, L_0x29fa3c0, L_0x29f9c80, L_0x29fa6c0;
L_0x29f8b70/0/12 .functor OR 1, L_0x29fa820, L_0x29fa910, L_0x29faa80, L_0x29fab70;
L_0x29f8b70/0/16 .functor OR 1, L_0x29facf0, L_0x29fade0, L_0x29faf70, L_0x29fb010;
L_0x29f8b70/0/20 .functor OR 1, L_0x29faed0, L_0x29fb200, L_0x29fb100, L_0x29fb400;
L_0x29f8b70/0/24 .functor OR 1, L_0x29fb2f0, L_0x29fb610, L_0x29fb4f0, L_0x29fa590;
L_0x29f8b70/0/28 .functor OR 1, L_0x29fa4b0, L_0x29fbc00, L_0x29fbb10, L_0x29fbda0;
L_0x29f8b70/1/0 .functor OR 1, L_0x29f8b70/0/0, L_0x29f8b70/0/4, L_0x29f8b70/0/8, L_0x29f8b70/0/12;
L_0x29f8b70/1/4 .functor OR 1, L_0x29f8b70/0/16, L_0x29f8b70/0/20, L_0x29f8b70/0/24, L_0x29f8b70/0/28;
L_0x29f8b70/d .functor NOR 1, L_0x29f8b70/1/0, L_0x29f8b70/1/4, C4<0>, C4<0>;
L_0x29f8b70 .delay 1 (320,320,320) L_0x29f8b70/d;
v0x2847c60_0 .net *"_s10", 0 0, L_0x29f9ec0;  1 drivers
v0x2847d60_0 .net *"_s12", 0 0, L_0x29f9fb0;  1 drivers
v0x2896680_0 .net *"_s14", 0 0, L_0x29fa0a0;  1 drivers
v0x2896770_0 .net *"_s16", 0 0, L_0x29fa190;  1 drivers
v0x2896850_0 .net *"_s18", 0 0, L_0x29fa2d0;  1 drivers
v0x2896980_0 .net *"_s2", 0 0, L_0x29f8ee0;  1 drivers
v0x2896a60_0 .net *"_s20", 0 0, L_0x29fa3c0;  1 drivers
v0x2896b40_0 .net *"_s22", 0 0, L_0x29f9c80;  1 drivers
v0x2896c20_0 .net *"_s24", 0 0, L_0x29fa6c0;  1 drivers
v0x2896d90_0 .net *"_s26", 0 0, L_0x29fa820;  1 drivers
v0x2896e70_0 .net *"_s28", 0 0, L_0x29fa910;  1 drivers
v0x2896f50_0 .net *"_s30", 0 0, L_0x29faa80;  1 drivers
v0x2897030_0 .net *"_s32", 0 0, L_0x29fab70;  1 drivers
v0x2897110_0 .net *"_s34", 0 0, L_0x29facf0;  1 drivers
v0x28971f0_0 .net *"_s36", 0 0, L_0x29fade0;  1 drivers
v0x28972d0_0 .net *"_s38", 0 0, L_0x29faf70;  1 drivers
v0x28973b0_0 .net *"_s4", 0 0, L_0x29f8dd0;  1 drivers
v0x2897560_0 .net *"_s40", 0 0, L_0x29fb010;  1 drivers
v0x2897600_0 .net *"_s42", 0 0, L_0x29faed0;  1 drivers
v0x28976e0_0 .net *"_s44", 0 0, L_0x29fb200;  1 drivers
v0x28977c0_0 .net *"_s46", 0 0, L_0x29fb100;  1 drivers
v0x28978a0_0 .net *"_s48", 0 0, L_0x29fb400;  1 drivers
v0x2897980_0 .net *"_s50", 0 0, L_0x29fb2f0;  1 drivers
v0x2897a60_0 .net *"_s52", 0 0, L_0x29fb610;  1 drivers
v0x2897b40_0 .net *"_s54", 0 0, L_0x29fb4f0;  1 drivers
v0x2897c20_0 .net *"_s56", 0 0, L_0x29fa590;  1 drivers
v0x2897d00_0 .net *"_s58", 0 0, L_0x29fa4b0;  1 drivers
v0x2897de0_0 .net *"_s6", 0 0, L_0x29f9d30;  1 drivers
v0x2897ec0_0 .net *"_s60", 0 0, L_0x29fbc00;  1 drivers
v0x2897fa0_0 .net *"_s62", 0 0, L_0x29fbb10;  1 drivers
v0x2898080_0 .net *"_s64", 0 0, L_0x29fbda0;  1 drivers
v0x2898160_0 .net *"_s8", 0 0, L_0x29f9dd0;  1 drivers
v0x2898240_0 .net8 "bitt", 31 0, RS_0x7face5088e68;  alias, 2 drivers
v0x2897490_0 .net "out", 0 0, L_0x29f8b70;  alias, 1 drivers
L_0x29f8ee0 .part RS_0x7face5088e68, 0, 1;
L_0x29f8dd0 .part RS_0x7face5088e68, 1, 1;
L_0x29f9d30 .part RS_0x7face5088e68, 2, 1;
L_0x29f9dd0 .part RS_0x7face5088e68, 3, 1;
L_0x29f9ec0 .part RS_0x7face5088e68, 4, 1;
L_0x29f9fb0 .part RS_0x7face5088e68, 5, 1;
L_0x29fa0a0 .part RS_0x7face5088e68, 6, 1;
L_0x29fa190 .part RS_0x7face5088e68, 7, 1;
L_0x29fa2d0 .part RS_0x7face5088e68, 8, 1;
L_0x29fa3c0 .part RS_0x7face5088e68, 9, 1;
L_0x29f9c80 .part RS_0x7face5088e68, 10, 1;
L_0x29fa6c0 .part RS_0x7face5088e68, 11, 1;
L_0x29fa820 .part RS_0x7face5088e68, 12, 1;
L_0x29fa910 .part RS_0x7face5088e68, 13, 1;
L_0x29faa80 .part RS_0x7face5088e68, 14, 1;
L_0x29fab70 .part RS_0x7face5088e68, 15, 1;
L_0x29facf0 .part RS_0x7face5088e68, 16, 1;
L_0x29fade0 .part RS_0x7face5088e68, 17, 1;
L_0x29faf70 .part RS_0x7face5088e68, 18, 1;
L_0x29fb010 .part RS_0x7face5088e68, 19, 1;
L_0x29faed0 .part RS_0x7face5088e68, 20, 1;
L_0x29fb200 .part RS_0x7face5088e68, 21, 1;
L_0x29fb100 .part RS_0x7face5088e68, 22, 1;
L_0x29fb400 .part RS_0x7face5088e68, 23, 1;
L_0x29fb2f0 .part RS_0x7face5088e68, 24, 1;
L_0x29fb610 .part RS_0x7face5088e68, 25, 1;
L_0x29fb4f0 .part RS_0x7face5088e68, 26, 1;
L_0x29fa590 .part RS_0x7face5088e68, 27, 1;
L_0x29fa4b0 .part RS_0x7face5088e68, 28, 1;
L_0x29fbc00 .part RS_0x7face5088e68, 29, 1;
L_0x29fbb10 .part RS_0x7face5088e68, 30, 1;
L_0x29fbda0 .part RS_0x7face5088e68, 31, 1;
S_0x289b9c0 .scope module, "datamem" "datamemory" 2 148, 4 8 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x289bb40 .param/l "addresswidth" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x289bb80 .param/l "depth" 0 4 11, +C4<00000000000000000000000000100000>;
P_0x289bbc0 .param/l "width" 0 4 12, +C4<00000000000000000000000000100000>;
v0x289be60_0 .net8 "address", 31 0, RS_0x7face5088e68;  alias, 2 drivers
v0x289bf90_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x289c050_0 .net "dataIn", 31 0, L_0x299b5f0;  alias, 1 drivers
v0x289c110_0 .var "dataOut", 31 0;
v0x289c1f0 .array "memory", 0 31, 31 0;
v0x289c300_0 .net "writeEnable", 0 0, v0x289eb40_0;  alias, 1 drivers
E_0x26e2e30 .event posedge, v0x289bf90_0;
S_0x289c460 .scope module, "decoder" "instructiondecoder" 2 38, 5 1 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /INPUT 32 "readAddress"
    .port_info 9 /INPUT 1 "RegWrite"
    .port_info 10 /INPUT 1 "Clk"
    .port_info 11 /INPUT 32 "DataIn"
v0x289d380_0 .net "Clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x289d440_0 .net "DataIn", 31 0, o0x7face5089c78;  alias, 0 drivers
v0x289d500_0 .net "FUNCT", 5 0, L_0x28c2d20;  alias, 1 drivers
v0x289d5a0_0 .net "IMM16", 15 0, L_0x28c2a30;  alias, 1 drivers
v0x289d680_0 .net "OP", 5 0, L_0x28c2690;  alias, 1 drivers
v0x289d7b0_0 .net "RD", 4 0, L_0x28c2990;  alias, 1 drivers
v0x289d890_0 .net "RS", 4 0, L_0x28c2860;  alias, 1 drivers
v0x289d970_0 .net "RT", 4 0, L_0x28c2730;  alias, 1 drivers
v0x289da50_0 .net "RegWrite", 0 0, v0x289ede0_0;  alias, 1 drivers
v0x289db80_0 .net "SHAMT", 4 0, L_0x28c2c80;  alias, 1 drivers
v0x289dc40_0 .net "TA", 25 0, L_0x28c2ad0;  alias, 1 drivers
v0x289dd20_0 .net "instructions", 31 0, L_0x28c2450;  1 drivers
v0x289de10_0 .net "readAddress", 31 0, v0x28a3750_0;  alias, 1 drivers
L_0x28c2510 .part v0x28a3750_0, 0, 10;
L_0x28c2690 .part L_0x28c2450, 26, 6;
L_0x28c2730 .part L_0x28c2450, 16, 5;
L_0x28c2860 .part L_0x28c2450, 21, 5;
L_0x28c2990 .part L_0x28c2450, 11, 5;
L_0x28c2a30 .part L_0x28c2450, 0, 16;
L_0x28c2ad0 .part L_0x28c2450, 0, 26;
L_0x28c2c80 .part L_0x28c2450, 6, 5;
L_0x28c2d20 .part L_0x28c2450, 0, 6;
S_0x289c820 .scope module, "instructionMem" "memory" 5 19, 5 31 0, S_0x289c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 10 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x28c2450 .functor BUFZ 32, L_0x28c2310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x289ca90_0 .net "Addr", 9 0, L_0x28c2510;  1 drivers
v0x289cb90_0 .net "DataIn", 31 0, o0x7face5089c78;  alias, 0 drivers
v0x289cc70_0 .net "DataOut", 31 0, L_0x28c2450;  alias, 1 drivers
v0x289cd30_0 .net *"_s0", 31 0, L_0x28c2310;  1 drivers
v0x289ce10_0 .net *"_s2", 11 0, L_0x28c23b0;  1 drivers
L_0x7face503a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x289cf40_0 .net *"_s5", 1 0, L_0x7face503a018;  1 drivers
v0x289d020_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x289d0c0 .array "mem", 0 1023, 31 0;
v0x289d160_0 .net "regWE", 0 0, v0x289ede0_0;  alias, 1 drivers
L_0x28c2310 .array/port v0x289d0c0, L_0x28c23b0;
L_0x28c23b0 .concat [ 10 2 0 0], L_0x28c2510, L_0x7face503a018;
S_0x289e0b0 .scope module, "lut" "instructionLUT" 2 51, 6 19 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x289e4a0_0 .var "ALUctrl", 2 0;
v0x289e5b0_0 .var "ALUsrc", 0 0;
v0x289e650_0 .net "FUNCT", 5 0, L_0x28c2d20;  alias, 1 drivers
v0x289e750_0 .var "IsBranch", 0 0;
v0x289e7f0_0 .var "IsJAL", 0 0;
v0x289e900_0 .var "IsJR", 0 0;
v0x289e9c0_0 .var "IsJump", 0 0;
v0x289ea80_0 .var "MemToReg", 0 0;
v0x289eb40_0 .var "MemWr", 0 0;
v0x289ec70_0 .net "OP", 5 0, L_0x28c2690;  alias, 1 drivers
v0x289ed40_0 .var "RegDst", 0 0;
v0x289ede0_0 .var "RegWr", 0 0;
v0x289ee80_0 .net "overflow", 0 0, L_0x29f84c0;  alias, 1 drivers
v0x289ef70_0 .net "zero", 0 0, L_0x29f8b70;  alias, 1 drivers
E_0x289e410 .event edge, v0x2895b70_0, v0x2897490_0, v0x289d500_0, v0x289d680_0;
S_0x289f2a0 .scope module, "muxalusrc" "mux2" 2 143, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x289f470 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x289f510_0 .net "in0", 31 0, L_0x299b5f0;  alias, 1 drivers
v0x289f5f0_0 .net "in1", 31 0, L_0x29fc0d0;  alias, 1 drivers
v0x289f6b0_0 .net "out", 31 0, L_0x29fc480;  alias, 1 drivers
v0x289f7b0_0 .net "sel", 0 0, v0x289e5b0_0;  alias, 1 drivers
L_0x29fc480 .functor MUXZ 32, L_0x299b5f0, L_0x29fc0d0, v0x289e5b0_0, C4<>;
S_0x289f8f0 .scope module, "muxisbranch" "mux2" 2 95, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x289fac0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x289fc00_0 .net8 "in0", 31 0, RS_0x7face50c6198;  alias, 2 drivers
v0x289fce0_0 .net8 "in1", 31 0, RS_0x7face50c5778;  alias, 2 drivers
v0x289fdf0_0 .net "out", 31 0, L_0x2995850;  alias, 1 drivers
v0x289feb0_0 .net "sel", 0 0, v0x289e750_0;  alias, 1 drivers
L_0x2995850 .functor MUXZ 32, RS_0x7face50c6198, RS_0x7face50c5778, v0x289e750_0, C4<>;
S_0x28a0010 .scope module, "muxisjaldin" "mux2" 2 119, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x289c630 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x28a0360_0 .net "in0", 31 0, L_0x29fc520;  alias, 1 drivers
v0x28a0460_0 .net8 "in1", 31 0, RS_0x7face50c6198;  alias, 2 drivers
v0x28a05b0_0 .net "out", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a06a0_0 .net "sel", 0 0, v0x289e7f0_0;  alias, 1 drivers
L_0x2996130 .functor MUXZ 32, L_0x29fc520, RS_0x7face50c6198, v0x289e7f0_0, C4<>;
S_0x28a0800 .scope module, "muxisjr" "mux2" 2 105, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x28a0980 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x28a0ac0_0 .net "in0", 31 0, L_0x2995b50;  alias, 1 drivers
v0x28a0bc0_0 .net "in1", 31 0, L_0x299a2a0;  alias, 1 drivers
v0x28a0cb0_0 .net "out", 31 0, L_0x2995c80;  alias, 1 drivers
v0x28a0d80_0 .net "sel", 0 0, v0x289e900_0;  alias, 1 drivers
L_0x2995c80 .functor MUXZ 32, L_0x2995b50, L_0x299a2a0, v0x289e900_0, C4<>;
S_0x28a0ee0 .scope module, "muxisjump" "mux2" 2 100, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x28a10b0 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x28a11f0_0 .net "in0", 31 0, L_0x2995850;  alias, 1 drivers
v0x28a1300_0 .net "in1", 31 0, L_0x2934910;  alias, 1 drivers
v0x28a13d0_0 .net "out", 31 0, L_0x2995b50;  alias, 1 drivers
v0x28a14a0_0 .net "sel", 0 0, v0x289e9c0_0;  alias, 1 drivers
L_0x2995b50 .functor MUXZ 32, L_0x2995850, L_0x2934910, v0x289e9c0_0, C4<>;
S_0x28a15e0 .scope module, "muxixjalaw" "mux2" 2 114, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x28a17b0 .param/l "W" 0 7 22, +C4<00000000000000000000000000000101>;
v0x28a18f0_0 .net "in0", 4 0, L_0x2995db0;  alias, 1 drivers
L_0x7face503a210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x28a19f0_0 .net "in1", 4 0, L_0x7face503a210;  1 drivers
v0x28a1ad0_0 .net "out", 4 0, L_0x2995ee0;  alias, 1 drivers
v0x28a1bc0_0 .net "sel", 0 0, v0x289e7f0_0;  alias, 1 drivers
L_0x2995ee0 .functor MUXZ 5, L_0x2995db0, L_0x7face503a210, v0x289e7f0_0, C4<>;
S_0x28a1d30 .scope module, "muxmem2reg" "mux2" 2 154, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x28a1f00 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x28a2040_0 .net8 "in0", 31 0, RS_0x7face5088e68;  alias, 2 drivers
v0x28a2120_0 .net "in1", 31 0, v0x289c110_0;  alias, 1 drivers
v0x28a2210_0 .net "out", 31 0, L_0x29fc520;  alias, 1 drivers
v0x28a2310_0 .net "sel", 0 0, v0x289ea80_0;  alias, 1 drivers
L_0x29fc520 .functor MUXZ 32, RS_0x7face5088e68, v0x289c110_0, v0x289ea80_0, C4<>;
S_0x28a2430 .scope module, "muxregdst" "mux2" 2 110, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x28a2600 .param/l "W" 0 7 22, +C4<00000000000000000000000000000101>;
v0x28a2740_0 .net "in0", 4 0, L_0x28c2730;  alias, 1 drivers
v0x28a2850_0 .net "in1", 4 0, L_0x28c2990;  alias, 1 drivers
v0x28a2920_0 .net "out", 4 0, L_0x2995db0;  alias, 1 drivers
v0x28a2a20_0 .net "sel", 0 0, v0x289ed40_0;  alias, 1 drivers
L_0x2995db0 .functor MUXZ 5, L_0x28c2730, L_0x28c2990, v0x289ed40_0, C4<>;
S_0x28a2b40 .scope module, "muxshift2" "mux2" 2 82, 7 22 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x28a2d10 .param/l "W" 0 7 22, +C4<00000000000000000000000000100000>;
v0x28a2e50_0 .net "in0", 31 0, L_0x29342a0;  alias, 1 drivers
v0x28a2f50_0 .net "in1", 31 0, L_0x29347e0;  alias, 1 drivers
v0x28a3030_0 .net "out", 31 0, L_0x2934910;  alias, 1 drivers
v0x28a3150_0 .net "sel", 0 0, v0x289e750_0;  alias, 1 drivers
L_0x2934910 .functor MUXZ 32, L_0x29342a0, L_0x29347e0, v0x289e750_0, C4<>;
S_0x28a32c0 .scope module, "pccounter" "dff" 2 66, 7 7 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x28a3490 .param/l "W" 0 7 7, +C4<00000000000000000000000000100000>;
v0x28a35a0_0 .net "d", 31 0, L_0x2995c80;  alias, 1 drivers
L_0x7face503a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28a36b0_0 .net "enable", 0 0, L_0x7face503a060;  1 drivers
v0x28a3750_0 .var "q", 31 0;
v0x28a3870_0 .net "trigger", 0 0, o0x7face5089a98;  alias, 0 drivers
S_0x28a3990 .scope module, "register" "regfile" 2 124, 8 12 0, S_0x279cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x28be9a0_0 .net "Clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28bea60_0 .net "DecoderOutput", 31 0, L_0x2996d70;  1 drivers
v0x28beb20_0 .net "ReadData1", 31 0, L_0x299a2a0;  alias, 1 drivers
v0x28bebc0_0 .net "ReadData2", 31 0, L_0x299b5f0;  alias, 1 drivers
v0x28bec60_0 .net "ReadRegister1", 4 0, L_0x28c2860;  alias, 1 drivers
v0x28bed70_0 .net "ReadRegister2", 4 0, L_0x28c2730;  alias, 1 drivers
v0x28bee30_0 .net "RegWrite", 0 0, v0x289ede0_0;  alias, 1 drivers
v0x28beed0 .array "RegisterOutput", 0 31;
v0x28beed0_0 .net v0x28beed0 0, 31 0, v0x28be700_0; 1 drivers
v0x28beed0_1 .net v0x28beed0 1, 31 0, v0x28a4c40_0; 1 drivers
v0x28beed0_2 .net v0x28beed0 2, 31 0, v0x28a5610_0; 1 drivers
v0x28beed0_3 .net v0x28beed0 3, 31 0, v0x28a5f80_0; 1 drivers
v0x28beed0_4 .net v0x28beed0 4, 31 0, v0x28a69f0_0; 1 drivers
v0x28beed0_5 .net v0x28beed0 5, 31 0, v0x28a7450_0; 1 drivers
v0x28beed0_6 .net v0x28beed0 6, 31 0, v0x28a7da0_0; 1 drivers
v0x28beed0_7 .net v0x28beed0 7, 31 0, v0x28a8760_0; 1 drivers
v0x28beed0_8 .net v0x28beed0 8, 31 0, v0x28a9270_0; 1 drivers
v0x28beed0_9 .net v0x28beed0 9, 31 0, v0x28a9ba0_0; 1 drivers
v0x28beed0_10 .net v0x28beed0 10, 31 0, v0x28aa520_0; 1 drivers
v0x28beed0_11 .net v0x28beed0 11, 31 0, v0x28aaec0_0; 1 drivers
v0x28beed0_12 .net v0x28beed0 12, 31 0, v0x28ab880_0; 1 drivers
v0x28beed0_13 .net v0x28beed0 13, 31 0, v0x28ac390_0; 1 drivers
v0x28beed0_14 .net v0x28beed0 14, 31 0, v0x28acd00_0; 1 drivers
v0x28beed0_15 .net v0x28beed0 15, 31 0, v0x28ad6c0_0; 1 drivers
v0x28beed0_16 .net v0x28beed0 16, 31 0, v0x28a9160_0; 1 drivers
v0x28beed0_17 .net v0x28beed0 17, 31 0, v0x28aebc0_0; 1 drivers
v0x28beed0_18 .net v0x28beed0 18, 31 0, v0x28af580_0; 1 drivers
v0x28beed0_19 .net v0x28beed0 19, 31 0, v0x28aff40_0; 1 drivers
v0x28beed0_20 .net v0x28beed0 20, 31 0, v0x28b0900_0; 1 drivers
v0x28beed0_21 .net v0x28beed0 21, 31 0, v0x28b12c0_0; 1 drivers
v0x28beed0_22 .net v0x28beed0 22, 31 0, v0x28b1c80_0; 1 drivers
v0x28beed0_23 .net v0x28beed0 23, 31 0, v0x28b2640_0; 1 drivers
v0x28beed0_24 .net v0x28beed0 24, 31 0, v0x28b3000_0; 1 drivers
v0x28beed0_25 .net v0x28beed0 25, 31 0, v0x28b39c0_0; 1 drivers
v0x28beed0_26 .net v0x28beed0 26, 31 0, v0x28b4380_0; 1 drivers
v0x28beed0_27 .net v0x28beed0 27, 31 0, v0x28b4d40_0; 1 drivers
v0x28beed0_28 .net v0x28beed0 28, 31 0, v0x28b5700_0; 1 drivers
v0x28beed0_29 .net v0x28beed0 29, 31 0, v0x28ac240_0; 1 drivers
v0x28beed0_30 .net v0x28beed0 30, 31 0, v0x28b6c90_0; 1 drivers
v0x28beed0_31 .net v0x28beed0 31, 31 0, v0x28b7650_0; 1 drivers
v0x28bf0a0_0 .net "WriteData", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b8790_0 .net "WriteRegister", 4 0, L_0x2995ee0;  alias, 1 drivers
L_0x29961d0 .part L_0x2996d70, 1, 1;
L_0x2996270 .part L_0x2996d70, 2, 1;
L_0x2996310 .part L_0x2996d70, 3, 1;
L_0x2996440 .part L_0x2996d70, 4, 1;
L_0x29964e0 .part L_0x2996d70, 5, 1;
L_0x2996580 .part L_0x2996d70, 6, 1;
L_0x2996620 .part L_0x2996d70, 7, 1;
L_0x29967d0 .part L_0x2996d70, 8, 1;
L_0x2996870 .part L_0x2996d70, 9, 1;
L_0x2996910 .part L_0x2996d70, 10, 1;
L_0x29969b0 .part L_0x2996d70, 11, 1;
L_0x2996a50 .part L_0x2996d70, 12, 1;
L_0x2996af0 .part L_0x2996d70, 13, 1;
L_0x2996b90 .part L_0x2996d70, 14, 1;
L_0x2996c30 .part L_0x2996d70, 15, 1;
L_0x29966c0 .part L_0x2996d70, 16, 1;
L_0x2996ee0 .part L_0x2996d70, 17, 1;
L_0x2996f80 .part L_0x2996d70, 18, 1;
L_0x29970c0 .part L_0x2996d70, 19, 1;
L_0x2997160 .part L_0x2996d70, 20, 1;
L_0x2997020 .part L_0x2996d70, 21, 1;
L_0x29972b0 .part L_0x2996d70, 22, 1;
L_0x2997200 .part L_0x2996d70, 23, 1;
L_0x2997410 .part L_0x2996d70, 24, 1;
L_0x2997350 .part L_0x2996d70, 25, 1;
L_0x2997580 .part L_0x2996d70, 26, 1;
L_0x29974b0 .part L_0x2996d70, 27, 1;
L_0x2997700 .part L_0x2996d70, 28, 1;
L_0x2997620 .part L_0x2996d70, 29, 1;
L_0x2997890 .part L_0x2996d70, 30, 1;
L_0x29977a0 .part L_0x2996d70, 31, 1;
S_0x28a3d40 .scope module, "decoder" "decoder1to32" 8 27, 7 36 0, S_0x28a3990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x28a3f60_0 .net *"_s0", 31 0, L_0x2996cd0;  1 drivers
L_0x7face503a258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a4060_0 .net *"_s3", 30 0, L_0x7face503a258;  1 drivers
v0x28a4140_0 .net "address", 4 0, L_0x2995ee0;  alias, 1 drivers
v0x28a4210_0 .net "enable", 0 0, v0x289ede0_0;  alias, 1 drivers
v0x28a42b0_0 .net "out", 31 0, L_0x2996d70;  alias, 1 drivers
L_0x2996cd0 .concat [ 1 31 0 0], v0x289ede0_0, L_0x7face503a258;
L_0x2996d70 .shift/l 32, L_0x2996cd0, L_0x2995ee0;
S_0x28a4440 .scope generate, "genblk1[1]" "genblk1[1]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a4630 .param/l "i" 0 8 31, +C4<01>;
S_0x28a46f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a4440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a48c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a4a00_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a4b50_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a4c40_0 .var "q", 31 0;
v0x28a4d10_0 .net "wrenable", 0 0, L_0x29961d0;  1 drivers
S_0x28a4e80 .scope generate, "genblk1[2]" "genblk1[2]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a5040 .param/l "i" 0 8 31, +C4<010>;
S_0x28a50e0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a4e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a52b0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a5480_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a5520_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a5610_0 .var "q", 31 0;
v0x28a56b0_0 .net "wrenable", 0 0, L_0x2996270;  1 drivers
S_0x28a5820 .scope generate, "genblk1[3]" "genblk1[3]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a5a30 .param/l "i" 0 8 31, +C4<011>;
S_0x28a5af0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a5820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a5cc0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a5e00_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a5ec0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a5f80_0 .var "q", 31 0;
v0x28a6070_0 .net "wrenable", 0 0, L_0x2996310;  1 drivers
S_0x28a61e0 .scope generate, "genblk1[4]" "genblk1[4]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a6440 .param/l "i" 0 8 31, +C4<0100>;
S_0x28a6500 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a61e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a66d0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a67e0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a68a0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a69f0_0 .var "q", 31 0;
v0x28a6ae0_0 .net "wrenable", 0 0, L_0x2996440;  1 drivers
S_0x28a6c50 .scope generate, "genblk1[5]" "genblk1[5]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a6e10 .param/l "i" 0 8 31, +C4<0101>;
S_0x28a6ed0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a6c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a70a0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a71e0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a73b0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a7450_0 .var "q", 31 0;
v0x28a74f0_0 .net "wrenable", 0 0, L_0x29964e0;  1 drivers
S_0x28a7640 .scope generate, "genblk1[6]" "genblk1[6]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a7850 .param/l "i" 0 8 31, +C4<0110>;
S_0x28a7910 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a7ae0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a7c20_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a7ce0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a7da0_0 .var "q", 31 0;
v0x28a7e90_0 .net "wrenable", 0 0, L_0x2996580;  1 drivers
S_0x28a8000 .scope generate, "genblk1[7]" "genblk1[7]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a8210 .param/l "i" 0 8 31, +C4<0111>;
S_0x28a82d0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a8000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a84a0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a85e0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a86a0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a8760_0 .var "q", 31 0;
v0x28a8850_0 .net "wrenable", 0 0, L_0x2996620;  1 drivers
S_0x28a89c0 .scope generate, "genblk1[8]" "genblk1[8]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a63f0 .param/l "i" 0 8 31, +C4<01000>;
S_0x28a8cd0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a89c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a8ea0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a8fe0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a90a0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a9270_0 .var "q", 31 0;
v0x28a9310_0 .net "wrenable", 0 0, L_0x29967d0;  1 drivers
S_0x28a9440 .scope generate, "genblk1[9]" "genblk1[9]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a9650 .param/l "i" 0 8 31, +C4<01001>;
S_0x28a9710 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a9440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28a98e0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28a9a20_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a9ae0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a9ba0_0 .var "q", 31 0;
v0x28a9c90_0 .net "wrenable", 0 0, L_0x2996870;  1 drivers
S_0x28a9e00 .scope generate, "genblk1[10]" "genblk1[10]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x289e230 .param/l "i" 0 8 31, +C4<01010>;
S_0x28aa040 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28a9e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28aa210 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28aa3e0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28aa480_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28aa520_0 .var "q", 31 0;
v0x28aa5f0_0 .net "wrenable", 0 0, L_0x2996910;  1 drivers
S_0x28aa760 .scope generate, "genblk1[11]" "genblk1[11]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28aa970 .param/l "i" 0 8 31, +C4<01011>;
S_0x28aaa30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28aa760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28aac00 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28aad40_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28aae00_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28aaec0_0 .var "q", 31 0;
v0x28aafb0_0 .net "wrenable", 0 0, L_0x29969b0;  1 drivers
S_0x28ab120 .scope generate, "genblk1[12]" "genblk1[12]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28ab330 .param/l "i" 0 8 31, +C4<01100>;
S_0x28ab3f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28ab120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28ab5c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28ab700_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28ab7c0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28ab880_0 .var "q", 31 0;
v0x28ab970_0 .net "wrenable", 0 0, L_0x2996a50;  1 drivers
S_0x28abae0 .scope generate, "genblk1[13]" "genblk1[13]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28abcf0 .param/l "i" 0 8 31, +C4<01101>;
S_0x28abdb0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28abae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28abf80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28ac0c0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28a72a0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28ac390_0 .var "q", 31 0;
v0x28ac430_0 .net "wrenable", 0 0, L_0x2996af0;  1 drivers
S_0x28ac5a0 .scope generate, "genblk1[14]" "genblk1[14]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28ac7b0 .param/l "i" 0 8 31, +C4<01110>;
S_0x28ac870 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28ac5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28aca40 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28acb80_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28acc40_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28acd00_0 .var "q", 31 0;
v0x28acdf0_0 .net "wrenable", 0 0, L_0x2996b90;  1 drivers
S_0x28acf60 .scope generate, "genblk1[15]" "genblk1[15]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28ad170 .param/l "i" 0 8 31, +C4<01111>;
S_0x28ad230 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28acf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28ad400 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28ad540_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28ad600_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28ad6c0_0 .var "q", 31 0;
v0x28ad7b0_0 .net "wrenable", 0 0, L_0x2996c30;  1 drivers
S_0x28ad920 .scope generate, "genblk1[16]" "genblk1[16]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28a8bd0 .param/l "i" 0 8 31, +C4<010000>;
S_0x28adc90 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28ad920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28ade60 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28adfa0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28ae040_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28a9160_0 .var "q", 31 0;
v0x28ae310_0 .net "wrenable", 0 0, L_0x29966c0;  1 drivers
S_0x28ae460 .scope generate, "genblk1[17]" "genblk1[17]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28ae670 .param/l "i" 0 8 31, +C4<010001>;
S_0x28ae730 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28ae460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28ae900 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28aea40_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28aeb00_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28aebc0_0 .var "q", 31 0;
v0x28aecb0_0 .net "wrenable", 0 0, L_0x2996ee0;  1 drivers
S_0x28aee20 .scope generate, "genblk1[18]" "genblk1[18]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28af030 .param/l "i" 0 8 31, +C4<010010>;
S_0x28af0f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28aee20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28af2c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28af400_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28af4c0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28af580_0 .var "q", 31 0;
v0x28af670_0 .net "wrenable", 0 0, L_0x2996f80;  1 drivers
S_0x28af7e0 .scope generate, "genblk1[19]" "genblk1[19]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28af9f0 .param/l "i" 0 8 31, +C4<010011>;
S_0x28afab0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28af7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28afc80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28afdc0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28afe80_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28aff40_0 .var "q", 31 0;
v0x28b0030_0 .net "wrenable", 0 0, L_0x29970c0;  1 drivers
S_0x28b01a0 .scope generate, "genblk1[20]" "genblk1[20]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b03b0 .param/l "i" 0 8 31, +C4<010100>;
S_0x28b0470 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b01a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b0640 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b0780_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b0840_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b0900_0 .var "q", 31 0;
v0x28b09f0_0 .net "wrenable", 0 0, L_0x2997160;  1 drivers
S_0x28b0b60 .scope generate, "genblk1[21]" "genblk1[21]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b0d70 .param/l "i" 0 8 31, +C4<010101>;
S_0x28b0e30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b0b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b1000 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b1140_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b1200_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b12c0_0 .var "q", 31 0;
v0x28b13b0_0 .net "wrenable", 0 0, L_0x2997020;  1 drivers
S_0x28b1520 .scope generate, "genblk1[22]" "genblk1[22]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b1730 .param/l "i" 0 8 31, +C4<010110>;
S_0x28b17f0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b1520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b19c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b1b00_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b1bc0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b1c80_0 .var "q", 31 0;
v0x28b1d70_0 .net "wrenable", 0 0, L_0x29972b0;  1 drivers
S_0x28b1ee0 .scope generate, "genblk1[23]" "genblk1[23]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b20f0 .param/l "i" 0 8 31, +C4<010111>;
S_0x28b21b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b1ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b2380 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b24c0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b2580_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b2640_0 .var "q", 31 0;
v0x28b2730_0 .net "wrenable", 0 0, L_0x2997200;  1 drivers
S_0x28b28a0 .scope generate, "genblk1[24]" "genblk1[24]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b2ab0 .param/l "i" 0 8 31, +C4<011000>;
S_0x28b2b70 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b2d40 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b2e80_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b2f40_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b3000_0 .var "q", 31 0;
v0x28b30f0_0 .net "wrenable", 0 0, L_0x2997410;  1 drivers
S_0x28b3260 .scope generate, "genblk1[25]" "genblk1[25]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b3470 .param/l "i" 0 8 31, +C4<011001>;
S_0x28b3530 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b3260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b3700 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b3840_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b3900_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b39c0_0 .var "q", 31 0;
v0x28b3ab0_0 .net "wrenable", 0 0, L_0x2997350;  1 drivers
S_0x28b3c20 .scope generate, "genblk1[26]" "genblk1[26]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b3e30 .param/l "i" 0 8 31, +C4<011010>;
S_0x28b3ef0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b3c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b40c0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b4200_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b42c0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b4380_0 .var "q", 31 0;
v0x28b4470_0 .net "wrenable", 0 0, L_0x2997580;  1 drivers
S_0x28b45e0 .scope generate, "genblk1[27]" "genblk1[27]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b47f0 .param/l "i" 0 8 31, +C4<011011>;
S_0x28b48b0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b45e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b4a80 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b4bc0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b4c80_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b4d40_0 .var "q", 31 0;
v0x28b4e30_0 .net "wrenable", 0 0, L_0x29974b0;  1 drivers
S_0x28b4fa0 .scope generate, "genblk1[28]" "genblk1[28]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b51b0 .param/l "i" 0 8 31, +C4<011100>;
S_0x28b5270 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b4fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b5440 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b5580_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b5640_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b5700_0 .var "q", 31 0;
v0x28b57f0_0 .net "wrenable", 0 0, L_0x2997700;  1 drivers
S_0x28b5960 .scope generate, "genblk1[29]" "genblk1[29]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b5b70 .param/l "i" 0 8 31, +C4<011101>;
S_0x28b5c30 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b5e00 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b5f40_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28ac180_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28ac240_0 .var "q", 31 0;
v0x28b6410_0 .net "wrenable", 0 0, L_0x2997620;  1 drivers
S_0x28b6530 .scope generate, "genblk1[30]" "genblk1[30]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b6740 .param/l "i" 0 8 31, +C4<011110>;
S_0x28b6800 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b6530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b69d0 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b6b10_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b6bd0_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b6c90_0 .var "q", 31 0;
v0x28b6d80_0 .net "wrenable", 0 0, L_0x2997890;  1 drivers
S_0x28b6ef0 .scope generate, "genblk1[31]" "genblk1[31]" 8 31, 8 31 0, S_0x28a3990;
 .timescale 0 0;
P_0x28b7100 .param/l "i" 0 8 31, +C4<011111>;
S_0x28b71c0 .scope module, "register" "register32" 8 32, 9 20 0, S_0x28b6ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x28b7390 .param/l "W" 0 9 20, +C4<00000000000000000000000000100000>;
v0x28b74d0_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28b7590_0 .net "d", 31 0, L_0x2996130;  alias, 1 drivers
v0x28b7650_0 .var "q", 31 0;
v0x28b7740_0 .net "wrenable", 0 0, L_0x29977a0;  1 drivers
S_0x28b78b0 .scope module, "multiplexer1" "mux32to1by32" 8 36, 7 60 0, S_0x28a3990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2996760 .functor BUFZ 32, v0x28be700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2997e40 .functor BUFZ 32, v0x28a4c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2997f40 .functor BUFZ 32, v0x28a5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998040 .functor BUFZ 32, v0x28a5f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998140 .functor BUFZ 32, v0x28a69f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998240 .functor BUFZ 32, v0x28a7450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998340 .functor BUFZ 32, v0x28a7da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998440 .functor BUFZ 32, v0x28a8760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998540 .functor BUFZ 32, v0x28a9270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998640 .functor BUFZ 32, v0x28a9ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998740 .functor BUFZ 32, v0x28aa520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998840 .functor BUFZ 32, v0x28aaec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x29989b0 .functor BUFZ 32, v0x28ab880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998ab0 .functor BUFZ 32, v0x28ac390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998940 .functor BUFZ 32, v0x28acd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998cc0 .functor BUFZ 32, v0x28ad6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998e50 .functor BUFZ 32, v0x28a9160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998f50 .functor BUFZ 32, v0x28aebc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2998dc0 .functor BUFZ 32, v0x28af580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999180 .functor BUFZ 32, v0x28aff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999050 .functor BUFZ 32, v0x28b0900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x29993c0 .functor BUFZ 32, v0x28b12c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999280 .functor BUFZ 32, v0x28b1c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999610 .functor BUFZ 32, v0x28b2640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x29994c0 .functor BUFZ 32, v0x28b3000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999870 .functor BUFZ 32, v0x28b39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999710 .functor BUFZ 32, v0x28b4380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999ae0 .functor BUFZ 32, v0x28b4d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999970 .functor BUFZ 32, v0x28b5700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999d60 .functor BUFZ 32, v0x28ac240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999be0 .functor BUFZ 32, v0x28b6c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2999ff0 .functor BUFZ 32, v0x28b7650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a2a0 .functor BUFZ 32, L_0x2999e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7face503a2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28adb30_0 .net *"_s101", 1 0, L_0x7face503a2a0;  1 drivers
v0x28b80f0_0 .net *"_s96", 31 0, L_0x2999e60;  1 drivers
v0x28b81d0_0 .net *"_s98", 6 0, L_0x299a200;  1 drivers
v0x28b8290_0 .net "address", 4 0, L_0x28c2860;  alias, 1 drivers
v0x28b8380_0 .net "input0", 31 0, v0x28be700_0;  alias, 1 drivers
v0x28b8490_0 .net "input1", 31 0, v0x28a4c40_0;  alias, 1 drivers
v0x28b8550_0 .net "input10", 31 0, v0x28aa520_0;  alias, 1 drivers
v0x28b8620_0 .net "input11", 31 0, v0x28aaec0_0;  alias, 1 drivers
v0x28b86f0_0 .net "input12", 31 0, v0x28ab880_0;  alias, 1 drivers
v0x28b8850_0 .net "input13", 31 0, v0x28ac390_0;  alias, 1 drivers
v0x28b8920_0 .net "input14", 31 0, v0x28acd00_0;  alias, 1 drivers
v0x28b89f0_0 .net "input15", 31 0, v0x28ad6c0_0;  alias, 1 drivers
v0x28b8ac0_0 .net "input16", 31 0, v0x28a9160_0;  alias, 1 drivers
v0x28b8b90_0 .net "input17", 31 0, v0x28aebc0_0;  alias, 1 drivers
v0x28b8c60_0 .net "input18", 31 0, v0x28af580_0;  alias, 1 drivers
v0x28b8d30_0 .net "input19", 31 0, v0x28aff40_0;  alias, 1 drivers
v0x28b8e00_0 .net "input2", 31 0, v0x28a5610_0;  alias, 1 drivers
v0x28b8fb0_0 .net "input20", 31 0, v0x28b0900_0;  alias, 1 drivers
v0x28b9050_0 .net "input21", 31 0, v0x28b12c0_0;  alias, 1 drivers
v0x28b90f0_0 .net "input22", 31 0, v0x28b1c80_0;  alias, 1 drivers
v0x28b91c0_0 .net "input23", 31 0, v0x28b2640_0;  alias, 1 drivers
v0x28b9290_0 .net "input24", 31 0, v0x28b3000_0;  alias, 1 drivers
v0x28b9360_0 .net "input25", 31 0, v0x28b39c0_0;  alias, 1 drivers
v0x28b9430_0 .net "input26", 31 0, v0x28b4380_0;  alias, 1 drivers
v0x28b9500_0 .net "input27", 31 0, v0x28b4d40_0;  alias, 1 drivers
v0x28b95d0_0 .net "input28", 31 0, v0x28b5700_0;  alias, 1 drivers
v0x28b96a0_0 .net "input29", 31 0, v0x28ac240_0;  alias, 1 drivers
v0x28b9770_0 .net "input3", 31 0, v0x28a5f80_0;  alias, 1 drivers
v0x28b9840_0 .net "input30", 31 0, v0x28b6c90_0;  alias, 1 drivers
v0x28b9910_0 .net "input31", 31 0, v0x28b7650_0;  alias, 1 drivers
v0x28b99e0_0 .net "input4", 31 0, v0x28a69f0_0;  alias, 1 drivers
v0x28b9ab0_0 .net "input5", 31 0, v0x28a7450_0;  alias, 1 drivers
v0x28b9b80_0 .net "input6", 31 0, v0x28a7da0_0;  alias, 1 drivers
v0x28b8ed0_0 .net "input7", 31 0, v0x28a8760_0;  alias, 1 drivers
v0x28b9e30_0 .net "input8", 31 0, v0x28a9270_0;  alias, 1 drivers
v0x28b9f00_0 .net "input9", 31 0, v0x28a9ba0_0;  alias, 1 drivers
v0x28b9fd0 .array "mux", 0 31;
v0x28b9fd0_0 .net v0x28b9fd0 0, 31 0, L_0x2996760; 1 drivers
v0x28b9fd0_1 .net v0x28b9fd0 1, 31 0, L_0x2997e40; 1 drivers
v0x28b9fd0_2 .net v0x28b9fd0 2, 31 0, L_0x2997f40; 1 drivers
v0x28b9fd0_3 .net v0x28b9fd0 3, 31 0, L_0x2998040; 1 drivers
v0x28b9fd0_4 .net v0x28b9fd0 4, 31 0, L_0x2998140; 1 drivers
v0x28b9fd0_5 .net v0x28b9fd0 5, 31 0, L_0x2998240; 1 drivers
v0x28b9fd0_6 .net v0x28b9fd0 6, 31 0, L_0x2998340; 1 drivers
v0x28b9fd0_7 .net v0x28b9fd0 7, 31 0, L_0x2998440; 1 drivers
v0x28b9fd0_8 .net v0x28b9fd0 8, 31 0, L_0x2998540; 1 drivers
v0x28b9fd0_9 .net v0x28b9fd0 9, 31 0, L_0x2998640; 1 drivers
v0x28b9fd0_10 .net v0x28b9fd0 10, 31 0, L_0x2998740; 1 drivers
v0x28b9fd0_11 .net v0x28b9fd0 11, 31 0, L_0x2998840; 1 drivers
v0x28b9fd0_12 .net v0x28b9fd0 12, 31 0, L_0x29989b0; 1 drivers
v0x28b9fd0_13 .net v0x28b9fd0 13, 31 0, L_0x2998ab0; 1 drivers
v0x28b9fd0_14 .net v0x28b9fd0 14, 31 0, L_0x2998940; 1 drivers
v0x28b9fd0_15 .net v0x28b9fd0 15, 31 0, L_0x2998cc0; 1 drivers
v0x28b9fd0_16 .net v0x28b9fd0 16, 31 0, L_0x2998e50; 1 drivers
v0x28b9fd0_17 .net v0x28b9fd0 17, 31 0, L_0x2998f50; 1 drivers
v0x28b9fd0_18 .net v0x28b9fd0 18, 31 0, L_0x2998dc0; 1 drivers
v0x28b9fd0_19 .net v0x28b9fd0 19, 31 0, L_0x2999180; 1 drivers
v0x28b9fd0_20 .net v0x28b9fd0 20, 31 0, L_0x2999050; 1 drivers
v0x28b9fd0_21 .net v0x28b9fd0 21, 31 0, L_0x29993c0; 1 drivers
v0x28b9fd0_22 .net v0x28b9fd0 22, 31 0, L_0x2999280; 1 drivers
v0x28b9fd0_23 .net v0x28b9fd0 23, 31 0, L_0x2999610; 1 drivers
v0x28b9fd0_24 .net v0x28b9fd0 24, 31 0, L_0x29994c0; 1 drivers
v0x28b9fd0_25 .net v0x28b9fd0 25, 31 0, L_0x2999870; 1 drivers
v0x28b9fd0_26 .net v0x28b9fd0 26, 31 0, L_0x2999710; 1 drivers
v0x28b9fd0_27 .net v0x28b9fd0 27, 31 0, L_0x2999ae0; 1 drivers
v0x28b9fd0_28 .net v0x28b9fd0 28, 31 0, L_0x2999970; 1 drivers
v0x28b9fd0_29 .net v0x28b9fd0 29, 31 0, L_0x2999d60; 1 drivers
v0x28b9fd0_30 .net v0x28b9fd0 30, 31 0, L_0x2999be0; 1 drivers
v0x28b9fd0_31 .net v0x28b9fd0 31, 31 0, L_0x2999ff0; 1 drivers
v0x28ba580_0 .net "out", 31 0, L_0x299a2a0;  alias, 1 drivers
L_0x2999e60 .array/port v0x28b9fd0, L_0x299a200;
L_0x299a200 .concat [ 5 2 0 0], L_0x28c2860, L_0x7face503a2a0;
S_0x28baba0 .scope module, "multiplexer2" "mux32to1by32" 8 42, 7 60 0, S_0x28a3990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x299a310 .functor BUFZ 32, v0x28be700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a380 .functor BUFZ 32, v0x28a4c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a3f0 .functor BUFZ 32, v0x28a5610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a460 .functor BUFZ 32, v0x28a5f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a4d0 .functor BUFZ 32, v0x28a69f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a540 .functor BUFZ 32, v0x28a7450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a5b0 .functor BUFZ 32, v0x28a7da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a620 .functor BUFZ 32, v0x28a8760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a690 .functor BUFZ 32, v0x28a9270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a700 .functor BUFZ 32, v0x28a9ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a770 .functor BUFZ 32, v0x28aa520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a7e0 .functor BUFZ 32, v0x28aaec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a8c0 .functor BUFZ 32, v0x28ab880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a930 .functor BUFZ 32, v0x28ac390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a850 .functor BUFZ 32, v0x28acd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299a9a0 .functor BUFZ 32, v0x28ad6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299aaa0 .functor BUFZ 32, v0x28a9160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ab10 .functor BUFZ 32, v0x28aebc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299aa10 .functor BUFZ 32, v0x28af580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ac20 .functor BUFZ 32, v0x28aff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ab80 .functor BUFZ 32, v0x28b0900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ad40 .functor BUFZ 32, v0x28b12c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ac90 .functor BUFZ 32, v0x28b1c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299ae70 .functor BUFZ 32, v0x28b2640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299adb0 .functor BUFZ 32, v0x28b3000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299afb0 .functor BUFZ 32, v0x28b39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299aee0 .functor BUFZ 32, v0x28b4380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b100 .functor BUFZ 32, v0x28b4d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b020 .functor BUFZ 32, v0x28b5700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b260 .functor BUFZ 32, v0x28ac240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b170 .functor BUFZ 32, v0x28b6c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b3d0 .functor BUFZ 32, v0x28b7650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x299b5f0 .functor BUFZ 32, L_0x299b2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7face503a2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28b7ce0_0 .net *"_s101", 1 0, L_0x7face503a2e8;  1 drivers
v0x28bb1c0_0 .net *"_s96", 31 0, L_0x299b2d0;  1 drivers
v0x28bb2c0_0 .net *"_s98", 6 0, L_0x299b550;  1 drivers
v0x28bb380_0 .net "address", 4 0, L_0x28c2730;  alias, 1 drivers
v0x28bb490_0 .net "input0", 31 0, v0x28be700_0;  alias, 1 drivers
v0x28bb5a0_0 .net "input1", 31 0, v0x28a4c40_0;  alias, 1 drivers
v0x28bb690_0 .net "input10", 31 0, v0x28aa520_0;  alias, 1 drivers
v0x28bb7a0_0 .net "input11", 31 0, v0x28aaec0_0;  alias, 1 drivers
v0x28bb8b0_0 .net "input12", 31 0, v0x28ab880_0;  alias, 1 drivers
v0x28bba00_0 .net "input13", 31 0, v0x28ac390_0;  alias, 1 drivers
v0x28bbb10_0 .net "input14", 31 0, v0x28acd00_0;  alias, 1 drivers
v0x28bbc20_0 .net "input15", 31 0, v0x28ad6c0_0;  alias, 1 drivers
v0x28bbd30_0 .net "input16", 31 0, v0x28a9160_0;  alias, 1 drivers
v0x28bbe40_0 .net "input17", 31 0, v0x28aebc0_0;  alias, 1 drivers
v0x28bbf50_0 .net "input18", 31 0, v0x28af580_0;  alias, 1 drivers
v0x28bc060_0 .net "input19", 31 0, v0x28aff40_0;  alias, 1 drivers
v0x28bc170_0 .net "input2", 31 0, v0x28a5610_0;  alias, 1 drivers
v0x28bc320_0 .net "input20", 31 0, v0x28b0900_0;  alias, 1 drivers
v0x28bc410_0 .net "input21", 31 0, v0x28b12c0_0;  alias, 1 drivers
v0x28bc520_0 .net "input22", 31 0, v0x28b1c80_0;  alias, 1 drivers
v0x28bc630_0 .net "input23", 31 0, v0x28b2640_0;  alias, 1 drivers
v0x28bc740_0 .net "input24", 31 0, v0x28b3000_0;  alias, 1 drivers
v0x28bc850_0 .net "input25", 31 0, v0x28b39c0_0;  alias, 1 drivers
v0x28bc960_0 .net "input26", 31 0, v0x28b4380_0;  alias, 1 drivers
v0x28bca70_0 .net "input27", 31 0, v0x28b4d40_0;  alias, 1 drivers
v0x28bcb80_0 .net "input28", 31 0, v0x28b5700_0;  alias, 1 drivers
v0x28bcc90_0 .net "input29", 31 0, v0x28ac240_0;  alias, 1 drivers
v0x28bcda0_0 .net "input3", 31 0, v0x28a5f80_0;  alias, 1 drivers
v0x28bceb0_0 .net "input30", 31 0, v0x28b6c90_0;  alias, 1 drivers
v0x28bcfc0_0 .net "input31", 31 0, v0x28b7650_0;  alias, 1 drivers
v0x28bd0d0_0 .net "input4", 31 0, v0x28a69f0_0;  alias, 1 drivers
v0x28bd1e0_0 .net "input5", 31 0, v0x28a7450_0;  alias, 1 drivers
v0x28bd2f0_0 .net "input6", 31 0, v0x28a7da0_0;  alias, 1 drivers
v0x28bc280_0 .net "input7", 31 0, v0x28a8760_0;  alias, 1 drivers
v0x28bd610_0 .net "input8", 31 0, v0x28a9270_0;  alias, 1 drivers
v0x28bd720_0 .net "input9", 31 0, v0x28a9ba0_0;  alias, 1 drivers
v0x28bd830 .array "mux", 0 31;
v0x28bd830_0 .net v0x28bd830 0, 31 0, L_0x299a310; 1 drivers
v0x28bd830_1 .net v0x28bd830 1, 31 0, L_0x299a380; 1 drivers
v0x28bd830_2 .net v0x28bd830 2, 31 0, L_0x299a3f0; 1 drivers
v0x28bd830_3 .net v0x28bd830 3, 31 0, L_0x299a460; 1 drivers
v0x28bd830_4 .net v0x28bd830 4, 31 0, L_0x299a4d0; 1 drivers
v0x28bd830_5 .net v0x28bd830 5, 31 0, L_0x299a540; 1 drivers
v0x28bd830_6 .net v0x28bd830 6, 31 0, L_0x299a5b0; 1 drivers
v0x28bd830_7 .net v0x28bd830 7, 31 0, L_0x299a620; 1 drivers
v0x28bd830_8 .net v0x28bd830 8, 31 0, L_0x299a690; 1 drivers
v0x28bd830_9 .net v0x28bd830 9, 31 0, L_0x299a700; 1 drivers
v0x28bd830_10 .net v0x28bd830 10, 31 0, L_0x299a770; 1 drivers
v0x28bd830_11 .net v0x28bd830 11, 31 0, L_0x299a7e0; 1 drivers
v0x28bd830_12 .net v0x28bd830 12, 31 0, L_0x299a8c0; 1 drivers
v0x28bd830_13 .net v0x28bd830 13, 31 0, L_0x299a930; 1 drivers
v0x28bd830_14 .net v0x28bd830 14, 31 0, L_0x299a850; 1 drivers
v0x28bd830_15 .net v0x28bd830 15, 31 0, L_0x299a9a0; 1 drivers
v0x28bd830_16 .net v0x28bd830 16, 31 0, L_0x299aaa0; 1 drivers
v0x28bd830_17 .net v0x28bd830 17, 31 0, L_0x299ab10; 1 drivers
v0x28bd830_18 .net v0x28bd830 18, 31 0, L_0x299aa10; 1 drivers
v0x28bd830_19 .net v0x28bd830 19, 31 0, L_0x299ac20; 1 drivers
v0x28bd830_20 .net v0x28bd830 20, 31 0, L_0x299ab80; 1 drivers
v0x28bd830_21 .net v0x28bd830 21, 31 0, L_0x299ad40; 1 drivers
v0x28bd830_22 .net v0x28bd830 22, 31 0, L_0x299ac90; 1 drivers
v0x28bd830_23 .net v0x28bd830 23, 31 0, L_0x299ae70; 1 drivers
v0x28bd830_24 .net v0x28bd830 24, 31 0, L_0x299adb0; 1 drivers
v0x28bd830_25 .net v0x28bd830 25, 31 0, L_0x299afb0; 1 drivers
v0x28bd830_26 .net v0x28bd830 26, 31 0, L_0x299aee0; 1 drivers
v0x28bd830_27 .net v0x28bd830 27, 31 0, L_0x299b100; 1 drivers
v0x28bd830_28 .net v0x28bd830 28, 31 0, L_0x299b020; 1 drivers
v0x28bd830_29 .net v0x28bd830 29, 31 0, L_0x299b260; 1 drivers
v0x28bd830_30 .net v0x28bd830 30, 31 0, L_0x299b170; 1 drivers
v0x28bd830_31 .net v0x28bd830 31, 31 0, L_0x299b3d0; 1 drivers
v0x28bde00_0 .net "out", 31 0, L_0x299b5f0;  alias, 1 drivers
L_0x299b2d0 .array/port v0x28bd830, L_0x299b550;
L_0x299b550 .concat [ 5 2 0 0], L_0x28c2730, L_0x7face503a2e8;
S_0x28be470 .scope module, "register0" "register32zero" 8 28, 9 37 0, S_0x28a3990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x28bad70 .param/l "W" 0 9 37, +C4<00000000000000000000000000100000>;
v0x28be640_0 .net "clk", 0 0, o0x7face5089a98;  alias, 0 drivers
v0x28be700_0 .var "q", 31 0;
v0x28be810_0 .net "wrenable", 0 0, v0x289ede0_0;  alias, 1 drivers
    .scope S_0x289c820;
T_0 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x289d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x289cb90_0;
    %load/vec4 v0x289ca90_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x289d0c0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x289e0b0;
T_1 ;
    %wait E_0x289e410;
    %load/vec4 v0x289ec70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %load/vec4 v0x289ef70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x289ee80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %load/vec4 v0x289ef70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x289ee80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
T_1.13 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x289e650_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ed40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x289ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289ea80_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x289e4a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x289e750_0, 0, 1;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x28a32c0;
T_2 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x28a35a0_0;
    %assign/vec4 v0x28a3750_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x28a46f0;
T_3 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a4d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x28a4b50_0;
    %assign/vec4 v0x28a4c40_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28a50e0;
T_4 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x28a5520_0;
    %assign/vec4 v0x28a5610_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28a5af0;
T_5 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a6070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x28a5ec0_0;
    %assign/vec4 v0x28a5f80_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28a6500;
T_6 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a6ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x28a68a0_0;
    %assign/vec4 v0x28a69f0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28a6ed0;
T_7 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28a73b0_0;
    %assign/vec4 v0x28a7450_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x28a7910;
T_8 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a7e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28a7ce0_0;
    %assign/vec4 v0x28a7da0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x28a82d0;
T_9 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28a86a0_0;
    %assign/vec4 v0x28a8760_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x28a8cd0;
T_10 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28a90a0_0;
    %assign/vec4 v0x28a9270_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x28a9710;
T_11 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28a9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x28a9ae0_0;
    %assign/vec4 v0x28a9ba0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x28aa040;
T_12 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28aa5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x28aa480_0;
    %assign/vec4 v0x28aa520_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x28aaa30;
T_13 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28aafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x28aae00_0;
    %assign/vec4 v0x28aaec0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x28ab3f0;
T_14 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28ab970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x28ab7c0_0;
    %assign/vec4 v0x28ab880_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x28abdb0;
T_15 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28ac430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x28a72a0_0;
    %assign/vec4 v0x28ac390_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x28ac870;
T_16 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28acdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x28acc40_0;
    %assign/vec4 v0x28acd00_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x28ad230;
T_17 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28ad7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x28ad600_0;
    %assign/vec4 v0x28ad6c0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x28adc90;
T_18 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28ae310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x28ae040_0;
    %assign/vec4 v0x28a9160_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x28ae730;
T_19 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28aecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x28aeb00_0;
    %assign/vec4 v0x28aebc0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x28af0f0;
T_20 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28af670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x28af4c0_0;
    %assign/vec4 v0x28af580_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x28afab0;
T_21 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x28afe80_0;
    %assign/vec4 v0x28aff40_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x28b0470;
T_22 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x28b0840_0;
    %assign/vec4 v0x28b0900_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x28b0e30;
T_23 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x28b1200_0;
    %assign/vec4 v0x28b12c0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x28b17f0;
T_24 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x28b1bc0_0;
    %assign/vec4 v0x28b1c80_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x28b21b0;
T_25 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x28b2580_0;
    %assign/vec4 v0x28b2640_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x28b2b70;
T_26 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x28b2f40_0;
    %assign/vec4 v0x28b3000_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x28b3530;
T_27 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b3ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x28b3900_0;
    %assign/vec4 v0x28b39c0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x28b3ef0;
T_28 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x28b42c0_0;
    %assign/vec4 v0x28b4380_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x28b48b0;
T_29 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b4e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x28b4c80_0;
    %assign/vec4 v0x28b4d40_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x28b5270;
T_30 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x28b5640_0;
    %assign/vec4 v0x28b5700_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x28b5c30;
T_31 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b6410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x28ac180_0;
    %assign/vec4 v0x28ac240_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x28b6800;
T_32 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x28b6bd0_0;
    %assign/vec4 v0x28b6c90_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x28b71c0;
T_33 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28b7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x28b7590_0;
    %assign/vec4 v0x28b7650_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x28be470;
T_34 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x28be810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x28be700_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x289b9c0;
T_35 ;
    %wait E_0x26e2e30;
    %load/vec4 v0x289c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x289c050_0;
    %ix/getv 3, v0x289be60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x289c1f0, 0, 4;
T_35.0 ;
    %ix/getv 4, v0x289be60_0;
    %load/vec4a v0x289c1f0, 4;
    %assign/vec4 v0x289c110_0, 0;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
    "./registers.v";
