

================================================================
== Vivado HLS Report for 'weight_mmcpy_everyKx'
================================================================
* Date:           Thu Jul 29 20:17:30 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  266|    1|  266|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                                          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |                 Loop Name                | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- memcpy.weight_memcpy_buffer.gep.Weight  |    0|  256|         3|          1|          1| 0 ~ 255 |    yes   |
        +------------------------------------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    145|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    152|
|Register         |        -|      -|     191|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     191|    297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_233_p2              |     +    |      0|  0|  15|           8|           1|
    |sum_fu_212_p2                      |     +    |      0|  0|  40|          33|          33|
    |tmp_1_fu_244_p2                    |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_228_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |p_Woffset_load_fu_196_p3           |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 145|          87|          80|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |Weight_blk_n_AR                      |   9|          2|    1|          2|
    |Weight_blk_n_R                       |   9|          2|    1|          2|
    |ap_NS_fsm                            |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_indvar_phi_fu_158_p4      |   9|          2|    8|         16|
    |ap_return_0                          |   9|          2|    3|          6|
    |ap_return_1                          |   9|          2|    3|          6|
    |ap_sig_ioackin_m_axi_Weight_ARREADY  |   9|          2|    1|          2|
    |indvar_reg_154                       |   9|          2|    8|         16|
    |next_t3_0_V_write_a_reg_175          |   9|          2|    3|          6|
    |next_t4_0_V_write_a_reg_166          |   9|          2|    3|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 152|         34|   34|         78|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ReadLength_cast1_reg_289             |   8|   0|   32|         24|
    |Weight_addr_read_reg_320             |  32|   0|   32|          0|
    |Weight_addr_reg_305                  |  32|   0|   32|          0|
    |Woffset                              |  32|   0|   32|          0|
    |ap_CS_fsm                            |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_Weight_ARREADY  |   1|   0|    1|          0|
    |ap_return_0_preg                     |   3|   0|    3|          0|
    |ap_return_1_preg                     |   3|   0|    3|          0|
    |exitcond_reg_311                     |   1|   0|    1|          0|
    |exitcond_reg_311_pp0_iter1_reg       |   1|   0|    1|          0|
    |indvar_next_reg_315                  |   8|   0|    8|          0|
    |indvar_reg_154                       |   8|   0|    8|          0|
    |indvar_reg_154_pp0_iter1_reg         |   8|   0|    8|          0|
    |next_t3_0_V_write_a_reg_175          |   3|   0|    3|          0|
    |next_t4_0_V_write_a_reg_166          |   3|   0|    3|          0|
    |p_Woffset_load_reg_300               |  32|   0|   32|          0|
    |t3_V_cast_reg_295                    |   2|   0|    3|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 191|   0|  216|         25|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_done                        | out |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_return_0                    | out |    3| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|ap_return_1                    | out |    3| ap_ctrl_hs | weight_mmcpy_everyKx | return value |
|m_axi_Weight_AWVALID           | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWREADY           |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWADDR            | out |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWID              | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWLEN             | out |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWSIZE            | out |    3|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWBURST           | out |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWLOCK            | out |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWCACHE           | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWPROT            | out |    3|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWQOS             | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWREGION          | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_AWUSER            | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WVALID            | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WREADY            |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WDATA             | out |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WSTRB             | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WLAST             | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WID               | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_WUSER             | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARVALID           | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARREADY           |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARADDR            | out |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARID              | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARLEN             | out |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARSIZE            | out |    3|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARBURST           | out |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARLOCK            | out |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARCACHE           | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARPROT            | out |    3|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARQOS             | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARREGION          | out |    4|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_ARUSER            | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RVALID            |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RREADY            | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RDATA             |  in |   32|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RLAST             |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RID               |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RUSER             |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_RRESP             |  in |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_BVALID            |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_BREADY            | out |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_BRESP             |  in |    2|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_BID               |  in |    1|    m_axi   |        Weight        |    pointer   |
|m_axi_Weight_BUSER             |  in |    1|    m_axi   |        Weight        |    pointer   |
|Weight_offset                  |  in |   30|   ap_none  |     Weight_offset    |    scalar    |
|weight_memcpy_buffer_address0  | out |    6|  ap_memory | weight_memcpy_buffer |     array    |
|weight_memcpy_buffer_ce0       | out |    1|  ap_memory | weight_memcpy_buffer |     array    |
|weight_memcpy_buffer_we0       | out |    1|  ap_memory | weight_memcpy_buffer |     array    |
|weight_memcpy_buffer_d0        | out |   32|  ap_memory | weight_memcpy_buffer |     array    |
|t3_V                           |  in |    2|   ap_none  |         t3_V         |    scalar    |
|t4_V                           |  in |    3|   ap_none  |         t4_V         |    scalar    |
|next_t3_0_V_read               |  in |    3|   ap_none  |   next_t3_0_V_read   |    scalar    |
|next_t4_0_V_read               |  in |    3|   ap_none  |   next_t4_0_V_read   |    scalar    |
|ReadLength                     |  in |    8|   ap_none  |      ReadLength      |    scalar    |
|init_enable                    |  in |    1|   ap_none  |      init_enable     |    scalar    |
|enable                         |  in |    1|   ap_none  |        enable        |    scalar    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (enable_read)
	13  / (!enable_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 14 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%init_enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init_enable)"   --->   Operation 15 'read' 'init_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ReadLength_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %ReadLength)"   --->   Operation 16 'read' 'ReadLength_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%next_t4_0_V_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %next_t4_0_V_read)"   --->   Operation 17 'read' 'next_t4_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%next_t3_0_V_read_1 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %next_t3_0_V_read)"   --->   Operation 18 'read' 'next_t3_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t4_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %t4_V)"   --->   Operation 19 'read' 't4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t3_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %t3_V)"   --->   Operation 20 'read' 't3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Weight_offset)"   --->   Operation 21 'read' 'Weight_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ReadLength_cast1 = zext i8 %ReadLength_read to i32"   --->   Operation 22 'zext' 'ReadLength_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t3_V_cast = zext i2 %t3_V_read to i3"   --->   Operation 23 'zext' 't3_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Weight, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %._crit_edge2, label %._crit_edge" [cnn.cpp:431]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Woffset_load = load i32* @Woffset, align 4" [cnn.cpp:443]   --->   Operation 26 'load' 'Woffset_load' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%p_Woffset_load = select i1 %init_enable_read, i32 0, i32 %Woffset_load" [cnn.cpp:438]   --->   Operation 27 'select' 'p_Woffset_load' <Predicate = (enable_read)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %p_Woffset_load to i33" [cnn.cpp:443]   --->   Operation 28 'sext' 'tmp_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %Weight_offset_read to i33"   --->   Operation 29 'zext' 'sext_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%sum = add i33 %tmp_cast, %sext_cast" [cnn.cpp:443]   --->   Operation 30 'add' 'sum' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i64" [cnn.cpp:443]   --->   Operation 31 'sext' 'sum_cast' <Predicate = (enable_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Weight_addr = getelementptr i32* %Weight, i64 %sum_cast" [cnn.cpp:443]   --->   Operation 32 'getelementptr' 'Weight_addr' <Predicate = (enable_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 33 [7/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 33 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 34 [6/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 34 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 35 [5/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 35 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 36 [4/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 36 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 37 [3/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 37 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 38 [2/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 38 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 39 [1/7] (8.75ns)   --->   "%Weight_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %Weight_addr, i32 %ReadLength_cast1)" [cnn.cpp:443]   --->   Operation 39 'readreq' 'Weight_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 40 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.91>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%indvar = phi i8 [ 0, %._crit_edge2 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 41 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %indvar, %ReadLength_read"   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (1.91ns)   --->   "%indvar_next = add i8 %indvar, 1"   --->   Operation 44 'add' 'indvar_next' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body"   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 46 [1/1] (8.75ns)   --->   "%Weight_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %Weight_addr)" [cnn.cpp:443]   --->   Operation 46 'read' 'Weight_addr_read' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"   --->   Operation 47 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str92)"   --->   Operation 48 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([39 x i8]* @memcpy_OC_weight_mem)"   --->   Operation 49 'specloopname' 'empty_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%indvar1 = zext i8 %indvar to i64"   --->   Operation 50 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%weight_memcpy_buffer_2 = getelementptr [64 x i32]* %weight_memcpy_buffer, i64 0, i64 %indvar1" [cnn.cpp:443]   --->   Operation 51 'getelementptr' 'weight_memcpy_buffer_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (3.25ns)   --->   "store i32 %Weight_addr_read, i32* %weight_memcpy_buffer_2, align 4" [cnn.cpp:443]   --->   Operation 52 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 28> <RAM>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)"   --->   Operation 53 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 54 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.55>
ST_12 : Operation 55 [1/1] (2.55ns)   --->   "%tmp_1 = add i32 %p_Woffset_load, %ReadLength_cast1" [cnn.cpp:444]   --->   Operation 55 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %tmp_1, i32* @Woffset, align 4" [cnn.cpp:440]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn.cpp:445]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%next_t4_0_V_write_a = phi i3 [ %t4_V_read, %burst.rd.end ], [ %next_t4_0_V_read_1, %0 ]" [cnn.cpp:445]   --->   Operation 58 'phi' 'next_t4_0_V_write_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%next_t3_0_V_write_a = phi i3 [ %t3_V_cast, %burst.rd.end ], [ %next_t3_0_V_read_1, %0 ]" [cnn.cpp:445]   --->   Operation 59 'phi' 'next_t3_0_V_write_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i3, i3 } undef, i3 %next_t3_0_V_write_a, 0" [cnn.cpp:445]   --->   Operation 60 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i3, i3 } %mrv, i3 %next_t4_0_V_write_a, 1" [cnn.cpp:445]   --->   Operation 61 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "ret { i3, i3 } %mrv_1" [cnn.cpp:445]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Weight_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_memcpy_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_t3_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_t4_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadLength]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Woffset]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
enable_read            (read             ) [ 01000000000000]
init_enable_read       (read             ) [ 00000000000000]
ReadLength_read        (read             ) [ 00111111111100]
next_t4_0_V_read_1     (read             ) [ 01111111111111]
next_t3_0_V_read_1     (read             ) [ 01111111111111]
t4_V_read              (read             ) [ 01111111111111]
t3_V_read              (read             ) [ 00000000000000]
Weight_offset_read     (read             ) [ 00000000000000]
ReadLength_cast1       (zext             ) [ 00111111111110]
t3_V_cast              (zext             ) [ 01111111111111]
StgValue_24            (specinterface    ) [ 00000000000000]
StgValue_25            (br               ) [ 01111111111111]
Woffset_load           (load             ) [ 00000000000000]
p_Woffset_load         (select           ) [ 00111111111110]
tmp_cast               (sext             ) [ 00000000000000]
sext_cast              (zext             ) [ 00000000000000]
sum                    (add              ) [ 00000000000000]
sum_cast               (sext             ) [ 00000000000000]
Weight_addr            (getelementptr    ) [ 00111111111100]
Weight_addr_rd_req     (readreq          ) [ 00000000000000]
StgValue_40            (br               ) [ 00000000111100]
indvar                 (phi              ) [ 00000000011100]
exitcond               (icmp             ) [ 00000000011100]
empty                  (speclooptripcount) [ 00000000000000]
indvar_next            (add              ) [ 00000000111100]
StgValue_45            (br               ) [ 00000000000000]
Weight_addr_read       (read             ) [ 00000000010100]
burstread_rbegin       (specregionbegin  ) [ 00000000000000]
StgValue_48            (specpipeline     ) [ 00000000000000]
empty_18               (specloopname     ) [ 00000000000000]
indvar1                (zext             ) [ 00000000000000]
weight_memcpy_buffer_2 (getelementptr    ) [ 00000000000000]
StgValue_52            (store            ) [ 00000000000000]
burstread_rend         (specregionend    ) [ 00000000000000]
StgValue_54            (br               ) [ 00000000111100]
tmp_1                  (add              ) [ 00000000000000]
StgValue_56            (store            ) [ 00000000000000]
StgValue_57            (br               ) [ 01000000000011]
next_t4_0_V_write_a    (phi              ) [ 00000000000001]
next_t3_0_V_write_a    (phi              ) [ 00000000000001]
mrv                    (insertvalue      ) [ 00000000000000]
mrv_1                  (insertvalue      ) [ 00000000000000]
StgValue_62            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Weight_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_memcpy_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_memcpy_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="next_t3_0_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_t3_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="next_t4_0_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_t4_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ReadLength">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadLength"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="init_enable">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_enable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="enable">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Woffset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Woffset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_weight_mem"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="enable_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="init_enable_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_enable_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ReadLength_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ReadLength_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="next_t4_0_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_t4_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="next_t3_0_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_t3_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="t4_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t4_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="t3_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t3_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Weight_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="30" slack="0"/>
<pin id="127" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="8" slack="1"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="Weight_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Weight_addr_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="9"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight_addr_read/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="weight_memcpy_buffer_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_memcpy_buffer_2/11 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_52_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/11 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="166" class="1005" name="next_t4_0_V_write_a_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_t4_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="next_t4_0_V_write_a_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="10"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="3" slack="10"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_t4_0_V_write_a/13 "/>
</bind>
</comp>

<comp id="175" class="1005" name="next_t3_0_V_write_a_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_t3_0_V_write_a (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="next_t3_0_V_write_a_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="10"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="10"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_t3_0_V_write_a/13 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ReadLength_cast1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ReadLength_cast1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="t3_V_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t3_V_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Woffset_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Woffset_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Woffset_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Woffset_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="30" slack="0"/>
<pin id="210" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sum_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="30" slack="0"/>
<pin id="215" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="33" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Weight_addr_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weight_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="8"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_next_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="9"/>
<pin id="246" dir="0" index="1" bw="8" slack="9"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_56_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mrv_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mrv_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="269" class="1005" name="ReadLength_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="8"/>
<pin id="271" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="ReadLength_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="next_t4_0_V_read_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="10"/>
<pin id="276" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="next_t4_0_V_read_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="next_t3_0_V_read_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="10"/>
<pin id="281" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="next_t3_0_V_read_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="t4_V_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="10"/>
<pin id="286" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="t4_V_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="ReadLength_cast1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ReadLength_cast1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="t3_V_cast_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="10"/>
<pin id="297" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="t3_V_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_Woffset_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="9"/>
<pin id="302" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_Woffset_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="Weight_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Weight_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="exitcond_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_next_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="320" class="1005" name="Weight_addr_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Weight_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="187"><net_src comp="94" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="118" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="88" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="158" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="158" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="154" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="178" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="169" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="94" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="277"><net_src comp="100" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="282"><net_src comp="106" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="287"><net_src comp="112" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="292"><net_src comp="184" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="298"><net_src comp="188" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="303"><net_src comp="196" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="308"><net_src comp="222" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="314"><net_src comp="228" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="233" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="323"><net_src comp="136" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Weight | {}
	Port: weight_memcpy_buffer | {11 }
	Port: Woffset | {12 }
 - Input state : 
	Port: weight_mmcpy_everyKx : Weight | {2 3 4 5 6 7 8 10 }
	Port: weight_mmcpy_everyKx : Weight_offset | {1 }
	Port: weight_mmcpy_everyKx : weight_memcpy_buffer | {}
	Port: weight_mmcpy_everyKx : t3_V | {1 }
	Port: weight_mmcpy_everyKx : t4_V | {1 }
	Port: weight_mmcpy_everyKx : next_t3_0_V_read | {1 }
	Port: weight_mmcpy_everyKx : next_t4_0_V_read | {1 }
	Port: weight_mmcpy_everyKx : ReadLength | {1 }
	Port: weight_mmcpy_everyKx : init_enable | {1 }
	Port: weight_mmcpy_everyKx : enable | {1 }
	Port: weight_mmcpy_everyKx : Woffset | {1 }
  - Chain level:
	State 1
		p_Woffset_load : 1
		tmp_cast : 2
		sum : 3
		sum_cast : 4
		Weight_addr : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		StgValue_45 : 2
	State 10
	State 11
		weight_memcpy_buffer_2 : 1
		StgValue_52 : 2
		burstread_rend : 1
	State 12
		StgValue_56 : 1
	State 13
		mrv : 1
		mrv_1 : 2
		StgValue_62 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           sum_fu_212           |    0    |    39   |
|    add   |       indvar_next_fu_233       |    0    |    15   |
|          |          tmp_1_fu_244          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|  select  |      p_Woffset_load_fu_196     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_228        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |     enable_read_read_fu_82     |    0    |    0    |
|          |   init_enable_read_read_fu_88  |    0    |    0    |
|          |   ReadLength_read_read_fu_94   |    0    |    0    |
|          | next_t4_0_V_read_1_read_fu_100 |    0    |    0    |
|   read   | next_t3_0_V_read_1_read_fu_106 |    0    |    0    |
|          |      t4_V_read_read_fu_112     |    0    |    0    |
|          |      t3_V_read_read_fu_118     |    0    |    0    |
|          | Weight_offset_read_read_fu_124 |    0    |    0    |
|          |  Weight_addr_read_read_fu_136  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_130       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     ReadLength_cast1_fu_184    |    0    |    0    |
|   zext   |        t3_V_cast_fu_188        |    0    |    0    |
|          |        sext_cast_fu_208        |    0    |    0    |
|          |         indvar1_fu_239         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |         tmp_cast_fu_204        |    0    |    0    |
|          |         sum_cast_fu_218        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|insertvalue|           mrv_fu_254           |    0    |    0    |
|          |          mrv_1_fu_260          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   136   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  ReadLength_cast1_reg_289 |   32   |
|  ReadLength_read_reg_269  |    8   |
|  Weight_addr_read_reg_320 |   32   |
|    Weight_addr_reg_305    |   32   |
|      exitcond_reg_311     |    1   |
|    indvar_next_reg_315    |    8   |
|       indvar_reg_154      |    8   |
| next_t3_0_V_read_1_reg_279|    3   |
|next_t3_0_V_write_a_reg_175|    3   |
| next_t4_0_V_read_1_reg_274|    3   |
|next_t4_0_V_write_a_reg_166|    3   |
|   p_Woffset_load_reg_300  |   32   |
|     t3_V_cast_reg_295     |    3   |
|     t4_V_read_reg_284     |    3   |
+---------------------------+--------+
|           Total           |   171  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| indvar_reg_154 |  p0  |   2  |   8  |   16   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   16   ||  1.769  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   171  |   145  |
+-----------+--------+--------+--------+
