library verilog;
use verilog.vl_types.all;
entity game_stage_counter is
    generic(
        N               : integer := 4;
        CounterBits     : integer := 2
    );
    port(
        clk             : in     vl_logic;
        en              : in     vl_logic;
        rst             : in     vl_logic;
        q               : out    vl_logic_vector
    );
end game_stage_counter;
