
*** Running vivado
    with args -log design_1_s00_regslice_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s00_regslice_3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_s00_regslice_3.tcl -notrace
INFO: Dispatch client connection id - 44115
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1751.969 ; gain = 87.992 ; free physical = 8777 ; free virtual = 20811
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_s00_regslice_3
Command: synth_design -top design_1_s00_regslice_3 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12008
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2961.938 ; gain = 242.797 ; free physical = 3397 ; free virtual = 15635
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3958.086; parent = 2967.879; children = 990.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_3' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/synth/design_1_s00_regslice_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_3' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/synth/design_1_s00_regslice_3.v:53]
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3035.844 ; gain = 316.703 ; free physical = 3435 ; free virtual = 15704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4026.055; parent = 3035.848; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3053.656 ; gain = 334.516 ; free physical = 3407 ; free virtual = 15676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4043.867; parent = 3053.660; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3053.656 ; gain = 334.516 ; free physical = 3395 ; free virtual = 15664
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4043.867; parent = 3053.660; children = 990.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3053.656 ; gain = 0.000 ; free physical = 3337 ; free virtual = 15606
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3160.348 ; gain = 0.000 ; free physical = 1579 ; free virtual = 13855
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_s00_regslice_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_s00_regslice_3_synth_1/dont_touch.xdc]
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_3/design_1_s00_regslice_3_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_s00_regslice_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_s00_regslice_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.348 ; gain = 0.000 ; free physical = 1565 ; free virtual = 13841
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.348 ; gain = 0.000 ; free physical = 1554 ; free virtual = 13830
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3160.348 ; gain = 441.207 ; free physical = 526 ; free virtual = 12804
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.559; parent = 3160.352; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3160.348 ; gain = 441.207 ; free physical = 513 ; free virtual = 12792
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.559; parent = 3160.352; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_s00_regslice_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3160.348 ; gain = 441.207 ; free physical = 511 ; free virtual = 12789
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.559; parent = 3160.352; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3160.348 ; gain = 441.207 ; free physical = 470 ; free virtual = 12754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.559; parent = 3160.352; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              146 Bit    Registers := 2     
	              133 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  146 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3160.348 ; gain = 441.207 ; free physical = 454 ; free virtual = 12742
Synthesis current peak Physical Memory [PSS] (MB): peak = 2164.776; parent = 2023.046; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4150.559; parent = 3160.352; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3573.840 ; gain = 854.699 ; free physical = 181 ; free virtual = 11696
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4564.051; parent = 3573.844; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3584.855 ; gain = 865.715 ; free physical = 162 ; free virtual = 11667
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4575.066; parent = 3584.859; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 159 ; free virtual = 11636
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 162 ; free virtual = 11212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 156 ; free virtual = 11206
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 150 ; free virtual = 11200
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 142 ; free virtual = 11194
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 197 ; free virtual = 11224
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 190 ; free virtual = 11218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     2|
|3     |LUT3 |   279|
|4     |LUT4 |     7|
|5     |FDRE |   706|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.887 ; gain = 883.746 ; free physical = 179 ; free virtual = 11209
Synthesis current peak Physical Memory [PSS] (MB): peak = 2634.361; parent = 2509.198; children = 141.730
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4593.098; parent = 3602.891; children = 990.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 3602.887 ; gain = 777.055 ; free physical = 189 ; free virtual = 11216
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 3602.895 ; gain = 883.746 ; free physical = 188 ; free virtual = 11215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3616.824 ; gain = 0.000 ; free physical = 169 ; free virtual = 11180
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3644.574 ; gain = 0.000 ; free physical = 157 ; free virtual = 10937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22000062
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 3644.574 ; gain = 1820.371 ; free physical = 563 ; free virtual = 11347
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_s00_regslice_3_synth_1/design_1_s00_regslice_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_s00_regslice_3, cache-ID = f84d3c425bbee094
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_s00_regslice_3_synth_1/design_1_s00_regslice_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_s00_regslice_3_utilization_synth.rpt -pb design_1_s00_regslice_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 19 13:27:43 2023...
