// Seed: 431240184
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  assign id_4 = id_3[1];
  logic id_6;
endmodule
