module i_qtwosComp(
	input [30:0] a,
	input [63:0] flip,
	input [63:0] b,
	input [63:0] out,
	input [63:0] data,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge clk) (data == a) |-> (out == flip + 1)); assert property(@(posedge clk) (flip == ~a) |-> (out == flip + 1));
endmodule