#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Mar 01 16:35:27 2013
# Process ID: 2488
# Log file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/planAhead_run_1/planAhead.log
# Journal file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/pa.fromNetlist.tcl
startgroup
set_property package_pin P66 [get_ports CTRL]
endgroup
set_property iostandard LVCMOS33 [get_ports [list CTRL]]
set_property pulltype PULLDOWN [get_ports [list CTRL]]
set_property iostandard LVCMOS33 [get_ports [list {Q[3]} {Q[2]} {Q[1]} {Q[0]}]]
set_property pulltype PULLDOWN [get_ports [list {Q[3]} {Q[2]} {Q[1]} {Q[0]}]]
startgroup
set_property package_pin P3 [get_ports {Q[3]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {Q[2]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin P94 [get_ports {Q[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property pulltype NONE [get_ports [list {Q[3]} {Q[2]} {Q[1]} {Q[0]}]]
set_property pulltype PULLDOWN [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property pulltype PULLDOWN [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
startgroup
set_property package_pin P83 [get_ports {B[3]}]
endgroup
set_property package_pin "" [get_ports [list  {B[1]}]]
startgroup
set_property package_pin P84 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P84 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P86 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P68 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin P70 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P71 [get_ports {A[0]}]
endgroup
save_constraints
