
Alarm_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000541c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  080055bc  080055bc  000065bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057f8  080057f8  00007078  2**0
                  CONTENTS
  4 .ARM          00000008  080057f8  080057f8  000067f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005800  08005800  00007078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005800  08005800  00006800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005804  08005804  00006804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08005808  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000078  08005880  00007078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08005880  000073d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5da  00000000  00000000  000070a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002345  00000000  00000000  00014682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  000169c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a0e  00000000  00000000  000176b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178d8  00000000  00000000  000180c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000112dc  00000000  00000000  0002f99e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c115  00000000  00000000  00040c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ccd8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e24  00000000  00000000  000ccdd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000d0bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080055a4 	.word	0x080055a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080055a4 	.word	0x080055a4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d013      	beq.n	80005e0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005bc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005c0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00b      	beq.n	80005e0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	e000      	b.n	80005cc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0f9      	beq.n	80005ca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	b2d2      	uxtb	r2, r2
 80005de:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005e0:	687b      	ldr	r3, [r7, #4]
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
	...

080005f0 <write_nrf_register>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


alarm_state state = DISARMED;
void write_nrf_register(uint8_t addr, uint8_t* data, uint8_t size){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b08a      	sub	sp, #40	@ 0x28
 80005f4:	af02      	add	r7, sp, #8
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	71bb      	strb	r3, [r7, #6]
	uint8_t txData[12];
	uint8_t rxData[12];
	txData[0] = addr | 1<<5;
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	f043 0320 	orr.w	r3, r3, #32
 8000606:	b2db      	uxtb	r3, r3
 8000608:	753b      	strb	r3, [r7, #20]
	memcpy(txData + 1, data, size);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	3301      	adds	r3, #1
 8000610:	79ba      	ldrb	r2, [r7, #6]
 8000612:	6839      	ldr	r1, [r7, #0]
 8000614:	4618      	mov	r0, r3
 8000616:	f004 fa48 	bl	8004aaa <memcpy>

	HAL_GPIO_WritePin(GPIOB, SPI_SW_CSN_Pin, GPIO_PIN_RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000620:	480d      	ldr	r0, [pc, #52]	@ (8000658 <write_nrf_register+0x68>)
 8000622:	f000 ffa1 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, txData, rxData, size + 1, HAL_MAX_DELAY);
 8000626:	79bb      	ldrb	r3, [r7, #6]
 8000628:	b29b      	uxth	r3, r3
 800062a:	3301      	adds	r3, #1
 800062c:	b29b      	uxth	r3, r3
 800062e:	f107 0208 	add.w	r2, r7, #8
 8000632:	f107 0114 	add.w	r1, r7, #20
 8000636:	f04f 30ff 	mov.w	r0, #4294967295
 800063a:	9000      	str	r0, [sp, #0]
 800063c:	4807      	ldr	r0, [pc, #28]	@ (800065c <write_nrf_register+0x6c>)
 800063e:	f002 f92c 	bl	800289a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000642:	2201      	movs	r2, #1
 8000644:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <write_nrf_register+0x68>)
 800064a:	f000 ff8d 	bl	8001568 <HAL_GPIO_WritePin>
}
 800064e:	bf00      	nop
 8000650:	3720      	adds	r7, #32
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020400 	.word	0x40020400
 800065c:	200000e8 	.word	0x200000e8

08000660 <init_nrf_master>:

void init_nrf_master(){
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
	uint8_t data[12];
	HAL_GPIO_WritePin(GPIOB, SPI_SW_CE_Pin, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800066c:	482c      	ldr	r0, [pc, #176]	@ (8000720 <init_nrf_master+0xc0>)
 800066e:	f000 ff7b 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000672:	2064      	movs	r0, #100	@ 0x64
 8000674:	f000 fcd2 	bl	800101c <HAL_Delay>

	//Shared settings
	data[0] = 0x03; write_nrf_register(0x03, data, 1);
 8000678:	2303      	movs	r3, #3
 800067a:	713b      	strb	r3, [r7, #4]
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	2201      	movs	r2, #1
 8000680:	4619      	mov	r1, r3
 8000682:	2003      	movs	r0, #3
 8000684:	f7ff ffb4 	bl	80005f0 <write_nrf_register>
	data[0] = 0x3C; write_nrf_register(0x05, data, 1);
 8000688:	233c      	movs	r3, #60	@ 0x3c
 800068a:	713b      	strb	r3, [r7, #4]
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2201      	movs	r2, #1
 8000690:	4619      	mov	r1, r3
 8000692:	2005      	movs	r0, #5
 8000694:	f7ff ffac 	bl	80005f0 <write_nrf_register>
	data[0] = 0x27; write_nrf_register(0x06, data, 1);
 8000698:	2327      	movs	r3, #39	@ 0x27
 800069a:	713b      	strb	r3, [r7, #4]
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2201      	movs	r2, #1
 80006a0:	4619      	mov	r1, r3
 80006a2:	2006      	movs	r0, #6
 80006a4:	f7ff ffa4 	bl	80005f0 <write_nrf_register>
	data[0] = 0x01; write_nrf_register(0x1C, data, 1);
 80006a8:	2301      	movs	r3, #1
 80006aa:	713b      	strb	r3, [r7, #4]
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	2201      	movs	r2, #1
 80006b0:	4619      	mov	r1, r3
 80006b2:	201c      	movs	r0, #28
 80006b4:	f7ff ff9c 	bl	80005f0 <write_nrf_register>
	data[0] = 0x04; write_nrf_register(0x1D, data, 1);
 80006b8:	2304      	movs	r3, #4
 80006ba:	713b      	strb	r3, [r7, #4]
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2201      	movs	r2, #1
 80006c0:	4619      	mov	r1, r3
 80006c2:	201d      	movs	r0, #29
 80006c4:	f7ff ff94 	bl	80005f0 <write_nrf_register>

	//Master settings
	data[0] = 0x0F; write_nrf_register(0x00, data, 1);
 80006c8:	230f      	movs	r3, #15
 80006ca:	713b      	strb	r3, [r7, #4]
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2201      	movs	r2, #1
 80006d0:	4619      	mov	r1, r3
 80006d2:	2000      	movs	r0, #0
 80006d4:	f7ff ff8c 	bl	80005f0 <write_nrf_register>
	data[0] = 0x01; write_nrf_register(0x01, data, 1);
 80006d8:	2301      	movs	r3, #1
 80006da:	713b      	strb	r3, [r7, #4]
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2201      	movs	r2, #1
 80006e0:	4619      	mov	r1, r3
 80006e2:	2001      	movs	r0, #1
 80006e4:	f7ff ff84 	bl	80005f0 <write_nrf_register>
	data[0] = 0x01; write_nrf_register(0x02, data, 1);
 80006e8:	2301      	movs	r3, #1
 80006ea:	713b      	strb	r3, [r7, #4]
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2201      	movs	r2, #1
 80006f0:	4619      	mov	r1, r3
 80006f2:	2002      	movs	r0, #2
 80006f4:	f7ff ff7c 	bl	80005f0 <write_nrf_register>


	data[0] = 0x0A;
 80006f8:	230a      	movs	r3, #10
 80006fa:	713b      	strb	r3, [r7, #4]
	data[1] = 0x0B;
 80006fc:	230b      	movs	r3, #11
 80006fe:	717b      	strb	r3, [r7, #5]
	data[2] = 0x0C;
 8000700:	230c      	movs	r3, #12
 8000702:	71bb      	strb	r3, [r7, #6]
	data[3] = 0x0D;
 8000704:	230d      	movs	r3, #13
 8000706:	71fb      	strb	r3, [r7, #7]
	data[4] = 0x0E;
 8000708:	230e      	movs	r3, #14
 800070a:	723b      	strb	r3, [r7, #8]
	//write_nrf_register(0x10, data, 5);
	write_nrf_register(0x0A, data, 5);
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2205      	movs	r2, #5
 8000710:	4619      	mov	r1, r3
 8000712:	200a      	movs	r0, #10
 8000714:	f7ff ff6c 	bl	80005f0 <write_nrf_register>
}
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40020400 	.word	0x40020400

08000724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b0a5      	sub	sp, #148	@ 0x94
 8000728:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072a:	f000 fc05 	bl	8000f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072e:	f000 f873 	bl	8000818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000732:	f000 f969 	bl	8000a08 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000736:	f000 f8d9 	bl	80008ec <MX_I2C1_Init>
  MX_SPI2_Init();
 800073a:	f000 f905 	bl	8000948 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800073e:	f000 f939 	bl	80009b4 <MX_USART1_UART_Init>
//  flash_write_multiple_word(0x08060000, (uint32_t *)data_in, 16);

  //READOUT
  {
	char data_out[64];
	flash_read_multiple_words(0x08060000, (uint32_t *)data_out, 16);
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2210      	movs	r2, #16
 8000746:	4619      	mov	r1, r3
 8000748:	482e      	ldr	r0, [pc, #184]	@ (8000804 <main+0xe0>)
 800074a:	f002 fea1 	bl	8003490 <flash_read_multiple_words>
	//PARSING TO VARIABLES
	state_machine_init(data_out);
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	4618      	mov	r0, r3
 8000752:	f003 f95d 	bl	8003a10 <state_machine_init>
  }
  lcd_init(hi2c1);
 8000756:	4c2c      	ldr	r4, [pc, #176]	@ (8000808 <main+0xe4>)
 8000758:	4668      	mov	r0, sp
 800075a:	f104 0310 	add.w	r3, r4, #16
 800075e:	2244      	movs	r2, #68	@ 0x44
 8000760:	4619      	mov	r1, r3
 8000762:	f004 f9a2 	bl	8004aaa <memcpy>
 8000766:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800076a:	f003 f82f 	bl	80037cc <lcd_init>
  char x;
  init_nrf_master();
 800076e:	f7ff ff77 	bl	8000660 <init_nrf_master>
  HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_SET);
 8000772:	2201      	movs	r2, #1
 8000774:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000778:	4824      	ldr	r0, [pc, #144]	@ (800080c <main+0xe8>)
 800077a:	f000 fef5 	bl	8001568 <HAL_GPIO_WritePin>
  while(HAL_GPIO_ReadPin(SPI_IRQ_GPIO_Port, SPI_IRQ_Pin));
 800077e:	bf00      	nop
 8000780:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000784:	4822      	ldr	r0, [pc, #136]	@ (8000810 <main+0xec>)
 8000786:	f000 fed7 	bl	8001538 <HAL_GPIO_ReadPin>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d1f7      	bne.n	8000780 <main+0x5c>
  HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000796:	481d      	ldr	r0, [pc, #116]	@ (800080c <main+0xe8>)
 8000798:	f000 fee6 	bl	8001568 <HAL_GPIO_WritePin>

  printf("Hello\n");
 800079c:	481d      	ldr	r0, [pc, #116]	@ (8000814 <main+0xf0>)
 800079e:	f003 fff5 	bl	800478c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  x = check_keyboard();
 80007a2:	f002 ff3b 	bl	800361c <check_keyboard>
 80007a6:	4603      	mov	r3, r0
 80007a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if(x){
 80007ac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d020      	beq.n	80007f6 <main+0xd2>
		  if(x < 10) x += '0';
 80007b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007b8:	2b09      	cmp	r3, #9
 80007ba:	d805      	bhi.n	80007c8 <main+0xa4>
 80007bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007c0:	3330      	adds	r3, #48	@ 0x30
 80007c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80007c6:	e016      	b.n	80007f6 <main+0xd2>
		  else if(x == 10) x = '*';
 80007c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007cc:	2b0a      	cmp	r3, #10
 80007ce:	d103      	bne.n	80007d8 <main+0xb4>
 80007d0:	232a      	movs	r3, #42	@ 0x2a
 80007d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80007d6:	e00e      	b.n	80007f6 <main+0xd2>
		  else if(x == 11) x = '0';
 80007d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007dc:	2b0b      	cmp	r3, #11
 80007de:	d103      	bne.n	80007e8 <main+0xc4>
 80007e0:	2330      	movs	r3, #48	@ 0x30
 80007e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80007e6:	e006      	b.n	80007f6 <main+0xd2>
		  else if(x == 12) x = '#';
 80007e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007ec:	2b0c      	cmp	r3, #12
 80007ee:	d102      	bne.n	80007f6 <main+0xd2>
 80007f0:	2323      	movs	r3, #35	@ 0x23
 80007f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  }
	  state_machine_run(x);
 80007f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80007fa:	4618      	mov	r0, r3
 80007fc:	f003 f964 	bl	8003ac8 <state_machine_run>
	  x = check_keyboard();
 8000800:	e7cf      	b.n	80007a2 <main+0x7e>
 8000802:	bf00      	nop
 8000804:	08060000 	.word	0x08060000
 8000808:	20000094 	.word	0x20000094
 800080c:	40020400 	.word	0x40020400
 8000810:	40020000 	.word	0x40020000
 8000814:	080055bc 	.word	0x080055bc

08000818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b094      	sub	sp, #80	@ 0x50
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	f107 0320 	add.w	r3, r7, #32
 8000822:	2230      	movs	r2, #48	@ 0x30
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f004 f8c4 	bl	80049b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082c:	f107 030c 	add.w	r3, r7, #12
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	4b28      	ldr	r3, [pc, #160]	@ (80008e4 <SystemClock_Config+0xcc>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000844:	4a27      	ldr	r2, [pc, #156]	@ (80008e4 <SystemClock_Config+0xcc>)
 8000846:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800084a:	6413      	str	r3, [r2, #64]	@ 0x40
 800084c:	4b25      	ldr	r3, [pc, #148]	@ (80008e4 <SystemClock_Config+0xcc>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000858:	2300      	movs	r3, #0
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	4b22      	ldr	r3, [pc, #136]	@ (80008e8 <SystemClock_Config+0xd0>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a21      	ldr	r2, [pc, #132]	@ (80008e8 <SystemClock_Config+0xd0>)
 8000862:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000866:	6013      	str	r3, [r2, #0]
 8000868:	4b1f      	ldr	r3, [pc, #124]	@ (80008e8 <SystemClock_Config+0xd0>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000874:	2301      	movs	r3, #1
 8000876:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000878:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800087c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800087e:	2302      	movs	r3, #2
 8000880:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000882:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000886:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000888:	2310      	movs	r3, #16
 800088a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 256;
 800088c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000890:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000892:	2304      	movs	r3, #4
 8000894:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000896:	2304      	movs	r3, #4
 8000898:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089a:	f107 0320 	add.w	r3, r7, #32
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fb1a 	bl	8001ed8 <HAL_RCC_OscConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008aa:	f000 f94d 	bl	8000b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ae:	230f      	movs	r3, #15
 80008b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b2:	2302      	movs	r3, #2
 80008b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	2103      	movs	r1, #3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 fd7c 	bl	80023c8 <HAL_RCC_ClockConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008d6:	f000 f937 	bl	8000b48 <Error_Handler>
  }
}
 80008da:	bf00      	nop
 80008dc:	3750      	adds	r7, #80	@ 0x50
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40007000 	.word	0x40007000

080008ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <MX_I2C1_Init+0x50>)
 80008f2:	4a13      	ldr	r2, [pc, #76]	@ (8000940 <MX_I2C1_Init+0x54>)
 80008f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <MX_I2C1_Init+0x50>)
 80008f8:	4a12      	ldr	r2, [pc, #72]	@ (8000944 <MX_I2C1_Init+0x58>)
 80008fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <MX_I2C1_Init+0x50>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000902:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <MX_I2C1_Init+0x50>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000908:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_I2C1_Init+0x50>)
 800090a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800090e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <MX_I2C1_Init+0x50>)
 8000912:	2200      	movs	r2, #0
 8000914:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_I2C1_Init+0x50>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <MX_I2C1_Init+0x50>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_I2C1_Init+0x50>)
 8000924:	2200      	movs	r2, #0
 8000926:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000928:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_I2C1_Init+0x50>)
 800092a:	f000 fe37 	bl	800159c <HAL_I2C_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000934:	f000 f908 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000094 	.word	0x20000094
 8000940:	40005400 	.word	0x40005400
 8000944:	000186a0 	.word	0x000186a0

08000948 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800094c:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <MX_SPI2_Init+0x64>)
 800094e:	4a18      	ldr	r2, [pc, #96]	@ (80009b0 <MX_SPI2_Init+0x68>)
 8000950:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000952:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000954:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000958:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_SPI2_Init+0x64>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000966:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <MX_SPI2_Init+0x64>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000974:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000978:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800097a:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <MX_SPI2_Init+0x64>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000980:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000988:	2200      	movs	r2, #0
 800098a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800098c:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <MX_SPI2_Init+0x64>)
 800098e:	2200      	movs	r2, #0
 8000990:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_SPI2_Init+0x64>)
 8000994:	220a      	movs	r2, #10
 8000996:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_SPI2_Init+0x64>)
 800099a:	f001 fef5 	bl	8002788 <HAL_SPI_Init>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009a4:	f000 f8d0 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	200000e8 	.word	0x200000e8
 80009b0:	40003800 	.word	0x40003800

080009b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <MX_USART1_UART_Init+0x50>)
 80009bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009d8:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009da:	220c      	movs	r2, #12
 80009dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e4:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ea:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <MX_USART1_UART_Init+0x4c>)
 80009ec:	f002 f9da 	bl	8002da4 <HAL_UART_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009f6:	f000 f8a7 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000140 	.word	0x20000140
 8000a04:	40011000 	.word	0x40011000

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	605a      	str	r2, [r3, #4]
 8000a18:	609a      	str	r2, [r3, #8]
 8000a1a:	60da      	str	r2, [r3, #12]
 8000a1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60bb      	str	r3, [r7, #8]
 8000a22:	4b38      	ldr	r3, [pc, #224]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a37      	ldr	r2, [pc, #220]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b35      	ldr	r3, [pc, #212]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	60bb      	str	r3, [r7, #8]
 8000a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	4b31      	ldr	r3, [pc, #196]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a30      	ldr	r2, [pc, #192]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	607b      	str	r3, [r7, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	603b      	str	r3, [r7, #0]
 8000a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a29      	ldr	r2, [pc, #164]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b27      	ldr	r3, [pc, #156]	@ (8000b04 <MX_GPIO_Init+0xfc>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Keyboard_col3_Pin|Keyboard_col1_Pin|Keyboard_col2_Pin|SPI_SW_CSN_Pin, GPIO_PIN_SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	f640 0154 	movw	r1, #2132	@ 0x854
 8000a78:	4823      	ldr	r0, [pc, #140]	@ (8000b08 <MX_GPIO_Init+0x100>)
 8000a7a:	f000 fd75 	bl	8001568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SW_CE_GPIO_Port, SPI_SW_CE_Pin, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a84:	4821      	ldr	r0, [pc, #132]	@ (8000b0c <MX_GPIO_Init+0x104>)
 8000a86:	f000 fd6f 	bl	8001568 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Keyboard_row2_Pin Keyboard_row3_Pin Keyboard_row4_Pin Keyboard_row1_Pin
                           Alarm_Signal_Pin */
  GPIO_InitStruct.Pin = Keyboard_row2_Pin|Keyboard_row3_Pin|Keyboard_row4_Pin|Keyboard_row1_Pin
 8000a8a:	f248 032b 	movw	r3, #32811	@ 0x802b
 8000a8e:	60fb      	str	r3, [r7, #12]
                          |Alarm_Signal_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a94:	2301      	movs	r3, #1
 8000a96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	481a      	ldr	r0, [pc, #104]	@ (8000b08 <MX_GPIO_Init+0x100>)
 8000aa0:	f000 fbc6 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : Keyboard_col3_Pin Keyboard_col1_Pin Keyboard_col2_Pin SPI_SW_CSN_Pin */
  GPIO_InitStruct.Pin = Keyboard_col3_Pin|Keyboard_col1_Pin|Keyboard_col2_Pin|SPI_SW_CSN_Pin;
 8000aa4:	f640 0354 	movw	r3, #2132	@ 0x854
 8000aa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 030c 	add.w	r3, r7, #12
 8000aba:	4619      	mov	r1, r3
 8000abc:	4812      	ldr	r0, [pc, #72]	@ (8000b08 <MX_GPIO_Init+0x100>)
 8000abe:	f000 fbb7 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SW_CE_Pin */
  GPIO_InitStruct.Pin = SPI_SW_CE_Pin;
 8000ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_SW_CE_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 030c 	add.w	r3, r7, #12
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480c      	ldr	r0, [pc, #48]	@ (8000b0c <MX_GPIO_Init+0x104>)
 8000adc:	f000 fba8 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_IRQ_Pin */
  GPIO_InitStruct.Pin = SPI_IRQ_Pin;
 8000ae0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SPI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	4619      	mov	r1, r3
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_GPIO_Init+0x100>)
 8000af6:	f000 fb9b 	bl	8001230 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000afa:	bf00      	nop
 8000afc:	3720      	adds	r7, #32
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40020000 	.word	0x40020000
 8000b0c:	40020400 	.word	0x40020400

08000b10 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	e009      	b.n	8000b36 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	1c5a      	adds	r2, r3, #1
 8000b26:	60ba      	str	r2, [r7, #8]
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff fd38 	bl	80005a0 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	3301      	adds	r3, #1
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	dbf1      	blt.n	8000b22 <_write+0x12>
  }
  return len;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <Error_Handler+0x8>

08000b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b62:	4a0f      	ldr	r2, [pc, #60]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	603b      	str	r3, [r7, #0]
 8000b7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_MspInit+0x4c>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800

08000ba4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	@ 0x28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a19      	ldr	r2, [pc, #100]	@ (8000c28 <HAL_I2C_MspInit+0x84>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d12b      	bne.n	8000c1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	4b18      	ldr	r3, [pc, #96]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a17      	ldr	r2, [pc, #92]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000bd0:	f043 0302 	orr.w	r3, r3, #2
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000be2:	23c0      	movs	r3, #192	@ 0xc0
 8000be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be6:	2312      	movs	r3, #18
 8000be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480c      	ldr	r0, [pc, #48]	@ (8000c30 <HAL_I2C_MspInit+0x8c>)
 8000bfe:	f000 fb17 	bl	8001230 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000c0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <HAL_I2C_MspInit+0x88>)
 8000c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c1e:	bf00      	nop
 8000c20:	3728      	adds	r7, #40	@ 0x28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40005400 	.word	0x40005400
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	40020400 	.word	0x40020400

08000c34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	@ 0x28
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a19      	ldr	r2, [pc, #100]	@ (8000cb8 <HAL_SPI_MspInit+0x84>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d12c      	bne.n	8000cb0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5e:	4a17      	ldr	r2, [pc, #92]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a10      	ldr	r2, [pc, #64]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c7c:	f043 0302 	orr.w	r3, r3, #2
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <HAL_SPI_MspInit+0x88>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000c8e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000c92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ca0:	2305      	movs	r3, #5
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	f107 0314 	add.w	r3, r7, #20
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <HAL_SPI_MspInit+0x8c>)
 8000cac:	f000 fac0 	bl	8001230 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000cb0:	bf00      	nop
 8000cb2:	3728      	adds	r7, #40	@ 0x28
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40003800 	.word	0x40003800
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40020400 	.word	0x40020400

08000cc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	@ 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a19      	ldr	r2, [pc, #100]	@ (8000d48 <HAL_UART_MspInit+0x84>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d12c      	bne.n	8000d40 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	4a17      	ldr	r2, [pc, #92]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000cf0:	f043 0310 	orr.w	r3, r3, #16
 8000cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cf6:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfa:	f003 0310 	and.w	r3, r3, #16
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a10      	ldr	r2, [pc, #64]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <HAL_UART_MspInit+0x88>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d1e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d24:	2302      	movs	r3, #2
 8000d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d30:	2307      	movs	r3, #7
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4805      	ldr	r0, [pc, #20]	@ (8000d50 <HAL_UART_MspInit+0x8c>)
 8000d3c:	f000 fa78 	bl	8001230 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d40:	bf00      	nop
 8000d42:	3728      	adds	r7, #40	@ 0x28
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40011000 	.word	0x40011000
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020000 	.word	0x40020000

08000d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <NMI_Handler+0x4>

08000d5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <HardFault_Handler+0x4>

08000d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <MemManage_Handler+0x4>

08000d6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <BusFault_Handler+0x4>

08000d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <UsageFault_Handler+0x4>

08000d7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000daa:	f000 f917 	bl	8000fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b086      	sub	sp, #24
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	60f8      	str	r0, [r7, #12]
 8000dba:	60b9      	str	r1, [r7, #8]
 8000dbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	617b      	str	r3, [r7, #20]
 8000dc2:	e00a      	b.n	8000dda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dc4:	f3af 8000 	nop.w
 8000dc8:	4601      	mov	r1, r0
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	1c5a      	adds	r2, r3, #1
 8000dce:	60ba      	str	r2, [r7, #8]
 8000dd0:	b2ca      	uxtb	r2, r1
 8000dd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	dbf0      	blt.n	8000dc4 <_read+0x12>
  }

  return len;
 8000de2:	687b      	ldr	r3, [r7, #4]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3718      	adds	r7, #24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <_close>:
  }
  return len;
}

int _close(int file)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000df4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e14:	605a      	str	r2, [r3, #4]
  return 0;
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <_isatty>:

int _isatty(int file)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e2c:	2301      	movs	r3, #1
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b085      	sub	sp, #20
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e5c:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <_sbrk+0x5c>)
 8000e5e:	4b15      	ldr	r3, [pc, #84]	@ (8000eb4 <_sbrk+0x60>)
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e68:	4b13      	ldr	r3, [pc, #76]	@ (8000eb8 <_sbrk+0x64>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d102      	bne.n	8000e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e70:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <_sbrk+0x64>)
 8000e72:	4a12      	ldr	r2, [pc, #72]	@ (8000ebc <_sbrk+0x68>)
 8000e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e76:	4b10      	ldr	r3, [pc, #64]	@ (8000eb8 <_sbrk+0x64>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d207      	bcs.n	8000e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e84:	f003 fde4 	bl	8004a50 <__errno>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e92:	e009      	b.n	8000ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <_sbrk+0x64>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9a:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <_sbrk+0x64>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <_sbrk+0x64>)
 8000ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20020000 	.word	0x20020000
 8000eb4:	00000400 	.word	0x00000400
 8000eb8:	20000188 	.word	0x20000188
 8000ebc:	200003d8 	.word	0x200003d8

08000ec0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <SystemInit+0x20>)
 8000ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <SystemInit+0x20>)
 8000ecc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ed0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ee4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ee8:	f7ff ffea 	bl	8000ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	@ (8000f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	@ (8000f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	@ (8000f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f12:	f003 fda3 	bl	8004a5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f16:	f7ff fc05 	bl	8000724 <main>
  bx  lr    
 8000f1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000f28:	08005808 	.word	0x08005808
  ldr r2, =_sbss
 8000f2c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000f30:	200003d4 	.word	0x200003d4

08000f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC_IRQHandler>
	...

08000f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f78 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <HAL_Init+0x40>)
 8000f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f48:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_Init+0x40>)
 8000f4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a07      	ldr	r2, [pc, #28]	@ (8000f78 <HAL_Init+0x40>)
 8000f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f000 f931 	bl	80011c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f66:	200f      	movs	r0, #15
 8000f68:	f000 f808 	bl	8000f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fdf2 	bl	8000b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023c00 	.word	0x40023c00

08000f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f84:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <HAL_InitTick+0x54>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <HAL_InitTick+0x58>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 f93b 	bl	8001216 <HAL_SYSTICK_Config>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00e      	b.n	8000fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b0f      	cmp	r3, #15
 8000fae:	d80a      	bhi.n	8000fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f000 f911 	bl	80011de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fbc:	4a06      	ldr	r2, [pc, #24]	@ (8000fd8 <HAL_InitTick+0x5c>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	e000      	b.n	8000fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000004 	.word	0x20000004
 8000fd4:	2000000c 	.word	0x2000000c
 8000fd8:	20000008 	.word	0x20000008

08000fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_IncTick+0x20>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_IncTick+0x24>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4413      	add	r3, r2
 8000fec:	4a04      	ldr	r2, [pc, #16]	@ (8001000 <HAL_IncTick+0x24>)
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	2000000c 	.word	0x2000000c
 8001000:	2000018c 	.word	0x2000018c

08001004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  return uwTick;
 8001008:	4b03      	ldr	r3, [pc, #12]	@ (8001018 <HAL_GetTick+0x14>)
 800100a:	681b      	ldr	r3, [r3, #0]
}
 800100c:	4618      	mov	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	2000018c 	.word	0x2000018c

0800101c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001024:	f7ff ffee 	bl	8001004 <HAL_GetTick>
 8001028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001034:	d005      	beq.n	8001042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001036:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <HAL_Delay+0x44>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4413      	add	r3, r2
 8001040:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001042:	bf00      	nop
 8001044:	f7ff ffde 	bl	8001004 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	429a      	cmp	r2, r3
 8001052:	d8f7      	bhi.n	8001044 <HAL_Delay+0x28>
  {
  }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	2000000c 	.word	0x2000000c

08001064 <__NVIC_SetPriorityGrouping>:
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001074:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001080:	4013      	ands	r3, r2
 8001082:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800108c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001096:	4a04      	ldr	r2, [pc, #16]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	60d3      	str	r3, [r2, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_GetPriorityGrouping>:
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b0:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <__NVIC_GetPriorityGrouping+0x18>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	0a1b      	lsrs	r3, r3, #8
 80010b6:	f003 0307 	and.w	r3, r3, #7
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <__NVIC_SetPriority>:
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	@ (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	@ (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	@ 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	@ 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <SysTick_Config>:
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3b01      	subs	r3, #1
 8001190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001194:	d301      	bcc.n	800119a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001196:	2301      	movs	r3, #1
 8001198:	e00f      	b.n	80011ba <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <SysTick_Config+0x40>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a2:	210f      	movs	r1, #15
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f7ff ff8e 	bl	80010c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011ac:	4b05      	ldr	r3, [pc, #20]	@ (80011c4 <SysTick_Config+0x40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b2:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <SysTick_Config+0x40>)
 80011b4:	2207      	movs	r2, #7
 80011b6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010

080011c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff47 	bl	8001064 <__NVIC_SetPriorityGrouping>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011de:	b580      	push	{r7, lr}
 80011e0:	b086      	sub	sp, #24
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
 80011ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011f0:	f7ff ff5c 	bl	80010ac <__NVIC_GetPriorityGrouping>
 80011f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	6978      	ldr	r0, [r7, #20]
 80011fc:	f7ff ff8e 	bl	800111c <NVIC_EncodePriority>
 8001200:	4602      	mov	r2, r0
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff5d 	bl	80010c8 <__NVIC_SetPriority>
}
 800120e:	bf00      	nop
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ffb0 	bl	8001184 <SysTick_Config>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001242:	2300      	movs	r3, #0
 8001244:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	e159      	b.n	8001500 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800124c:	2201      	movs	r2, #1
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	697a      	ldr	r2, [r7, #20]
 800125c:	4013      	ands	r3, r2
 800125e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	429a      	cmp	r2, r3
 8001266:	f040 8148 	bne.w	80014fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	2b01      	cmp	r3, #1
 8001274:	d005      	beq.n	8001282 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800127e:	2b02      	cmp	r3, #2
 8001280:	d130      	bne.n	80012e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012b8:	2201      	movs	r2, #1
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	091b      	lsrs	r3, r3, #4
 80012ce:	f003 0201 	and.w	r2, r3, #1
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	d017      	beq.n	8001320 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	2203      	movs	r2, #3
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d123      	bne.n	8001374 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	08da      	lsrs	r2, r3, #3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3208      	adds	r2, #8
 8001334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	220f      	movs	r2, #15
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	691a      	ldr	r2, [r3, #16]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	08da      	lsrs	r2, r3, #3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3208      	adds	r2, #8
 800136e:	69b9      	ldr	r1, [r7, #24]
 8001370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 0203 	and.w	r2, r3, #3
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f000 80a2 	beq.w	80014fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	4b57      	ldr	r3, [pc, #348]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	4a56      	ldr	r2, [pc, #344]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <HAL_GPIO_Init+0x2e8>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013d2:	4a52      	ldr	r2, [pc, #328]	@ (800151c <HAL_GPIO_Init+0x2ec>)
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	089b      	lsrs	r3, r3, #2
 80013d8:	3302      	adds	r3, #2
 80013da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f003 0303 	and.w	r3, r3, #3
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	220f      	movs	r2, #15
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43db      	mvns	r3, r3
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	4013      	ands	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a49      	ldr	r2, [pc, #292]	@ (8001520 <HAL_GPIO_Init+0x2f0>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d019      	beq.n	8001432 <HAL_GPIO_Init+0x202>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a48      	ldr	r2, [pc, #288]	@ (8001524 <HAL_GPIO_Init+0x2f4>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d013      	beq.n	800142e <HAL_GPIO_Init+0x1fe>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a47      	ldr	r2, [pc, #284]	@ (8001528 <HAL_GPIO_Init+0x2f8>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d00d      	beq.n	800142a <HAL_GPIO_Init+0x1fa>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a46      	ldr	r2, [pc, #280]	@ (800152c <HAL_GPIO_Init+0x2fc>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d007      	beq.n	8001426 <HAL_GPIO_Init+0x1f6>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a45      	ldr	r2, [pc, #276]	@ (8001530 <HAL_GPIO_Init+0x300>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d101      	bne.n	8001422 <HAL_GPIO_Init+0x1f2>
 800141e:	2304      	movs	r3, #4
 8001420:	e008      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001422:	2307      	movs	r3, #7
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001426:	2303      	movs	r3, #3
 8001428:	e004      	b.n	8001434 <HAL_GPIO_Init+0x204>
 800142a:	2302      	movs	r3, #2
 800142c:	e002      	b.n	8001434 <HAL_GPIO_Init+0x204>
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <HAL_GPIO_Init+0x204>
 8001432:	2300      	movs	r3, #0
 8001434:	69fa      	ldr	r2, [r7, #28]
 8001436:	f002 0203 	and.w	r2, r2, #3
 800143a:	0092      	lsls	r2, r2, #2
 800143c:	4093      	lsls	r3, r2
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	4313      	orrs	r3, r2
 8001442:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001444:	4935      	ldr	r1, [pc, #212]	@ (800151c <HAL_GPIO_Init+0x2ec>)
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	089b      	lsrs	r3, r3, #2
 800144a:	3302      	adds	r3, #2
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001452:	4b38      	ldr	r3, [pc, #224]	@ (8001534 <HAL_GPIO_Init+0x304>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4313      	orrs	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001476:	4a2f      	ldr	r2, [pc, #188]	@ (8001534 <HAL_GPIO_Init+0x304>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800147c:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <HAL_GPIO_Init+0x304>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	43db      	mvns	r3, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4013      	ands	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014a0:	4a24      	ldr	r2, [pc, #144]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d0:	4b18      	ldr	r3, [pc, #96]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	43db      	mvns	r3, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4013      	ands	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001534 <HAL_GPIO_Init+0x304>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3301      	adds	r3, #1
 80014fe:	61fb      	str	r3, [r7, #28]
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	2b0f      	cmp	r3, #15
 8001504:	f67f aea2 	bls.w	800124c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001508:	bf00      	nop
 800150a:	bf00      	nop
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40023800 	.word	0x40023800
 800151c:	40013800 	.word	0x40013800
 8001520:	40020000 	.word	0x40020000
 8001524:	40020400 	.word	0x40020400
 8001528:	40020800 	.word	0x40020800
 800152c:	40020c00 	.word	0x40020c00
 8001530:	40021000 	.word	0x40021000
 8001534:	40013c00 	.word	0x40013c00

08001538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	4013      	ands	r3, r2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d002      	beq.n	8001556 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001550:	2301      	movs	r3, #1
 8001552:	73fb      	strb	r3, [r7, #15]
 8001554:	e001      	b.n	800155a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800155a:	7bfb      	ldrb	r3, [r7, #15]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
 8001574:	4613      	mov	r3, r2
 8001576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001578:	787b      	ldrb	r3, [r7, #1]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800157e:	887a      	ldrh	r2, [r7, #2]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001584:	e003      	b.n	800158e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001586:	887b      	ldrh	r3, [r7, #2]
 8001588:	041a      	lsls	r2, r3, #16
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	619a      	str	r2, [r3, #24]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
	...

0800159c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e12b      	b.n	8001806 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d106      	bne.n	80015c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff faee 	bl	8000ba4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2224      	movs	r2, #36	@ 0x24
 80015cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 0201 	bic.w	r2, r2, #1
 80015de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001600:	f001 f89a 	bl	8002738 <HAL_RCC_GetPCLK1Freq>
 8001604:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	4a81      	ldr	r2, [pc, #516]	@ (8001810 <HAL_I2C_Init+0x274>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d807      	bhi.n	8001620 <HAL_I2C_Init+0x84>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4a80      	ldr	r2, [pc, #512]	@ (8001814 <HAL_I2C_Init+0x278>)
 8001614:	4293      	cmp	r3, r2
 8001616:	bf94      	ite	ls
 8001618:	2301      	movls	r3, #1
 800161a:	2300      	movhi	r3, #0
 800161c:	b2db      	uxtb	r3, r3
 800161e:	e006      	b.n	800162e <HAL_I2C_Init+0x92>
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4a7d      	ldr	r2, [pc, #500]	@ (8001818 <HAL_I2C_Init+0x27c>)
 8001624:	4293      	cmp	r3, r2
 8001626:	bf94      	ite	ls
 8001628:	2301      	movls	r3, #1
 800162a:	2300      	movhi	r3, #0
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e0e7      	b.n	8001806 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4a78      	ldr	r2, [pc, #480]	@ (800181c <HAL_I2C_Init+0x280>)
 800163a:	fba2 2303 	umull	r2, r3, r2, r3
 800163e:	0c9b      	lsrs	r3, r3, #18
 8001640:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	68ba      	ldr	r2, [r7, #8]
 8001652:	430a      	orrs	r2, r1
 8001654:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	4a6a      	ldr	r2, [pc, #424]	@ (8001810 <HAL_I2C_Init+0x274>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d802      	bhi.n	8001670 <HAL_I2C_Init+0xd4>
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	3301      	adds	r3, #1
 800166e:	e009      	b.n	8001684 <HAL_I2C_Init+0xe8>
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001676:	fb02 f303 	mul.w	r3, r2, r3
 800167a:	4a69      	ldr	r2, [pc, #420]	@ (8001820 <HAL_I2C_Init+0x284>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	099b      	lsrs	r3, r3, #6
 8001682:	3301      	adds	r3, #1
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	6812      	ldr	r2, [r2, #0]
 8001688:	430b      	orrs	r3, r1
 800168a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001696:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	495c      	ldr	r1, [pc, #368]	@ (8001810 <HAL_I2C_Init+0x274>)
 80016a0:	428b      	cmp	r3, r1
 80016a2:	d819      	bhi.n	80016d8 <HAL_I2C_Init+0x13c>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	1e59      	subs	r1, r3, #1
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80016b2:	1c59      	adds	r1, r3, #1
 80016b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80016b8:	400b      	ands	r3, r1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00a      	beq.n	80016d4 <HAL_I2C_Init+0x138>
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	1e59      	subs	r1, r3, #1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80016cc:	3301      	adds	r3, #1
 80016ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016d2:	e051      	b.n	8001778 <HAL_I2C_Init+0x1dc>
 80016d4:	2304      	movs	r3, #4
 80016d6:	e04f      	b.n	8001778 <HAL_I2C_Init+0x1dc>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d111      	bne.n	8001704 <HAL_I2C_Init+0x168>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1e58      	subs	r0, r3, #1
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6859      	ldr	r1, [r3, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	440b      	add	r3, r1
 80016ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80016f2:	3301      	adds	r3, #1
 80016f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	bf0c      	ite	eq
 80016fc:	2301      	moveq	r3, #1
 80016fe:	2300      	movne	r3, #0
 8001700:	b2db      	uxtb	r3, r3
 8001702:	e012      	b.n	800172a <HAL_I2C_Init+0x18e>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	1e58      	subs	r0, r3, #1
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6859      	ldr	r1, [r3, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	0099      	lsls	r1, r3, #2
 8001714:	440b      	add	r3, r1
 8001716:	fbb0 f3f3 	udiv	r3, r0, r3
 800171a:	3301      	adds	r3, #1
 800171c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001720:	2b00      	cmp	r3, #0
 8001722:	bf0c      	ite	eq
 8001724:	2301      	moveq	r3, #1
 8001726:	2300      	movne	r3, #0
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <HAL_I2C_Init+0x196>
 800172e:	2301      	movs	r3, #1
 8001730:	e022      	b.n	8001778 <HAL_I2C_Init+0x1dc>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10e      	bne.n	8001758 <HAL_I2C_Init+0x1bc>
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	1e58      	subs	r0, r3, #1
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6859      	ldr	r1, [r3, #4]
 8001742:	460b      	mov	r3, r1
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	440b      	add	r3, r1
 8001748:	fbb0 f3f3 	udiv	r3, r0, r3
 800174c:	3301      	adds	r3, #1
 800174e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001752:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001756:	e00f      	b.n	8001778 <HAL_I2C_Init+0x1dc>
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	1e58      	subs	r0, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6859      	ldr	r1, [r3, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	0099      	lsls	r1, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	fbb0 f3f3 	udiv	r3, r0, r3
 800176e:	3301      	adds	r3, #1
 8001770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001774:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	6809      	ldr	r1, [r1, #0]
 800177c:	4313      	orrs	r3, r2
 800177e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69da      	ldr	r2, [r3, #28]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80017a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	6911      	ldr	r1, [r2, #16]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68d2      	ldr	r2, [r2, #12]
 80017b2:	4311      	orrs	r1, r2
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6812      	ldr	r2, [r2, #0]
 80017b8:	430b      	orrs	r3, r1
 80017ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695a      	ldr	r2, [r3, #20]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	431a      	orrs	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	430a      	orrs	r2, r1
 80017d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0201 	orr.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2220      	movs	r2, #32
 80017f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	000186a0 	.word	0x000186a0
 8001814:	001e847f 	.word	0x001e847f
 8001818:	003d08ff 	.word	0x003d08ff
 800181c:	431bde83 	.word	0x431bde83
 8001820:	10624dd3 	.word	0x10624dd3

08001824 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af02      	add	r7, sp, #8
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	607a      	str	r2, [r7, #4]
 800182e:	461a      	mov	r2, r3
 8001830:	460b      	mov	r3, r1
 8001832:	817b      	strh	r3, [r7, #10]
 8001834:	4613      	mov	r3, r2
 8001836:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001838:	f7ff fbe4 	bl	8001004 <HAL_GetTick>
 800183c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b20      	cmp	r3, #32
 8001848:	f040 80e0 	bne.w	8001a0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	2319      	movs	r3, #25
 8001852:	2201      	movs	r2, #1
 8001854:	4970      	ldr	r1, [pc, #448]	@ (8001a18 <HAL_I2C_Master_Transmit+0x1f4>)
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 f964 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001862:	2302      	movs	r3, #2
 8001864:	e0d3      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800186c:	2b01      	cmp	r3, #1
 800186e:	d101      	bne.n	8001874 <HAL_I2C_Master_Transmit+0x50>
 8001870:	2302      	movs	r3, #2
 8001872:	e0cc      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b01      	cmp	r3, #1
 8001888:	d007      	beq.n	800189a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f042 0201 	orr.w	r2, r2, #1
 8001898:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2221      	movs	r2, #33	@ 0x21
 80018ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2210      	movs	r2, #16
 80018b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	893a      	ldrh	r2, [r7, #8]
 80018ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4a50      	ldr	r2, [pc, #320]	@ (8001a1c <HAL_I2C_Master_Transmit+0x1f8>)
 80018da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80018dc:	8979      	ldrh	r1, [r7, #10]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	6a3a      	ldr	r2, [r7, #32]
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f000 f89c 	bl	8001a20 <I2C_MasterRequestWrite>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e08d      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001908:	e066      	b.n	80019d8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	6a39      	ldr	r1, [r7, #32]
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f000 fa22 	bl	8001d58 <I2C_WaitOnTXEFlagUntilTimeout>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d00d      	beq.n	8001936 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191e:	2b04      	cmp	r3, #4
 8001920:	d107      	bne.n	8001932 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001930:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e06b      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193a:	781a      	ldrb	r2, [r3, #0]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001950:	b29b      	uxth	r3, r3
 8001952:	3b01      	subs	r3, #1
 8001954:	b29a      	uxth	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800195e:	3b01      	subs	r3, #1
 8001960:	b29a      	uxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	f003 0304 	and.w	r3, r3, #4
 8001970:	2b04      	cmp	r3, #4
 8001972:	d11b      	bne.n	80019ac <HAL_I2C_Master_Transmit+0x188>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001978:	2b00      	cmp	r3, #0
 800197a:	d017      	beq.n	80019ac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001980:	781a      	ldrb	r2, [r3, #0]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198c:	1c5a      	adds	r2, r3, #1
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001996:	b29b      	uxth	r3, r3
 8001998:	3b01      	subs	r3, #1
 800199a:	b29a      	uxth	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	6a39      	ldr	r1, [r7, #32]
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f000 fa19 	bl	8001de8 <I2C_WaitOnBTFFlagUntilTimeout>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d00d      	beq.n	80019d8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d107      	bne.n	80019d4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019d2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e01a      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d194      	bne.n	800190a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2220      	movs	r2, #32
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e000      	b.n	8001a0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a0c:	2302      	movs	r3, #2
  }
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	00100002 	.word	0x00100002
 8001a1c:	ffff0000 	.word	0xffff0000

08001a20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af02      	add	r7, sp, #8
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d006      	beq.n	8001a4a <I2C_MasterRequestWrite+0x2a>
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d003      	beq.n	8001a4a <I2C_MasterRequestWrite+0x2a>
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001a48:	d108      	bne.n	8001a5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	e00b      	b.n	8001a74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	2b12      	cmp	r3, #18
 8001a62:	d107      	bne.n	8001a74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f000 f84f 	bl	8001b24 <I2C_WaitOnFlagUntilTimeout>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00d      	beq.n	8001aa8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a9a:	d103      	bne.n	8001aa4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aa2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e035      	b.n	8001b14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ab0:	d108      	bne.n	8001ac4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ab2:	897b      	ldrh	r3, [r7, #10]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001ac0:	611a      	str	r2, [r3, #16]
 8001ac2:	e01b      	b.n	8001afc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001ac4:	897b      	ldrh	r3, [r7, #10]
 8001ac6:	11db      	asrs	r3, r3, #7
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	f003 0306 	and.w	r3, r3, #6
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	f063 030f 	orn	r3, r3, #15
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	490e      	ldr	r1, [pc, #56]	@ (8001b1c <I2C_MasterRequestWrite+0xfc>)
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f000 f898 	bl	8001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e010      	b.n	8001b14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001af2:	897b      	ldrh	r3, [r7, #10]
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	4907      	ldr	r1, [pc, #28]	@ (8001b20 <I2C_MasterRequestWrite+0x100>)
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 f888 	bl	8001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	00010008 	.word	0x00010008
 8001b20:	00010002 	.word	0x00010002

08001b24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	4613      	mov	r3, r2
 8001b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b34:	e048      	b.n	8001bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b3c:	d044      	beq.n	8001bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b3e:	f7ff fa61 	bl	8001004 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d302      	bcc.n	8001b54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d139      	bne.n	8001bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	0c1b      	lsrs	r3, r3, #16
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d10d      	bne.n	8001b7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	43da      	mvns	r2, r3
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
 8001b78:	e00c      	b.n	8001b94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	43da      	mvns	r2, r3
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	4013      	ands	r3, r2
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf0c      	ite	eq
 8001b8c:	2301      	moveq	r3, #1
 8001b8e:	2300      	movne	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d116      	bne.n	8001bc8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2220      	movs	r2, #32
 8001ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	f043 0220 	orr.w	r2, r3, #32
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e023      	b.n	8001c10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	0c1b      	lsrs	r3, r3, #16
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d10d      	bne.n	8001bee <I2C_WaitOnFlagUntilTimeout+0xca>
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	695b      	ldr	r3, [r3, #20]
 8001bd8:	43da      	mvns	r2, r3
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf0c      	ite	eq
 8001be4:	2301      	moveq	r3, #1
 8001be6:	2300      	movne	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	461a      	mov	r2, r3
 8001bec:	e00c      	b.n	8001c08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	43da      	mvns	r2, r3
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	bf0c      	ite	eq
 8001c00:	2301      	moveq	r3, #1
 8001c02:	2300      	movne	r3, #0
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	461a      	mov	r2, r3
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d093      	beq.n	8001b36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
 8001c24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c26:	e071      	b.n	8001d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c36:	d123      	bne.n	8001c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001c50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2200      	movs	r2, #0
 8001c56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2220      	movs	r2, #32
 8001c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6c:	f043 0204 	orr.w	r2, r3, #4
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e067      	b.n	8001d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c86:	d041      	beq.n	8001d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c88:	f7ff f9bc 	bl	8001004 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d302      	bcc.n	8001c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d136      	bne.n	8001d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	0c1b      	lsrs	r3, r3, #16
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d10c      	bne.n	8001cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	bf14      	ite	ne
 8001cba:	2301      	movne	r3, #1
 8001cbc:	2300      	moveq	r3, #0
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	e00b      	b.n	8001cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	43da      	mvns	r2, r3
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	bf14      	ite	ne
 8001cd4:	2301      	movne	r3, #1
 8001cd6:	2300      	moveq	r3, #0
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d016      	beq.n	8001d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	f043 0220 	orr.w	r2, r3, #32
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e021      	b.n	8001d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	0c1b      	lsrs	r3, r3, #16
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d10c      	bne.n	8001d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	43da      	mvns	r2, r3
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	4013      	ands	r3, r2
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	bf14      	ite	ne
 8001d28:	2301      	movne	r3, #1
 8001d2a:	2300      	moveq	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	e00b      	b.n	8001d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	43da      	mvns	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	f47f af6d 	bne.w	8001c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d64:	e034      	b.n	8001dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f886 	bl	8001e78 <I2C_IsAcknowledgeFailed>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e034      	b.n	8001de0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d7c:	d028      	beq.n	8001dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d7e:	f7ff f941 	bl	8001004 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d302      	bcc.n	8001d94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d11d      	bne.n	8001dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d9e:	2b80      	cmp	r3, #128	@ 0x80
 8001da0:	d016      	beq.n	8001dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2220      	movs	r2, #32
 8001dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e007      	b.n	8001de0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dda:	2b80      	cmp	r3, #128	@ 0x80
 8001ddc:	d1c3      	bne.n	8001d66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001df4:	e034      	b.n	8001e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f000 f83e 	bl	8001e78 <I2C_IsAcknowledgeFailed>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e034      	b.n	8001e70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d028      	beq.n	8001e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e0e:	f7ff f8f9 	bl	8001004 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d302      	bcc.n	8001e24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d11d      	bne.n	8001e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d016      	beq.n	8001e60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2200      	movs	r2, #0
 8001e36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f043 0220 	orr.w	r2, r3, #32
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e007      	b.n	8001e70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d1c3      	bne.n	8001df6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e8e:	d11b      	bne.n	8001ec8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001e98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	f043 0204 	orr.w	r2, r3, #4
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e000      	b.n	8001eca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e267      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d075      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ef6:	4b88      	ldr	r3, [pc, #544]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d00c      	beq.n	8001f1c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f02:	4b85      	ldr	r3, [pc, #532]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d112      	bne.n	8001f34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f0e:	4b82      	ldr	r3, [pc, #520]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f1a:	d10b      	bne.n	8001f34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1c:	4b7e      	ldr	r3, [pc, #504]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d05b      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x108>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d157      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e242      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f3c:	d106      	bne.n	8001f4c <HAL_RCC_OscConfig+0x74>
 8001f3e:	4b76      	ldr	r3, [pc, #472]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a75      	ldr	r2, [pc, #468]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	e01d      	b.n	8001f88 <HAL_RCC_OscConfig+0xb0>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCC_OscConfig+0x98>
 8001f56:	4b70      	ldr	r3, [pc, #448]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a6f      	ldr	r2, [pc, #444]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	4b6d      	ldr	r3, [pc, #436]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a6c      	ldr	r2, [pc, #432]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e00b      	b.n	8001f88 <HAL_RCC_OscConfig+0xb0>
 8001f70:	4b69      	ldr	r3, [pc, #420]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a68      	ldr	r2, [pc, #416]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	4b66      	ldr	r3, [pc, #408]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a65      	ldr	r2, [pc, #404]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001f82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d013      	beq.n	8001fb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f90:	f7ff f838 	bl	8001004 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f98:	f7ff f834 	bl	8001004 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b64      	cmp	r3, #100	@ 0x64
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e207      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001faa:	4b5b      	ldr	r3, [pc, #364]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0xc0>
 8001fb6:	e014      	b.n	8001fe2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb8:	f7ff f824 	bl	8001004 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc0:	f7ff f820 	bl	8001004 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b64      	cmp	r3, #100	@ 0x64
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e1f3      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd2:	4b51      	ldr	r3, [pc, #324]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0xe8>
 8001fde:	e000      	b.n	8001fe2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d063      	beq.n	80020b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fee:	4b4a      	ldr	r3, [pc, #296]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00b      	beq.n	8002012 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ffa:	4b47      	ldr	r3, [pc, #284]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002002:	2b08      	cmp	r3, #8
 8002004:	d11c      	bne.n	8002040 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002006:	4b44      	ldr	r3, [pc, #272]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d116      	bne.n	8002040 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	4b41      	ldr	r3, [pc, #260]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d005      	beq.n	800202a <HAL_RCC_OscConfig+0x152>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d001      	beq.n	800202a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e1c7      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202a:	4b3b      	ldr	r3, [pc, #236]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	4937      	ldr	r1, [pc, #220]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 800203a:	4313      	orrs	r3, r2
 800203c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203e:	e03a      	b.n	80020b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d020      	beq.n	800208a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002048:	4b34      	ldr	r3, [pc, #208]	@ (800211c <HAL_RCC_OscConfig+0x244>)
 800204a:	2201      	movs	r2, #1
 800204c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204e:	f7fe ffd9 	bl	8001004 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002056:	f7fe ffd5 	bl	8001004 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e1a8      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002068:	4b2b      	ldr	r3, [pc, #172]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002074:	4b28      	ldr	r3, [pc, #160]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4925      	ldr	r1, [pc, #148]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 8002084:	4313      	orrs	r3, r2
 8002086:	600b      	str	r3, [r1, #0]
 8002088:	e015      	b.n	80020b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208a:	4b24      	ldr	r3, [pc, #144]	@ (800211c <HAL_RCC_OscConfig+0x244>)
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002090:	f7fe ffb8 	bl	8001004 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002098:	f7fe ffb4 	bl	8001004 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e187      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1f0      	bne.n	8002098 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d036      	beq.n	8002130 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d016      	beq.n	80020f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ca:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <HAL_RCC_OscConfig+0x248>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d0:	f7fe ff98 	bl	8001004 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d8:	f7fe ff94 	bl	8001004 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e167      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002118 <HAL_RCC_OscConfig+0x240>)
 80020ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0x200>
 80020f6:	e01b      	b.n	8002130 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020f8:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <HAL_RCC_OscConfig+0x248>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020fe:	f7fe ff81 	bl	8001004 <HAL_GetTick>
 8002102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002104:	e00e      	b.n	8002124 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002106:	f7fe ff7d 	bl	8001004 <HAL_GetTick>
 800210a:	4602      	mov	r2, r0
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d907      	bls.n	8002124 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e150      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
 8002118:	40023800 	.word	0x40023800
 800211c:	42470000 	.word	0x42470000
 8002120:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002124:	4b88      	ldr	r3, [pc, #544]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1ea      	bne.n	8002106 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 8097 	beq.w	800226c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213e:	2300      	movs	r3, #0
 8002140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002142:	4b81      	ldr	r3, [pc, #516]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10f      	bne.n	800216e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	4b7d      	ldr	r3, [pc, #500]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	4a7c      	ldr	r2, [pc, #496]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215c:	6413      	str	r3, [r2, #64]	@ 0x40
 800215e:	4b7a      	ldr	r3, [pc, #488]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216a:	2301      	movs	r3, #1
 800216c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216e:	4b77      	ldr	r3, [pc, #476]	@ (800234c <HAL_RCC_OscConfig+0x474>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002176:	2b00      	cmp	r3, #0
 8002178:	d118      	bne.n	80021ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217a:	4b74      	ldr	r3, [pc, #464]	@ (800234c <HAL_RCC_OscConfig+0x474>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a73      	ldr	r2, [pc, #460]	@ (800234c <HAL_RCC_OscConfig+0x474>)
 8002180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002184:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002186:	f7fe ff3d 	bl	8001004 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800218e:	f7fe ff39 	bl	8001004 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e10c      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a0:	4b6a      	ldr	r3, [pc, #424]	@ (800234c <HAL_RCC_OscConfig+0x474>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d106      	bne.n	80021c2 <HAL_RCC_OscConfig+0x2ea>
 80021b4:	4b64      	ldr	r3, [pc, #400]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b8:	4a63      	ldr	r2, [pc, #396]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c0:	e01c      	b.n	80021fc <HAL_RCC_OscConfig+0x324>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	2b05      	cmp	r3, #5
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x30c>
 80021ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ce:	4a5e      	ldr	r2, [pc, #376]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021d0:	f043 0304 	orr.w	r3, r3, #4
 80021d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021d6:	4b5c      	ldr	r3, [pc, #368]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021da:	4a5b      	ldr	r2, [pc, #364]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e2:	e00b      	b.n	80021fc <HAL_RCC_OscConfig+0x324>
 80021e4:	4b58      	ldr	r3, [pc, #352]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e8:	4a57      	ldr	r2, [pc, #348]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021ea:	f023 0301 	bic.w	r3, r3, #1
 80021ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f0:	4b55      	ldr	r3, [pc, #340]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f4:	4a54      	ldr	r2, [pc, #336]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80021f6:	f023 0304 	bic.w	r3, r3, #4
 80021fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d015      	beq.n	8002230 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002204:	f7fe fefe 	bl	8001004 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220a:	e00a      	b.n	8002222 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220c:	f7fe fefa 	bl	8001004 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e0cb      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002222:	4b49      	ldr	r3, [pc, #292]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0ee      	beq.n	800220c <HAL_RCC_OscConfig+0x334>
 800222e:	e014      	b.n	800225a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002230:	f7fe fee8 	bl	8001004 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002236:	e00a      	b.n	800224e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002238:	f7fe fee4 	bl	8001004 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002246:	4293      	cmp	r3, r2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0b5      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800224e:	4b3e      	ldr	r3, [pc, #248]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1ee      	bne.n	8002238 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800225a:	7dfb      	ldrb	r3, [r7, #23]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d105      	bne.n	800226c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002260:	4b39      	ldr	r3, [pc, #228]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002264:	4a38      	ldr	r2, [pc, #224]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002266:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800226a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80a1 	beq.w	80023b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002276:	4b34      	ldr	r3, [pc, #208]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 030c 	and.w	r3, r3, #12
 800227e:	2b08      	cmp	r3, #8
 8002280:	d05c      	beq.n	800233c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	2b02      	cmp	r3, #2
 8002288:	d141      	bne.n	800230e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800228a:	4b31      	ldr	r3, [pc, #196]	@ (8002350 <HAL_RCC_OscConfig+0x478>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7fe feb8 	bl	8001004 <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002298:	f7fe feb4 	bl	8001004 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e087      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022aa:	4b27      	ldr	r3, [pc, #156]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f0      	bne.n	8002298 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69da      	ldr	r2, [r3, #28]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c4:	019b      	lsls	r3, r3, #6
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022cc:	085b      	lsrs	r3, r3, #1
 80022ce:	3b01      	subs	r3, #1
 80022d0:	041b      	lsls	r3, r3, #16
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d8:	061b      	lsls	r3, r3, #24
 80022da:	491b      	ldr	r1, [pc, #108]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002350 <HAL_RCC_OscConfig+0x478>)
 80022e2:	2201      	movs	r2, #1
 80022e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e6:	f7fe fe8d 	bl	8001004 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ee:	f7fe fe89 	bl	8001004 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e05c      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x416>
 800230c:	e054      	b.n	80023b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800230e:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <HAL_RCC_OscConfig+0x478>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7fe fe76 	bl	8001004 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231c:	f7fe fe72 	bl	8001004 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e045      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800232e:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <HAL_RCC_OscConfig+0x470>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x444>
 800233a:	e03d      	b.n	80023b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d107      	bne.n	8002354 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e038      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
 8002348:	40023800 	.word	0x40023800
 800234c:	40007000 	.word	0x40007000
 8002350:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002354:	4b1b      	ldr	r3, [pc, #108]	@ (80023c4 <HAL_RCC_OscConfig+0x4ec>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d028      	beq.n	80023b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800236c:	429a      	cmp	r2, r3
 800236e:	d121      	bne.n	80023b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237a:	429a      	cmp	r2, r3
 800237c:	d11a      	bne.n	80023b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002384:	4013      	ands	r3, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800238a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800238c:	4293      	cmp	r3, r2
 800238e:	d111      	bne.n	80023b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800239a:	085b      	lsrs	r3, r3, #1
 800239c:	3b01      	subs	r3, #1
 800239e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d107      	bne.n	80023b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d001      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800

080023c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0cc      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b68      	ldr	r3, [pc, #416]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0307 	and.w	r3, r3, #7
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d90c      	bls.n	8002404 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4b65      	ldr	r3, [pc, #404]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f2:	4b63      	ldr	r3, [pc, #396]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e0b8      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d020      	beq.n	8002452 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800241c:	4b59      	ldr	r3, [pc, #356]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4a58      	ldr	r2, [pc, #352]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002426:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002434:	4b53      	ldr	r3, [pc, #332]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	4a52      	ldr	r2, [pc, #328]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800243e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002440:	4b50      	ldr	r3, [pc, #320]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	494d      	ldr	r1, [pc, #308]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800244e:	4313      	orrs	r3, r2
 8002450:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d044      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d107      	bne.n	8002476 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002466:	4b47      	ldr	r3, [pc, #284]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d119      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e07f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d003      	beq.n	8002486 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002482:	2b03      	cmp	r3, #3
 8002484:	d107      	bne.n	8002496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002486:	4b3f      	ldr	r3, [pc, #252]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e06f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002496:	4b3b      	ldr	r3, [pc, #236]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e067      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024a6:	4b37      	ldr	r3, [pc, #220]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f023 0203 	bic.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	4934      	ldr	r1, [pc, #208]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024b8:	f7fe fda4 	bl	8001004 <HAL_GetTick>
 80024bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c0:	f7fe fda0 	bl	8001004 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e04f      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 020c 	and.w	r2, r3, #12
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d1eb      	bne.n	80024c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024e8:	4b25      	ldr	r3, [pc, #148]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d20c      	bcs.n	8002510 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024f6:	4b22      	ldr	r3, [pc, #136]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fe:	4b20      	ldr	r3, [pc, #128]	@ (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	429a      	cmp	r2, r3
 800250a:	d001      	beq.n	8002510 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e032      	b.n	8002576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800251c:	4b19      	ldr	r3, [pc, #100]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	4916      	ldr	r1, [pc, #88]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800252a:	4313      	orrs	r3, r2
 800252c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d009      	beq.n	800254e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800253a:	4b12      	ldr	r3, [pc, #72]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	490e      	ldr	r1, [pc, #56]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800254a:	4313      	orrs	r3, r2
 800254c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800254e:	f000 f821 	bl	8002594 <HAL_RCC_GetSysClockFreq>
 8002552:	4602      	mov	r2, r0
 8002554:	4b0b      	ldr	r3, [pc, #44]	@ (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	091b      	lsrs	r3, r3, #4
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	490a      	ldr	r1, [pc, #40]	@ (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	5ccb      	ldrb	r3, [r1, r3]
 8002562:	fa22 f303 	lsr.w	r3, r2, r3
 8002566:	4a09      	ldr	r2, [pc, #36]	@ (800258c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800256a:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <HAL_RCC_ClockConfig+0x1c8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fd04 	bl	8000f7c <HAL_InitTick>

  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023c00 	.word	0x40023c00
 8002584:	40023800 	.word	0x40023800
 8002588:	080056ac 	.word	0x080056ac
 800258c:	20000004 	.word	0x20000004
 8002590:	20000008 	.word	0x20000008

08002594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002598:	b090      	sub	sp, #64	@ 0x40
 800259a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ac:	4b59      	ldr	r3, [pc, #356]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d00d      	beq.n	80025d4 <HAL_RCC_GetSysClockFreq+0x40>
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	f200 80a1 	bhi.w	8002700 <HAL_RCC_GetSysClockFreq+0x16c>
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <HAL_RCC_GetSysClockFreq+0x34>
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	d003      	beq.n	80025ce <HAL_RCC_GetSysClockFreq+0x3a>
 80025c6:	e09b      	b.n	8002700 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025c8:	4b53      	ldr	r3, [pc, #332]	@ (8002718 <HAL_RCC_GetSysClockFreq+0x184>)
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025cc:	e09b      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025ce:	4b53      	ldr	r3, [pc, #332]	@ (800271c <HAL_RCC_GetSysClockFreq+0x188>)
 80025d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80025d2:	e098      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025de:	4b4d      	ldr	r3, [pc, #308]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d028      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	099b      	lsrs	r3, r3, #6
 80025f0:	2200      	movs	r2, #0
 80025f2:	623b      	str	r3, [r7, #32]
 80025f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80025fc:	2100      	movs	r1, #0
 80025fe:	4b47      	ldr	r3, [pc, #284]	@ (800271c <HAL_RCC_GetSysClockFreq+0x188>)
 8002600:	fb03 f201 	mul.w	r2, r3, r1
 8002604:	2300      	movs	r3, #0
 8002606:	fb00 f303 	mul.w	r3, r0, r3
 800260a:	4413      	add	r3, r2
 800260c:	4a43      	ldr	r2, [pc, #268]	@ (800271c <HAL_RCC_GetSysClockFreq+0x188>)
 800260e:	fba0 1202 	umull	r1, r2, r0, r2
 8002612:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002614:	460a      	mov	r2, r1
 8002616:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002618:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800261a:	4413      	add	r3, r2
 800261c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800261e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002620:	2200      	movs	r2, #0
 8002622:	61bb      	str	r3, [r7, #24]
 8002624:	61fa      	str	r2, [r7, #28]
 8002626:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800262a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800262e:	f7fd fe3f 	bl	80002b0 <__aeabi_uldivmod>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	4613      	mov	r3, r2
 8002638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800263a:	e053      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800263c:	4b35      	ldr	r3, [pc, #212]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	099b      	lsrs	r3, r3, #6
 8002642:	2200      	movs	r2, #0
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	617a      	str	r2, [r7, #20]
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800264e:	f04f 0b00 	mov.w	fp, #0
 8002652:	4652      	mov	r2, sl
 8002654:	465b      	mov	r3, fp
 8002656:	f04f 0000 	mov.w	r0, #0
 800265a:	f04f 0100 	mov.w	r1, #0
 800265e:	0159      	lsls	r1, r3, #5
 8002660:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002664:	0150      	lsls	r0, r2, #5
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	ebb2 080a 	subs.w	r8, r2, sl
 800266e:	eb63 090b 	sbc.w	r9, r3, fp
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800267e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002682:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002686:	ebb2 0408 	subs.w	r4, r2, r8
 800268a:	eb63 0509 	sbc.w	r5, r3, r9
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	00eb      	lsls	r3, r5, #3
 8002698:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800269c:	00e2      	lsls	r2, r4, #3
 800269e:	4614      	mov	r4, r2
 80026a0:	461d      	mov	r5, r3
 80026a2:	eb14 030a 	adds.w	r3, r4, sl
 80026a6:	603b      	str	r3, [r7, #0]
 80026a8:	eb45 030b 	adc.w	r3, r5, fp
 80026ac:	607b      	str	r3, [r7, #4]
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ba:	4629      	mov	r1, r5
 80026bc:	028b      	lsls	r3, r1, #10
 80026be:	4621      	mov	r1, r4
 80026c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026c4:	4621      	mov	r1, r4
 80026c6:	028a      	lsls	r2, r1, #10
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ce:	2200      	movs	r2, #0
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	60fa      	str	r2, [r7, #12]
 80026d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026d8:	f7fd fdea 	bl	80002b0 <__aeabi_uldivmod>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4613      	mov	r3, r2
 80026e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_RCC_GetSysClockFreq+0x180>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	0c1b      	lsrs	r3, r3, #16
 80026ea:	f003 0303 	and.w	r3, r3, #3
 80026ee:	3301      	adds	r3, #1
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80026f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80026f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026fe:	e002      	b.n	8002706 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002700:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <HAL_RCC_GetSysClockFreq+0x184>)
 8002702:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002704:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002708:	4618      	mov	r0, r3
 800270a:	3740      	adds	r7, #64	@ 0x40
 800270c:	46bd      	mov	sp, r7
 800270e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002712:	bf00      	nop
 8002714:	40023800 	.word	0x40023800
 8002718:	00f42400 	.word	0x00f42400
 800271c:	017d7840 	.word	0x017d7840

08002720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002724:	4b03      	ldr	r3, [pc, #12]	@ (8002734 <HAL_RCC_GetHCLKFreq+0x14>)
 8002726:	681b      	ldr	r3, [r3, #0]
}
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000004 	.word	0x20000004

08002738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800273c:	f7ff fff0 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002740:	4602      	mov	r2, r0
 8002742:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	0a9b      	lsrs	r3, r3, #10
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	4903      	ldr	r1, [pc, #12]	@ (800275c <HAL_RCC_GetPCLK1Freq+0x24>)
 800274e:	5ccb      	ldrb	r3, [r1, r3]
 8002750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002754:	4618      	mov	r0, r3
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40023800 	.word	0x40023800
 800275c:	080056bc 	.word	0x080056bc

08002760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002764:	f7ff ffdc 	bl	8002720 <HAL_RCC_GetHCLKFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_RCC_GetPCLK2Freq+0x20>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	0b5b      	lsrs	r3, r3, #13
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	4903      	ldr	r1, [pc, #12]	@ (8002784 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40023800 	.word	0x40023800
 8002784:	080056bc 	.word	0x080056bc

08002788 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e07b      	b.n	8002892 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d108      	bne.n	80027b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027aa:	d009      	beq.n	80027c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
 80027b2:	e005      	b.n	80027c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f7fe fa2a 	bl	8000c34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002830:	431a      	orrs	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002844:	ea42 0103 	orr.w	r1, r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	699b      	ldr	r3, [r3, #24]
 800285c:	0c1b      	lsrs	r3, r3, #16
 800285e:	f003 0104 	and.w	r1, r3, #4
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	f003 0210 	and.w	r2, r3, #16
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002880:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b08a      	sub	sp, #40	@ 0x28
 800289e:	af00      	add	r7, sp, #0
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80028a8:	2301      	movs	r3, #1
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028ac:	f7fe fbaa 	bl	8001004 <HAL_GetTick>
 80028b0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028b8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80028c0:	887b      	ldrh	r3, [r7, #2]
 80028c2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028c4:	7ffb      	ldrb	r3, [r7, #31]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d00c      	beq.n	80028e4 <HAL_SPI_TransmitReceive+0x4a>
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028d0:	d106      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d102      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x46>
 80028da:	7ffb      	ldrb	r3, [r7, #31]
 80028dc:	2b04      	cmp	r3, #4
 80028de:	d001      	beq.n	80028e4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80028e0:	2302      	movs	r3, #2
 80028e2:	e17f      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d005      	beq.n	80028f6 <HAL_SPI_TransmitReceive+0x5c>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <HAL_SPI_TransmitReceive+0x5c>
 80028f0:	887b      	ldrh	r3, [r7, #2]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e174      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_SPI_TransmitReceive+0x6e>
 8002904:	2302      	movs	r3, #2
 8002906:	e16d      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b04      	cmp	r3, #4
 800291a:	d003      	beq.n	8002924 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2205      	movs	r2, #5
 8002920:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	887a      	ldrh	r2, [r7, #2]
 800293a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	887a      	ldrh	r2, [r7, #2]
 800294c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002964:	2b40      	cmp	r3, #64	@ 0x40
 8002966:	d007      	beq.n	8002978 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002976:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002980:	d17e      	bne.n	8002a80 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d002      	beq.n	8002990 <HAL_SPI_TransmitReceive+0xf6>
 800298a:	8afb      	ldrh	r3, [r7, #22]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d16c      	bne.n	8002a6a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002994:	881a      	ldrh	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a0:	1c9a      	adds	r2, r3, #2
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029b4:	e059      	b.n	8002a6a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d11b      	bne.n	80029fc <HAL_SPI_TransmitReceive+0x162>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d016      	beq.n	80029fc <HAL_SPI_TransmitReceive+0x162>
 80029ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d113      	bne.n	80029fc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	881a      	ldrh	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	1c9a      	adds	r2, r3, #2
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	3b01      	subs	r3, #1
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d119      	bne.n	8002a3e <HAL_SPI_TransmitReceive+0x1a4>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d014      	beq.n	8002a3e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a1e:	b292      	uxth	r2, r2
 8002a20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a26:	1c9a      	adds	r2, r3, #2
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	3b01      	subs	r3, #1
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a3e:	f7fe fae1 	bl	8001004 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d80d      	bhi.n	8002a6a <HAL_SPI_TransmitReceive+0x1d0>
 8002a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a54:	d009      	beq.n	8002a6a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e0bc      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1a0      	bne.n	80029b6 <HAL_SPI_TransmitReceive+0x11c>
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d19b      	bne.n	80029b6 <HAL_SPI_TransmitReceive+0x11c>
 8002a7e:	e082      	b.n	8002b86 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <HAL_SPI_TransmitReceive+0x1f4>
 8002a88:	8afb      	ldrh	r3, [r7, #22]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d171      	bne.n	8002b72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	330c      	adds	r3, #12
 8002a98:	7812      	ldrb	r2, [r2, #0]
 8002a9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	3b01      	subs	r3, #1
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ab4:	e05d      	b.n	8002b72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d11c      	bne.n	8002afe <HAL_SPI_TransmitReceive+0x264>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d017      	beq.n	8002afe <HAL_SPI_TransmitReceive+0x264>
 8002ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d114      	bne.n	8002afe <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	330c      	adds	r3, #12
 8002ade:	7812      	ldrb	r2, [r2, #0]
 8002ae0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d119      	bne.n	8002b40 <HAL_SPI_TransmitReceive+0x2a6>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d014      	beq.n	8002b40 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b40:	f7fe fa60 	bl	8001004 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d803      	bhi.n	8002b58 <HAL_SPI_TransmitReceive+0x2be>
 8002b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b56:	d102      	bne.n	8002b5e <HAL_SPI_TransmitReceive+0x2c4>
 8002b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d109      	bne.n	8002b72 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e038      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d19c      	bne.n	8002ab6 <HAL_SPI_TransmitReceive+0x21c>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d197      	bne.n	8002ab6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b86:	6a3a      	ldr	r2, [r7, #32]
 8002b88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f8b6 	bl	8002cfc <SPI_EndRxTxTransaction>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d008      	beq.n	8002ba8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e01d      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10a      	bne.n	8002bc6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	613b      	str	r3, [r7, #16]
 8002bc4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002be2:	2300      	movs	r3, #0
  }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3728      	adds	r7, #40	@ 0x28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b088      	sub	sp, #32
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bfc:	f7fe fa02 	bl	8001004 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c04:	1a9b      	subs	r3, r3, r2
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	4413      	add	r3, r2
 8002c0a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c0c:	f7fe f9fa 	bl	8001004 <HAL_GetTick>
 8002c10:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c12:	4b39      	ldr	r3, [pc, #228]	@ (8002cf8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	015b      	lsls	r3, r3, #5
 8002c18:	0d1b      	lsrs	r3, r3, #20
 8002c1a:	69fa      	ldr	r2, [r7, #28]
 8002c1c:	fb02 f303 	mul.w	r3, r2, r3
 8002c20:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c22:	e055      	b.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2a:	d051      	beq.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c2c:	f7fe f9ea 	bl	8001004 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d902      	bls.n	8002c42 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d13d      	bne.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c5a:	d111      	bne.n	8002c80 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c64:	d004      	beq.n	8002c70 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c6e:	d107      	bne.n	8002c80 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c88:	d10f      	bne.n	8002caa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ca8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e018      	b.n	8002cf0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
 8002cc8:	e002      	b.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	bf0c      	ite	eq
 8002ce0:	2301      	moveq	r3, #1
 8002ce2:	2300      	movne	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d19a      	bne.n	8002c24 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3720      	adds	r7, #32
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000004 	.word	0x20000004

08002cfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b088      	sub	sp, #32
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	2102      	movs	r1, #2
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f7ff ff6a 	bl	8002bec <SPI_WaitFlagStateUntilTimeout>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d22:	f043 0220 	orr.w	r2, r3, #32
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e032      	b.n	8002d94 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d9c <SPI_EndRxTxTransaction+0xa0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a1b      	ldr	r2, [pc, #108]	@ (8002da0 <SPI_EndRxTxTransaction+0xa4>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	0d5b      	lsrs	r3, r3, #21
 8002d3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d3e:	fb02 f303 	mul.w	r3, r2, r3
 8002d42:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d4c:	d112      	bne.n	8002d74 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2200      	movs	r2, #0
 8002d56:	2180      	movs	r1, #128	@ 0x80
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f7ff ff47 	bl	8002bec <SPI_WaitFlagStateUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d016      	beq.n	8002d92 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d68:	f043 0220 	orr.w	r2, r3, #32
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e00f      	b.n	8002d94 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00a      	beq.n	8002d90 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d8a:	2b80      	cmp	r3, #128	@ 0x80
 8002d8c:	d0f2      	beq.n	8002d74 <SPI_EndRxTxTransaction+0x78>
 8002d8e:	e000      	b.n	8002d92 <SPI_EndRxTxTransaction+0x96>
        break;
 8002d90:	bf00      	nop
  }

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3718      	adds	r7, #24
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000004 	.word	0x20000004
 8002da0:	165e9f81 	.word	0x165e9f81

08002da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e042      	b.n	8002e3c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fd ff7a 	bl	8000cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2224      	movs	r2, #36	@ 0x24
 8002dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f82b 	bl	8002e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691a      	ldr	r2, [r3, #16]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695a      	ldr	r2, [r3, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e48:	b0c0      	sub	sp, #256	@ 0x100
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	68d9      	ldr	r1, [r3, #12]
 8002e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	ea40 0301 	orr.w	r3, r0, r1
 8002e6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e9c:	f021 010c 	bic.w	r1, r1, #12
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ebe:	6999      	ldr	r1, [r3, #24]
 8002ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	ea40 0301 	orr.w	r3, r0, r1
 8002eca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b8f      	ldr	r3, [pc, #572]	@ (8003110 <UART_SetConfig+0x2cc>)
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d005      	beq.n	8002ee4 <UART_SetConfig+0xa0>
 8002ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	4b8d      	ldr	r3, [pc, #564]	@ (8003114 <UART_SetConfig+0x2d0>)
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d104      	bne.n	8002eee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ee4:	f7ff fc3c 	bl	8002760 <HAL_RCC_GetPCLK2Freq>
 8002ee8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002eec:	e003      	b.n	8002ef6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eee:	f7ff fc23 	bl	8002738 <HAL_RCC_GetPCLK1Freq>
 8002ef2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f00:	f040 810c 	bne.w	800311c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002f12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002f16:	4622      	mov	r2, r4
 8002f18:	462b      	mov	r3, r5
 8002f1a:	1891      	adds	r1, r2, r2
 8002f1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f1e:	415b      	adcs	r3, r3
 8002f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f26:	4621      	mov	r1, r4
 8002f28:	eb12 0801 	adds.w	r8, r2, r1
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	eb43 0901 	adc.w	r9, r3, r1
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f46:	4690      	mov	r8, r2
 8002f48:	4699      	mov	r9, r3
 8002f4a:	4623      	mov	r3, r4
 8002f4c:	eb18 0303 	adds.w	r3, r8, r3
 8002f50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f54:	462b      	mov	r3, r5
 8002f56:	eb49 0303 	adc.w	r3, r9, r3
 8002f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f72:	460b      	mov	r3, r1
 8002f74:	18db      	adds	r3, r3, r3
 8002f76:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f78:	4613      	mov	r3, r2
 8002f7a:	eb42 0303 	adc.w	r3, r2, r3
 8002f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f88:	f7fd f992 	bl	80002b0 <__aeabi_uldivmod>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4b61      	ldr	r3, [pc, #388]	@ (8003118 <UART_SetConfig+0x2d4>)
 8002f92:	fba3 2302 	umull	r2, r3, r3, r2
 8002f96:	095b      	lsrs	r3, r3, #5
 8002f98:	011c      	lsls	r4, r3, #4
 8002f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002fa4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002fa8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002fac:	4642      	mov	r2, r8
 8002fae:	464b      	mov	r3, r9
 8002fb0:	1891      	adds	r1, r2, r2
 8002fb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002fb4:	415b      	adcs	r3, r3
 8002fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002fbc:	4641      	mov	r1, r8
 8002fbe:	eb12 0a01 	adds.w	sl, r2, r1
 8002fc2:	4649      	mov	r1, r9
 8002fc4:	eb43 0b01 	adc.w	fp, r3, r1
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fdc:	4692      	mov	sl, r2
 8002fde:	469b      	mov	fp, r3
 8002fe0:	4643      	mov	r3, r8
 8002fe2:	eb1a 0303 	adds.w	r3, sl, r3
 8002fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fea:	464b      	mov	r3, r9
 8002fec:	eb4b 0303 	adc.w	r3, fp, r3
 8002ff0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003000:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003004:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003008:	460b      	mov	r3, r1
 800300a:	18db      	adds	r3, r3, r3
 800300c:	643b      	str	r3, [r7, #64]	@ 0x40
 800300e:	4613      	mov	r3, r2
 8003010:	eb42 0303 	adc.w	r3, r2, r3
 8003014:	647b      	str	r3, [r7, #68]	@ 0x44
 8003016:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800301a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800301e:	f7fd f947 	bl	80002b0 <__aeabi_uldivmod>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	4611      	mov	r1, r2
 8003028:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <UART_SetConfig+0x2d4>)
 800302a:	fba3 2301 	umull	r2, r3, r3, r1
 800302e:	095b      	lsrs	r3, r3, #5
 8003030:	2264      	movs	r2, #100	@ 0x64
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	1acb      	subs	r3, r1, r3
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800303e:	4b36      	ldr	r3, [pc, #216]	@ (8003118 <UART_SetConfig+0x2d4>)
 8003040:	fba3 2302 	umull	r2, r3, r3, r2
 8003044:	095b      	lsrs	r3, r3, #5
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800304c:	441c      	add	r4, r3
 800304e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003052:	2200      	movs	r2, #0
 8003054:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003058:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800305c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003060:	4642      	mov	r2, r8
 8003062:	464b      	mov	r3, r9
 8003064:	1891      	adds	r1, r2, r2
 8003066:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003068:	415b      	adcs	r3, r3
 800306a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800306c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003070:	4641      	mov	r1, r8
 8003072:	1851      	adds	r1, r2, r1
 8003074:	6339      	str	r1, [r7, #48]	@ 0x30
 8003076:	4649      	mov	r1, r9
 8003078:	414b      	adcs	r3, r1
 800307a:	637b      	str	r3, [r7, #52]	@ 0x34
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003088:	4659      	mov	r1, fp
 800308a:	00cb      	lsls	r3, r1, #3
 800308c:	4651      	mov	r1, sl
 800308e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003092:	4651      	mov	r1, sl
 8003094:	00ca      	lsls	r2, r1, #3
 8003096:	4610      	mov	r0, r2
 8003098:	4619      	mov	r1, r3
 800309a:	4603      	mov	r3, r0
 800309c:	4642      	mov	r2, r8
 800309e:	189b      	adds	r3, r3, r2
 80030a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80030a4:	464b      	mov	r3, r9
 80030a6:	460a      	mov	r2, r1
 80030a8:	eb42 0303 	adc.w	r3, r2, r3
 80030ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80030bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80030c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80030c4:	460b      	mov	r3, r1
 80030c6:	18db      	adds	r3, r3, r3
 80030c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030ca:	4613      	mov	r3, r2
 80030cc:	eb42 0303 	adc.w	r3, r2, r3
 80030d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030da:	f7fd f8e9 	bl	80002b0 <__aeabi_uldivmod>
 80030de:	4602      	mov	r2, r0
 80030e0:	460b      	mov	r3, r1
 80030e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <UART_SetConfig+0x2d4>)
 80030e4:	fba3 1302 	umull	r1, r3, r3, r2
 80030e8:	095b      	lsrs	r3, r3, #5
 80030ea:	2164      	movs	r1, #100	@ 0x64
 80030ec:	fb01 f303 	mul.w	r3, r1, r3
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	3332      	adds	r3, #50	@ 0x32
 80030f6:	4a08      	ldr	r2, [pc, #32]	@ (8003118 <UART_SetConfig+0x2d4>)
 80030f8:	fba2 2303 	umull	r2, r3, r2, r3
 80030fc:	095b      	lsrs	r3, r3, #5
 80030fe:	f003 0207 	and.w	r2, r3, #7
 8003102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4422      	add	r2, r4
 800310a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800310c:	e106      	b.n	800331c <UART_SetConfig+0x4d8>
 800310e:	bf00      	nop
 8003110:	40011000 	.word	0x40011000
 8003114:	40011400 	.word	0x40011400
 8003118:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003120:	2200      	movs	r2, #0
 8003122:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003126:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800312a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800312e:	4642      	mov	r2, r8
 8003130:	464b      	mov	r3, r9
 8003132:	1891      	adds	r1, r2, r2
 8003134:	6239      	str	r1, [r7, #32]
 8003136:	415b      	adcs	r3, r3
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
 800313a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800313e:	4641      	mov	r1, r8
 8003140:	1854      	adds	r4, r2, r1
 8003142:	4649      	mov	r1, r9
 8003144:	eb43 0501 	adc.w	r5, r3, r1
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	00eb      	lsls	r3, r5, #3
 8003152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003156:	00e2      	lsls	r2, r4, #3
 8003158:	4614      	mov	r4, r2
 800315a:	461d      	mov	r5, r3
 800315c:	4643      	mov	r3, r8
 800315e:	18e3      	adds	r3, r4, r3
 8003160:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003164:	464b      	mov	r3, r9
 8003166:	eb45 0303 	adc.w	r3, r5, r3
 800316a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800316e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800317a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800317e:	f04f 0200 	mov.w	r2, #0
 8003182:	f04f 0300 	mov.w	r3, #0
 8003186:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800318a:	4629      	mov	r1, r5
 800318c:	008b      	lsls	r3, r1, #2
 800318e:	4621      	mov	r1, r4
 8003190:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003194:	4621      	mov	r1, r4
 8003196:	008a      	lsls	r2, r1, #2
 8003198:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800319c:	f7fd f888 	bl	80002b0 <__aeabi_uldivmod>
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	4b60      	ldr	r3, [pc, #384]	@ (8003328 <UART_SetConfig+0x4e4>)
 80031a6:	fba3 2302 	umull	r2, r3, r3, r2
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	011c      	lsls	r4, r3, #4
 80031ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031b2:	2200      	movs	r2, #0
 80031b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80031bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80031c0:	4642      	mov	r2, r8
 80031c2:	464b      	mov	r3, r9
 80031c4:	1891      	adds	r1, r2, r2
 80031c6:	61b9      	str	r1, [r7, #24]
 80031c8:	415b      	adcs	r3, r3
 80031ca:	61fb      	str	r3, [r7, #28]
 80031cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d0:	4641      	mov	r1, r8
 80031d2:	1851      	adds	r1, r2, r1
 80031d4:	6139      	str	r1, [r7, #16]
 80031d6:	4649      	mov	r1, r9
 80031d8:	414b      	adcs	r3, r1
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031e8:	4659      	mov	r1, fp
 80031ea:	00cb      	lsls	r3, r1, #3
 80031ec:	4651      	mov	r1, sl
 80031ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031f2:	4651      	mov	r1, sl
 80031f4:	00ca      	lsls	r2, r1, #3
 80031f6:	4610      	mov	r0, r2
 80031f8:	4619      	mov	r1, r3
 80031fa:	4603      	mov	r3, r0
 80031fc:	4642      	mov	r2, r8
 80031fe:	189b      	adds	r3, r3, r2
 8003200:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003204:	464b      	mov	r3, r9
 8003206:	460a      	mov	r2, r1
 8003208:	eb42 0303 	adc.w	r3, r2, r3
 800320c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	67bb      	str	r3, [r7, #120]	@ 0x78
 800321a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800321c:	f04f 0200 	mov.w	r2, #0
 8003220:	f04f 0300 	mov.w	r3, #0
 8003224:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003228:	4649      	mov	r1, r9
 800322a:	008b      	lsls	r3, r1, #2
 800322c:	4641      	mov	r1, r8
 800322e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003232:	4641      	mov	r1, r8
 8003234:	008a      	lsls	r2, r1, #2
 8003236:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800323a:	f7fd f839 	bl	80002b0 <__aeabi_uldivmod>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4611      	mov	r1, r2
 8003244:	4b38      	ldr	r3, [pc, #224]	@ (8003328 <UART_SetConfig+0x4e4>)
 8003246:	fba3 2301 	umull	r2, r3, r3, r1
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2264      	movs	r2, #100	@ 0x64
 800324e:	fb02 f303 	mul.w	r3, r2, r3
 8003252:	1acb      	subs	r3, r1, r3
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	3332      	adds	r3, #50	@ 0x32
 8003258:	4a33      	ldr	r2, [pc, #204]	@ (8003328 <UART_SetConfig+0x4e4>)
 800325a:	fba2 2303 	umull	r2, r3, r2, r3
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003264:	441c      	add	r4, r3
 8003266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800326a:	2200      	movs	r2, #0
 800326c:	673b      	str	r3, [r7, #112]	@ 0x70
 800326e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003270:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003274:	4642      	mov	r2, r8
 8003276:	464b      	mov	r3, r9
 8003278:	1891      	adds	r1, r2, r2
 800327a:	60b9      	str	r1, [r7, #8]
 800327c:	415b      	adcs	r3, r3
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003284:	4641      	mov	r1, r8
 8003286:	1851      	adds	r1, r2, r1
 8003288:	6039      	str	r1, [r7, #0]
 800328a:	4649      	mov	r1, r9
 800328c:	414b      	adcs	r3, r1
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800329c:	4659      	mov	r1, fp
 800329e:	00cb      	lsls	r3, r1, #3
 80032a0:	4651      	mov	r1, sl
 80032a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032a6:	4651      	mov	r1, sl
 80032a8:	00ca      	lsls	r2, r1, #3
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	4642      	mov	r2, r8
 80032b2:	189b      	adds	r3, r3, r2
 80032b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032b6:	464b      	mov	r3, r9
 80032b8:	460a      	mov	r2, r1
 80032ba:	eb42 0303 	adc.w	r3, r2, r3
 80032be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80032ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032d8:	4649      	mov	r1, r9
 80032da:	008b      	lsls	r3, r1, #2
 80032dc:	4641      	mov	r1, r8
 80032de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032e2:	4641      	mov	r1, r8
 80032e4:	008a      	lsls	r2, r1, #2
 80032e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032ea:	f7fc ffe1 	bl	80002b0 <__aeabi_uldivmod>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003328 <UART_SetConfig+0x4e4>)
 80032f4:	fba3 1302 	umull	r1, r3, r3, r2
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	2164      	movs	r1, #100	@ 0x64
 80032fc:	fb01 f303 	mul.w	r3, r1, r3
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	3332      	adds	r3, #50	@ 0x32
 8003306:	4a08      	ldr	r2, [pc, #32]	@ (8003328 <UART_SetConfig+0x4e4>)
 8003308:	fba2 2303 	umull	r2, r3, r2, r3
 800330c:	095b      	lsrs	r3, r3, #5
 800330e:	f003 020f 	and.w	r2, r3, #15
 8003312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4422      	add	r2, r4
 800331a:	609a      	str	r2, [r3, #8]
}
 800331c:	bf00      	nop
 800331e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003322:	46bd      	mov	sp, r7
 8003324:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003328:	51eb851f 	.word	0x51eb851f

0800332c <flash_write_erase_sector7>:

#include "flash_interface.h"



void flash_write_erase_sector7(){
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY) ;
 8003330:	bf00      	nop
 8003332:	4b23      	ldr	r3, [pc, #140]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f9      	bne.n	8003332 <flash_write_erase_sector7+0x6>
  __ASM volatile ("cpsid i" : : : "memory");
 800333e:	b672      	cpsid	i
}
 8003340:	bf00      	nop
	__disable_irq();

	//UNLOCK FLASH_CR
	FLASH->KEYR = 0x45670123;
 8003342:	4b1f      	ldr	r3, [pc, #124]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003344:	4a1f      	ldr	r2, [pc, #124]	@ (80033c4 <flash_write_erase_sector7+0x98>)
 8003346:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = 0xCDEF89AB;
 8003348:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800334a:	4a1f      	ldr	r2, [pc, #124]	@ (80033c8 <flash_write_erase_sector7+0x9c>)
 800334c:	605a      	str	r2, [r3, #4]

	//SECTOR 7 ERASE
	FLASH->CR |= FLASH_CR_SER;
 800334e:	4b1c      	ldr	r3, [pc, #112]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	4a1b      	ldr	r2, [pc, #108]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003354:	f043 0302 	orr.w	r3, r3, #2
 8003358:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_SNB_0 | FLASH_CR_SNB_1 | FLASH_CR_SNB_2;
 800335a:	4b19      	ldr	r3, [pc, #100]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	4a18      	ldr	r2, [pc, #96]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003360:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003364:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;
 8003366:	4b16      	ldr	r3, [pc, #88]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	4a15      	ldr	r2, [pc, #84]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800336c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003370:	6113      	str	r3, [r2, #16]

	while(FLASH->SR & FLASH_SR_BSY) ;
 8003372:	bf00      	nop
 8003374:	4b12      	ldr	r3, [pc, #72]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1f9      	bne.n	8003374 <flash_write_erase_sector7+0x48>
	//RETURN TO INIT STATE
	FLASH->CR &= ~FLASH_CR_STRT;
 8003380:	4b0f      	ldr	r3, [pc, #60]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	4a0e      	ldr	r2, [pc, #56]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800338a:	6113      	str	r3, [r2, #16]
	FLASH->CR &= ~(FLASH_CR_SNB_0 | FLASH_CR_SNB_1 | FLASH_CR_SNB_2);
 800338c:	4b0c      	ldr	r3, [pc, #48]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	4a0b      	ldr	r2, [pc, #44]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 8003392:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003396:	6113      	str	r3, [r2, #16]
	FLASH->CR &= ~FLASH_CR_SER;
 8003398:	4b09      	ldr	r3, [pc, #36]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	4a08      	ldr	r2, [pc, #32]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 800339e:	f023 0302 	bic.w	r3, r3, #2
 80033a2:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 80033a4:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	4a05      	ldr	r2, [pc, #20]	@ (80033c0 <flash_write_erase_sector7+0x94>)
 80033aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033ae:	6113      	str	r3, [r2, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 80033b0:	b662      	cpsie	i
}
 80033b2:	bf00      	nop

	__enable_irq();
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40023c00 	.word	0x40023c00
 80033c4:	45670123 	.word	0x45670123
 80033c8:	cdef89ab 	.word	0xcdef89ab

080033cc <flash_write_multiple_word>:



void flash_write_multiple_word(uint32_t addr, uint32_t* data, size_t num){
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
	//CHECK IF BUSY
	while(FLASH->SR & FLASH_SR_BSY) ;
 80033d8:	bf00      	nop
 80033da:	4b2a      	ldr	r3, [pc, #168]	@ (8003484 <flash_write_multiple_word+0xb8>)
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f9      	bne.n	80033da <flash_write_multiple_word+0xe>
  __ASM volatile ("cpsid i" : : : "memory");
 80033e6:	b672      	cpsid	i
}
 80033e8:	bf00      	nop
	__disable_irq();

	//UNLOCK FLASH_CR
	FLASH->KEYR = 0x45670123;
 80033ea:	4b26      	ldr	r3, [pc, #152]	@ (8003484 <flash_write_multiple_word+0xb8>)
 80033ec:	4a26      	ldr	r2, [pc, #152]	@ (8003488 <flash_write_multiple_word+0xbc>)
 80033ee:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = 0xCDEF89AB;
 80033f0:	4b24      	ldr	r3, [pc, #144]	@ (8003484 <flash_write_multiple_word+0xb8>)
 80033f2:	4a26      	ldr	r2, [pc, #152]	@ (800348c <flash_write_multiple_word+0xc0>)
 80033f4:	605a      	str	r2, [r3, #4]

	//PICK DOUBLE WORD WRITING
	FLASH->CR |= FLASH_CR_PSIZE_1;
 80033f6:	4b23      	ldr	r3, [pc, #140]	@ (8003484 <flash_write_multiple_word+0xb8>)
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	4a22      	ldr	r2, [pc, #136]	@ (8003484 <flash_write_multiple_word+0xb8>)
 80033fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003400:	6113      	str	r3, [r2, #16]
	FLASH->CR &= ~FLASH_CR_PSIZE_0;
 8003402:	4b20      	ldr	r3, [pc, #128]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	4a1f      	ldr	r2, [pc, #124]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800340c:	6113      	str	r3, [r2, #16]

	//ENABLE PROGRAMMING MODE
	FLASH->CR |= FLASH_CR_PG;
 800340e:	4b1d      	ldr	r3, [pc, #116]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	4a1c      	ldr	r2, [pc, #112]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	6113      	str	r3, [r2, #16]

	for(size_t i = 0; i < num; ++i){
 800341a:	2300      	movs	r3, #0
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	e00c      	b.n	800343a <flash_write_multiple_word+0x6e>
		*((uint32_t *)addr + i) = *(data + i);
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	4413      	add	r3, r2
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	0091      	lsls	r1, r2, #2
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	440a      	add	r2, r1
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6013      	str	r3, [r2, #0]
	for(size_t i = 0; i < num; ++i){
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	3301      	adds	r3, #1
 8003438:	617b      	str	r3, [r7, #20]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	429a      	cmp	r2, r3
 8003440:	d3ee      	bcc.n	8003420 <flash_write_multiple_word+0x54>

	}

	//WAIT TILL COMPLETES
	while(FLASH->SR & FLASH_SR_BSY) ;
 8003442:	bf00      	nop
 8003444:	4b0f      	ldr	r3, [pc, #60]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1f9      	bne.n	8003444 <flash_write_multiple_word+0x78>
	//TURN OFF PROGRAMMING MODE
	FLASH->CR &= ~FLASH_CR_PG;
 8003450:	4b0c      	ldr	r3, [pc, #48]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	4a0b      	ldr	r2, [pc, #44]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003456:	f023 0301 	bic.w	r3, r3, #1
 800345a:	6113      	str	r3, [r2, #16]
	FLASH->CR &= ~FLASH_CR_PSIZE_1;
 800345c:	4b09      	ldr	r3, [pc, #36]	@ (8003484 <flash_write_multiple_word+0xb8>)
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	4a08      	ldr	r2, [pc, #32]	@ (8003484 <flash_write_multiple_word+0xb8>)
 8003462:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003466:	6113      	str	r3, [r2, #16]

	FLASH->CR |= FLASH_CR_LOCK;
 8003468:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <flash_write_multiple_word+0xb8>)
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	4a05      	ldr	r2, [pc, #20]	@ (8003484 <flash_write_multiple_word+0xb8>)
 800346e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003472:	6113      	str	r3, [r2, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 8003474:	b662      	cpsie	i
}
 8003476:	bf00      	nop
	__enable_irq();
}
 8003478:	bf00      	nop
 800347a:	371c      	adds	r7, #28
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	40023c00 	.word	0x40023c00
 8003488:	45670123 	.word	0x45670123
 800348c:	cdef89ab 	.word	0xcdef89ab

08003490 <flash_read_multiple_words>:




void flash_read_multiple_words(uint32_t addr, uint32_t* data, size_t n){
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
	for(size_t i = 0; i < n; ++i){
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	e00d      	b.n	80034be <flash_read_multiple_words+0x2e>
		*(data + i) = *((uint32_t*)addr + i);
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	009a      	lsls	r2, r3, #2
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4413      	add	r3, r2
 80034aa:	4619      	mov	r1, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	4413      	add	r3, r2
 80034b4:	680a      	ldr	r2, [r1, #0]
 80034b6:	601a      	str	r2, [r3, #0]
	for(size_t i = 0; i < n; ++i){
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	3301      	adds	r3, #1
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d3ed      	bcc.n	80034a2 <flash_read_multiple_words+0x12>
	}
}
 80034c6:	bf00      	nop
 80034c8:	bf00      	nop
 80034ca:	371c      	adds	r7, #28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <set_column>:
static char x;
static uint32_t i = 0;
static uint32_t lastDebounceTime[12];
static bool keyState[12] = {};

void set_column(uint8_t col, GPIO_PinState state){
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	460a      	mov	r2, r1
 80034de:	71fb      	strb	r3, [r7, #7]
 80034e0:	4613      	mov	r3, r2
 80034e2:	71bb      	strb	r3, [r7, #6]
	switch(col){
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d014      	beq.n	8003514 <set_column+0x40>
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	dc19      	bgt.n	8003522 <set_column+0x4e>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <set_column+0x24>
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d007      	beq.n	8003506 <set_column+0x32>
		break;
	case 2:
		HAL_GPIO_WritePin(GPIOA, Keyboard_col3_Pin, state);
		break;
	}
}
 80034f6:	e014      	b.n	8003522 <set_column+0x4e>
		HAL_GPIO_WritePin(GPIOA, Keyboard_col1_Pin, state);
 80034f8:	79bb      	ldrb	r3, [r7, #6]
 80034fa:	461a      	mov	r2, r3
 80034fc:	2110      	movs	r1, #16
 80034fe:	480b      	ldr	r0, [pc, #44]	@ (800352c <set_column+0x58>)
 8003500:	f7fe f832 	bl	8001568 <HAL_GPIO_WritePin>
		break;
 8003504:	e00d      	b.n	8003522 <set_column+0x4e>
		HAL_GPIO_WritePin(GPIOA, Keyboard_col2_Pin, state);
 8003506:	79bb      	ldrb	r3, [r7, #6]
 8003508:	461a      	mov	r2, r3
 800350a:	2140      	movs	r1, #64	@ 0x40
 800350c:	4807      	ldr	r0, [pc, #28]	@ (800352c <set_column+0x58>)
 800350e:	f7fe f82b 	bl	8001568 <HAL_GPIO_WritePin>
		break;
 8003512:	e006      	b.n	8003522 <set_column+0x4e>
		HAL_GPIO_WritePin(GPIOA, Keyboard_col3_Pin, state);
 8003514:	79bb      	ldrb	r3, [r7, #6]
 8003516:	461a      	mov	r2, r3
 8003518:	2104      	movs	r1, #4
 800351a:	4804      	ldr	r0, [pc, #16]	@ (800352c <set_column+0x58>)
 800351c:	f7fe f824 	bl	8001568 <HAL_GPIO_WritePin>
		break;
 8003520:	bf00      	nop
}
 8003522:	bf00      	nop
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40020000 	.word	0x40020000

08003530 <handle_key_press>:
void handle_key_press(uint8_t col, uint8_t row){
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	4603      	mov	r3, r0
 8003538:	460a      	mov	r2, r1
 800353a:	71fb      	strb	r3, [r7, #7]
 800353c:	4613      	mov	r3, r2
 800353e:	71bb      	strb	r3, [r7, #6]
	keyState[(row) * 3 + col] = 1;
 8003540:	79ba      	ldrb	r2, [r7, #6]
 8003542:	4613      	mov	r3, r2
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	441a      	add	r2, r3
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	4413      	add	r3, r2
 800354c:	4a0a      	ldr	r2, [pc, #40]	@ (8003578 <handle_key_press+0x48>)
 800354e:	2101      	movs	r1, #1
 8003550:	54d1      	strb	r1, [r2, r3]
	x = (row) * 3 + col + 1;
 8003552:	79bb      	ldrb	r3, [r7, #6]
 8003554:	461a      	mov	r2, r3
 8003556:	0052      	lsls	r2, r2, #1
 8003558:	4413      	add	r3, r2
 800355a:	b2da      	uxtb	r2, r3
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	4413      	add	r3, r2
 8003560:	b2db      	uxtb	r3, r3
 8003562:	3301      	adds	r3, #1
 8003564:	b2da      	uxtb	r2, r3
 8003566:	4b05      	ldr	r3, [pc, #20]	@ (800357c <handle_key_press+0x4c>)
 8003568:	701a      	strb	r2, [r3, #0]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	200001c8 	.word	0x200001c8
 800357c:	20000190 	.word	0x20000190

08003580 <handle_key_reset>:
void handle_key_reset(uint8_t col, uint8_t row){
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	460a      	mov	r2, r1
 800358a:	71fb      	strb	r3, [r7, #7]
 800358c:	4613      	mov	r3, r2
 800358e:	71bb      	strb	r3, [r7, #6]
	keyState[(row) * 3 + col] = 0;
 8003590:	79ba      	ldrb	r2, [r7, #6]
 8003592:	4613      	mov	r3, r2
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	441a      	add	r2, r3
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	4413      	add	r3, r2
 800359c:	4a04      	ldr	r2, [pc, #16]	@ (80035b0 <handle_key_reset+0x30>)
 800359e:	2100      	movs	r1, #0
 80035a0:	54d1      	strb	r1, [r2, r3]
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	200001c8 	.word	0x200001c8

080035b4 <read_row>:

GPIO_PinState read_row(uint8_t row){
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	71fb      	strb	r3, [r7, #7]
	switch(row){
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d823      	bhi.n	800360c <read_row+0x58>
 80035c4:	a201      	add	r2, pc, #4	@ (adr r2, 80035cc <read_row+0x18>)
 80035c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ca:	bf00      	nop
 80035cc:	080035dd 	.word	0x080035dd
 80035d0:	080035e9 	.word	0x080035e9
 80035d4:	080035f5 	.word	0x080035f5
 80035d8:	08003601 	.word	0x08003601
		case 0:
			return HAL_GPIO_ReadPin(GPIOA, Keyboard_row1_Pin);
 80035dc:	2120      	movs	r1, #32
 80035de:	480e      	ldr	r0, [pc, #56]	@ (8003618 <read_row+0x64>)
 80035e0:	f7fd ffaa 	bl	8001538 <HAL_GPIO_ReadPin>
 80035e4:	4603      	mov	r3, r0
 80035e6:	e012      	b.n	800360e <read_row+0x5a>
			break;
		case 1:
			return HAL_GPIO_ReadPin(GPIOA, Keyboard_row2_Pin);
 80035e8:	2101      	movs	r1, #1
 80035ea:	480b      	ldr	r0, [pc, #44]	@ (8003618 <read_row+0x64>)
 80035ec:	f7fd ffa4 	bl	8001538 <HAL_GPIO_ReadPin>
 80035f0:	4603      	mov	r3, r0
 80035f2:	e00c      	b.n	800360e <read_row+0x5a>
			break;
		case 2:
			return HAL_GPIO_ReadPin(GPIOA, Keyboard_row3_Pin);
 80035f4:	2102      	movs	r1, #2
 80035f6:	4808      	ldr	r0, [pc, #32]	@ (8003618 <read_row+0x64>)
 80035f8:	f7fd ff9e 	bl	8001538 <HAL_GPIO_ReadPin>
 80035fc:	4603      	mov	r3, r0
 80035fe:	e006      	b.n	800360e <read_row+0x5a>
			break;
		case 3:
			return HAL_GPIO_ReadPin(GPIOA, Keyboard_row4_Pin);
 8003600:	2108      	movs	r1, #8
 8003602:	4805      	ldr	r0, [pc, #20]	@ (8003618 <read_row+0x64>)
 8003604:	f7fd ff98 	bl	8001538 <HAL_GPIO_ReadPin>
 8003608:	4603      	mov	r3, r0
 800360a:	e000      	b.n	800360e <read_row+0x5a>
			break;
	}
	return 1;
 800360c:	2301      	movs	r3, #1
}
 800360e:	4618      	mov	r0, r3
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40020000 	.word	0x40020000

0800361c <check_keyboard>:
char check_keyboard(void){
 800361c:	b590      	push	{r4, r7, lr}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
	x = 0;
 8003622:	4b36      	ldr	r3, [pc, #216]	@ (80036fc <check_keyboard+0xe0>)
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]
	i = 0;
 8003628:	4b35      	ldr	r3, [pc, #212]	@ (8003700 <check_keyboard+0xe4>)
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
	for (int col = 0; col < 3; col++) {
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	e059      	b.n	80036e8 <check_keyboard+0xcc>
	    set_column(col, GPIO_PIN_RESET);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff ff4a 	bl	80034d4 <set_column>
	    for (int row = 0; row < 4; row++) {
 8003640:	2300      	movs	r3, #0
 8003642:	60bb      	str	r3, [r7, #8]
 8003644:	e044      	b.n	80036d0 <check_keyboard+0xb4>
	    	uint32_t t = HAL_GetTick();
 8003646:	f7fd fcdd 	bl	8001004 <HAL_GetTick>
 800364a:	6078      	str	r0, [r7, #4]
	    	if(t - lastDebounceTime[(row) * 3 + col] > DEBOUNCE_TIME){
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	441a      	add	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4413      	add	r3, r2
 8003658:	4a2a      	ldr	r2, [pc, #168]	@ (8003704 <check_keyboard+0xe8>)
 800365a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b0f      	cmp	r3, #15
 8003664:	d931      	bls.n	80036ca <check_keyboard+0xae>
				if (read_row(row) == GPIO_PIN_RESET) {
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	b2db      	uxtb	r3, r3
 800366a:	4618      	mov	r0, r3
 800366c:	f7ff ffa2 	bl	80035b4 <read_row>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d121      	bne.n	80036ba <check_keyboard+0x9e>
					if(!keyState[(row) * 3 + col])
 8003676:	68ba      	ldr	r2, [r7, #8]
 8003678:	4613      	mov	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	441a      	add	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4413      	add	r3, r2
 8003682:	4a21      	ldr	r2, [pc, #132]	@ (8003708 <check_keyboard+0xec>)
 8003684:	5cd3      	ldrb	r3, [r2, r3]
 8003686:	f083 0301 	eor.w	r3, r3, #1
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <check_keyboard+0x84>
						handle_key_press(col, row);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	b2d2      	uxtb	r2, r2
 8003698:	4611      	mov	r1, r2
 800369a:	4618      	mov	r0, r3
 800369c:	f7ff ff48 	bl	8003530 <handle_key_press>
					lastDebounceTime[(row) * 3 + col] = HAL_GetTick();
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	4613      	mov	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	441a      	add	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	18d4      	adds	r4, r2, r3
 80036ac:	f7fd fcaa 	bl	8001004 <HAL_GetTick>
 80036b0:	4603      	mov	r3, r0
 80036b2:	4a14      	ldr	r2, [pc, #80]	@ (8003704 <check_keyboard+0xe8>)
 80036b4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80036b8:	e007      	b.n	80036ca <check_keyboard+0xae>
				}
				else{
					handle_key_reset(col, row);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff5b 	bl	8003580 <handle_key_reset>
	    for (int row = 0; row < 4; row++) {
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	3301      	adds	r3, #1
 80036ce:	60bb      	str	r3, [r7, #8]
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	ddb7      	ble.n	8003646 <check_keyboard+0x2a>
				}
	    	}
	    }
	    set_column(col, GPIO_PIN_SET);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2101      	movs	r1, #1
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff fef9 	bl	80034d4 <set_column>
	for (int col = 0; col < 3; col++) {
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	3301      	adds	r3, #1
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	dda2      	ble.n	8003634 <check_keyboard+0x18>
	}
	return x;
 80036ee:	4b03      	ldr	r3, [pc, #12]	@ (80036fc <check_keyboard+0xe0>)
 80036f0:	781b      	ldrb	r3, [r3, #0]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd90      	pop	{r4, r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000190 	.word	0x20000190
 8003700:	20000194 	.word	0x20000194
 8003704:	20000198 	.word	0x20000198
 8003708:	200001c8 	.word	0x200001c8

0800370c <lcd_send_cmd>:
 */
#include "lcd_driver.h"
static I2C_HandleTypeDef hi2c1;

void lcd_send_cmd (char cmd)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af02      	add	r7, sp, #8
 8003712:	4603      	mov	r3, r0
 8003714:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	data_u = (cmd&0xf0);
 8003716:	79fb      	ldrb	r3, [r7, #7]
 8003718:	f023 030f 	bic.w	r3, r3, #15
 800371c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	011b      	lsls	r3, r3, #4
 8003722:	73bb      	strb	r3, [r7, #14]
	uint8_t data_t[4];
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8003724:	7bfb      	ldrb	r3, [r7, #15]
 8003726:	f043 030c 	orr.w	r3, r3, #12
 800372a:	b2db      	uxtb	r3, r3
 800372c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	f043 0308 	orr.w	r3, r3, #8
 8003734:	b2db      	uxtb	r3, r3
 8003736:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8003738:	7bbb      	ldrb	r3, [r7, #14]
 800373a:	f043 030c 	orr.w	r3, r3, #12
 800373e:	b2db      	uxtb	r3, r3
 8003740:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8003742:	7bbb      	ldrb	r3, [r7, #14]
 8003744:	f043 0308 	orr.w	r3, r3, #8
 8003748:	b2db      	uxtb	r3, r3
 800374a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800374c:	f107 0208 	add.w	r2, r7, #8
 8003750:	2364      	movs	r3, #100	@ 0x64
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	2304      	movs	r3, #4
 8003756:	214e      	movs	r1, #78	@ 0x4e
 8003758:	4803      	ldr	r0, [pc, #12]	@ (8003768 <lcd_send_cmd+0x5c>)
 800375a:	f7fe f863 	bl	8001824 <HAL_I2C_Master_Transmit>
}
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	200001d4 	.word	0x200001d4

0800376c <lcd_send_data>:

void lcd_send_data (char data)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af02      	add	r7, sp, #8
 8003772:	4603      	mov	r3, r0
 8003774:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	f023 030f 	bic.w	r3, r3, #15
 800377c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1 -> bxxxx1101
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	f043 030d 	orr.w	r3, r3, #13
 800378a:	b2db      	uxtb	r3, r3
 800378c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1 -> bxxxx1001
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	f043 0309 	orr.w	r3, r3, #9
 8003794:	b2db      	uxtb	r3, r3
 8003796:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1 -> bxxxx1101
 8003798:	7bbb      	ldrb	r3, [r7, #14]
 800379a:	f043 030d 	orr.w	r3, r3, #13
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1 -> bxxxx1001
 80037a2:	7bbb      	ldrb	r3, [r7, #14]
 80037a4:	f043 0309 	orr.w	r3, r3, #9
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80037ac:	f107 0208 	add.w	r2, r7, #8
 80037b0:	2364      	movs	r3, #100	@ 0x64
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	2304      	movs	r3, #4
 80037b6:	214e      	movs	r1, #78	@ 0x4e
 80037b8:	4803      	ldr	r0, [pc, #12]	@ (80037c8 <lcd_send_data+0x5c>)
 80037ba:	f7fe f833 	bl	8001824 <HAL_I2C_Master_Transmit>
}
 80037be:	bf00      	nop
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	200001d4 	.word	0x200001d4

080037cc <lcd_init>:

void lcd_init (I2C_HandleTypeDef i2c)
{
 80037cc:	b084      	sub	sp, #16
 80037ce:	b580      	push	{r7, lr}
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	f107 0c08 	add.w	ip, r7, #8
 80037d6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c1 = i2c;
 80037da:	4b22      	ldr	r3, [pc, #136]	@ (8003864 <lcd_init+0x98>)
 80037dc:	4618      	mov	r0, r3
 80037de:	f107 0308 	add.w	r3, r7, #8
 80037e2:	2254      	movs	r2, #84	@ 0x54
 80037e4:	4619      	mov	r1, r3
 80037e6:	f001 f960 	bl	8004aaa <memcpy>
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80037ea:	2032      	movs	r0, #50	@ 0x32
 80037ec:	f7fd fc16 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x30);
 80037f0:	2030      	movs	r0, #48	@ 0x30
 80037f2:	f7ff ff8b 	bl	800370c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80037f6:	2005      	movs	r0, #5
 80037f8:	f7fd fc10 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x30);
 80037fc:	2030      	movs	r0, #48	@ 0x30
 80037fe:	f7ff ff85 	bl	800370c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8003802:	2001      	movs	r0, #1
 8003804:	f7fd fc0a 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x30);
 8003808:	2030      	movs	r0, #48	@ 0x30
 800380a:	f7ff ff7f 	bl	800370c <lcd_send_cmd>
	HAL_Delay(10);
 800380e:	200a      	movs	r0, #10
 8003810:	f7fd fc04 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8003814:	2020      	movs	r0, #32
 8003816:	f7ff ff79 	bl	800370c <lcd_send_cmd>
	HAL_Delay(10);
 800381a:	200a      	movs	r0, #10
 800381c:	f7fd fbfe 	bl	800101c <HAL_Delay>

	// display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8003820:	2028      	movs	r0, #40	@ 0x28
 8003822:	f7ff ff73 	bl	800370c <lcd_send_cmd>
	HAL_Delay(1);
 8003826:	2001      	movs	r0, #1
 8003828:	f7fd fbf8 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800382c:	2008      	movs	r0, #8
 800382e:	f7ff ff6d 	bl	800370c <lcd_send_cmd>
	HAL_Delay(1);
 8003832:	2001      	movs	r0, #1
 8003834:	f7fd fbf2 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8003838:	2001      	movs	r0, #1
 800383a:	f7ff ff67 	bl	800370c <lcd_send_cmd>
	HAL_Delay(2);
 800383e:	2002      	movs	r0, #2
 8003840:	f7fd fbec 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8003844:	2006      	movs	r0, #6
 8003846:	f7ff ff61 	bl	800370c <lcd_send_cmd>
	HAL_Delay(1);
 800384a:	2001      	movs	r0, #1
 800384c:	f7fd fbe6 	bl	800101c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8003850:	200c      	movs	r0, #12
 8003852:	f7ff ff5b 	bl	800370c <lcd_send_cmd>
}
 8003856:	bf00      	nop
 8003858:	46bd      	mov	sp, r7
 800385a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800385e:	b004      	add	sp, #16
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	200001d4 	.word	0x200001d4

08003868 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8003870:	e006      	b.n	8003880 <lcd_send_string+0x18>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f7ff ff76 	bl	800376c <lcd_send_data>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1f4      	bne.n	8003872 <lcd_send_string+0xa>
}
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <lcd_clear>:

void lcd_clear(void){
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
	  lcd_put_cur(0, 0);
 8003898:	2100      	movs	r1, #0
 800389a:	2000      	movs	r0, #0
 800389c:	f000 f80e 	bl	80038bc <lcd_put_cur>
	  lcd_send_string ("                ");
 80038a0:	4805      	ldr	r0, [pc, #20]	@ (80038b8 <lcd_clear+0x24>)
 80038a2:	f7ff ffe1 	bl	8003868 <lcd_send_string>
	  lcd_put_cur(1, 0);
 80038a6:	2100      	movs	r1, #0
 80038a8:	2001      	movs	r0, #1
 80038aa:	f000 f807 	bl	80038bc <lcd_put_cur>
	  lcd_send_string ("                ");
 80038ae:	4802      	ldr	r0, [pc, #8]	@ (80038b8 <lcd_clear+0x24>)
 80038b0:	f7ff ffda 	bl	8003868 <lcd_send_string>
}
 80038b4:	bf00      	nop
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	080055c4 	.word	0x080055c4

080038bc <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
	switch (row)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <lcd_put_cur+0x18>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d005      	beq.n	80038de <lcd_put_cur+0x22>
 80038d2:	e009      	b.n	80038e8 <lcd_put_cur+0x2c>
	{
		case 0:
			col |= 0x80;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038da:	603b      	str	r3, [r7, #0]
			break;
 80038dc:	e004      	b.n	80038e8 <lcd_put_cur+0x2c>
		case 1:
			col |= 0xC0;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80038e4:	603b      	str	r3, [r7, #0]
			break;
 80038e6:	bf00      	nop
	}
	lcd_send_cmd (col);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff0d 	bl	800370c <lcd_send_cmd>
}
 80038f2:	bf00      	nop
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <save_new_state>:
static char pin[9] = "";
static char numbers[48];

static uint32_t countdown_delay;
//HELPER FUNCTIONS
void save_new_state(void){
 80038fc:	b5b0      	push	{r4, r5, r7, lr}
 80038fe:	b092      	sub	sp, #72	@ 0x48
 8003900:	af00      	add	r7, sp, #0
	char to_save[64];
	memset(to_save, 0, 64);
 8003902:	1d3b      	adds	r3, r7, #4
 8003904:	2240      	movs	r2, #64	@ 0x40
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f001 f853 	bl	80049b4 <memset>
	memcpy(to_save, numbers, 48);
 800390e:	4b22      	ldr	r3, [pc, #136]	@ (8003998 <save_new_state+0x9c>)
 8003910:	1d3c      	adds	r4, r7, #4
 8003912:	461d      	mov	r5, r3
 8003914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003918:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800391a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800391c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003920:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(to_save + 48, pin, 8);
 8003924:	1d3b      	adds	r3, r7, #4
 8003926:	3330      	adds	r3, #48	@ 0x30
 8003928:	2208      	movs	r2, #8
 800392a:	491c      	ldr	r1, [pc, #112]	@ (800399c <save_new_state+0xa0>)
 800392c:	4618      	mov	r0, r3
 800392e:	f001 f8bc 	bl	8004aaa <memcpy>
	snprintf(to_save + 56, 8, "%ld", countdown_delay/1000);
 8003932:	1d38      	adds	r0, r7, #4
 8003934:	3038      	adds	r0, #56	@ 0x38
 8003936:	4b1a      	ldr	r3, [pc, #104]	@ (80039a0 <save_new_state+0xa4>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a1a      	ldr	r2, [pc, #104]	@ (80039a4 <save_new_state+0xa8>)
 800393c:	fba2 2303 	umull	r2, r3, r2, r3
 8003940:	099b      	lsrs	r3, r3, #6
 8003942:	4a19      	ldr	r2, [pc, #100]	@ (80039a8 <save_new_state+0xac>)
 8003944:	2108      	movs	r1, #8
 8003946:	f000 ff29 	bl	800479c <sniprintf>
	for(size_t i = 0; i < 64; ++i)
 800394a:	2300      	movs	r3, #0
 800394c:	647b      	str	r3, [r7, #68]	@ 0x44
 800394e:	e013      	b.n	8003978 <save_new_state+0x7c>
		if(to_save[i] == '\0' || to_save[i] == '#') to_save[i] = '*';
 8003950:	1d3a      	adds	r2, r7, #4
 8003952:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003954:	4413      	add	r3, r2
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d005      	beq.n	8003968 <save_new_state+0x6c>
 800395c:	1d3a      	adds	r2, r7, #4
 800395e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003960:	4413      	add	r3, r2
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b23      	cmp	r3, #35	@ 0x23
 8003966:	d104      	bne.n	8003972 <save_new_state+0x76>
 8003968:	1d3a      	adds	r2, r7, #4
 800396a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800396c:	4413      	add	r3, r2
 800396e:	222a      	movs	r2, #42	@ 0x2a
 8003970:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 64; ++i)
 8003972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003974:	3301      	adds	r3, #1
 8003976:	647b      	str	r3, [r7, #68]	@ 0x44
 8003978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800397a:	2b3f      	cmp	r3, #63	@ 0x3f
 800397c:	d9e8      	bls.n	8003950 <save_new_state+0x54>
	flash_write_erase_sector7();
 800397e:	f7ff fcd5 	bl	800332c <flash_write_erase_sector7>
	flash_write_multiple_word(0x08060000, (uint32_t *)to_save, 16);
 8003982:	1d3b      	adds	r3, r7, #4
 8003984:	2210      	movs	r2, #16
 8003986:	4619      	mov	r1, r3
 8003988:	4808      	ldr	r0, [pc, #32]	@ (80039ac <save_new_state+0xb0>)
 800398a:	f7ff fd1f 	bl	80033cc <flash_write_multiple_word>

}
 800398e:	bf00      	nop
 8003990:	3748      	adds	r7, #72	@ 0x48
 8003992:	46bd      	mov	sp, r7
 8003994:	bdb0      	pop	{r4, r5, r7, pc}
 8003996:	bf00      	nop
 8003998:	20000250 	.word	0x20000250
 800399c:	20000244 	.word	0x20000244
 80039a0:	20000280 	.word	0x20000280
 80039a4:	10624dd3 	.word	0x10624dd3
 80039a8:	080055f0 	.word	0x080055f0
 80039ac:	08060000 	.word	0x08060000

080039b0 <change_state>:

static inline void change_state(alarm_state new_state){
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	71fb      	strb	r3, [r7, #7]
	state = new_state;
 80039ba:	4a09      	ldr	r2, [pc, #36]	@ (80039e0 <change_state+0x30>)
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	7013      	strb	r3, [r2, #0]
	memset(str,0,14);
 80039c0:	220e      	movs	r2, #14
 80039c2:	2100      	movs	r1, #0
 80039c4:	4807      	ldr	r0, [pc, #28]	@ (80039e4 <change_state+0x34>)
 80039c6:	f000 fff5 	bl	80049b4 <memset>
	len = 0;
 80039ca:	4b07      	ldr	r3, [pc, #28]	@ (80039e8 <change_state+0x38>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	701a      	strb	r2, [r3, #0]
	changed = true;
 80039d0:	4b06      	ldr	r3, [pc, #24]	@ (80039ec <change_state+0x3c>)
 80039d2:	2201      	movs	r2, #1
 80039d4:	701a      	strb	r2, [r3, #0]
}
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000000 	.word	0x20000000
 80039e4:	20000228 	.word	0x20000228
 80039e8:	20000236 	.word	0x20000236
 80039ec:	2000000d 	.word	0x2000000d

080039f0 <s_to_ms>:

uint32_t s_to_ms(uint32_t s){return s*1000UL;}
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039fe:	fb02 f303 	mul.w	r3, r2, r3
 8003a02:	4618      	mov	r0, r3
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
	...

08003a10 <state_machine_init>:

//IMPLEMENTATIONS
void state_machine_init(char data_blob[64]){
 8003a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	char temp[8];
	for(size_t i = 0; i < 64; ++i)
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e00d      	b.n	8003a3a <state_machine_init+0x2a>
		if(data_blob[i] == '*') data_blob[i] = '\0';
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	4413      	add	r3, r2
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a28:	d104      	bne.n	8003a34 <state_machine_init+0x24>
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	4413      	add	r3, r2
 8003a30:	2200      	movs	r2, #0
 8003a32:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 64; ++i)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	3301      	adds	r3, #1
 8003a38:	617b      	str	r3, [r7, #20]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a3e:	d9ee      	bls.n	8003a1e <state_machine_init+0xe>
	memcpy(numbers, data_blob, 48);
 8003a40:	4a1e      	ldr	r2, [pc, #120]	@ (8003abc <state_machine_init+0xac>)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	461c      	mov	r4, r3
 8003a46:	4616      	mov	r6, r2
 8003a48:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8003a4c:	4635      	mov	r5, r6
 8003a4e:	4623      	mov	r3, r4
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	6859      	ldr	r1, [r3, #4]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a5a:	3410      	adds	r4, #16
 8003a5c:	3610      	adds	r6, #16
 8003a5e:	4564      	cmp	r4, ip
 8003a60:	d1f4      	bne.n	8003a4c <state_machine_init+0x3c>
	memcpy(pin, data_blob + 48, 8);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3330      	adds	r3, #48	@ 0x30
 8003a66:	2208      	movs	r2, #8
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4815      	ldr	r0, [pc, #84]	@ (8003ac0 <state_machine_init+0xb0>)
 8003a6c:	f001 f81d 	bl	8004aaa <memcpy>
	memcpy(temp, data_blob + 56, 8);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003a76:	f107 030c 	add.w	r3, r7, #12
 8003a7a:	6810      	ldr	r0, [r2, #0]
 8003a7c:	6851      	ldr	r1, [r2, #4]
 8003a7e:	c303      	stmia	r3!, {r0, r1}


	countdown_delay = strtol(temp, NULL, 10);
 8003a80:	f107 030c 	add.w	r3, r7, #12
 8003a84:	220a      	movs	r2, #10
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 fd5d 	bl	8004548 <strtol>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	461a      	mov	r2, r3
 8003a92:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac4 <state_machine_init+0xb4>)
 8003a94:	601a      	str	r2, [r3, #0]
	pin[strlen(pin)] = '#';
 8003a96:	480a      	ldr	r0, [pc, #40]	@ (8003ac0 <state_machine_init+0xb0>)
 8003a98:	f7fc fbac 	bl	80001f4 <strlen>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	4a08      	ldr	r2, [pc, #32]	@ (8003ac0 <state_machine_init+0xb0>)
 8003aa0:	2123      	movs	r1, #35	@ 0x23
 8003aa2:	54d1      	strb	r1, [r2, r3]
	countdown_delay = s_to_ms(countdown_delay);
 8003aa4:	4b07      	ldr	r3, [pc, #28]	@ (8003ac4 <state_machine_init+0xb4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff ffa1 	bl	80039f0 <s_to_ms>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	4a04      	ldr	r2, [pc, #16]	@ (8003ac4 <state_machine_init+0xb4>)
 8003ab2:	6013      	str	r3, [r2, #0]

}
 8003ab4:	bf00      	nop
 8003ab6:	371c      	adds	r7, #28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003abc:	20000250 	.word	0x20000250
 8003ac0:	20000244 	.word	0x20000244
 8003ac4:	20000280 	.word	0x20000280

08003ac8 <state_machine_run>:

void state_machine_run(char input){
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
	if(input){
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00c      	beq.n	8003af2 <state_machine_run+0x2a>
		changed = true;
 8003ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b58 <state_machine_run+0x90>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	701a      	strb	r2, [r3, #0]
		str[len++] = input;
 8003ade:	4b1f      	ldr	r3, [pc, #124]	@ (8003b5c <state_machine_run+0x94>)
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	1c5a      	adds	r2, r3, #1
 8003ae4:	b2d1      	uxtb	r1, r2
 8003ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b5c <state_machine_run+0x94>)
 8003ae8:	7011      	strb	r1, [r2, #0]
 8003aea:	4619      	mov	r1, r3
 8003aec:	4a1c      	ldr	r2, [pc, #112]	@ (8003b60 <state_machine_run+0x98>)
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	5453      	strb	r3, [r2, r1]
	}
	switch(state){
 8003af2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b64 <state_machine_run+0x9c>)
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b07      	cmp	r3, #7
 8003af8:	d82a      	bhi.n	8003b50 <state_machine_run+0x88>
 8003afa:	a201      	add	r2, pc, #4	@ (adr r2, 8003b00 <state_machine_run+0x38>)
 8003afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b00:	08003b27 	.word	0x08003b27
 8003b04:	08003b2d 	.word	0x08003b2d
 8003b08:	08003b33 	.word	0x08003b33
 8003b0c:	08003b21 	.word	0x08003b21
 8003b10:	08003b4b 	.word	0x08003b4b
 8003b14:	08003b39 	.word	0x08003b39
 8003b18:	08003b3f 	.word	0x08003b3f
 8003b1c:	08003b45 	.word	0x08003b45
	case DISARMED:
		state_machine_disarmed();
 8003b20:	f000 f8d8 	bl	8003cd4 <state_machine_disarmed>
	  break;
 8003b24:	e014      	b.n	8003b50 <state_machine_run+0x88>
	case ARMED:
		state_machine_armed();
 8003b26:	f000 f81f 	bl	8003b68 <state_machine_armed>
	  break;
 8003b2a:	e011      	b.n	8003b50 <state_machine_run+0x88>
	case ARMED_COUNTDOWN:
		state_machine_countdown();
 8003b2c:	f000 f998 	bl	8003e60 <state_machine_countdown>
	  break;
 8003b30:	e00e      	b.n	8003b50 <state_machine_run+0x88>
	case ALERT_SMS:
		state_machine_alert();
 8003b32:	f000 fa81 	bl	8004038 <state_machine_alert>
	  break;
 8003b36:	e00b      	b.n	8003b50 <state_machine_run+0x88>
	case MENAGE_NUMBER:
		state_machine_menage_number();
 8003b38:	f000 fb36 	bl	80041a8 <state_machine_menage_number>
	  break;
 8003b3c:	e008      	b.n	8003b50 <state_machine_run+0x88>
	case REPLACE_NUMBER:
		state_machine_replace_number();
 8003b3e:	f000 fc2b 	bl	8004398 <state_machine_replace_number>
	  break;
 8003b42:	e005      	b.n	8003b50 <state_machine_run+0x88>
	case SET_ALERT_TIME:
		state_machine_set_alert_time();
 8003b44:	f000 fa80 	bl	8004048 <state_machine_set_alert_time>
	  break;
 8003b48:	e002      	b.n	8003b50 <state_machine_run+0x88>
	case SET_NEW_PIN:
		state_machine_set_new_pin();
 8003b4a:	f000 fad5 	bl	80040f8 <state_machine_set_new_pin>
	  break;
 8003b4e:	bf00      	nop
	}
}
 8003b50:	bf00      	nop
 8003b52:	3708      	adds	r7, #8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	2000000d 	.word	0x2000000d
 8003b5c:	20000236 	.word	0x20000236
 8003b60:	20000228 	.word	0x20000228
 8003b64:	20000000 	.word	0x20000000

08003b68 <state_machine_armed>:

void state_machine_armed(void){
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
	GPIO_PinState singal_state = HAL_GPIO_ReadPin(Alarm_Signal_GPIO_Port, Alarm_Signal_Pin);
 8003b6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b72:	484d      	ldr	r0, [pc, #308]	@ (8003ca8 <state_machine_armed+0x140>)
 8003b74:	f7fd fce0 	bl	8001538 <HAL_GPIO_ReadPin>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	71fb      	strb	r3, [r7, #7]
	if(changed == true || !singal_state || HAL_GetTick() - timestamp > TIME_PER_SYMBOL){
 8003b7c:	4b4b      	ldr	r3, [pc, #300]	@ (8003cac <state_machine_armed+0x144>)
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10c      	bne.n	8003b9e <state_machine_armed+0x36>
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <state_machine_armed+0x36>
 8003b8a:	f7fd fa3b 	bl	8001004 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	4b47      	ldr	r3, [pc, #284]	@ (8003cb0 <state_machine_armed+0x148>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003b9a:	f240 8081 	bls.w	8003ca0 <state_machine_armed+0x138>
		if(len == 0 && changed){
 8003b9e:	4b45      	ldr	r3, [pc, #276]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d117      	bne.n	8003bd6 <state_machine_armed+0x6e>
 8003ba6:	4b41      	ldr	r3, [pc, #260]	@ (8003cac <state_machine_armed+0x144>)
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d013      	beq.n	8003bd6 <state_machine_armed+0x6e>
			changed = false;
 8003bae:	4b3f      	ldr	r3, [pc, #252]	@ (8003cac <state_machine_armed+0x144>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 8003bb4:	f7ff fe6e 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	f7ff fe7e 	bl	80038bc <lcd_put_cur>
			lcd_send_string ("ARMED");
 8003bc0:	483d      	ldr	r0, [pc, #244]	@ (8003cb8 <state_machine_armed+0x150>)
 8003bc2:	f7ff fe51 	bl	8003868 <lcd_send_string>
			lcd_put_cur(1, 0);
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	2001      	movs	r0, #1
 8003bca:	f7ff fe77 	bl	80038bc <lcd_put_cur>
			lcd_send_string("PIN TO DISARM");
 8003bce:	483b      	ldr	r0, [pc, #236]	@ (8003cbc <state_machine_armed+0x154>)
 8003bd0:	f7ff fe4a 	bl	8003868 <lcd_send_string>
 8003bd4:	e064      	b.n	8003ca0 <state_machine_armed+0x138>
		}
		else if(!singal_state){
 8003bd6:	79fb      	ldrb	r3, [r7, #7]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d108      	bne.n	8003bee <state_machine_armed+0x86>
			change_state(ARMED_COUNTDOWN);
 8003bdc:	2001      	movs	r0, #1
 8003bde:	f7ff fee7 	bl	80039b0 <change_state>
			countdown_start = HAL_GetTick();
 8003be2:	f7fd fa0f 	bl	8001004 <HAL_GetTick>
 8003be6:	4603      	mov	r3, r0
 8003be8:	4a35      	ldr	r2, [pc, #212]	@ (8003cc0 <state_machine_armed+0x158>)
 8003bea:	6013      	str	r3, [r2, #0]
			}

		}

	}
}
 8003bec:	e058      	b.n	8003ca0 <state_machine_armed+0x138>
		else if(len != 0){
 8003bee:	4b31      	ldr	r3, [pc, #196]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d054      	beq.n	8003ca0 <state_machine_armed+0x138>
			lcd_clear();
 8003bf6:	f7ff fe4d 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f7ff fe5d 	bl	80038bc <lcd_put_cur>
			lcd_send_string("DISARM");
 8003c02:	4830      	ldr	r0, [pc, #192]	@ (8003cc4 <state_machine_armed+0x15c>)
 8003c04:	f7ff fe30 	bl	8003868 <lcd_send_string>
			lcd_put_cur(1, 0);
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	f7ff fe56 	bl	80038bc <lcd_put_cur>
			str[len] = '\0';
 8003c10:	4b28      	ldr	r3, [pc, #160]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	461a      	mov	r2, r3
 8003c16:	4b2c      	ldr	r3, [pc, #176]	@ (8003cc8 <state_machine_armed+0x160>)
 8003c18:	2100      	movs	r1, #0
 8003c1a:	5499      	strb	r1, [r3, r2]
			lcd_send_string(str);
 8003c1c:	482a      	ldr	r0, [pc, #168]	@ (8003cc8 <state_machine_armed+0x160>)
 8003c1e:	f7ff fe23 	bl	8003868 <lcd_send_string>
			if(strcmp(str,pin) == 0){
 8003c22:	492a      	ldr	r1, [pc, #168]	@ (8003ccc <state_machine_armed+0x164>)
 8003c24:	4828      	ldr	r0, [pc, #160]	@ (8003cc8 <state_machine_armed+0x160>)
 8003c26:	f7fc fadb 	bl	80001e0 <strcmp>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d103      	bne.n	8003c38 <state_machine_armed+0xd0>
				change_state(DISARMED);
 8003c30:	2003      	movs	r0, #3
 8003c32:	f7ff febd 	bl	80039b0 <change_state>
}
 8003c36:	e033      	b.n	8003ca0 <state_machine_armed+0x138>
			else if(str[len - 1] == '#' || len == 14 || !changed){
 8003c38:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	4a22      	ldr	r2, [pc, #136]	@ (8003cc8 <state_machine_armed+0x160>)
 8003c40:	5cd3      	ldrb	r3, [r2, r3]
 8003c42:	2b23      	cmp	r3, #35	@ 0x23
 8003c44:	d00a      	beq.n	8003c5c <state_machine_armed+0xf4>
 8003c46:	4b1b      	ldr	r3, [pc, #108]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	2b0e      	cmp	r3, #14
 8003c4c:	d006      	beq.n	8003c5c <state_machine_armed+0xf4>
 8003c4e:	4b17      	ldr	r3, [pc, #92]	@ (8003cac <state_machine_armed+0x144>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	f083 0301 	eor.w	r3, r3, #1
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d018      	beq.n	8003c8e <state_machine_armed+0x126>
				lcd_clear();
 8003c5c:	f7ff fe1a 	bl	8003894 <lcd_clear>
				lcd_put_cur(0, 0);
 8003c60:	2100      	movs	r1, #0
 8003c62:	2000      	movs	r0, #0
 8003c64:	f7ff fe2a 	bl	80038bc <lcd_put_cur>
				lcd_send_string ("WRONG PIN");
 8003c68:	4819      	ldr	r0, [pc, #100]	@ (8003cd0 <state_machine_armed+0x168>)
 8003c6a:	f7ff fdfd 	bl	8003868 <lcd_send_string>
				memset(str,0,14);
 8003c6e:	220e      	movs	r2, #14
 8003c70:	2100      	movs	r1, #0
 8003c72:	4815      	ldr	r0, [pc, #84]	@ (8003cc8 <state_machine_armed+0x160>)
 8003c74:	f000 fe9e 	bl	80049b4 <memset>
				len = 0;
 8003c78:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb4 <state_machine_armed+0x14c>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	701a      	strb	r2, [r3, #0]
				changed = true;
 8003c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003cac <state_machine_armed+0x144>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	701a      	strb	r2, [r3, #0]
				HAL_Delay(3000);
 8003c84:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003c88:	f7fd f9c8 	bl	800101c <HAL_Delay>
 8003c8c:	e008      	b.n	8003ca0 <state_machine_armed+0x138>
				timestamp = HAL_GetTick();
 8003c8e:	f7fd f9b9 	bl	8001004 <HAL_GetTick>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4a06      	ldr	r2, [pc, #24]	@ (8003cb0 <state_machine_armed+0x148>)
 8003c96:	6013      	str	r3, [r2, #0]
				changed = false;
 8003c98:	4b04      	ldr	r3, [pc, #16]	@ (8003cac <state_machine_armed+0x144>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
}
 8003c9e:	e7ff      	b.n	8003ca0 <state_machine_armed+0x138>
 8003ca0:	bf00      	nop
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40020000 	.word	0x40020000
 8003cac:	2000000d 	.word	0x2000000d
 8003cb0:	20000238 	.word	0x20000238
 8003cb4:	20000236 	.word	0x20000236
 8003cb8:	080055f4 	.word	0x080055f4
 8003cbc:	080055fc 	.word	0x080055fc
 8003cc0:	20000240 	.word	0x20000240
 8003cc4:	0800560c 	.word	0x0800560c
 8003cc8:	20000228 	.word	0x20000228
 8003ccc:	20000244 	.word	0x20000244
 8003cd0:	08005614 	.word	0x08005614

08003cd4 <state_machine_disarmed>:

void state_machine_disarmed(void){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	if(changed == true || HAL_GetTick() - timestamp > TIME_PER_SYMBOL){
 8003cd8:	4b55      	ldr	r3, [pc, #340]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d109      	bne.n	8003cf4 <state_machine_disarmed+0x20>
 8003ce0:	f7fd f990 	bl	8001004 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	4b53      	ldr	r3, [pc, #332]	@ (8003e34 <state_machine_disarmed+0x160>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003cf0:	f240 809c 	bls.w	8003e2c <state_machine_disarmed+0x158>
	  if(len == 0 && changed){
 8003cf4:	4b50      	ldr	r3, [pc, #320]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d117      	bne.n	8003d2c <state_machine_disarmed+0x58>
 8003cfc:	4b4c      	ldr	r3, [pc, #304]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d013      	beq.n	8003d2c <state_machine_disarmed+0x58>
		  changed = false;
 8003d04:	4b4a      	ldr	r3, [pc, #296]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]
		  lcd_clear();
 8003d0a:	f7ff fdc3 	bl	8003894 <lcd_clear>
		  lcd_put_cur(0, 0);
 8003d0e:	2100      	movs	r1, #0
 8003d10:	2000      	movs	r0, #0
 8003d12:	f7ff fdd3 	bl	80038bc <lcd_put_cur>
		  lcd_send_string ("DISARMED");
 8003d16:	4849      	ldr	r0, [pc, #292]	@ (8003e3c <state_machine_disarmed+0x168>)
 8003d18:	f7ff fda6 	bl	8003868 <lcd_send_string>
		  lcd_put_cur(1, 0);
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	2001      	movs	r0, #1
 8003d20:	f7ff fdcc 	bl	80038bc <lcd_put_cur>
		  lcd_send_string("PIN TO ARM");
 8003d24:	4846      	ldr	r0, [pc, #280]	@ (8003e40 <state_machine_disarmed+0x16c>)
 8003d26:	f7ff fd9f 	bl	8003868 <lcd_send_string>
 8003d2a:	e07f      	b.n	8003e2c <state_machine_disarmed+0x158>
	  }
	  else if(len != 0){
 8003d2c:	4b42      	ldr	r3, [pc, #264]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d07b      	beq.n	8003e2c <state_machine_disarmed+0x158>
		  lcd_clear();
 8003d34:	f7ff fdae 	bl	8003894 <lcd_clear>
		  lcd_put_cur(0, 0);
 8003d38:	2100      	movs	r1, #0
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f7ff fdbe 	bl	80038bc <lcd_put_cur>
		  lcd_send_string("DISARMED PIN");
 8003d40:	4840      	ldr	r0, [pc, #256]	@ (8003e44 <state_machine_disarmed+0x170>)
 8003d42:	f7ff fd91 	bl	8003868 <lcd_send_string>
		  lcd_put_cur(1, 0);
 8003d46:	2100      	movs	r1, #0
 8003d48:	2001      	movs	r0, #1
 8003d4a:	f7ff fdb7 	bl	80038bc <lcd_put_cur>
		  str[len] = '\0';
 8003d4e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	461a      	mov	r2, r3
 8003d54:	4b3c      	ldr	r3, [pc, #240]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003d56:	2100      	movs	r1, #0
 8003d58:	5499      	strb	r1, [r3, r2]
		  lcd_send_string(str);
 8003d5a:	483b      	ldr	r0, [pc, #236]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003d5c:	f7ff fd84 	bl	8003868 <lcd_send_string>
		  if(strcmp(str,pin) == 0){
 8003d60:	493a      	ldr	r1, [pc, #232]	@ (8003e4c <state_machine_disarmed+0x178>)
 8003d62:	4839      	ldr	r0, [pc, #228]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003d64:	f7fc fa3c 	bl	80001e0 <strcmp>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d103      	bne.n	8003d76 <state_machine_disarmed+0xa2>
			  change_state(ARMED);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f7ff fe1e 	bl	80039b0 <change_state>
			  timestamp = HAL_GetTick();
			  changed = false;
		  }
	  }
	}
}
 8003d74:	e05a      	b.n	8003e2c <state_machine_disarmed+0x158>
		  else if(strcmp(str,set_new_pin) == 0){
 8003d76:	4b36      	ldr	r3, [pc, #216]	@ (8003e50 <state_machine_disarmed+0x17c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4832      	ldr	r0, [pc, #200]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003d7e:	f7fc fa2f 	bl	80001e0 <strcmp>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d103      	bne.n	8003d90 <state_machine_disarmed+0xbc>
			  change_state(SET_NEW_PIN);
 8003d88:	2004      	movs	r0, #4
 8003d8a:	f7ff fe11 	bl	80039b0 <change_state>
}
 8003d8e:	e04d      	b.n	8003e2c <state_machine_disarmed+0x158>
		  else if(strcmp(str,set_alert_time) == 0){
 8003d90:	4b30      	ldr	r3, [pc, #192]	@ (8003e54 <state_machine_disarmed+0x180>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4619      	mov	r1, r3
 8003d96:	482c      	ldr	r0, [pc, #176]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003d98:	f7fc fa22 	bl	80001e0 <strcmp>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d103      	bne.n	8003daa <state_machine_disarmed+0xd6>
			  change_state(SET_ALERT_TIME);
 8003da2:	2007      	movs	r0, #7
 8003da4:	f7ff fe04 	bl	80039b0 <change_state>
}
 8003da8:	e040      	b.n	8003e2c <state_machine_disarmed+0x158>
		  else if(strcmp(str,menage_number) == 0){
 8003daa:	4b2b      	ldr	r3, [pc, #172]	@ (8003e58 <state_machine_disarmed+0x184>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4619      	mov	r1, r3
 8003db0:	4825      	ldr	r0, [pc, #148]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003db2:	f7fc fa15 	bl	80001e0 <strcmp>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d103      	bne.n	8003dc4 <state_machine_disarmed+0xf0>
			  change_state(MENAGE_NUMBER);
 8003dbc:	2005      	movs	r0, #5
 8003dbe:	f7ff fdf7 	bl	80039b0 <change_state>
}
 8003dc2:	e033      	b.n	8003e2c <state_machine_disarmed+0x158>
		  else if(str[len - 1] == '#' || len == 14 || !changed){
 8003dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	4a1f      	ldr	r2, [pc, #124]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003dcc:	5cd3      	ldrb	r3, [r2, r3]
 8003dce:	2b23      	cmp	r3, #35	@ 0x23
 8003dd0:	d00a      	beq.n	8003de8 <state_machine_disarmed+0x114>
 8003dd2:	4b19      	ldr	r3, [pc, #100]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b0e      	cmp	r3, #14
 8003dd8:	d006      	beq.n	8003de8 <state_machine_disarmed+0x114>
 8003dda:	4b15      	ldr	r3, [pc, #84]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	f083 0301 	eor.w	r3, r3, #1
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d018      	beq.n	8003e1a <state_machine_disarmed+0x146>
			  lcd_clear();
 8003de8:	f7ff fd54 	bl	8003894 <lcd_clear>
			  lcd_put_cur(0, 0);
 8003dec:	2100      	movs	r1, #0
 8003dee:	2000      	movs	r0, #0
 8003df0:	f7ff fd64 	bl	80038bc <lcd_put_cur>
			  lcd_send_string ("WRONG PIN");
 8003df4:	4819      	ldr	r0, [pc, #100]	@ (8003e5c <state_machine_disarmed+0x188>)
 8003df6:	f7ff fd37 	bl	8003868 <lcd_send_string>
			  memset(str,0,14);
 8003dfa:	220e      	movs	r2, #14
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4812      	ldr	r0, [pc, #72]	@ (8003e48 <state_machine_disarmed+0x174>)
 8003e00:	f000 fdd8 	bl	80049b4 <memset>
			  len = 0;
 8003e04:	4b0c      	ldr	r3, [pc, #48]	@ (8003e38 <state_machine_disarmed+0x164>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
			  changed = true;
 8003e0a:	4b09      	ldr	r3, [pc, #36]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]
			  HAL_Delay(3000);
 8003e10:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003e14:	f7fd f902 	bl	800101c <HAL_Delay>
 8003e18:	e008      	b.n	8003e2c <state_machine_disarmed+0x158>
			  timestamp = HAL_GetTick();
 8003e1a:	f7fd f8f3 	bl	8001004 <HAL_GetTick>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	4a04      	ldr	r2, [pc, #16]	@ (8003e34 <state_machine_disarmed+0x160>)
 8003e22:	6013      	str	r3, [r2, #0]
			  changed = false;
 8003e24:	4b02      	ldr	r3, [pc, #8]	@ (8003e30 <state_machine_disarmed+0x15c>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	701a      	strb	r2, [r3, #0]
}
 8003e2a:	e7ff      	b.n	8003e2c <state_machine_disarmed+0x158>
 8003e2c:	bf00      	nop
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	2000000d 	.word	0x2000000d
 8003e34:	20000238 	.word	0x20000238
 8003e38:	20000236 	.word	0x20000236
 8003e3c:	08005620 	.word	0x08005620
 8003e40:	0800562c 	.word	0x0800562c
 8003e44:	08005638 	.word	0x08005638
 8003e48:	20000228 	.word	0x20000228
 8003e4c:	20000244 	.word	0x20000244
 8003e50:	20000014 	.word	0x20000014
 8003e54:	20000010 	.word	0x20000010
 8003e58:	20000018 	.word	0x20000018
 8003e5c:	08005614 	.word	0x08005614

08003e60 <state_machine_countdown>:

void state_machine_countdown(void){
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - countdown_start > countdown_delay){
 8003e66:	f7fd f8cd 	bl	8001004 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	4b65      	ldr	r3, [pc, #404]	@ (8004004 <state_machine_countdown+0x1a4>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	1ad2      	subs	r2, r2, r3
 8003e72:	4b65      	ldr	r3, [pc, #404]	@ (8004008 <state_machine_countdown+0x1a8>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d902      	bls.n	8003e80 <state_machine_countdown+0x20>
		change_state(ALERT_SMS);
 8003e7a:	2002      	movs	r0, #2
 8003e7c:	f7ff fd98 	bl	80039b0 <change_state>
	}
	if(changed == true || HAL_GetTick() - timestamp > TIME_PER_SYMBOL || HAL_GetTick() - timestamp_display_s > 1000){
 8003e80:	4b62      	ldr	r3, [pc, #392]	@ (800400c <state_machine_countdown+0x1ac>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d112      	bne.n	8003eae <state_machine_countdown+0x4e>
 8003e88:	f7fd f8bc 	bl	8001004 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b60      	ldr	r3, [pc, #384]	@ (8004010 <state_machine_countdown+0x1b0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003e98:	d809      	bhi.n	8003eae <state_machine_countdown+0x4e>
 8003e9a:	f7fd f8b3 	bl	8001004 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	4b5c      	ldr	r3, [pc, #368]	@ (8004014 <state_machine_countdown+0x1b4>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003eaa:	f240 80a7 	bls.w	8003ffc <state_machine_countdown+0x19c>
		if(len == 0 && (changed || HAL_GetTick() - timestamp_display_s > 1000)){
 8003eae:	4b5a      	ldr	r3, [pc, #360]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d13c      	bne.n	8003f30 <state_machine_countdown+0xd0>
 8003eb6:	4b55      	ldr	r3, [pc, #340]	@ (800400c <state_machine_countdown+0x1ac>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d108      	bne.n	8003ed0 <state_machine_countdown+0x70>
 8003ebe:	f7fd f8a1 	bl	8001004 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	4b53      	ldr	r3, [pc, #332]	@ (8004014 <state_machine_countdown+0x1b4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ece:	d92f      	bls.n	8003f30 <state_machine_countdown+0xd0>
			timestamp_display_s = HAL_GetTick();
 8003ed0:	f7fd f898 	bl	8001004 <HAL_GetTick>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	4a4f      	ldr	r2, [pc, #316]	@ (8004014 <state_machine_countdown+0x1b4>)
 8003ed8:	6013      	str	r3, [r2, #0]
			changed = false;
 8003eda:	4b4c      	ldr	r3, [pc, #304]	@ (800400c <state_machine_countdown+0x1ac>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 8003ee0:	f7ff fcd8 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	2000      	movs	r0, #0
 8003ee8:	f7ff fce8 	bl	80038bc <lcd_put_cur>
			char buf[14];
			snprintf(buf, 14 ,"COUNTDOWN %lu s",(uint32_t)(countdown_delay/1000 - (HAL_GetTick() - countdown_start)/1000));
 8003eec:	4b46      	ldr	r3, [pc, #280]	@ (8004008 <state_machine_countdown+0x1a8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a4a      	ldr	r2, [pc, #296]	@ (800401c <state_machine_countdown+0x1bc>)
 8003ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef6:	099c      	lsrs	r4, r3, #6
 8003ef8:	f7fd f884 	bl	8001004 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b41      	ldr	r3, [pc, #260]	@ (8004004 <state_machine_countdown+0x1a4>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	4a45      	ldr	r2, [pc, #276]	@ (800401c <state_machine_countdown+0x1bc>)
 8003f06:	fba2 2303 	umull	r2, r3, r2, r3
 8003f0a:	099b      	lsrs	r3, r3, #6
 8003f0c:	1ae3      	subs	r3, r4, r3
 8003f0e:	4638      	mov	r0, r7
 8003f10:	4a43      	ldr	r2, [pc, #268]	@ (8004020 <state_machine_countdown+0x1c0>)
 8003f12:	210e      	movs	r1, #14
 8003f14:	f000 fc42 	bl	800479c <sniprintf>
			lcd_send_string (buf);
 8003f18:	463b      	mov	r3, r7
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fca4 	bl	8003868 <lcd_send_string>
			lcd_put_cur(1, 0);
 8003f20:	2100      	movs	r1, #0
 8003f22:	2001      	movs	r0, #1
 8003f24:	f7ff fcca 	bl	80038bc <lcd_put_cur>
			lcd_send_string("PIN TO DISARM");
 8003f28:	483e      	ldr	r0, [pc, #248]	@ (8004024 <state_machine_countdown+0x1c4>)
 8003f2a:	f7ff fc9d 	bl	8003868 <lcd_send_string>
		if(len == 0 && (changed || HAL_GetTick() - timestamp_display_s > 1000)){
 8003f2e:	e065      	b.n	8003ffc <state_machine_countdown+0x19c>
		}
		else if(len != 0 && (HAL_GetTick() - timestamp > TIME_PER_SYMBOL || changed)){
 8003f30:	4b39      	ldr	r3, [pc, #228]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d061      	beq.n	8003ffc <state_machine_countdown+0x19c>
 8003f38:	f7fd f864 	bl	8001004 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	4b34      	ldr	r3, [pc, #208]	@ (8004010 <state_machine_countdown+0x1b0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003f48:	d803      	bhi.n	8003f52 <state_machine_countdown+0xf2>
 8003f4a:	4b30      	ldr	r3, [pc, #192]	@ (800400c <state_machine_countdown+0x1ac>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d054      	beq.n	8003ffc <state_machine_countdown+0x19c>
			lcd_clear();
 8003f52:	f7ff fc9f 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 8003f56:	2100      	movs	r1, #0
 8003f58:	2000      	movs	r0, #0
 8003f5a:	f7ff fcaf 	bl	80038bc <lcd_put_cur>
			lcd_send_string("DISARM");
 8003f5e:	4832      	ldr	r0, [pc, #200]	@ (8004028 <state_machine_countdown+0x1c8>)
 8003f60:	f7ff fc82 	bl	8003868 <lcd_send_string>
			lcd_put_cur(1, 0);
 8003f64:	2100      	movs	r1, #0
 8003f66:	2001      	movs	r0, #1
 8003f68:	f7ff fca8 	bl	80038bc <lcd_put_cur>
			str[len] = '\0';
 8003f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	461a      	mov	r2, r3
 8003f72:	4b2e      	ldr	r3, [pc, #184]	@ (800402c <state_machine_countdown+0x1cc>)
 8003f74:	2100      	movs	r1, #0
 8003f76:	5499      	strb	r1, [r3, r2]
			lcd_send_string(str);
 8003f78:	482c      	ldr	r0, [pc, #176]	@ (800402c <state_machine_countdown+0x1cc>)
 8003f7a:	f7ff fc75 	bl	8003868 <lcd_send_string>
			if(strcmp(str,pin) == 0){
 8003f7e:	492c      	ldr	r1, [pc, #176]	@ (8004030 <state_machine_countdown+0x1d0>)
 8003f80:	482a      	ldr	r0, [pc, #168]	@ (800402c <state_machine_countdown+0x1cc>)
 8003f82:	f7fc f92d 	bl	80001e0 <strcmp>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d103      	bne.n	8003f94 <state_machine_countdown+0x134>
				change_state(DISARMED);
 8003f8c:	2003      	movs	r0, #3
 8003f8e:	f7ff fd0f 	bl	80039b0 <change_state>
				changed = false;
			}
		}
	}

}
 8003f92:	e033      	b.n	8003ffc <state_machine_countdown+0x19c>
			else if(str[len - 1] == '#' || len == 14 || !changed){
 8003f94:	4b20      	ldr	r3, [pc, #128]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	4a24      	ldr	r2, [pc, #144]	@ (800402c <state_machine_countdown+0x1cc>)
 8003f9c:	5cd3      	ldrb	r3, [r2, r3]
 8003f9e:	2b23      	cmp	r3, #35	@ 0x23
 8003fa0:	d00a      	beq.n	8003fb8 <state_machine_countdown+0x158>
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	2b0e      	cmp	r3, #14
 8003fa8:	d006      	beq.n	8003fb8 <state_machine_countdown+0x158>
 8003faa:	4b18      	ldr	r3, [pc, #96]	@ (800400c <state_machine_countdown+0x1ac>)
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	f083 0301 	eor.w	r3, r3, #1
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d018      	beq.n	8003fea <state_machine_countdown+0x18a>
				lcd_clear();
 8003fb8:	f7ff fc6c 	bl	8003894 <lcd_clear>
				lcd_put_cur(0, 0);
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	2000      	movs	r0, #0
 8003fc0:	f7ff fc7c 	bl	80038bc <lcd_put_cur>
				lcd_send_string ("WRONG PIN");
 8003fc4:	481b      	ldr	r0, [pc, #108]	@ (8004034 <state_machine_countdown+0x1d4>)
 8003fc6:	f7ff fc4f 	bl	8003868 <lcd_send_string>
				memset(str,0,14);
 8003fca:	220e      	movs	r2, #14
 8003fcc:	2100      	movs	r1, #0
 8003fce:	4817      	ldr	r0, [pc, #92]	@ (800402c <state_machine_countdown+0x1cc>)
 8003fd0:	f000 fcf0 	bl	80049b4 <memset>
				len = 0;
 8003fd4:	4b10      	ldr	r3, [pc, #64]	@ (8004018 <state_machine_countdown+0x1b8>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
				changed = true;
 8003fda:	4b0c      	ldr	r3, [pc, #48]	@ (800400c <state_machine_countdown+0x1ac>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	701a      	strb	r2, [r3, #0]
				HAL_Delay(3000);
 8003fe0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003fe4:	f7fd f81a 	bl	800101c <HAL_Delay>
 8003fe8:	e008      	b.n	8003ffc <state_machine_countdown+0x19c>
				timestamp = HAL_GetTick();
 8003fea:	f7fd f80b 	bl	8001004 <HAL_GetTick>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	4a07      	ldr	r2, [pc, #28]	@ (8004010 <state_machine_countdown+0x1b0>)
 8003ff2:	6013      	str	r3, [r2, #0]
				changed = false;
 8003ff4:	4b05      	ldr	r3, [pc, #20]	@ (800400c <state_machine_countdown+0x1ac>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	701a      	strb	r2, [r3, #0]
}
 8003ffa:	e7ff      	b.n	8003ffc <state_machine_countdown+0x19c>
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	bd90      	pop	{r4, r7, pc}
 8004004:	20000240 	.word	0x20000240
 8004008:	20000280 	.word	0x20000280
 800400c:	2000000d 	.word	0x2000000d
 8004010:	20000238 	.word	0x20000238
 8004014:	2000023c 	.word	0x2000023c
 8004018:	20000236 	.word	0x20000236
 800401c:	10624dd3 	.word	0x10624dd3
 8004020:	08005648 	.word	0x08005648
 8004024:	080055fc 	.word	0x080055fc
 8004028:	0800560c 	.word	0x0800560c
 800402c:	20000228 	.word	0x20000228
 8004030:	20000244 	.word	0x20000244
 8004034:	08005614 	.word	0x08005614

08004038 <state_machine_alert>:

void state_machine_alert(void){
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0

	//TODO GSM SEND
	change_state(ARMED);
 800403c:	2000      	movs	r0, #0
 800403e:	f7ff fcb7 	bl	80039b0 <change_state>
}
 8004042:	bf00      	nop
 8004044:	bd80      	pop	{r7, pc}
	...

08004048 <state_machine_set_alert_time>:

void state_machine_set_alert_time(void){
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
	if(changed == true){
 800404c:	4b25      	ldr	r3, [pc, #148]	@ (80040e4 <state_machine_set_alert_time+0x9c>)
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d045      	beq.n	80040e0 <state_machine_set_alert_time+0x98>
		if(len == 0 && changed){
 8004054:	4b24      	ldr	r3, [pc, #144]	@ (80040e8 <state_machine_set_alert_time+0xa0>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d110      	bne.n	800407e <state_machine_set_alert_time+0x36>
 800405c:	4b21      	ldr	r3, [pc, #132]	@ (80040e4 <state_machine_set_alert_time+0x9c>)
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00c      	beq.n	800407e <state_machine_set_alert_time+0x36>
			changed = false;
 8004064:	4b1f      	ldr	r3, [pc, #124]	@ (80040e4 <state_machine_set_alert_time+0x9c>)
 8004066:	2200      	movs	r2, #0
 8004068:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 800406a:	f7ff fc13 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 800406e:	2100      	movs	r1, #0
 8004070:	2000      	movs	r0, #0
 8004072:	f7ff fc23 	bl	80038bc <lcd_put_cur>
			lcd_send_string ("TIME(S),#=SAVE");
 8004076:	481d      	ldr	r0, [pc, #116]	@ (80040ec <state_machine_set_alert_time+0xa4>)
 8004078:	f7ff fbf6 	bl	8003868 <lcd_send_string>

				change_state(DISARMED);
			}
		}
	}
}
 800407c:	e030      	b.n	80040e0 <state_machine_set_alert_time+0x98>
		else if(len != 0){
 800407e:	4b1a      	ldr	r3, [pc, #104]	@ (80040e8 <state_machine_set_alert_time+0xa0>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d02c      	beq.n	80040e0 <state_machine_set_alert_time+0x98>
			lcd_put_cur(1, 0);
 8004086:	2100      	movs	r1, #0
 8004088:	2001      	movs	r0, #1
 800408a:	f7ff fc17 	bl	80038bc <lcd_put_cur>
			if(str[len - 1] == '*' || len > 9){
 800408e:	4b16      	ldr	r3, [pc, #88]	@ (80040e8 <state_machine_set_alert_time+0xa0>)
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	3b01      	subs	r3, #1
 8004094:	4a16      	ldr	r2, [pc, #88]	@ (80040f0 <state_machine_set_alert_time+0xa8>)
 8004096:	5cd3      	ldrb	r3, [r2, r3]
 8004098:	2b2a      	cmp	r3, #42	@ 0x2a
 800409a:	d003      	beq.n	80040a4 <state_machine_set_alert_time+0x5c>
 800409c:	4b12      	ldr	r3, [pc, #72]	@ (80040e8 <state_machine_set_alert_time+0xa0>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b09      	cmp	r3, #9
 80040a2:	d902      	bls.n	80040aa <state_machine_set_alert_time+0x62>
				change_state(DISARMED);
 80040a4:	2003      	movs	r0, #3
 80040a6:	f7ff fc83 	bl	80039b0 <change_state>
			lcd_send_string(str);
 80040aa:	4811      	ldr	r0, [pc, #68]	@ (80040f0 <state_machine_set_alert_time+0xa8>)
 80040ac:	f7ff fbdc 	bl	8003868 <lcd_send_string>
			if(str[len - 1] == '#'){
 80040b0:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <state_machine_set_alert_time+0xa0>)
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	3b01      	subs	r3, #1
 80040b6:	4a0e      	ldr	r2, [pc, #56]	@ (80040f0 <state_machine_set_alert_time+0xa8>)
 80040b8:	5cd3      	ldrb	r3, [r2, r3]
 80040ba:	2b23      	cmp	r3, #35	@ 0x23
 80040bc:	d110      	bne.n	80040e0 <state_machine_set_alert_time+0x98>
				countdown_delay = s_to_ms(strtol(str, NULL, 10));
 80040be:	220a      	movs	r2, #10
 80040c0:	2100      	movs	r1, #0
 80040c2:	480b      	ldr	r0, [pc, #44]	@ (80040f0 <state_machine_set_alert_time+0xa8>)
 80040c4:	f000 fa40 	bl	8004548 <strtol>
 80040c8:	4603      	mov	r3, r0
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff fc90 	bl	80039f0 <s_to_ms>
 80040d0:	4603      	mov	r3, r0
 80040d2:	4a08      	ldr	r2, [pc, #32]	@ (80040f4 <state_machine_set_alert_time+0xac>)
 80040d4:	6013      	str	r3, [r2, #0]
				save_new_state();
 80040d6:	f7ff fc11 	bl	80038fc <save_new_state>
				change_state(DISARMED);
 80040da:	2003      	movs	r0, #3
 80040dc:	f7ff fc68 	bl	80039b0 <change_state>
}
 80040e0:	bf00      	nop
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	2000000d 	.word	0x2000000d
 80040e8:	20000236 	.word	0x20000236
 80040ec:	08005658 	.word	0x08005658
 80040f0:	20000228 	.word	0x20000228
 80040f4:	20000280 	.word	0x20000280

080040f8 <state_machine_set_new_pin>:

void state_machine_set_new_pin(void){
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
	if(changed == true){
 80040fc:	4b25      	ldr	r3, [pc, #148]	@ (8004194 <state_machine_set_new_pin+0x9c>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d045      	beq.n	8004190 <state_machine_set_new_pin+0x98>
		if(len == 0 && changed){
 8004104:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d110      	bne.n	800412e <state_machine_set_new_pin+0x36>
 800410c:	4b21      	ldr	r3, [pc, #132]	@ (8004194 <state_machine_set_new_pin+0x9c>)
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00c      	beq.n	800412e <state_machine_set_new_pin+0x36>
			changed = false;
 8004114:	4b1f      	ldr	r3, [pc, #124]	@ (8004194 <state_machine_set_new_pin+0x9c>)
 8004116:	2200      	movs	r2, #0
 8004118:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 800411a:	f7ff fbbb 	bl	8003894 <lcd_clear>
			lcd_put_cur(0, 0);
 800411e:	2100      	movs	r1, #0
 8004120:	2000      	movs	r0, #0
 8004122:	f7ff fbcb 	bl	80038bc <lcd_put_cur>
			lcd_send_string ("SET PIN,#=SAVE");
 8004126:	481d      	ldr	r0, [pc, #116]	@ (800419c <state_machine_set_new_pin+0xa4>)
 8004128:	f7ff fb9e 	bl	8003868 <lcd_send_string>

				change_state(DISARMED);
			}
		}
	}
}
 800412c:	e030      	b.n	8004190 <state_machine_set_new_pin+0x98>
		else if(len != 0){
 800412e:	4b1a      	ldr	r3, [pc, #104]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d02c      	beq.n	8004190 <state_machine_set_new_pin+0x98>
			lcd_put_cur(1, 0);
 8004136:	2100      	movs	r1, #0
 8004138:	2001      	movs	r0, #1
 800413a:	f7ff fbbf 	bl	80038bc <lcd_put_cur>
			if(str[len - 1] == '*' || len > 9){
 800413e:	4b16      	ldr	r3, [pc, #88]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	3b01      	subs	r3, #1
 8004144:	4a16      	ldr	r2, [pc, #88]	@ (80041a0 <state_machine_set_new_pin+0xa8>)
 8004146:	5cd3      	ldrb	r3, [r2, r3]
 8004148:	2b2a      	cmp	r3, #42	@ 0x2a
 800414a:	d003      	beq.n	8004154 <state_machine_set_new_pin+0x5c>
 800414c:	4b12      	ldr	r3, [pc, #72]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b09      	cmp	r3, #9
 8004152:	d902      	bls.n	800415a <state_machine_set_new_pin+0x62>
				change_state(DISARMED);
 8004154:	2003      	movs	r0, #3
 8004156:	f7ff fc2b 	bl	80039b0 <change_state>
			lcd_send_string(str);
 800415a:	4811      	ldr	r0, [pc, #68]	@ (80041a0 <state_machine_set_new_pin+0xa8>)
 800415c:	f7ff fb84 	bl	8003868 <lcd_send_string>
			if(str[len - 1] == '#'){
 8004160:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	3b01      	subs	r3, #1
 8004166:	4a0e      	ldr	r2, [pc, #56]	@ (80041a0 <state_machine_set_new_pin+0xa8>)
 8004168:	5cd3      	ldrb	r3, [r2, r3]
 800416a:	2b23      	cmp	r3, #35	@ 0x23
 800416c:	d110      	bne.n	8004190 <state_machine_set_new_pin+0x98>
				memset(pin, 0, 9);
 800416e:	2209      	movs	r2, #9
 8004170:	2100      	movs	r1, #0
 8004172:	480c      	ldr	r0, [pc, #48]	@ (80041a4 <state_machine_set_new_pin+0xac>)
 8004174:	f000 fc1e 	bl	80049b4 <memset>
				memcpy(pin,str,len);
 8004178:	4b07      	ldr	r3, [pc, #28]	@ (8004198 <state_machine_set_new_pin+0xa0>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	461a      	mov	r2, r3
 800417e:	4908      	ldr	r1, [pc, #32]	@ (80041a0 <state_machine_set_new_pin+0xa8>)
 8004180:	4808      	ldr	r0, [pc, #32]	@ (80041a4 <state_machine_set_new_pin+0xac>)
 8004182:	f000 fc92 	bl	8004aaa <memcpy>
				save_new_state();
 8004186:	f7ff fbb9 	bl	80038fc <save_new_state>
				change_state(DISARMED);
 800418a:	2003      	movs	r0, #3
 800418c:	f7ff fc10 	bl	80039b0 <change_state>
}
 8004190:	bf00      	nop
 8004192:	bd80      	pop	{r7, pc}
 8004194:	2000000d 	.word	0x2000000d
 8004198:	20000236 	.word	0x20000236
 800419c:	08005668 	.word	0x08005668
 80041a0:	20000228 	.word	0x20000228
 80041a4:	20000244 	.word	0x20000244

080041a8 <state_machine_menage_number>:

void state_machine_menage_number(void){
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
	static char code[4] = "";
	bool code_add = false;
 80041ae:	2300      	movs	r3, #0
 80041b0:	75fb      	strb	r3, [r7, #23]
	if(changed == true){
 80041b2:	4b6e      	ldr	r3, [pc, #440]	@ (800436c <state_machine_menage_number+0x1c4>)
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 80d3 	beq.w	8004362 <state_machine_menage_number+0x1ba>
		changed = false;
 80041bc:	4b6b      	ldr	r3, [pc, #428]	@ (800436c <state_machine_menage_number+0x1c4>)
 80041be:	2200      	movs	r2, #0
 80041c0:	701a      	strb	r2, [r3, #0]
		if(!*str) id = 0;
 80041c2:	4b6b      	ldr	r3, [pc, #428]	@ (8004370 <state_machine_menage_number+0x1c8>)
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <state_machine_menage_number+0x2a>
 80041ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004374 <state_machine_menage_number+0x1cc>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
 80041d0:	e061      	b.n	8004296 <state_machine_menage_number+0xee>
		else if(*str == '8') id = (id + 1) % 3;
 80041d2:	4b67      	ldr	r3, [pc, #412]	@ (8004370 <state_machine_menage_number+0x1c8>)
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b38      	cmp	r3, #56	@ 0x38
 80041d8:	d10f      	bne.n	80041fa <state_machine_menage_number+0x52>
 80041da:	4b66      	ldr	r3, [pc, #408]	@ (8004374 <state_machine_menage_number+0x1cc>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	1c5a      	adds	r2, r3, #1
 80041e0:	4b65      	ldr	r3, [pc, #404]	@ (8004378 <state_machine_menage_number+0x1d0>)
 80041e2:	fb83 3102 	smull	r3, r1, r3, r2
 80041e6:	17d3      	asrs	r3, r2, #31
 80041e8:	1ac9      	subs	r1, r1, r3
 80041ea:	460b      	mov	r3, r1
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	440b      	add	r3, r1
 80041f0:	1ad1      	subs	r1, r2, r3
 80041f2:	b2ca      	uxtb	r2, r1
 80041f4:	4b5f      	ldr	r3, [pc, #380]	@ (8004374 <state_machine_menage_number+0x1cc>)
 80041f6:	701a      	strb	r2, [r3, #0]
 80041f8:	e04d      	b.n	8004296 <state_machine_menage_number+0xee>
		else if(*str == '2' && id > 0) id = id - 1;
 80041fa:	4b5d      	ldr	r3, [pc, #372]	@ (8004370 <state_machine_menage_number+0x1c8>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b32      	cmp	r3, #50	@ 0x32
 8004200:	d10a      	bne.n	8004218 <state_machine_menage_number+0x70>
 8004202:	4b5c      	ldr	r3, [pc, #368]	@ (8004374 <state_machine_menage_number+0x1cc>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d006      	beq.n	8004218 <state_machine_menage_number+0x70>
 800420a:	4b5a      	ldr	r3, [pc, #360]	@ (8004374 <state_machine_menage_number+0x1cc>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	3b01      	subs	r3, #1
 8004210:	b2da      	uxtb	r2, r3
 8004212:	4b58      	ldr	r3, [pc, #352]	@ (8004374 <state_machine_menage_number+0x1cc>)
 8004214:	701a      	strb	r2, [r3, #0]
 8004216:	e03e      	b.n	8004296 <state_machine_menage_number+0xee>
		else if(*str == '2') id = 2;
 8004218:	4b55      	ldr	r3, [pc, #340]	@ (8004370 <state_machine_menage_number+0x1c8>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b32      	cmp	r3, #50	@ 0x32
 800421e:	d103      	bne.n	8004228 <state_machine_menage_number+0x80>
 8004220:	4b54      	ldr	r3, [pc, #336]	@ (8004374 <state_machine_menage_number+0x1cc>)
 8004222:	2202      	movs	r2, #2
 8004224:	701a      	strb	r2, [r3, #0]
 8004226:	e036      	b.n	8004296 <state_machine_menage_number+0xee>
		else if(*str == '*') change_state(DISARMED);
 8004228:	4b51      	ldr	r3, [pc, #324]	@ (8004370 <state_machine_menage_number+0x1c8>)
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	2b2a      	cmp	r3, #42	@ 0x2a
 800422e:	d103      	bne.n	8004238 <state_machine_menage_number+0x90>
 8004230:	2003      	movs	r0, #3
 8004232:	f7ff fbbd 	bl	80039b0 <change_state>
 8004236:	e02e      	b.n	8004296 <state_machine_menage_number+0xee>
		else{
			code[strlen(code)] = *str;
 8004238:	4850      	ldr	r0, [pc, #320]	@ (800437c <state_machine_menage_number+0x1d4>)
 800423a:	f7fb ffdb 	bl	80001f4 <strlen>
 800423e:	4603      	mov	r3, r0
 8004240:	4a4b      	ldr	r2, [pc, #300]	@ (8004370 <state_machine_menage_number+0x1c8>)
 8004242:	7811      	ldrb	r1, [r2, #0]
 8004244:	4a4d      	ldr	r2, [pc, #308]	@ (800437c <state_machine_menage_number+0x1d4>)
 8004246:	54d1      	strb	r1, [r2, r3]
			code_add = true;
 8004248:	2301      	movs	r3, #1
 800424a:	75fb      	strb	r3, [r7, #23]
			if(strcmp(code, "7777") == 0)//REPLACE
 800424c:	494c      	ldr	r1, [pc, #304]	@ (8004380 <state_machine_menage_number+0x1d8>)
 800424e:	484b      	ldr	r0, [pc, #300]	@ (800437c <state_machine_menage_number+0x1d4>)
 8004250:	f7fb ffc6 	bl	80001e0 <strcmp>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d103      	bne.n	8004262 <state_machine_menage_number+0xba>
				change_state(REPLACE_NUMBER);
 800425a:	2006      	movs	r0, #6
 800425c:	f7ff fba8 	bl	80039b0 <change_state>
 8004260:	e019      	b.n	8004296 <state_machine_menage_number+0xee>
			else if(strcmp(code,"3333") == 0)//DELETE
 8004262:	4948      	ldr	r1, [pc, #288]	@ (8004384 <state_machine_menage_number+0x1dc>)
 8004264:	4845      	ldr	r0, [pc, #276]	@ (800437c <state_machine_menage_number+0x1d4>)
 8004266:	f7fb ffbb 	bl	80001e0 <strcmp>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d112      	bne.n	8004296 <state_machine_menage_number+0xee>
			{
				for(int i = 0; i < 16; ++i){
 8004270:	2300      	movs	r3, #0
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	e00a      	b.n	800428c <state_machine_menage_number+0xe4>
					numbers[id*16 + i] = '\0';
 8004276:	4b3f      	ldr	r3, [pc, #252]	@ (8004374 <state_machine_menage_number+0x1cc>)
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	011a      	lsls	r2, r3, #4
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4413      	add	r3, r2
 8004280:	4a41      	ldr	r2, [pc, #260]	@ (8004388 <state_machine_menage_number+0x1e0>)
 8004282:	2100      	movs	r1, #0
 8004284:	54d1      	strb	r1, [r2, r3]
				for(int i = 0; i < 16; ++i){
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	3301      	adds	r3, #1
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	2b0f      	cmp	r3, #15
 8004290:	ddf1      	ble.n	8004276 <state_machine_menage_number+0xce>
				}
				save_new_state();
 8004292:	f7ff fb33 	bl	80038fc <save_new_state>
			}
		}
		*str = '\0';
 8004296:	4b36      	ldr	r3, [pc, #216]	@ (8004370 <state_machine_menage_number+0x1c8>)
 8004298:	2200      	movs	r2, #0
 800429a:	701a      	strb	r2, [r3, #0]
		len = 0;
 800429c:	4b3b      	ldr	r3, [pc, #236]	@ (800438c <state_machine_menage_number+0x1e4>)
 800429e:	2200      	movs	r2, #0
 80042a0:	701a      	strb	r2, [r3, #0]
		if(!code_add) memset(code,0,4);
 80042a2:	7dfb      	ldrb	r3, [r7, #23]
 80042a4:	f083 0301 	eor.w	r3, r3, #1
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d004      	beq.n	80042b8 <state_machine_menage_number+0x110>
 80042ae:	2204      	movs	r2, #4
 80042b0:	2100      	movs	r1, #0
 80042b2:	4832      	ldr	r0, [pc, #200]	@ (800437c <state_machine_menage_number+0x1d4>)
 80042b4:	f000 fb7e 	bl	80049b4 <memset>

		char line[14] = "";
 80042b8:	2300      	movs	r3, #0
 80042ba:	603b      	str	r3, [r7, #0]
 80042bc:	1d3b      	adds	r3, r7, #4
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	605a      	str	r2, [r3, #4]
 80042c4:	811a      	strh	r2, [r3, #8]
		snprintf(line, 14, "->%d.", id + 1);
 80042c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004374 <state_machine_menage_number+0x1cc>)
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	3301      	adds	r3, #1
 80042cc:	4638      	mov	r0, r7
 80042ce:	4a30      	ldr	r2, [pc, #192]	@ (8004390 <state_machine_menage_number+0x1e8>)
 80042d0:	210e      	movs	r1, #14
 80042d2:	f000 fa63 	bl	800479c <sniprintf>
		memcpy(line+4, numbers + 16*id, 9);
 80042d6:	463b      	mov	r3, r7
 80042d8:	3304      	adds	r3, #4
 80042da:	4a26      	ldr	r2, [pc, #152]	@ (8004374 <state_machine_menage_number+0x1cc>)
 80042dc:	7812      	ldrb	r2, [r2, #0]
 80042de:	0112      	lsls	r2, r2, #4
 80042e0:	4611      	mov	r1, r2
 80042e2:	4a29      	ldr	r2, [pc, #164]	@ (8004388 <state_machine_menage_number+0x1e0>)
 80042e4:	4411      	add	r1, r2
 80042e6:	2209      	movs	r2, #9
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fbde 	bl	8004aaa <memcpy>
		lcd_clear();
 80042ee:	f7ff fad1 	bl	8003894 <lcd_clear>
		lcd_put_cur(0, 0);
 80042f2:	2100      	movs	r1, #0
 80042f4:	2000      	movs	r0, #0
 80042f6:	f7ff fae1 	bl	80038bc <lcd_put_cur>
		lcd_send_string(line);
 80042fa:	463b      	mov	r3, r7
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7ff fab3 	bl	8003868 <lcd_send_string>
		lcd_put_cur(1, 0);
 8004302:	2100      	movs	r1, #0
 8004304:	2001      	movs	r0, #1
 8004306:	f7ff fad9 	bl	80038bc <lcd_put_cur>
		snprintf(line, 14, "  %d.", (id + 1)%3 + 1);
 800430a:	4b1a      	ldr	r3, [pc, #104]	@ (8004374 <state_machine_menage_number+0x1cc>)
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	1c59      	adds	r1, r3, #1
 8004310:	4b19      	ldr	r3, [pc, #100]	@ (8004378 <state_machine_menage_number+0x1d0>)
 8004312:	fb83 3201 	smull	r3, r2, r3, r1
 8004316:	17cb      	asrs	r3, r1, #31
 8004318:	1ad2      	subs	r2, r2, r3
 800431a:	4613      	mov	r3, r2
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	4413      	add	r3, r2
 8004320:	1aca      	subs	r2, r1, r3
 8004322:	1c53      	adds	r3, r2, #1
 8004324:	4638      	mov	r0, r7
 8004326:	4a1b      	ldr	r2, [pc, #108]	@ (8004394 <state_machine_menage_number+0x1ec>)
 8004328:	210e      	movs	r1, #14
 800432a:	f000 fa37 	bl	800479c <sniprintf>
		memcpy(line + 4, numbers + 16*((id+1)%3), 9);
 800432e:	4638      	mov	r0, r7
 8004330:	3004      	adds	r0, #4
 8004332:	4b10      	ldr	r3, [pc, #64]	@ (8004374 <state_machine_menage_number+0x1cc>)
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	1c59      	adds	r1, r3, #1
 8004338:	4b0f      	ldr	r3, [pc, #60]	@ (8004378 <state_machine_menage_number+0x1d0>)
 800433a:	fb83 3201 	smull	r3, r2, r3, r1
 800433e:	17cb      	asrs	r3, r1, #31
 8004340:	1ad2      	subs	r2, r2, r3
 8004342:	4613      	mov	r3, r2
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	4413      	add	r3, r2
 8004348:	1aca      	subs	r2, r1, r3
 800434a:	0113      	lsls	r3, r2, #4
 800434c:	461a      	mov	r2, r3
 800434e:	4b0e      	ldr	r3, [pc, #56]	@ (8004388 <state_machine_menage_number+0x1e0>)
 8004350:	4413      	add	r3, r2
 8004352:	2209      	movs	r2, #9
 8004354:	4619      	mov	r1, r3
 8004356:	f000 fba8 	bl	8004aaa <memcpy>
		lcd_send_string(line);
 800435a:	463b      	mov	r3, r7
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff fa83 	bl	8003868 <lcd_send_string>
	}
}
 8004362:	bf00      	nop
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	2000000d 	.word	0x2000000d
 8004370:	20000228 	.word	0x20000228
 8004374:	20000237 	.word	0x20000237
 8004378:	55555556 	.word	0x55555556
 800437c:	20000284 	.word	0x20000284
 8004380:	08005678 	.word	0x08005678
 8004384:	08005680 	.word	0x08005680
 8004388:	20000250 	.word	0x20000250
 800438c:	20000236 	.word	0x20000236
 8004390:	08005688 	.word	0x08005688
 8004394:	08005690 	.word	0x08005690

08004398 <state_machine_replace_number>:

void state_machine_replace_number(void){
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
	if(changed == true){
 800439c:	4b27      	ldr	r3, [pc, #156]	@ (800443c <state_machine_replace_number+0xa4>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d049      	beq.n	8004438 <state_machine_replace_number+0xa0>
		changed = false;
 80043a4:	4b25      	ldr	r3, [pc, #148]	@ (800443c <state_machine_replace_number+0xa4>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 80043aa:	f7ff fa73 	bl	8003894 <lcd_clear>
		lcd_put_cur(0, 0);
 80043ae:	2100      	movs	r1, #0
 80043b0:	2000      	movs	r0, #0
 80043b2:	f7ff fa83 	bl	80038bc <lcd_put_cur>
		lcd_send_string("ADD NUMBER #-save");
 80043b6:	4822      	ldr	r0, [pc, #136]	@ (8004440 <state_machine_replace_number+0xa8>)
 80043b8:	f7ff fa56 	bl	8003868 <lcd_send_string>
		lcd_put_cur(1, 0);
 80043bc:	2100      	movs	r1, #0
 80043be:	2001      	movs	r0, #1
 80043c0:	f7ff fa7c 	bl	80038bc <lcd_put_cur>
		str[len] = '\0';
 80043c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004444 <state_machine_replace_number+0xac>)
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	461a      	mov	r2, r3
 80043ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004448 <state_machine_replace_number+0xb0>)
 80043cc:	2100      	movs	r1, #0
 80043ce:	5499      	strb	r1, [r3, r2]
		lcd_send_string(str);
 80043d0:	481d      	ldr	r0, [pc, #116]	@ (8004448 <state_machine_replace_number+0xb0>)
 80043d2:	f7ff fa49 	bl	8003868 <lcd_send_string>

		if(str[len - 1] == '*' || len > 10 || (len != 10 && str[len - 1] == '#')) change_state(MENAGE_NUMBER);
 80043d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004444 <state_machine_replace_number+0xac>)
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	3b01      	subs	r3, #1
 80043dc:	4a1a      	ldr	r2, [pc, #104]	@ (8004448 <state_machine_replace_number+0xb0>)
 80043de:	5cd3      	ldrb	r3, [r2, r3]
 80043e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80043e2:	d00e      	beq.n	8004402 <state_machine_replace_number+0x6a>
 80043e4:	4b17      	ldr	r3, [pc, #92]	@ (8004444 <state_machine_replace_number+0xac>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b0a      	cmp	r3, #10
 80043ea:	d80a      	bhi.n	8004402 <state_machine_replace_number+0x6a>
 80043ec:	4b15      	ldr	r3, [pc, #84]	@ (8004444 <state_machine_replace_number+0xac>)
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	2b0a      	cmp	r3, #10
 80043f2:	d00a      	beq.n	800440a <state_machine_replace_number+0x72>
 80043f4:	4b13      	ldr	r3, [pc, #76]	@ (8004444 <state_machine_replace_number+0xac>)
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	3b01      	subs	r3, #1
 80043fa:	4a13      	ldr	r2, [pc, #76]	@ (8004448 <state_machine_replace_number+0xb0>)
 80043fc:	5cd3      	ldrb	r3, [r2, r3]
 80043fe:	2b23      	cmp	r3, #35	@ 0x23
 8004400:	d103      	bne.n	800440a <state_machine_replace_number+0x72>
 8004402:	2005      	movs	r0, #5
 8004404:	f7ff fad4 	bl	80039b0 <change_state>
			memcpy(numbers + id * 16, str, 9);
			save_new_state();
			change_state(MENAGE_NUMBER);
		}
	}
}
 8004408:	e016      	b.n	8004438 <state_machine_replace_number+0xa0>
		else if(str[len - 1] == '#'){
 800440a:	4b0e      	ldr	r3, [pc, #56]	@ (8004444 <state_machine_replace_number+0xac>)
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	3b01      	subs	r3, #1
 8004410:	4a0d      	ldr	r2, [pc, #52]	@ (8004448 <state_machine_replace_number+0xb0>)
 8004412:	5cd3      	ldrb	r3, [r2, r3]
 8004414:	2b23      	cmp	r3, #35	@ 0x23
 8004416:	d10f      	bne.n	8004438 <state_machine_replace_number+0xa0>
			memcpy(numbers + id * 16, str, 9);
 8004418:	4b0c      	ldr	r3, [pc, #48]	@ (800444c <state_machine_replace_number+0xb4>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	011b      	lsls	r3, r3, #4
 800441e:	461a      	mov	r2, r3
 8004420:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <state_machine_replace_number+0xb8>)
 8004422:	4413      	add	r3, r2
 8004424:	2209      	movs	r2, #9
 8004426:	4908      	ldr	r1, [pc, #32]	@ (8004448 <state_machine_replace_number+0xb0>)
 8004428:	4618      	mov	r0, r3
 800442a:	f000 fb3e 	bl	8004aaa <memcpy>
			save_new_state();
 800442e:	f7ff fa65 	bl	80038fc <save_new_state>
			change_state(MENAGE_NUMBER);
 8004432:	2005      	movs	r0, #5
 8004434:	f7ff fabc 	bl	80039b0 <change_state>
}
 8004438:	bf00      	nop
 800443a:	bd80      	pop	{r7, pc}
 800443c:	2000000d 	.word	0x2000000d
 8004440:	08005698 	.word	0x08005698
 8004444:	20000236 	.word	0x20000236
 8004448:	20000228 	.word	0x20000228
 800444c:	20000237 	.word	0x20000237
 8004450:	20000250 	.word	0x20000250

08004454 <_strtol_l.constprop.0>:
 8004454:	2b24      	cmp	r3, #36	@ 0x24
 8004456:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800445a:	4686      	mov	lr, r0
 800445c:	4690      	mov	r8, r2
 800445e:	d801      	bhi.n	8004464 <_strtol_l.constprop.0+0x10>
 8004460:	2b01      	cmp	r3, #1
 8004462:	d106      	bne.n	8004472 <_strtol_l.constprop.0+0x1e>
 8004464:	f000 faf4 	bl	8004a50 <__errno>
 8004468:	2316      	movs	r3, #22
 800446a:	6003      	str	r3, [r0, #0]
 800446c:	2000      	movs	r0, #0
 800446e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004472:	4834      	ldr	r0, [pc, #208]	@ (8004544 <_strtol_l.constprop.0+0xf0>)
 8004474:	460d      	mov	r5, r1
 8004476:	462a      	mov	r2, r5
 8004478:	f815 4b01 	ldrb.w	r4, [r5], #1
 800447c:	5d06      	ldrb	r6, [r0, r4]
 800447e:	f016 0608 	ands.w	r6, r6, #8
 8004482:	d1f8      	bne.n	8004476 <_strtol_l.constprop.0+0x22>
 8004484:	2c2d      	cmp	r4, #45	@ 0x2d
 8004486:	d12d      	bne.n	80044e4 <_strtol_l.constprop.0+0x90>
 8004488:	782c      	ldrb	r4, [r5, #0]
 800448a:	2601      	movs	r6, #1
 800448c:	1c95      	adds	r5, r2, #2
 800448e:	f033 0210 	bics.w	r2, r3, #16
 8004492:	d109      	bne.n	80044a8 <_strtol_l.constprop.0+0x54>
 8004494:	2c30      	cmp	r4, #48	@ 0x30
 8004496:	d12a      	bne.n	80044ee <_strtol_l.constprop.0+0x9a>
 8004498:	782a      	ldrb	r2, [r5, #0]
 800449a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800449e:	2a58      	cmp	r2, #88	@ 0x58
 80044a0:	d125      	bne.n	80044ee <_strtol_l.constprop.0+0x9a>
 80044a2:	786c      	ldrb	r4, [r5, #1]
 80044a4:	2310      	movs	r3, #16
 80044a6:	3502      	adds	r5, #2
 80044a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80044ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 80044b0:	2200      	movs	r2, #0
 80044b2:	fbbc f9f3 	udiv	r9, ip, r3
 80044b6:	4610      	mov	r0, r2
 80044b8:	fb03 ca19 	mls	sl, r3, r9, ip
 80044bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80044c0:	2f09      	cmp	r7, #9
 80044c2:	d81b      	bhi.n	80044fc <_strtol_l.constprop.0+0xa8>
 80044c4:	463c      	mov	r4, r7
 80044c6:	42a3      	cmp	r3, r4
 80044c8:	dd27      	ble.n	800451a <_strtol_l.constprop.0+0xc6>
 80044ca:	1c57      	adds	r7, r2, #1
 80044cc:	d007      	beq.n	80044de <_strtol_l.constprop.0+0x8a>
 80044ce:	4581      	cmp	r9, r0
 80044d0:	d320      	bcc.n	8004514 <_strtol_l.constprop.0+0xc0>
 80044d2:	d101      	bne.n	80044d8 <_strtol_l.constprop.0+0x84>
 80044d4:	45a2      	cmp	sl, r4
 80044d6:	db1d      	blt.n	8004514 <_strtol_l.constprop.0+0xc0>
 80044d8:	fb00 4003 	mla	r0, r0, r3, r4
 80044dc:	2201      	movs	r2, #1
 80044de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80044e2:	e7eb      	b.n	80044bc <_strtol_l.constprop.0+0x68>
 80044e4:	2c2b      	cmp	r4, #43	@ 0x2b
 80044e6:	bf04      	itt	eq
 80044e8:	782c      	ldrbeq	r4, [r5, #0]
 80044ea:	1c95      	addeq	r5, r2, #2
 80044ec:	e7cf      	b.n	800448e <_strtol_l.constprop.0+0x3a>
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1da      	bne.n	80044a8 <_strtol_l.constprop.0+0x54>
 80044f2:	2c30      	cmp	r4, #48	@ 0x30
 80044f4:	bf0c      	ite	eq
 80044f6:	2308      	moveq	r3, #8
 80044f8:	230a      	movne	r3, #10
 80044fa:	e7d5      	b.n	80044a8 <_strtol_l.constprop.0+0x54>
 80044fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004500:	2f19      	cmp	r7, #25
 8004502:	d801      	bhi.n	8004508 <_strtol_l.constprop.0+0xb4>
 8004504:	3c37      	subs	r4, #55	@ 0x37
 8004506:	e7de      	b.n	80044c6 <_strtol_l.constprop.0+0x72>
 8004508:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800450c:	2f19      	cmp	r7, #25
 800450e:	d804      	bhi.n	800451a <_strtol_l.constprop.0+0xc6>
 8004510:	3c57      	subs	r4, #87	@ 0x57
 8004512:	e7d8      	b.n	80044c6 <_strtol_l.constprop.0+0x72>
 8004514:	f04f 32ff 	mov.w	r2, #4294967295
 8004518:	e7e1      	b.n	80044de <_strtol_l.constprop.0+0x8a>
 800451a:	1c53      	adds	r3, r2, #1
 800451c:	d108      	bne.n	8004530 <_strtol_l.constprop.0+0xdc>
 800451e:	2322      	movs	r3, #34	@ 0x22
 8004520:	f8ce 3000 	str.w	r3, [lr]
 8004524:	4660      	mov	r0, ip
 8004526:	f1b8 0f00 	cmp.w	r8, #0
 800452a:	d0a0      	beq.n	800446e <_strtol_l.constprop.0+0x1a>
 800452c:	1e69      	subs	r1, r5, #1
 800452e:	e006      	b.n	800453e <_strtol_l.constprop.0+0xea>
 8004530:	b106      	cbz	r6, 8004534 <_strtol_l.constprop.0+0xe0>
 8004532:	4240      	negs	r0, r0
 8004534:	f1b8 0f00 	cmp.w	r8, #0
 8004538:	d099      	beq.n	800446e <_strtol_l.constprop.0+0x1a>
 800453a:	2a00      	cmp	r2, #0
 800453c:	d1f6      	bne.n	800452c <_strtol_l.constprop.0+0xd8>
 800453e:	f8c8 1000 	str.w	r1, [r8]
 8004542:	e794      	b.n	800446e <_strtol_l.constprop.0+0x1a>
 8004544:	080056c5 	.word	0x080056c5

08004548 <strtol>:
 8004548:	4613      	mov	r3, r2
 800454a:	460a      	mov	r2, r1
 800454c:	4601      	mov	r1, r0
 800454e:	4802      	ldr	r0, [pc, #8]	@ (8004558 <strtol+0x10>)
 8004550:	6800      	ldr	r0, [r0, #0]
 8004552:	f7ff bf7f 	b.w	8004454 <_strtol_l.constprop.0>
 8004556:	bf00      	nop
 8004558:	20000028 	.word	0x20000028

0800455c <std>:
 800455c:	2300      	movs	r3, #0
 800455e:	b510      	push	{r4, lr}
 8004560:	4604      	mov	r4, r0
 8004562:	e9c0 3300 	strd	r3, r3, [r0]
 8004566:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800456a:	6083      	str	r3, [r0, #8]
 800456c:	8181      	strh	r1, [r0, #12]
 800456e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004570:	81c2      	strh	r2, [r0, #14]
 8004572:	6183      	str	r3, [r0, #24]
 8004574:	4619      	mov	r1, r3
 8004576:	2208      	movs	r2, #8
 8004578:	305c      	adds	r0, #92	@ 0x5c
 800457a:	f000 fa1b 	bl	80049b4 <memset>
 800457e:	4b0d      	ldr	r3, [pc, #52]	@ (80045b4 <std+0x58>)
 8004580:	6263      	str	r3, [r4, #36]	@ 0x24
 8004582:	4b0d      	ldr	r3, [pc, #52]	@ (80045b8 <std+0x5c>)
 8004584:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004586:	4b0d      	ldr	r3, [pc, #52]	@ (80045bc <std+0x60>)
 8004588:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800458a:	4b0d      	ldr	r3, [pc, #52]	@ (80045c0 <std+0x64>)
 800458c:	6323      	str	r3, [r4, #48]	@ 0x30
 800458e:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <std+0x68>)
 8004590:	6224      	str	r4, [r4, #32]
 8004592:	429c      	cmp	r4, r3
 8004594:	d006      	beq.n	80045a4 <std+0x48>
 8004596:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800459a:	4294      	cmp	r4, r2
 800459c:	d002      	beq.n	80045a4 <std+0x48>
 800459e:	33d0      	adds	r3, #208	@ 0xd0
 80045a0:	429c      	cmp	r4, r3
 80045a2:	d105      	bne.n	80045b0 <std+0x54>
 80045a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045ac:	f000 ba7a 	b.w	8004aa4 <__retarget_lock_init_recursive>
 80045b0:	bd10      	pop	{r4, pc}
 80045b2:	bf00      	nop
 80045b4:	08004805 	.word	0x08004805
 80045b8:	08004827 	.word	0x08004827
 80045bc:	0800485f 	.word	0x0800485f
 80045c0:	08004883 	.word	0x08004883
 80045c4:	20000288 	.word	0x20000288

080045c8 <stdio_exit_handler>:
 80045c8:	4a02      	ldr	r2, [pc, #8]	@ (80045d4 <stdio_exit_handler+0xc>)
 80045ca:	4903      	ldr	r1, [pc, #12]	@ (80045d8 <stdio_exit_handler+0x10>)
 80045cc:	4803      	ldr	r0, [pc, #12]	@ (80045dc <stdio_exit_handler+0x14>)
 80045ce:	f000 b869 	b.w	80046a4 <_fwalk_sglue>
 80045d2:	bf00      	nop
 80045d4:	2000001c 	.word	0x2000001c
 80045d8:	0800538d 	.word	0x0800538d
 80045dc:	2000002c 	.word	0x2000002c

080045e0 <cleanup_stdio>:
 80045e0:	6841      	ldr	r1, [r0, #4]
 80045e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004614 <cleanup_stdio+0x34>)
 80045e4:	4299      	cmp	r1, r3
 80045e6:	b510      	push	{r4, lr}
 80045e8:	4604      	mov	r4, r0
 80045ea:	d001      	beq.n	80045f0 <cleanup_stdio+0x10>
 80045ec:	f000 fece 	bl	800538c <_fflush_r>
 80045f0:	68a1      	ldr	r1, [r4, #8]
 80045f2:	4b09      	ldr	r3, [pc, #36]	@ (8004618 <cleanup_stdio+0x38>)
 80045f4:	4299      	cmp	r1, r3
 80045f6:	d002      	beq.n	80045fe <cleanup_stdio+0x1e>
 80045f8:	4620      	mov	r0, r4
 80045fa:	f000 fec7 	bl	800538c <_fflush_r>
 80045fe:	68e1      	ldr	r1, [r4, #12]
 8004600:	4b06      	ldr	r3, [pc, #24]	@ (800461c <cleanup_stdio+0x3c>)
 8004602:	4299      	cmp	r1, r3
 8004604:	d004      	beq.n	8004610 <cleanup_stdio+0x30>
 8004606:	4620      	mov	r0, r4
 8004608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800460c:	f000 bebe 	b.w	800538c <_fflush_r>
 8004610:	bd10      	pop	{r4, pc}
 8004612:	bf00      	nop
 8004614:	20000288 	.word	0x20000288
 8004618:	200002f0 	.word	0x200002f0
 800461c:	20000358 	.word	0x20000358

08004620 <global_stdio_init.part.0>:
 8004620:	b510      	push	{r4, lr}
 8004622:	4b0b      	ldr	r3, [pc, #44]	@ (8004650 <global_stdio_init.part.0+0x30>)
 8004624:	4c0b      	ldr	r4, [pc, #44]	@ (8004654 <global_stdio_init.part.0+0x34>)
 8004626:	4a0c      	ldr	r2, [pc, #48]	@ (8004658 <global_stdio_init.part.0+0x38>)
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	4620      	mov	r0, r4
 800462c:	2200      	movs	r2, #0
 800462e:	2104      	movs	r1, #4
 8004630:	f7ff ff94 	bl	800455c <std>
 8004634:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004638:	2201      	movs	r2, #1
 800463a:	2109      	movs	r1, #9
 800463c:	f7ff ff8e 	bl	800455c <std>
 8004640:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004644:	2202      	movs	r2, #2
 8004646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800464a:	2112      	movs	r1, #18
 800464c:	f7ff bf86 	b.w	800455c <std>
 8004650:	200003c0 	.word	0x200003c0
 8004654:	20000288 	.word	0x20000288
 8004658:	080045c9 	.word	0x080045c9

0800465c <__sfp_lock_acquire>:
 800465c:	4801      	ldr	r0, [pc, #4]	@ (8004664 <__sfp_lock_acquire+0x8>)
 800465e:	f000 ba22 	b.w	8004aa6 <__retarget_lock_acquire_recursive>
 8004662:	bf00      	nop
 8004664:	200003c9 	.word	0x200003c9

08004668 <__sfp_lock_release>:
 8004668:	4801      	ldr	r0, [pc, #4]	@ (8004670 <__sfp_lock_release+0x8>)
 800466a:	f000 ba1d 	b.w	8004aa8 <__retarget_lock_release_recursive>
 800466e:	bf00      	nop
 8004670:	200003c9 	.word	0x200003c9

08004674 <__sinit>:
 8004674:	b510      	push	{r4, lr}
 8004676:	4604      	mov	r4, r0
 8004678:	f7ff fff0 	bl	800465c <__sfp_lock_acquire>
 800467c:	6a23      	ldr	r3, [r4, #32]
 800467e:	b11b      	cbz	r3, 8004688 <__sinit+0x14>
 8004680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004684:	f7ff bff0 	b.w	8004668 <__sfp_lock_release>
 8004688:	4b04      	ldr	r3, [pc, #16]	@ (800469c <__sinit+0x28>)
 800468a:	6223      	str	r3, [r4, #32]
 800468c:	4b04      	ldr	r3, [pc, #16]	@ (80046a0 <__sinit+0x2c>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1f5      	bne.n	8004680 <__sinit+0xc>
 8004694:	f7ff ffc4 	bl	8004620 <global_stdio_init.part.0>
 8004698:	e7f2      	b.n	8004680 <__sinit+0xc>
 800469a:	bf00      	nop
 800469c:	080045e1 	.word	0x080045e1
 80046a0:	200003c0 	.word	0x200003c0

080046a4 <_fwalk_sglue>:
 80046a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046a8:	4607      	mov	r7, r0
 80046aa:	4688      	mov	r8, r1
 80046ac:	4614      	mov	r4, r2
 80046ae:	2600      	movs	r6, #0
 80046b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046b4:	f1b9 0901 	subs.w	r9, r9, #1
 80046b8:	d505      	bpl.n	80046c6 <_fwalk_sglue+0x22>
 80046ba:	6824      	ldr	r4, [r4, #0]
 80046bc:	2c00      	cmp	r4, #0
 80046be:	d1f7      	bne.n	80046b0 <_fwalk_sglue+0xc>
 80046c0:	4630      	mov	r0, r6
 80046c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046c6:	89ab      	ldrh	r3, [r5, #12]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d907      	bls.n	80046dc <_fwalk_sglue+0x38>
 80046cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80046d0:	3301      	adds	r3, #1
 80046d2:	d003      	beq.n	80046dc <_fwalk_sglue+0x38>
 80046d4:	4629      	mov	r1, r5
 80046d6:	4638      	mov	r0, r7
 80046d8:	47c0      	blx	r8
 80046da:	4306      	orrs	r6, r0
 80046dc:	3568      	adds	r5, #104	@ 0x68
 80046de:	e7e9      	b.n	80046b4 <_fwalk_sglue+0x10>

080046e0 <_puts_r>:
 80046e0:	6a03      	ldr	r3, [r0, #32]
 80046e2:	b570      	push	{r4, r5, r6, lr}
 80046e4:	6884      	ldr	r4, [r0, #8]
 80046e6:	4605      	mov	r5, r0
 80046e8:	460e      	mov	r6, r1
 80046ea:	b90b      	cbnz	r3, 80046f0 <_puts_r+0x10>
 80046ec:	f7ff ffc2 	bl	8004674 <__sinit>
 80046f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046f2:	07db      	lsls	r3, r3, #31
 80046f4:	d405      	bmi.n	8004702 <_puts_r+0x22>
 80046f6:	89a3      	ldrh	r3, [r4, #12]
 80046f8:	0598      	lsls	r0, r3, #22
 80046fa:	d402      	bmi.n	8004702 <_puts_r+0x22>
 80046fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046fe:	f000 f9d2 	bl	8004aa6 <__retarget_lock_acquire_recursive>
 8004702:	89a3      	ldrh	r3, [r4, #12]
 8004704:	0719      	lsls	r1, r3, #28
 8004706:	d502      	bpl.n	800470e <_puts_r+0x2e>
 8004708:	6923      	ldr	r3, [r4, #16]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d135      	bne.n	800477a <_puts_r+0x9a>
 800470e:	4621      	mov	r1, r4
 8004710:	4628      	mov	r0, r5
 8004712:	f000 f8f9 	bl	8004908 <__swsetup_r>
 8004716:	b380      	cbz	r0, 800477a <_puts_r+0x9a>
 8004718:	f04f 35ff 	mov.w	r5, #4294967295
 800471c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800471e:	07da      	lsls	r2, r3, #31
 8004720:	d405      	bmi.n	800472e <_puts_r+0x4e>
 8004722:	89a3      	ldrh	r3, [r4, #12]
 8004724:	059b      	lsls	r3, r3, #22
 8004726:	d402      	bmi.n	800472e <_puts_r+0x4e>
 8004728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800472a:	f000 f9bd 	bl	8004aa8 <__retarget_lock_release_recursive>
 800472e:	4628      	mov	r0, r5
 8004730:	bd70      	pop	{r4, r5, r6, pc}
 8004732:	2b00      	cmp	r3, #0
 8004734:	da04      	bge.n	8004740 <_puts_r+0x60>
 8004736:	69a2      	ldr	r2, [r4, #24]
 8004738:	429a      	cmp	r2, r3
 800473a:	dc17      	bgt.n	800476c <_puts_r+0x8c>
 800473c:	290a      	cmp	r1, #10
 800473e:	d015      	beq.n	800476c <_puts_r+0x8c>
 8004740:	6823      	ldr	r3, [r4, #0]
 8004742:	1c5a      	adds	r2, r3, #1
 8004744:	6022      	str	r2, [r4, #0]
 8004746:	7019      	strb	r1, [r3, #0]
 8004748:	68a3      	ldr	r3, [r4, #8]
 800474a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800474e:	3b01      	subs	r3, #1
 8004750:	60a3      	str	r3, [r4, #8]
 8004752:	2900      	cmp	r1, #0
 8004754:	d1ed      	bne.n	8004732 <_puts_r+0x52>
 8004756:	2b00      	cmp	r3, #0
 8004758:	da11      	bge.n	800477e <_puts_r+0x9e>
 800475a:	4622      	mov	r2, r4
 800475c:	210a      	movs	r1, #10
 800475e:	4628      	mov	r0, r5
 8004760:	f000 f893 	bl	800488a <__swbuf_r>
 8004764:	3001      	adds	r0, #1
 8004766:	d0d7      	beq.n	8004718 <_puts_r+0x38>
 8004768:	250a      	movs	r5, #10
 800476a:	e7d7      	b.n	800471c <_puts_r+0x3c>
 800476c:	4622      	mov	r2, r4
 800476e:	4628      	mov	r0, r5
 8004770:	f000 f88b 	bl	800488a <__swbuf_r>
 8004774:	3001      	adds	r0, #1
 8004776:	d1e7      	bne.n	8004748 <_puts_r+0x68>
 8004778:	e7ce      	b.n	8004718 <_puts_r+0x38>
 800477a:	3e01      	subs	r6, #1
 800477c:	e7e4      	b.n	8004748 <_puts_r+0x68>
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	6022      	str	r2, [r4, #0]
 8004784:	220a      	movs	r2, #10
 8004786:	701a      	strb	r2, [r3, #0]
 8004788:	e7ee      	b.n	8004768 <_puts_r+0x88>
	...

0800478c <puts>:
 800478c:	4b02      	ldr	r3, [pc, #8]	@ (8004798 <puts+0xc>)
 800478e:	4601      	mov	r1, r0
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	f7ff bfa5 	b.w	80046e0 <_puts_r>
 8004796:	bf00      	nop
 8004798:	20000028 	.word	0x20000028

0800479c <sniprintf>:
 800479c:	b40c      	push	{r2, r3}
 800479e:	b530      	push	{r4, r5, lr}
 80047a0:	4b17      	ldr	r3, [pc, #92]	@ (8004800 <sniprintf+0x64>)
 80047a2:	1e0c      	subs	r4, r1, #0
 80047a4:	681d      	ldr	r5, [r3, #0]
 80047a6:	b09d      	sub	sp, #116	@ 0x74
 80047a8:	da08      	bge.n	80047bc <sniprintf+0x20>
 80047aa:	238b      	movs	r3, #139	@ 0x8b
 80047ac:	602b      	str	r3, [r5, #0]
 80047ae:	f04f 30ff 	mov.w	r0, #4294967295
 80047b2:	b01d      	add	sp, #116	@ 0x74
 80047b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047b8:	b002      	add	sp, #8
 80047ba:	4770      	bx	lr
 80047bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80047c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80047c4:	bf14      	ite	ne
 80047c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80047ca:	4623      	moveq	r3, r4
 80047cc:	9304      	str	r3, [sp, #16]
 80047ce:	9307      	str	r3, [sp, #28]
 80047d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80047d4:	9002      	str	r0, [sp, #8]
 80047d6:	9006      	str	r0, [sp, #24]
 80047d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80047dc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80047de:	ab21      	add	r3, sp, #132	@ 0x84
 80047e0:	a902      	add	r1, sp, #8
 80047e2:	4628      	mov	r0, r5
 80047e4:	9301      	str	r3, [sp, #4]
 80047e6:	f000 fac3 	bl	8004d70 <_svfiprintf_r>
 80047ea:	1c43      	adds	r3, r0, #1
 80047ec:	bfbc      	itt	lt
 80047ee:	238b      	movlt	r3, #139	@ 0x8b
 80047f0:	602b      	strlt	r3, [r5, #0]
 80047f2:	2c00      	cmp	r4, #0
 80047f4:	d0dd      	beq.n	80047b2 <sniprintf+0x16>
 80047f6:	9b02      	ldr	r3, [sp, #8]
 80047f8:	2200      	movs	r2, #0
 80047fa:	701a      	strb	r2, [r3, #0]
 80047fc:	e7d9      	b.n	80047b2 <sniprintf+0x16>
 80047fe:	bf00      	nop
 8004800:	20000028 	.word	0x20000028

08004804 <__sread>:
 8004804:	b510      	push	{r4, lr}
 8004806:	460c      	mov	r4, r1
 8004808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480c:	f000 f8fc 	bl	8004a08 <_read_r>
 8004810:	2800      	cmp	r0, #0
 8004812:	bfab      	itete	ge
 8004814:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004816:	89a3      	ldrhlt	r3, [r4, #12]
 8004818:	181b      	addge	r3, r3, r0
 800481a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800481e:	bfac      	ite	ge
 8004820:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004822:	81a3      	strhlt	r3, [r4, #12]
 8004824:	bd10      	pop	{r4, pc}

08004826 <__swrite>:
 8004826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800482a:	461f      	mov	r7, r3
 800482c:	898b      	ldrh	r3, [r1, #12]
 800482e:	05db      	lsls	r3, r3, #23
 8004830:	4605      	mov	r5, r0
 8004832:	460c      	mov	r4, r1
 8004834:	4616      	mov	r6, r2
 8004836:	d505      	bpl.n	8004844 <__swrite+0x1e>
 8004838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800483c:	2302      	movs	r3, #2
 800483e:	2200      	movs	r2, #0
 8004840:	f000 f8d0 	bl	80049e4 <_lseek_r>
 8004844:	89a3      	ldrh	r3, [r4, #12]
 8004846:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800484a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800484e:	81a3      	strh	r3, [r4, #12]
 8004850:	4632      	mov	r2, r6
 8004852:	463b      	mov	r3, r7
 8004854:	4628      	mov	r0, r5
 8004856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800485a:	f000 b8e7 	b.w	8004a2c <_write_r>

0800485e <__sseek>:
 800485e:	b510      	push	{r4, lr}
 8004860:	460c      	mov	r4, r1
 8004862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004866:	f000 f8bd 	bl	80049e4 <_lseek_r>
 800486a:	1c43      	adds	r3, r0, #1
 800486c:	89a3      	ldrh	r3, [r4, #12]
 800486e:	bf15      	itete	ne
 8004870:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004872:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004876:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800487a:	81a3      	strheq	r3, [r4, #12]
 800487c:	bf18      	it	ne
 800487e:	81a3      	strhne	r3, [r4, #12]
 8004880:	bd10      	pop	{r4, pc}

08004882 <__sclose>:
 8004882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004886:	f000 b89d 	b.w	80049c4 <_close_r>

0800488a <__swbuf_r>:
 800488a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488c:	460e      	mov	r6, r1
 800488e:	4614      	mov	r4, r2
 8004890:	4605      	mov	r5, r0
 8004892:	b118      	cbz	r0, 800489c <__swbuf_r+0x12>
 8004894:	6a03      	ldr	r3, [r0, #32]
 8004896:	b90b      	cbnz	r3, 800489c <__swbuf_r+0x12>
 8004898:	f7ff feec 	bl	8004674 <__sinit>
 800489c:	69a3      	ldr	r3, [r4, #24]
 800489e:	60a3      	str	r3, [r4, #8]
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	071a      	lsls	r2, r3, #28
 80048a4:	d501      	bpl.n	80048aa <__swbuf_r+0x20>
 80048a6:	6923      	ldr	r3, [r4, #16]
 80048a8:	b943      	cbnz	r3, 80048bc <__swbuf_r+0x32>
 80048aa:	4621      	mov	r1, r4
 80048ac:	4628      	mov	r0, r5
 80048ae:	f000 f82b 	bl	8004908 <__swsetup_r>
 80048b2:	b118      	cbz	r0, 80048bc <__swbuf_r+0x32>
 80048b4:	f04f 37ff 	mov.w	r7, #4294967295
 80048b8:	4638      	mov	r0, r7
 80048ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048bc:	6823      	ldr	r3, [r4, #0]
 80048be:	6922      	ldr	r2, [r4, #16]
 80048c0:	1a98      	subs	r0, r3, r2
 80048c2:	6963      	ldr	r3, [r4, #20]
 80048c4:	b2f6      	uxtb	r6, r6
 80048c6:	4283      	cmp	r3, r0
 80048c8:	4637      	mov	r7, r6
 80048ca:	dc05      	bgt.n	80048d8 <__swbuf_r+0x4e>
 80048cc:	4621      	mov	r1, r4
 80048ce:	4628      	mov	r0, r5
 80048d0:	f000 fd5c 	bl	800538c <_fflush_r>
 80048d4:	2800      	cmp	r0, #0
 80048d6:	d1ed      	bne.n	80048b4 <__swbuf_r+0x2a>
 80048d8:	68a3      	ldr	r3, [r4, #8]
 80048da:	3b01      	subs	r3, #1
 80048dc:	60a3      	str	r3, [r4, #8]
 80048de:	6823      	ldr	r3, [r4, #0]
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	701e      	strb	r6, [r3, #0]
 80048e6:	6962      	ldr	r2, [r4, #20]
 80048e8:	1c43      	adds	r3, r0, #1
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d004      	beq.n	80048f8 <__swbuf_r+0x6e>
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	07db      	lsls	r3, r3, #31
 80048f2:	d5e1      	bpl.n	80048b8 <__swbuf_r+0x2e>
 80048f4:	2e0a      	cmp	r6, #10
 80048f6:	d1df      	bne.n	80048b8 <__swbuf_r+0x2e>
 80048f8:	4621      	mov	r1, r4
 80048fa:	4628      	mov	r0, r5
 80048fc:	f000 fd46 	bl	800538c <_fflush_r>
 8004900:	2800      	cmp	r0, #0
 8004902:	d0d9      	beq.n	80048b8 <__swbuf_r+0x2e>
 8004904:	e7d6      	b.n	80048b4 <__swbuf_r+0x2a>
	...

08004908 <__swsetup_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4b29      	ldr	r3, [pc, #164]	@ (80049b0 <__swsetup_r+0xa8>)
 800490c:	4605      	mov	r5, r0
 800490e:	6818      	ldr	r0, [r3, #0]
 8004910:	460c      	mov	r4, r1
 8004912:	b118      	cbz	r0, 800491c <__swsetup_r+0x14>
 8004914:	6a03      	ldr	r3, [r0, #32]
 8004916:	b90b      	cbnz	r3, 800491c <__swsetup_r+0x14>
 8004918:	f7ff feac 	bl	8004674 <__sinit>
 800491c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004920:	0719      	lsls	r1, r3, #28
 8004922:	d422      	bmi.n	800496a <__swsetup_r+0x62>
 8004924:	06da      	lsls	r2, r3, #27
 8004926:	d407      	bmi.n	8004938 <__swsetup_r+0x30>
 8004928:	2209      	movs	r2, #9
 800492a:	602a      	str	r2, [r5, #0]
 800492c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004930:	81a3      	strh	r3, [r4, #12]
 8004932:	f04f 30ff 	mov.w	r0, #4294967295
 8004936:	e033      	b.n	80049a0 <__swsetup_r+0x98>
 8004938:	0758      	lsls	r0, r3, #29
 800493a:	d512      	bpl.n	8004962 <__swsetup_r+0x5a>
 800493c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800493e:	b141      	cbz	r1, 8004952 <__swsetup_r+0x4a>
 8004940:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004944:	4299      	cmp	r1, r3
 8004946:	d002      	beq.n	800494e <__swsetup_r+0x46>
 8004948:	4628      	mov	r0, r5
 800494a:	f000 f8bd 	bl	8004ac8 <_free_r>
 800494e:	2300      	movs	r3, #0
 8004950:	6363      	str	r3, [r4, #52]	@ 0x34
 8004952:	89a3      	ldrh	r3, [r4, #12]
 8004954:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004958:	81a3      	strh	r3, [r4, #12]
 800495a:	2300      	movs	r3, #0
 800495c:	6063      	str	r3, [r4, #4]
 800495e:	6923      	ldr	r3, [r4, #16]
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	89a3      	ldrh	r3, [r4, #12]
 8004964:	f043 0308 	orr.w	r3, r3, #8
 8004968:	81a3      	strh	r3, [r4, #12]
 800496a:	6923      	ldr	r3, [r4, #16]
 800496c:	b94b      	cbnz	r3, 8004982 <__swsetup_r+0x7a>
 800496e:	89a3      	ldrh	r3, [r4, #12]
 8004970:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004974:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004978:	d003      	beq.n	8004982 <__swsetup_r+0x7a>
 800497a:	4621      	mov	r1, r4
 800497c:	4628      	mov	r0, r5
 800497e:	f000 fd53 	bl	8005428 <__smakebuf_r>
 8004982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004986:	f013 0201 	ands.w	r2, r3, #1
 800498a:	d00a      	beq.n	80049a2 <__swsetup_r+0x9a>
 800498c:	2200      	movs	r2, #0
 800498e:	60a2      	str	r2, [r4, #8]
 8004990:	6962      	ldr	r2, [r4, #20]
 8004992:	4252      	negs	r2, r2
 8004994:	61a2      	str	r2, [r4, #24]
 8004996:	6922      	ldr	r2, [r4, #16]
 8004998:	b942      	cbnz	r2, 80049ac <__swsetup_r+0xa4>
 800499a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800499e:	d1c5      	bne.n	800492c <__swsetup_r+0x24>
 80049a0:	bd38      	pop	{r3, r4, r5, pc}
 80049a2:	0799      	lsls	r1, r3, #30
 80049a4:	bf58      	it	pl
 80049a6:	6962      	ldrpl	r2, [r4, #20]
 80049a8:	60a2      	str	r2, [r4, #8]
 80049aa:	e7f4      	b.n	8004996 <__swsetup_r+0x8e>
 80049ac:	2000      	movs	r0, #0
 80049ae:	e7f7      	b.n	80049a0 <__swsetup_r+0x98>
 80049b0:	20000028 	.word	0x20000028

080049b4 <memset>:
 80049b4:	4402      	add	r2, r0
 80049b6:	4603      	mov	r3, r0
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d100      	bne.n	80049be <memset+0xa>
 80049bc:	4770      	bx	lr
 80049be:	f803 1b01 	strb.w	r1, [r3], #1
 80049c2:	e7f9      	b.n	80049b8 <memset+0x4>

080049c4 <_close_r>:
 80049c4:	b538      	push	{r3, r4, r5, lr}
 80049c6:	4d06      	ldr	r5, [pc, #24]	@ (80049e0 <_close_r+0x1c>)
 80049c8:	2300      	movs	r3, #0
 80049ca:	4604      	mov	r4, r0
 80049cc:	4608      	mov	r0, r1
 80049ce:	602b      	str	r3, [r5, #0]
 80049d0:	f7fc fa0c 	bl	8000dec <_close>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_close_r+0x1a>
 80049d8:	682b      	ldr	r3, [r5, #0]
 80049da:	b103      	cbz	r3, 80049de <_close_r+0x1a>
 80049dc:	6023      	str	r3, [r4, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	200003c4 	.word	0x200003c4

080049e4 <_lseek_r>:
 80049e4:	b538      	push	{r3, r4, r5, lr}
 80049e6:	4d07      	ldr	r5, [pc, #28]	@ (8004a04 <_lseek_r+0x20>)
 80049e8:	4604      	mov	r4, r0
 80049ea:	4608      	mov	r0, r1
 80049ec:	4611      	mov	r1, r2
 80049ee:	2200      	movs	r2, #0
 80049f0:	602a      	str	r2, [r5, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	f7fc fa21 	bl	8000e3a <_lseek>
 80049f8:	1c43      	adds	r3, r0, #1
 80049fa:	d102      	bne.n	8004a02 <_lseek_r+0x1e>
 80049fc:	682b      	ldr	r3, [r5, #0]
 80049fe:	b103      	cbz	r3, 8004a02 <_lseek_r+0x1e>
 8004a00:	6023      	str	r3, [r4, #0]
 8004a02:	bd38      	pop	{r3, r4, r5, pc}
 8004a04:	200003c4 	.word	0x200003c4

08004a08 <_read_r>:
 8004a08:	b538      	push	{r3, r4, r5, lr}
 8004a0a:	4d07      	ldr	r5, [pc, #28]	@ (8004a28 <_read_r+0x20>)
 8004a0c:	4604      	mov	r4, r0
 8004a0e:	4608      	mov	r0, r1
 8004a10:	4611      	mov	r1, r2
 8004a12:	2200      	movs	r2, #0
 8004a14:	602a      	str	r2, [r5, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	f7fc f9cb 	bl	8000db2 <_read>
 8004a1c:	1c43      	adds	r3, r0, #1
 8004a1e:	d102      	bne.n	8004a26 <_read_r+0x1e>
 8004a20:	682b      	ldr	r3, [r5, #0]
 8004a22:	b103      	cbz	r3, 8004a26 <_read_r+0x1e>
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	bd38      	pop	{r3, r4, r5, pc}
 8004a28:	200003c4 	.word	0x200003c4

08004a2c <_write_r>:
 8004a2c:	b538      	push	{r3, r4, r5, lr}
 8004a2e:	4d07      	ldr	r5, [pc, #28]	@ (8004a4c <_write_r+0x20>)
 8004a30:	4604      	mov	r4, r0
 8004a32:	4608      	mov	r0, r1
 8004a34:	4611      	mov	r1, r2
 8004a36:	2200      	movs	r2, #0
 8004a38:	602a      	str	r2, [r5, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f7fc f868 	bl	8000b10 <_write>
 8004a40:	1c43      	adds	r3, r0, #1
 8004a42:	d102      	bne.n	8004a4a <_write_r+0x1e>
 8004a44:	682b      	ldr	r3, [r5, #0]
 8004a46:	b103      	cbz	r3, 8004a4a <_write_r+0x1e>
 8004a48:	6023      	str	r3, [r4, #0]
 8004a4a:	bd38      	pop	{r3, r4, r5, pc}
 8004a4c:	200003c4 	.word	0x200003c4

08004a50 <__errno>:
 8004a50:	4b01      	ldr	r3, [pc, #4]	@ (8004a58 <__errno+0x8>)
 8004a52:	6818      	ldr	r0, [r3, #0]
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	20000028 	.word	0x20000028

08004a5c <__libc_init_array>:
 8004a5c:	b570      	push	{r4, r5, r6, lr}
 8004a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8004a94 <__libc_init_array+0x38>)
 8004a60:	4c0d      	ldr	r4, [pc, #52]	@ (8004a98 <__libc_init_array+0x3c>)
 8004a62:	1b64      	subs	r4, r4, r5
 8004a64:	10a4      	asrs	r4, r4, #2
 8004a66:	2600      	movs	r6, #0
 8004a68:	42a6      	cmp	r6, r4
 8004a6a:	d109      	bne.n	8004a80 <__libc_init_array+0x24>
 8004a6c:	4d0b      	ldr	r5, [pc, #44]	@ (8004a9c <__libc_init_array+0x40>)
 8004a6e:	4c0c      	ldr	r4, [pc, #48]	@ (8004aa0 <__libc_init_array+0x44>)
 8004a70:	f000 fd98 	bl	80055a4 <_init>
 8004a74:	1b64      	subs	r4, r4, r5
 8004a76:	10a4      	asrs	r4, r4, #2
 8004a78:	2600      	movs	r6, #0
 8004a7a:	42a6      	cmp	r6, r4
 8004a7c:	d105      	bne.n	8004a8a <__libc_init_array+0x2e>
 8004a7e:	bd70      	pop	{r4, r5, r6, pc}
 8004a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a84:	4798      	blx	r3
 8004a86:	3601      	adds	r6, #1
 8004a88:	e7ee      	b.n	8004a68 <__libc_init_array+0xc>
 8004a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a8e:	4798      	blx	r3
 8004a90:	3601      	adds	r6, #1
 8004a92:	e7f2      	b.n	8004a7a <__libc_init_array+0x1e>
 8004a94:	08005800 	.word	0x08005800
 8004a98:	08005800 	.word	0x08005800
 8004a9c:	08005800 	.word	0x08005800
 8004aa0:	08005804 	.word	0x08005804

08004aa4 <__retarget_lock_init_recursive>:
 8004aa4:	4770      	bx	lr

08004aa6 <__retarget_lock_acquire_recursive>:
 8004aa6:	4770      	bx	lr

08004aa8 <__retarget_lock_release_recursive>:
 8004aa8:	4770      	bx	lr

08004aaa <memcpy>:
 8004aaa:	440a      	add	r2, r1
 8004aac:	4291      	cmp	r1, r2
 8004aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ab2:	d100      	bne.n	8004ab6 <memcpy+0xc>
 8004ab4:	4770      	bx	lr
 8004ab6:	b510      	push	{r4, lr}
 8004ab8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004abc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac0:	4291      	cmp	r1, r2
 8004ac2:	d1f9      	bne.n	8004ab8 <memcpy+0xe>
 8004ac4:	bd10      	pop	{r4, pc}
	...

08004ac8 <_free_r>:
 8004ac8:	b538      	push	{r3, r4, r5, lr}
 8004aca:	4605      	mov	r5, r0
 8004acc:	2900      	cmp	r1, #0
 8004ace:	d041      	beq.n	8004b54 <_free_r+0x8c>
 8004ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ad4:	1f0c      	subs	r4, r1, #4
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	bfb8      	it	lt
 8004ada:	18e4      	addlt	r4, r4, r3
 8004adc:	f000 f8e0 	bl	8004ca0 <__malloc_lock>
 8004ae0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b58 <_free_r+0x90>)
 8004ae2:	6813      	ldr	r3, [r2, #0]
 8004ae4:	b933      	cbnz	r3, 8004af4 <_free_r+0x2c>
 8004ae6:	6063      	str	r3, [r4, #4]
 8004ae8:	6014      	str	r4, [r2, #0]
 8004aea:	4628      	mov	r0, r5
 8004aec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004af0:	f000 b8dc 	b.w	8004cac <__malloc_unlock>
 8004af4:	42a3      	cmp	r3, r4
 8004af6:	d908      	bls.n	8004b0a <_free_r+0x42>
 8004af8:	6820      	ldr	r0, [r4, #0]
 8004afa:	1821      	adds	r1, r4, r0
 8004afc:	428b      	cmp	r3, r1
 8004afe:	bf01      	itttt	eq
 8004b00:	6819      	ldreq	r1, [r3, #0]
 8004b02:	685b      	ldreq	r3, [r3, #4]
 8004b04:	1809      	addeq	r1, r1, r0
 8004b06:	6021      	streq	r1, [r4, #0]
 8004b08:	e7ed      	b.n	8004ae6 <_free_r+0x1e>
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	b10b      	cbz	r3, 8004b14 <_free_r+0x4c>
 8004b10:	42a3      	cmp	r3, r4
 8004b12:	d9fa      	bls.n	8004b0a <_free_r+0x42>
 8004b14:	6811      	ldr	r1, [r2, #0]
 8004b16:	1850      	adds	r0, r2, r1
 8004b18:	42a0      	cmp	r0, r4
 8004b1a:	d10b      	bne.n	8004b34 <_free_r+0x6c>
 8004b1c:	6820      	ldr	r0, [r4, #0]
 8004b1e:	4401      	add	r1, r0
 8004b20:	1850      	adds	r0, r2, r1
 8004b22:	4283      	cmp	r3, r0
 8004b24:	6011      	str	r1, [r2, #0]
 8004b26:	d1e0      	bne.n	8004aea <_free_r+0x22>
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	6053      	str	r3, [r2, #4]
 8004b2e:	4408      	add	r0, r1
 8004b30:	6010      	str	r0, [r2, #0]
 8004b32:	e7da      	b.n	8004aea <_free_r+0x22>
 8004b34:	d902      	bls.n	8004b3c <_free_r+0x74>
 8004b36:	230c      	movs	r3, #12
 8004b38:	602b      	str	r3, [r5, #0]
 8004b3a:	e7d6      	b.n	8004aea <_free_r+0x22>
 8004b3c:	6820      	ldr	r0, [r4, #0]
 8004b3e:	1821      	adds	r1, r4, r0
 8004b40:	428b      	cmp	r3, r1
 8004b42:	bf04      	itt	eq
 8004b44:	6819      	ldreq	r1, [r3, #0]
 8004b46:	685b      	ldreq	r3, [r3, #4]
 8004b48:	6063      	str	r3, [r4, #4]
 8004b4a:	bf04      	itt	eq
 8004b4c:	1809      	addeq	r1, r1, r0
 8004b4e:	6021      	streq	r1, [r4, #0]
 8004b50:	6054      	str	r4, [r2, #4]
 8004b52:	e7ca      	b.n	8004aea <_free_r+0x22>
 8004b54:	bd38      	pop	{r3, r4, r5, pc}
 8004b56:	bf00      	nop
 8004b58:	200003d0 	.word	0x200003d0

08004b5c <sbrk_aligned>:
 8004b5c:	b570      	push	{r4, r5, r6, lr}
 8004b5e:	4e0f      	ldr	r6, [pc, #60]	@ (8004b9c <sbrk_aligned+0x40>)
 8004b60:	460c      	mov	r4, r1
 8004b62:	6831      	ldr	r1, [r6, #0]
 8004b64:	4605      	mov	r5, r0
 8004b66:	b911      	cbnz	r1, 8004b6e <sbrk_aligned+0x12>
 8004b68:	f000 fcd6 	bl	8005518 <_sbrk_r>
 8004b6c:	6030      	str	r0, [r6, #0]
 8004b6e:	4621      	mov	r1, r4
 8004b70:	4628      	mov	r0, r5
 8004b72:	f000 fcd1 	bl	8005518 <_sbrk_r>
 8004b76:	1c43      	adds	r3, r0, #1
 8004b78:	d103      	bne.n	8004b82 <sbrk_aligned+0x26>
 8004b7a:	f04f 34ff 	mov.w	r4, #4294967295
 8004b7e:	4620      	mov	r0, r4
 8004b80:	bd70      	pop	{r4, r5, r6, pc}
 8004b82:	1cc4      	adds	r4, r0, #3
 8004b84:	f024 0403 	bic.w	r4, r4, #3
 8004b88:	42a0      	cmp	r0, r4
 8004b8a:	d0f8      	beq.n	8004b7e <sbrk_aligned+0x22>
 8004b8c:	1a21      	subs	r1, r4, r0
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f000 fcc2 	bl	8005518 <_sbrk_r>
 8004b94:	3001      	adds	r0, #1
 8004b96:	d1f2      	bne.n	8004b7e <sbrk_aligned+0x22>
 8004b98:	e7ef      	b.n	8004b7a <sbrk_aligned+0x1e>
 8004b9a:	bf00      	nop
 8004b9c:	200003cc 	.word	0x200003cc

08004ba0 <_malloc_r>:
 8004ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba4:	1ccd      	adds	r5, r1, #3
 8004ba6:	f025 0503 	bic.w	r5, r5, #3
 8004baa:	3508      	adds	r5, #8
 8004bac:	2d0c      	cmp	r5, #12
 8004bae:	bf38      	it	cc
 8004bb0:	250c      	movcc	r5, #12
 8004bb2:	2d00      	cmp	r5, #0
 8004bb4:	4606      	mov	r6, r0
 8004bb6:	db01      	blt.n	8004bbc <_malloc_r+0x1c>
 8004bb8:	42a9      	cmp	r1, r5
 8004bba:	d904      	bls.n	8004bc6 <_malloc_r+0x26>
 8004bbc:	230c      	movs	r3, #12
 8004bbe:	6033      	str	r3, [r6, #0]
 8004bc0:	2000      	movs	r0, #0
 8004bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c9c <_malloc_r+0xfc>
 8004bca:	f000 f869 	bl	8004ca0 <__malloc_lock>
 8004bce:	f8d8 3000 	ldr.w	r3, [r8]
 8004bd2:	461c      	mov	r4, r3
 8004bd4:	bb44      	cbnz	r4, 8004c28 <_malloc_r+0x88>
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f7ff ffbf 	bl	8004b5c <sbrk_aligned>
 8004bde:	1c43      	adds	r3, r0, #1
 8004be0:	4604      	mov	r4, r0
 8004be2:	d158      	bne.n	8004c96 <_malloc_r+0xf6>
 8004be4:	f8d8 4000 	ldr.w	r4, [r8]
 8004be8:	4627      	mov	r7, r4
 8004bea:	2f00      	cmp	r7, #0
 8004bec:	d143      	bne.n	8004c76 <_malloc_r+0xd6>
 8004bee:	2c00      	cmp	r4, #0
 8004bf0:	d04b      	beq.n	8004c8a <_malloc_r+0xea>
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	4639      	mov	r1, r7
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	eb04 0903 	add.w	r9, r4, r3
 8004bfc:	f000 fc8c 	bl	8005518 <_sbrk_r>
 8004c00:	4581      	cmp	r9, r0
 8004c02:	d142      	bne.n	8004c8a <_malloc_r+0xea>
 8004c04:	6821      	ldr	r1, [r4, #0]
 8004c06:	1a6d      	subs	r5, r5, r1
 8004c08:	4629      	mov	r1, r5
 8004c0a:	4630      	mov	r0, r6
 8004c0c:	f7ff ffa6 	bl	8004b5c <sbrk_aligned>
 8004c10:	3001      	adds	r0, #1
 8004c12:	d03a      	beq.n	8004c8a <_malloc_r+0xea>
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	442b      	add	r3, r5
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c1e:	685a      	ldr	r2, [r3, #4]
 8004c20:	bb62      	cbnz	r2, 8004c7c <_malloc_r+0xdc>
 8004c22:	f8c8 7000 	str.w	r7, [r8]
 8004c26:	e00f      	b.n	8004c48 <_malloc_r+0xa8>
 8004c28:	6822      	ldr	r2, [r4, #0]
 8004c2a:	1b52      	subs	r2, r2, r5
 8004c2c:	d420      	bmi.n	8004c70 <_malloc_r+0xd0>
 8004c2e:	2a0b      	cmp	r2, #11
 8004c30:	d917      	bls.n	8004c62 <_malloc_r+0xc2>
 8004c32:	1961      	adds	r1, r4, r5
 8004c34:	42a3      	cmp	r3, r4
 8004c36:	6025      	str	r5, [r4, #0]
 8004c38:	bf18      	it	ne
 8004c3a:	6059      	strne	r1, [r3, #4]
 8004c3c:	6863      	ldr	r3, [r4, #4]
 8004c3e:	bf08      	it	eq
 8004c40:	f8c8 1000 	streq.w	r1, [r8]
 8004c44:	5162      	str	r2, [r4, r5]
 8004c46:	604b      	str	r3, [r1, #4]
 8004c48:	4630      	mov	r0, r6
 8004c4a:	f000 f82f 	bl	8004cac <__malloc_unlock>
 8004c4e:	f104 000b 	add.w	r0, r4, #11
 8004c52:	1d23      	adds	r3, r4, #4
 8004c54:	f020 0007 	bic.w	r0, r0, #7
 8004c58:	1ac2      	subs	r2, r0, r3
 8004c5a:	bf1c      	itt	ne
 8004c5c:	1a1b      	subne	r3, r3, r0
 8004c5e:	50a3      	strne	r3, [r4, r2]
 8004c60:	e7af      	b.n	8004bc2 <_malloc_r+0x22>
 8004c62:	6862      	ldr	r2, [r4, #4]
 8004c64:	42a3      	cmp	r3, r4
 8004c66:	bf0c      	ite	eq
 8004c68:	f8c8 2000 	streq.w	r2, [r8]
 8004c6c:	605a      	strne	r2, [r3, #4]
 8004c6e:	e7eb      	b.n	8004c48 <_malloc_r+0xa8>
 8004c70:	4623      	mov	r3, r4
 8004c72:	6864      	ldr	r4, [r4, #4]
 8004c74:	e7ae      	b.n	8004bd4 <_malloc_r+0x34>
 8004c76:	463c      	mov	r4, r7
 8004c78:	687f      	ldr	r7, [r7, #4]
 8004c7a:	e7b6      	b.n	8004bea <_malloc_r+0x4a>
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	42a3      	cmp	r3, r4
 8004c82:	d1fb      	bne.n	8004c7c <_malloc_r+0xdc>
 8004c84:	2300      	movs	r3, #0
 8004c86:	6053      	str	r3, [r2, #4]
 8004c88:	e7de      	b.n	8004c48 <_malloc_r+0xa8>
 8004c8a:	230c      	movs	r3, #12
 8004c8c:	6033      	str	r3, [r6, #0]
 8004c8e:	4630      	mov	r0, r6
 8004c90:	f000 f80c 	bl	8004cac <__malloc_unlock>
 8004c94:	e794      	b.n	8004bc0 <_malloc_r+0x20>
 8004c96:	6005      	str	r5, [r0, #0]
 8004c98:	e7d6      	b.n	8004c48 <_malloc_r+0xa8>
 8004c9a:	bf00      	nop
 8004c9c:	200003d0 	.word	0x200003d0

08004ca0 <__malloc_lock>:
 8004ca0:	4801      	ldr	r0, [pc, #4]	@ (8004ca8 <__malloc_lock+0x8>)
 8004ca2:	f7ff bf00 	b.w	8004aa6 <__retarget_lock_acquire_recursive>
 8004ca6:	bf00      	nop
 8004ca8:	200003c8 	.word	0x200003c8

08004cac <__malloc_unlock>:
 8004cac:	4801      	ldr	r0, [pc, #4]	@ (8004cb4 <__malloc_unlock+0x8>)
 8004cae:	f7ff befb 	b.w	8004aa8 <__retarget_lock_release_recursive>
 8004cb2:	bf00      	nop
 8004cb4:	200003c8 	.word	0x200003c8

08004cb8 <__ssputs_r>:
 8004cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cbc:	688e      	ldr	r6, [r1, #8]
 8004cbe:	461f      	mov	r7, r3
 8004cc0:	42be      	cmp	r6, r7
 8004cc2:	680b      	ldr	r3, [r1, #0]
 8004cc4:	4682      	mov	sl, r0
 8004cc6:	460c      	mov	r4, r1
 8004cc8:	4690      	mov	r8, r2
 8004cca:	d82d      	bhi.n	8004d28 <__ssputs_r+0x70>
 8004ccc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004cd0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004cd4:	d026      	beq.n	8004d24 <__ssputs_r+0x6c>
 8004cd6:	6965      	ldr	r5, [r4, #20]
 8004cd8:	6909      	ldr	r1, [r1, #16]
 8004cda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cde:	eba3 0901 	sub.w	r9, r3, r1
 8004ce2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ce6:	1c7b      	adds	r3, r7, #1
 8004ce8:	444b      	add	r3, r9
 8004cea:	106d      	asrs	r5, r5, #1
 8004cec:	429d      	cmp	r5, r3
 8004cee:	bf38      	it	cc
 8004cf0:	461d      	movcc	r5, r3
 8004cf2:	0553      	lsls	r3, r2, #21
 8004cf4:	d527      	bpl.n	8004d46 <__ssputs_r+0x8e>
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f7ff ff52 	bl	8004ba0 <_malloc_r>
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	b360      	cbz	r0, 8004d5a <__ssputs_r+0xa2>
 8004d00:	6921      	ldr	r1, [r4, #16]
 8004d02:	464a      	mov	r2, r9
 8004d04:	f7ff fed1 	bl	8004aaa <memcpy>
 8004d08:	89a3      	ldrh	r3, [r4, #12]
 8004d0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d12:	81a3      	strh	r3, [r4, #12]
 8004d14:	6126      	str	r6, [r4, #16]
 8004d16:	6165      	str	r5, [r4, #20]
 8004d18:	444e      	add	r6, r9
 8004d1a:	eba5 0509 	sub.w	r5, r5, r9
 8004d1e:	6026      	str	r6, [r4, #0]
 8004d20:	60a5      	str	r5, [r4, #8]
 8004d22:	463e      	mov	r6, r7
 8004d24:	42be      	cmp	r6, r7
 8004d26:	d900      	bls.n	8004d2a <__ssputs_r+0x72>
 8004d28:	463e      	mov	r6, r7
 8004d2a:	6820      	ldr	r0, [r4, #0]
 8004d2c:	4632      	mov	r2, r6
 8004d2e:	4641      	mov	r1, r8
 8004d30:	f000 fbb6 	bl	80054a0 <memmove>
 8004d34:	68a3      	ldr	r3, [r4, #8]
 8004d36:	1b9b      	subs	r3, r3, r6
 8004d38:	60a3      	str	r3, [r4, #8]
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	4433      	add	r3, r6
 8004d3e:	6023      	str	r3, [r4, #0]
 8004d40:	2000      	movs	r0, #0
 8004d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d46:	462a      	mov	r2, r5
 8004d48:	f000 fbf6 	bl	8005538 <_realloc_r>
 8004d4c:	4606      	mov	r6, r0
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d1e0      	bne.n	8004d14 <__ssputs_r+0x5c>
 8004d52:	6921      	ldr	r1, [r4, #16]
 8004d54:	4650      	mov	r0, sl
 8004d56:	f7ff feb7 	bl	8004ac8 <_free_r>
 8004d5a:	230c      	movs	r3, #12
 8004d5c:	f8ca 3000 	str.w	r3, [sl]
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d66:	81a3      	strh	r3, [r4, #12]
 8004d68:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6c:	e7e9      	b.n	8004d42 <__ssputs_r+0x8a>
	...

08004d70 <_svfiprintf_r>:
 8004d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d74:	4698      	mov	r8, r3
 8004d76:	898b      	ldrh	r3, [r1, #12]
 8004d78:	061b      	lsls	r3, r3, #24
 8004d7a:	b09d      	sub	sp, #116	@ 0x74
 8004d7c:	4607      	mov	r7, r0
 8004d7e:	460d      	mov	r5, r1
 8004d80:	4614      	mov	r4, r2
 8004d82:	d510      	bpl.n	8004da6 <_svfiprintf_r+0x36>
 8004d84:	690b      	ldr	r3, [r1, #16]
 8004d86:	b973      	cbnz	r3, 8004da6 <_svfiprintf_r+0x36>
 8004d88:	2140      	movs	r1, #64	@ 0x40
 8004d8a:	f7ff ff09 	bl	8004ba0 <_malloc_r>
 8004d8e:	6028      	str	r0, [r5, #0]
 8004d90:	6128      	str	r0, [r5, #16]
 8004d92:	b930      	cbnz	r0, 8004da2 <_svfiprintf_r+0x32>
 8004d94:	230c      	movs	r3, #12
 8004d96:	603b      	str	r3, [r7, #0]
 8004d98:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9c:	b01d      	add	sp, #116	@ 0x74
 8004d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da2:	2340      	movs	r3, #64	@ 0x40
 8004da4:	616b      	str	r3, [r5, #20]
 8004da6:	2300      	movs	r3, #0
 8004da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004daa:	2320      	movs	r3, #32
 8004dac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004db0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004db4:	2330      	movs	r3, #48	@ 0x30
 8004db6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004f54 <_svfiprintf_r+0x1e4>
 8004dba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004dbe:	f04f 0901 	mov.w	r9, #1
 8004dc2:	4623      	mov	r3, r4
 8004dc4:	469a      	mov	sl, r3
 8004dc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dca:	b10a      	cbz	r2, 8004dd0 <_svfiprintf_r+0x60>
 8004dcc:	2a25      	cmp	r2, #37	@ 0x25
 8004dce:	d1f9      	bne.n	8004dc4 <_svfiprintf_r+0x54>
 8004dd0:	ebba 0b04 	subs.w	fp, sl, r4
 8004dd4:	d00b      	beq.n	8004dee <_svfiprintf_r+0x7e>
 8004dd6:	465b      	mov	r3, fp
 8004dd8:	4622      	mov	r2, r4
 8004dda:	4629      	mov	r1, r5
 8004ddc:	4638      	mov	r0, r7
 8004dde:	f7ff ff6b 	bl	8004cb8 <__ssputs_r>
 8004de2:	3001      	adds	r0, #1
 8004de4:	f000 80a7 	beq.w	8004f36 <_svfiprintf_r+0x1c6>
 8004de8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004dea:	445a      	add	r2, fp
 8004dec:	9209      	str	r2, [sp, #36]	@ 0x24
 8004dee:	f89a 3000 	ldrb.w	r3, [sl]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 809f 	beq.w	8004f36 <_svfiprintf_r+0x1c6>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8004dfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e02:	f10a 0a01 	add.w	sl, sl, #1
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	9307      	str	r3, [sp, #28]
 8004e0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e10:	4654      	mov	r4, sl
 8004e12:	2205      	movs	r2, #5
 8004e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e18:	484e      	ldr	r0, [pc, #312]	@ (8004f54 <_svfiprintf_r+0x1e4>)
 8004e1a:	f7fb f9f9 	bl	8000210 <memchr>
 8004e1e:	9a04      	ldr	r2, [sp, #16]
 8004e20:	b9d8      	cbnz	r0, 8004e5a <_svfiprintf_r+0xea>
 8004e22:	06d0      	lsls	r0, r2, #27
 8004e24:	bf44      	itt	mi
 8004e26:	2320      	movmi	r3, #32
 8004e28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e2c:	0711      	lsls	r1, r2, #28
 8004e2e:	bf44      	itt	mi
 8004e30:	232b      	movmi	r3, #43	@ 0x2b
 8004e32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e36:	f89a 3000 	ldrb.w	r3, [sl]
 8004e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e3c:	d015      	beq.n	8004e6a <_svfiprintf_r+0xfa>
 8004e3e:	9a07      	ldr	r2, [sp, #28]
 8004e40:	4654      	mov	r4, sl
 8004e42:	2000      	movs	r0, #0
 8004e44:	f04f 0c0a 	mov.w	ip, #10
 8004e48:	4621      	mov	r1, r4
 8004e4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e4e:	3b30      	subs	r3, #48	@ 0x30
 8004e50:	2b09      	cmp	r3, #9
 8004e52:	d94b      	bls.n	8004eec <_svfiprintf_r+0x17c>
 8004e54:	b1b0      	cbz	r0, 8004e84 <_svfiprintf_r+0x114>
 8004e56:	9207      	str	r2, [sp, #28]
 8004e58:	e014      	b.n	8004e84 <_svfiprintf_r+0x114>
 8004e5a:	eba0 0308 	sub.w	r3, r0, r8
 8004e5e:	fa09 f303 	lsl.w	r3, r9, r3
 8004e62:	4313      	orrs	r3, r2
 8004e64:	9304      	str	r3, [sp, #16]
 8004e66:	46a2      	mov	sl, r4
 8004e68:	e7d2      	b.n	8004e10 <_svfiprintf_r+0xa0>
 8004e6a:	9b03      	ldr	r3, [sp, #12]
 8004e6c:	1d19      	adds	r1, r3, #4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	9103      	str	r1, [sp, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	bfbb      	ittet	lt
 8004e76:	425b      	neglt	r3, r3
 8004e78:	f042 0202 	orrlt.w	r2, r2, #2
 8004e7c:	9307      	strge	r3, [sp, #28]
 8004e7e:	9307      	strlt	r3, [sp, #28]
 8004e80:	bfb8      	it	lt
 8004e82:	9204      	strlt	r2, [sp, #16]
 8004e84:	7823      	ldrb	r3, [r4, #0]
 8004e86:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e88:	d10a      	bne.n	8004ea0 <_svfiprintf_r+0x130>
 8004e8a:	7863      	ldrb	r3, [r4, #1]
 8004e8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e8e:	d132      	bne.n	8004ef6 <_svfiprintf_r+0x186>
 8004e90:	9b03      	ldr	r3, [sp, #12]
 8004e92:	1d1a      	adds	r2, r3, #4
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	9203      	str	r2, [sp, #12]
 8004e98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e9c:	3402      	adds	r4, #2
 8004e9e:	9305      	str	r3, [sp, #20]
 8004ea0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004f64 <_svfiprintf_r+0x1f4>
 8004ea4:	7821      	ldrb	r1, [r4, #0]
 8004ea6:	2203      	movs	r2, #3
 8004ea8:	4650      	mov	r0, sl
 8004eaa:	f7fb f9b1 	bl	8000210 <memchr>
 8004eae:	b138      	cbz	r0, 8004ec0 <_svfiprintf_r+0x150>
 8004eb0:	9b04      	ldr	r3, [sp, #16]
 8004eb2:	eba0 000a 	sub.w	r0, r0, sl
 8004eb6:	2240      	movs	r2, #64	@ 0x40
 8004eb8:	4082      	lsls	r2, r0
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	3401      	adds	r4, #1
 8004ebe:	9304      	str	r3, [sp, #16]
 8004ec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ec4:	4824      	ldr	r0, [pc, #144]	@ (8004f58 <_svfiprintf_r+0x1e8>)
 8004ec6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004eca:	2206      	movs	r2, #6
 8004ecc:	f7fb f9a0 	bl	8000210 <memchr>
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	d036      	beq.n	8004f42 <_svfiprintf_r+0x1d2>
 8004ed4:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <_svfiprintf_r+0x1ec>)
 8004ed6:	bb1b      	cbnz	r3, 8004f20 <_svfiprintf_r+0x1b0>
 8004ed8:	9b03      	ldr	r3, [sp, #12]
 8004eda:	3307      	adds	r3, #7
 8004edc:	f023 0307 	bic.w	r3, r3, #7
 8004ee0:	3308      	adds	r3, #8
 8004ee2:	9303      	str	r3, [sp, #12]
 8004ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ee6:	4433      	add	r3, r6
 8004ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eea:	e76a      	b.n	8004dc2 <_svfiprintf_r+0x52>
 8004eec:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ef0:	460c      	mov	r4, r1
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	e7a8      	b.n	8004e48 <_svfiprintf_r+0xd8>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	3401      	adds	r4, #1
 8004efa:	9305      	str	r3, [sp, #20]
 8004efc:	4619      	mov	r1, r3
 8004efe:	f04f 0c0a 	mov.w	ip, #10
 8004f02:	4620      	mov	r0, r4
 8004f04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f08:	3a30      	subs	r2, #48	@ 0x30
 8004f0a:	2a09      	cmp	r2, #9
 8004f0c:	d903      	bls.n	8004f16 <_svfiprintf_r+0x1a6>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0c6      	beq.n	8004ea0 <_svfiprintf_r+0x130>
 8004f12:	9105      	str	r1, [sp, #20]
 8004f14:	e7c4      	b.n	8004ea0 <_svfiprintf_r+0x130>
 8004f16:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e7f0      	b.n	8004f02 <_svfiprintf_r+0x192>
 8004f20:	ab03      	add	r3, sp, #12
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	462a      	mov	r2, r5
 8004f26:	4b0e      	ldr	r3, [pc, #56]	@ (8004f60 <_svfiprintf_r+0x1f0>)
 8004f28:	a904      	add	r1, sp, #16
 8004f2a:	4638      	mov	r0, r7
 8004f2c:	f3af 8000 	nop.w
 8004f30:	1c42      	adds	r2, r0, #1
 8004f32:	4606      	mov	r6, r0
 8004f34:	d1d6      	bne.n	8004ee4 <_svfiprintf_r+0x174>
 8004f36:	89ab      	ldrh	r3, [r5, #12]
 8004f38:	065b      	lsls	r3, r3, #25
 8004f3a:	f53f af2d 	bmi.w	8004d98 <_svfiprintf_r+0x28>
 8004f3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f40:	e72c      	b.n	8004d9c <_svfiprintf_r+0x2c>
 8004f42:	ab03      	add	r3, sp, #12
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	462a      	mov	r2, r5
 8004f48:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <_svfiprintf_r+0x1f0>)
 8004f4a:	a904      	add	r1, sp, #16
 8004f4c:	4638      	mov	r0, r7
 8004f4e:	f000 f879 	bl	8005044 <_printf_i>
 8004f52:	e7ed      	b.n	8004f30 <_svfiprintf_r+0x1c0>
 8004f54:	080057c5 	.word	0x080057c5
 8004f58:	080057cf 	.word	0x080057cf
 8004f5c:	00000000 	.word	0x00000000
 8004f60:	08004cb9 	.word	0x08004cb9
 8004f64:	080057cb 	.word	0x080057cb

08004f68 <_printf_common>:
 8004f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f6c:	4616      	mov	r6, r2
 8004f6e:	4698      	mov	r8, r3
 8004f70:	688a      	ldr	r2, [r1, #8]
 8004f72:	690b      	ldr	r3, [r1, #16]
 8004f74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	bfb8      	it	lt
 8004f7c:	4613      	movlt	r3, r2
 8004f7e:	6033      	str	r3, [r6, #0]
 8004f80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f84:	4607      	mov	r7, r0
 8004f86:	460c      	mov	r4, r1
 8004f88:	b10a      	cbz	r2, 8004f8e <_printf_common+0x26>
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	6033      	str	r3, [r6, #0]
 8004f8e:	6823      	ldr	r3, [r4, #0]
 8004f90:	0699      	lsls	r1, r3, #26
 8004f92:	bf42      	ittt	mi
 8004f94:	6833      	ldrmi	r3, [r6, #0]
 8004f96:	3302      	addmi	r3, #2
 8004f98:	6033      	strmi	r3, [r6, #0]
 8004f9a:	6825      	ldr	r5, [r4, #0]
 8004f9c:	f015 0506 	ands.w	r5, r5, #6
 8004fa0:	d106      	bne.n	8004fb0 <_printf_common+0x48>
 8004fa2:	f104 0a19 	add.w	sl, r4, #25
 8004fa6:	68e3      	ldr	r3, [r4, #12]
 8004fa8:	6832      	ldr	r2, [r6, #0]
 8004faa:	1a9b      	subs	r3, r3, r2
 8004fac:	42ab      	cmp	r3, r5
 8004fae:	dc26      	bgt.n	8004ffe <_printf_common+0x96>
 8004fb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fb4:	6822      	ldr	r2, [r4, #0]
 8004fb6:	3b00      	subs	r3, #0
 8004fb8:	bf18      	it	ne
 8004fba:	2301      	movne	r3, #1
 8004fbc:	0692      	lsls	r2, r2, #26
 8004fbe:	d42b      	bmi.n	8005018 <_printf_common+0xb0>
 8004fc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fc4:	4641      	mov	r1, r8
 8004fc6:	4638      	mov	r0, r7
 8004fc8:	47c8      	blx	r9
 8004fca:	3001      	adds	r0, #1
 8004fcc:	d01e      	beq.n	800500c <_printf_common+0xa4>
 8004fce:	6823      	ldr	r3, [r4, #0]
 8004fd0:	6922      	ldr	r2, [r4, #16]
 8004fd2:	f003 0306 	and.w	r3, r3, #6
 8004fd6:	2b04      	cmp	r3, #4
 8004fd8:	bf02      	ittt	eq
 8004fda:	68e5      	ldreq	r5, [r4, #12]
 8004fdc:	6833      	ldreq	r3, [r6, #0]
 8004fde:	1aed      	subeq	r5, r5, r3
 8004fe0:	68a3      	ldr	r3, [r4, #8]
 8004fe2:	bf0c      	ite	eq
 8004fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fe8:	2500      	movne	r5, #0
 8004fea:	4293      	cmp	r3, r2
 8004fec:	bfc4      	itt	gt
 8004fee:	1a9b      	subgt	r3, r3, r2
 8004ff0:	18ed      	addgt	r5, r5, r3
 8004ff2:	2600      	movs	r6, #0
 8004ff4:	341a      	adds	r4, #26
 8004ff6:	42b5      	cmp	r5, r6
 8004ff8:	d11a      	bne.n	8005030 <_printf_common+0xc8>
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	e008      	b.n	8005010 <_printf_common+0xa8>
 8004ffe:	2301      	movs	r3, #1
 8005000:	4652      	mov	r2, sl
 8005002:	4641      	mov	r1, r8
 8005004:	4638      	mov	r0, r7
 8005006:	47c8      	blx	r9
 8005008:	3001      	adds	r0, #1
 800500a:	d103      	bne.n	8005014 <_printf_common+0xac>
 800500c:	f04f 30ff 	mov.w	r0, #4294967295
 8005010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005014:	3501      	adds	r5, #1
 8005016:	e7c6      	b.n	8004fa6 <_printf_common+0x3e>
 8005018:	18e1      	adds	r1, r4, r3
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	2030      	movs	r0, #48	@ 0x30
 800501e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005022:	4422      	add	r2, r4
 8005024:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005028:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800502c:	3302      	adds	r3, #2
 800502e:	e7c7      	b.n	8004fc0 <_printf_common+0x58>
 8005030:	2301      	movs	r3, #1
 8005032:	4622      	mov	r2, r4
 8005034:	4641      	mov	r1, r8
 8005036:	4638      	mov	r0, r7
 8005038:	47c8      	blx	r9
 800503a:	3001      	adds	r0, #1
 800503c:	d0e6      	beq.n	800500c <_printf_common+0xa4>
 800503e:	3601      	adds	r6, #1
 8005040:	e7d9      	b.n	8004ff6 <_printf_common+0x8e>
	...

08005044 <_printf_i>:
 8005044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005048:	7e0f      	ldrb	r7, [r1, #24]
 800504a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800504c:	2f78      	cmp	r7, #120	@ 0x78
 800504e:	4691      	mov	r9, r2
 8005050:	4680      	mov	r8, r0
 8005052:	460c      	mov	r4, r1
 8005054:	469a      	mov	sl, r3
 8005056:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800505a:	d807      	bhi.n	800506c <_printf_i+0x28>
 800505c:	2f62      	cmp	r7, #98	@ 0x62
 800505e:	d80a      	bhi.n	8005076 <_printf_i+0x32>
 8005060:	2f00      	cmp	r7, #0
 8005062:	f000 80d2 	beq.w	800520a <_printf_i+0x1c6>
 8005066:	2f58      	cmp	r7, #88	@ 0x58
 8005068:	f000 80b9 	beq.w	80051de <_printf_i+0x19a>
 800506c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005070:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005074:	e03a      	b.n	80050ec <_printf_i+0xa8>
 8005076:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800507a:	2b15      	cmp	r3, #21
 800507c:	d8f6      	bhi.n	800506c <_printf_i+0x28>
 800507e:	a101      	add	r1, pc, #4	@ (adr r1, 8005084 <_printf_i+0x40>)
 8005080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005084:	080050dd 	.word	0x080050dd
 8005088:	080050f1 	.word	0x080050f1
 800508c:	0800506d 	.word	0x0800506d
 8005090:	0800506d 	.word	0x0800506d
 8005094:	0800506d 	.word	0x0800506d
 8005098:	0800506d 	.word	0x0800506d
 800509c:	080050f1 	.word	0x080050f1
 80050a0:	0800506d 	.word	0x0800506d
 80050a4:	0800506d 	.word	0x0800506d
 80050a8:	0800506d 	.word	0x0800506d
 80050ac:	0800506d 	.word	0x0800506d
 80050b0:	080051f1 	.word	0x080051f1
 80050b4:	0800511b 	.word	0x0800511b
 80050b8:	080051ab 	.word	0x080051ab
 80050bc:	0800506d 	.word	0x0800506d
 80050c0:	0800506d 	.word	0x0800506d
 80050c4:	08005213 	.word	0x08005213
 80050c8:	0800506d 	.word	0x0800506d
 80050cc:	0800511b 	.word	0x0800511b
 80050d0:	0800506d 	.word	0x0800506d
 80050d4:	0800506d 	.word	0x0800506d
 80050d8:	080051b3 	.word	0x080051b3
 80050dc:	6833      	ldr	r3, [r6, #0]
 80050de:	1d1a      	adds	r2, r3, #4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	6032      	str	r2, [r6, #0]
 80050e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050ec:	2301      	movs	r3, #1
 80050ee:	e09d      	b.n	800522c <_printf_i+0x1e8>
 80050f0:	6833      	ldr	r3, [r6, #0]
 80050f2:	6820      	ldr	r0, [r4, #0]
 80050f4:	1d19      	adds	r1, r3, #4
 80050f6:	6031      	str	r1, [r6, #0]
 80050f8:	0606      	lsls	r6, r0, #24
 80050fa:	d501      	bpl.n	8005100 <_printf_i+0xbc>
 80050fc:	681d      	ldr	r5, [r3, #0]
 80050fe:	e003      	b.n	8005108 <_printf_i+0xc4>
 8005100:	0645      	lsls	r5, r0, #25
 8005102:	d5fb      	bpl.n	80050fc <_printf_i+0xb8>
 8005104:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005108:	2d00      	cmp	r5, #0
 800510a:	da03      	bge.n	8005114 <_printf_i+0xd0>
 800510c:	232d      	movs	r3, #45	@ 0x2d
 800510e:	426d      	negs	r5, r5
 8005110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005114:	4859      	ldr	r0, [pc, #356]	@ (800527c <_printf_i+0x238>)
 8005116:	230a      	movs	r3, #10
 8005118:	e011      	b.n	800513e <_printf_i+0xfa>
 800511a:	6821      	ldr	r1, [r4, #0]
 800511c:	6833      	ldr	r3, [r6, #0]
 800511e:	0608      	lsls	r0, r1, #24
 8005120:	f853 5b04 	ldr.w	r5, [r3], #4
 8005124:	d402      	bmi.n	800512c <_printf_i+0xe8>
 8005126:	0649      	lsls	r1, r1, #25
 8005128:	bf48      	it	mi
 800512a:	b2ad      	uxthmi	r5, r5
 800512c:	2f6f      	cmp	r7, #111	@ 0x6f
 800512e:	4853      	ldr	r0, [pc, #332]	@ (800527c <_printf_i+0x238>)
 8005130:	6033      	str	r3, [r6, #0]
 8005132:	bf14      	ite	ne
 8005134:	230a      	movne	r3, #10
 8005136:	2308      	moveq	r3, #8
 8005138:	2100      	movs	r1, #0
 800513a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800513e:	6866      	ldr	r6, [r4, #4]
 8005140:	60a6      	str	r6, [r4, #8]
 8005142:	2e00      	cmp	r6, #0
 8005144:	bfa2      	ittt	ge
 8005146:	6821      	ldrge	r1, [r4, #0]
 8005148:	f021 0104 	bicge.w	r1, r1, #4
 800514c:	6021      	strge	r1, [r4, #0]
 800514e:	b90d      	cbnz	r5, 8005154 <_printf_i+0x110>
 8005150:	2e00      	cmp	r6, #0
 8005152:	d04b      	beq.n	80051ec <_printf_i+0x1a8>
 8005154:	4616      	mov	r6, r2
 8005156:	fbb5 f1f3 	udiv	r1, r5, r3
 800515a:	fb03 5711 	mls	r7, r3, r1, r5
 800515e:	5dc7      	ldrb	r7, [r0, r7]
 8005160:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005164:	462f      	mov	r7, r5
 8005166:	42bb      	cmp	r3, r7
 8005168:	460d      	mov	r5, r1
 800516a:	d9f4      	bls.n	8005156 <_printf_i+0x112>
 800516c:	2b08      	cmp	r3, #8
 800516e:	d10b      	bne.n	8005188 <_printf_i+0x144>
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	07df      	lsls	r7, r3, #31
 8005174:	d508      	bpl.n	8005188 <_printf_i+0x144>
 8005176:	6923      	ldr	r3, [r4, #16]
 8005178:	6861      	ldr	r1, [r4, #4]
 800517a:	4299      	cmp	r1, r3
 800517c:	bfde      	ittt	le
 800517e:	2330      	movle	r3, #48	@ 0x30
 8005180:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005184:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005188:	1b92      	subs	r2, r2, r6
 800518a:	6122      	str	r2, [r4, #16]
 800518c:	f8cd a000 	str.w	sl, [sp]
 8005190:	464b      	mov	r3, r9
 8005192:	aa03      	add	r2, sp, #12
 8005194:	4621      	mov	r1, r4
 8005196:	4640      	mov	r0, r8
 8005198:	f7ff fee6 	bl	8004f68 <_printf_common>
 800519c:	3001      	adds	r0, #1
 800519e:	d14a      	bne.n	8005236 <_printf_i+0x1f2>
 80051a0:	f04f 30ff 	mov.w	r0, #4294967295
 80051a4:	b004      	add	sp, #16
 80051a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	f043 0320 	orr.w	r3, r3, #32
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	4833      	ldr	r0, [pc, #204]	@ (8005280 <_printf_i+0x23c>)
 80051b4:	2778      	movs	r7, #120	@ 0x78
 80051b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051ba:	6823      	ldr	r3, [r4, #0]
 80051bc:	6831      	ldr	r1, [r6, #0]
 80051be:	061f      	lsls	r7, r3, #24
 80051c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80051c4:	d402      	bmi.n	80051cc <_printf_i+0x188>
 80051c6:	065f      	lsls	r7, r3, #25
 80051c8:	bf48      	it	mi
 80051ca:	b2ad      	uxthmi	r5, r5
 80051cc:	6031      	str	r1, [r6, #0]
 80051ce:	07d9      	lsls	r1, r3, #31
 80051d0:	bf44      	itt	mi
 80051d2:	f043 0320 	orrmi.w	r3, r3, #32
 80051d6:	6023      	strmi	r3, [r4, #0]
 80051d8:	b11d      	cbz	r5, 80051e2 <_printf_i+0x19e>
 80051da:	2310      	movs	r3, #16
 80051dc:	e7ac      	b.n	8005138 <_printf_i+0xf4>
 80051de:	4827      	ldr	r0, [pc, #156]	@ (800527c <_printf_i+0x238>)
 80051e0:	e7e9      	b.n	80051b6 <_printf_i+0x172>
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	f023 0320 	bic.w	r3, r3, #32
 80051e8:	6023      	str	r3, [r4, #0]
 80051ea:	e7f6      	b.n	80051da <_printf_i+0x196>
 80051ec:	4616      	mov	r6, r2
 80051ee:	e7bd      	b.n	800516c <_printf_i+0x128>
 80051f0:	6833      	ldr	r3, [r6, #0]
 80051f2:	6825      	ldr	r5, [r4, #0]
 80051f4:	6961      	ldr	r1, [r4, #20]
 80051f6:	1d18      	adds	r0, r3, #4
 80051f8:	6030      	str	r0, [r6, #0]
 80051fa:	062e      	lsls	r6, r5, #24
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	d501      	bpl.n	8005204 <_printf_i+0x1c0>
 8005200:	6019      	str	r1, [r3, #0]
 8005202:	e002      	b.n	800520a <_printf_i+0x1c6>
 8005204:	0668      	lsls	r0, r5, #25
 8005206:	d5fb      	bpl.n	8005200 <_printf_i+0x1bc>
 8005208:	8019      	strh	r1, [r3, #0]
 800520a:	2300      	movs	r3, #0
 800520c:	6123      	str	r3, [r4, #16]
 800520e:	4616      	mov	r6, r2
 8005210:	e7bc      	b.n	800518c <_printf_i+0x148>
 8005212:	6833      	ldr	r3, [r6, #0]
 8005214:	1d1a      	adds	r2, r3, #4
 8005216:	6032      	str	r2, [r6, #0]
 8005218:	681e      	ldr	r6, [r3, #0]
 800521a:	6862      	ldr	r2, [r4, #4]
 800521c:	2100      	movs	r1, #0
 800521e:	4630      	mov	r0, r6
 8005220:	f7fa fff6 	bl	8000210 <memchr>
 8005224:	b108      	cbz	r0, 800522a <_printf_i+0x1e6>
 8005226:	1b80      	subs	r0, r0, r6
 8005228:	6060      	str	r0, [r4, #4]
 800522a:	6863      	ldr	r3, [r4, #4]
 800522c:	6123      	str	r3, [r4, #16]
 800522e:	2300      	movs	r3, #0
 8005230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005234:	e7aa      	b.n	800518c <_printf_i+0x148>
 8005236:	6923      	ldr	r3, [r4, #16]
 8005238:	4632      	mov	r2, r6
 800523a:	4649      	mov	r1, r9
 800523c:	4640      	mov	r0, r8
 800523e:	47d0      	blx	sl
 8005240:	3001      	adds	r0, #1
 8005242:	d0ad      	beq.n	80051a0 <_printf_i+0x15c>
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	079b      	lsls	r3, r3, #30
 8005248:	d413      	bmi.n	8005272 <_printf_i+0x22e>
 800524a:	68e0      	ldr	r0, [r4, #12]
 800524c:	9b03      	ldr	r3, [sp, #12]
 800524e:	4298      	cmp	r0, r3
 8005250:	bfb8      	it	lt
 8005252:	4618      	movlt	r0, r3
 8005254:	e7a6      	b.n	80051a4 <_printf_i+0x160>
 8005256:	2301      	movs	r3, #1
 8005258:	4632      	mov	r2, r6
 800525a:	4649      	mov	r1, r9
 800525c:	4640      	mov	r0, r8
 800525e:	47d0      	blx	sl
 8005260:	3001      	adds	r0, #1
 8005262:	d09d      	beq.n	80051a0 <_printf_i+0x15c>
 8005264:	3501      	adds	r5, #1
 8005266:	68e3      	ldr	r3, [r4, #12]
 8005268:	9903      	ldr	r1, [sp, #12]
 800526a:	1a5b      	subs	r3, r3, r1
 800526c:	42ab      	cmp	r3, r5
 800526e:	dcf2      	bgt.n	8005256 <_printf_i+0x212>
 8005270:	e7eb      	b.n	800524a <_printf_i+0x206>
 8005272:	2500      	movs	r5, #0
 8005274:	f104 0619 	add.w	r6, r4, #25
 8005278:	e7f5      	b.n	8005266 <_printf_i+0x222>
 800527a:	bf00      	nop
 800527c:	080057d6 	.word	0x080057d6
 8005280:	080057e7 	.word	0x080057e7

08005284 <__sflush_r>:
 8005284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800528c:	0716      	lsls	r6, r2, #28
 800528e:	4605      	mov	r5, r0
 8005290:	460c      	mov	r4, r1
 8005292:	d454      	bmi.n	800533e <__sflush_r+0xba>
 8005294:	684b      	ldr	r3, [r1, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	dc02      	bgt.n	80052a0 <__sflush_r+0x1c>
 800529a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	dd48      	ble.n	8005332 <__sflush_r+0xae>
 80052a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052a2:	2e00      	cmp	r6, #0
 80052a4:	d045      	beq.n	8005332 <__sflush_r+0xae>
 80052a6:	2300      	movs	r3, #0
 80052a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052ac:	682f      	ldr	r7, [r5, #0]
 80052ae:	6a21      	ldr	r1, [r4, #32]
 80052b0:	602b      	str	r3, [r5, #0]
 80052b2:	d030      	beq.n	8005316 <__sflush_r+0x92>
 80052b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052b6:	89a3      	ldrh	r3, [r4, #12]
 80052b8:	0759      	lsls	r1, r3, #29
 80052ba:	d505      	bpl.n	80052c8 <__sflush_r+0x44>
 80052bc:	6863      	ldr	r3, [r4, #4]
 80052be:	1ad2      	subs	r2, r2, r3
 80052c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052c2:	b10b      	cbz	r3, 80052c8 <__sflush_r+0x44>
 80052c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052c6:	1ad2      	subs	r2, r2, r3
 80052c8:	2300      	movs	r3, #0
 80052ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052cc:	6a21      	ldr	r1, [r4, #32]
 80052ce:	4628      	mov	r0, r5
 80052d0:	47b0      	blx	r6
 80052d2:	1c43      	adds	r3, r0, #1
 80052d4:	89a3      	ldrh	r3, [r4, #12]
 80052d6:	d106      	bne.n	80052e6 <__sflush_r+0x62>
 80052d8:	6829      	ldr	r1, [r5, #0]
 80052da:	291d      	cmp	r1, #29
 80052dc:	d82b      	bhi.n	8005336 <__sflush_r+0xb2>
 80052de:	4a2a      	ldr	r2, [pc, #168]	@ (8005388 <__sflush_r+0x104>)
 80052e0:	410a      	asrs	r2, r1
 80052e2:	07d6      	lsls	r6, r2, #31
 80052e4:	d427      	bmi.n	8005336 <__sflush_r+0xb2>
 80052e6:	2200      	movs	r2, #0
 80052e8:	6062      	str	r2, [r4, #4]
 80052ea:	04d9      	lsls	r1, r3, #19
 80052ec:	6922      	ldr	r2, [r4, #16]
 80052ee:	6022      	str	r2, [r4, #0]
 80052f0:	d504      	bpl.n	80052fc <__sflush_r+0x78>
 80052f2:	1c42      	adds	r2, r0, #1
 80052f4:	d101      	bne.n	80052fa <__sflush_r+0x76>
 80052f6:	682b      	ldr	r3, [r5, #0]
 80052f8:	b903      	cbnz	r3, 80052fc <__sflush_r+0x78>
 80052fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80052fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052fe:	602f      	str	r7, [r5, #0]
 8005300:	b1b9      	cbz	r1, 8005332 <__sflush_r+0xae>
 8005302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005306:	4299      	cmp	r1, r3
 8005308:	d002      	beq.n	8005310 <__sflush_r+0x8c>
 800530a:	4628      	mov	r0, r5
 800530c:	f7ff fbdc 	bl	8004ac8 <_free_r>
 8005310:	2300      	movs	r3, #0
 8005312:	6363      	str	r3, [r4, #52]	@ 0x34
 8005314:	e00d      	b.n	8005332 <__sflush_r+0xae>
 8005316:	2301      	movs	r3, #1
 8005318:	4628      	mov	r0, r5
 800531a:	47b0      	blx	r6
 800531c:	4602      	mov	r2, r0
 800531e:	1c50      	adds	r0, r2, #1
 8005320:	d1c9      	bne.n	80052b6 <__sflush_r+0x32>
 8005322:	682b      	ldr	r3, [r5, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0c6      	beq.n	80052b6 <__sflush_r+0x32>
 8005328:	2b1d      	cmp	r3, #29
 800532a:	d001      	beq.n	8005330 <__sflush_r+0xac>
 800532c:	2b16      	cmp	r3, #22
 800532e:	d11e      	bne.n	800536e <__sflush_r+0xea>
 8005330:	602f      	str	r7, [r5, #0]
 8005332:	2000      	movs	r0, #0
 8005334:	e022      	b.n	800537c <__sflush_r+0xf8>
 8005336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800533a:	b21b      	sxth	r3, r3
 800533c:	e01b      	b.n	8005376 <__sflush_r+0xf2>
 800533e:	690f      	ldr	r7, [r1, #16]
 8005340:	2f00      	cmp	r7, #0
 8005342:	d0f6      	beq.n	8005332 <__sflush_r+0xae>
 8005344:	0793      	lsls	r3, r2, #30
 8005346:	680e      	ldr	r6, [r1, #0]
 8005348:	bf08      	it	eq
 800534a:	694b      	ldreq	r3, [r1, #20]
 800534c:	600f      	str	r7, [r1, #0]
 800534e:	bf18      	it	ne
 8005350:	2300      	movne	r3, #0
 8005352:	eba6 0807 	sub.w	r8, r6, r7
 8005356:	608b      	str	r3, [r1, #8]
 8005358:	f1b8 0f00 	cmp.w	r8, #0
 800535c:	dde9      	ble.n	8005332 <__sflush_r+0xae>
 800535e:	6a21      	ldr	r1, [r4, #32]
 8005360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005362:	4643      	mov	r3, r8
 8005364:	463a      	mov	r2, r7
 8005366:	4628      	mov	r0, r5
 8005368:	47b0      	blx	r6
 800536a:	2800      	cmp	r0, #0
 800536c:	dc08      	bgt.n	8005380 <__sflush_r+0xfc>
 800536e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005376:	81a3      	strh	r3, [r4, #12]
 8005378:	f04f 30ff 	mov.w	r0, #4294967295
 800537c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005380:	4407      	add	r7, r0
 8005382:	eba8 0800 	sub.w	r8, r8, r0
 8005386:	e7e7      	b.n	8005358 <__sflush_r+0xd4>
 8005388:	dfbffffe 	.word	0xdfbffffe

0800538c <_fflush_r>:
 800538c:	b538      	push	{r3, r4, r5, lr}
 800538e:	690b      	ldr	r3, [r1, #16]
 8005390:	4605      	mov	r5, r0
 8005392:	460c      	mov	r4, r1
 8005394:	b913      	cbnz	r3, 800539c <_fflush_r+0x10>
 8005396:	2500      	movs	r5, #0
 8005398:	4628      	mov	r0, r5
 800539a:	bd38      	pop	{r3, r4, r5, pc}
 800539c:	b118      	cbz	r0, 80053a6 <_fflush_r+0x1a>
 800539e:	6a03      	ldr	r3, [r0, #32]
 80053a0:	b90b      	cbnz	r3, 80053a6 <_fflush_r+0x1a>
 80053a2:	f7ff f967 	bl	8004674 <__sinit>
 80053a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d0f3      	beq.n	8005396 <_fflush_r+0xa>
 80053ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053b0:	07d0      	lsls	r0, r2, #31
 80053b2:	d404      	bmi.n	80053be <_fflush_r+0x32>
 80053b4:	0599      	lsls	r1, r3, #22
 80053b6:	d402      	bmi.n	80053be <_fflush_r+0x32>
 80053b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ba:	f7ff fb74 	bl	8004aa6 <__retarget_lock_acquire_recursive>
 80053be:	4628      	mov	r0, r5
 80053c0:	4621      	mov	r1, r4
 80053c2:	f7ff ff5f 	bl	8005284 <__sflush_r>
 80053c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053c8:	07da      	lsls	r2, r3, #31
 80053ca:	4605      	mov	r5, r0
 80053cc:	d4e4      	bmi.n	8005398 <_fflush_r+0xc>
 80053ce:	89a3      	ldrh	r3, [r4, #12]
 80053d0:	059b      	lsls	r3, r3, #22
 80053d2:	d4e1      	bmi.n	8005398 <_fflush_r+0xc>
 80053d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053d6:	f7ff fb67 	bl	8004aa8 <__retarget_lock_release_recursive>
 80053da:	e7dd      	b.n	8005398 <_fflush_r+0xc>

080053dc <__swhatbuf_r>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	460c      	mov	r4, r1
 80053e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e4:	2900      	cmp	r1, #0
 80053e6:	b096      	sub	sp, #88	@ 0x58
 80053e8:	4615      	mov	r5, r2
 80053ea:	461e      	mov	r6, r3
 80053ec:	da0d      	bge.n	800540a <__swhatbuf_r+0x2e>
 80053ee:	89a3      	ldrh	r3, [r4, #12]
 80053f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053f4:	f04f 0100 	mov.w	r1, #0
 80053f8:	bf14      	ite	ne
 80053fa:	2340      	movne	r3, #64	@ 0x40
 80053fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005400:	2000      	movs	r0, #0
 8005402:	6031      	str	r1, [r6, #0]
 8005404:	602b      	str	r3, [r5, #0]
 8005406:	b016      	add	sp, #88	@ 0x58
 8005408:	bd70      	pop	{r4, r5, r6, pc}
 800540a:	466a      	mov	r2, sp
 800540c:	f000 f862 	bl	80054d4 <_fstat_r>
 8005410:	2800      	cmp	r0, #0
 8005412:	dbec      	blt.n	80053ee <__swhatbuf_r+0x12>
 8005414:	9901      	ldr	r1, [sp, #4]
 8005416:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800541a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800541e:	4259      	negs	r1, r3
 8005420:	4159      	adcs	r1, r3
 8005422:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005426:	e7eb      	b.n	8005400 <__swhatbuf_r+0x24>

08005428 <__smakebuf_r>:
 8005428:	898b      	ldrh	r3, [r1, #12]
 800542a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800542c:	079d      	lsls	r5, r3, #30
 800542e:	4606      	mov	r6, r0
 8005430:	460c      	mov	r4, r1
 8005432:	d507      	bpl.n	8005444 <__smakebuf_r+0x1c>
 8005434:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	6123      	str	r3, [r4, #16]
 800543c:	2301      	movs	r3, #1
 800543e:	6163      	str	r3, [r4, #20]
 8005440:	b003      	add	sp, #12
 8005442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005444:	ab01      	add	r3, sp, #4
 8005446:	466a      	mov	r2, sp
 8005448:	f7ff ffc8 	bl	80053dc <__swhatbuf_r>
 800544c:	9f00      	ldr	r7, [sp, #0]
 800544e:	4605      	mov	r5, r0
 8005450:	4639      	mov	r1, r7
 8005452:	4630      	mov	r0, r6
 8005454:	f7ff fba4 	bl	8004ba0 <_malloc_r>
 8005458:	b948      	cbnz	r0, 800546e <__smakebuf_r+0x46>
 800545a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800545e:	059a      	lsls	r2, r3, #22
 8005460:	d4ee      	bmi.n	8005440 <__smakebuf_r+0x18>
 8005462:	f023 0303 	bic.w	r3, r3, #3
 8005466:	f043 0302 	orr.w	r3, r3, #2
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	e7e2      	b.n	8005434 <__smakebuf_r+0xc>
 800546e:	89a3      	ldrh	r3, [r4, #12]
 8005470:	6020      	str	r0, [r4, #0]
 8005472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005476:	81a3      	strh	r3, [r4, #12]
 8005478:	9b01      	ldr	r3, [sp, #4]
 800547a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800547e:	b15b      	cbz	r3, 8005498 <__smakebuf_r+0x70>
 8005480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005484:	4630      	mov	r0, r6
 8005486:	f000 f837 	bl	80054f8 <_isatty_r>
 800548a:	b128      	cbz	r0, 8005498 <__smakebuf_r+0x70>
 800548c:	89a3      	ldrh	r3, [r4, #12]
 800548e:	f023 0303 	bic.w	r3, r3, #3
 8005492:	f043 0301 	orr.w	r3, r3, #1
 8005496:	81a3      	strh	r3, [r4, #12]
 8005498:	89a3      	ldrh	r3, [r4, #12]
 800549a:	431d      	orrs	r5, r3
 800549c:	81a5      	strh	r5, [r4, #12]
 800549e:	e7cf      	b.n	8005440 <__smakebuf_r+0x18>

080054a0 <memmove>:
 80054a0:	4288      	cmp	r0, r1
 80054a2:	b510      	push	{r4, lr}
 80054a4:	eb01 0402 	add.w	r4, r1, r2
 80054a8:	d902      	bls.n	80054b0 <memmove+0x10>
 80054aa:	4284      	cmp	r4, r0
 80054ac:	4623      	mov	r3, r4
 80054ae:	d807      	bhi.n	80054c0 <memmove+0x20>
 80054b0:	1e43      	subs	r3, r0, #1
 80054b2:	42a1      	cmp	r1, r4
 80054b4:	d008      	beq.n	80054c8 <memmove+0x28>
 80054b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80054be:	e7f8      	b.n	80054b2 <memmove+0x12>
 80054c0:	4402      	add	r2, r0
 80054c2:	4601      	mov	r1, r0
 80054c4:	428a      	cmp	r2, r1
 80054c6:	d100      	bne.n	80054ca <memmove+0x2a>
 80054c8:	bd10      	pop	{r4, pc}
 80054ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80054ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80054d2:	e7f7      	b.n	80054c4 <memmove+0x24>

080054d4 <_fstat_r>:
 80054d4:	b538      	push	{r3, r4, r5, lr}
 80054d6:	4d07      	ldr	r5, [pc, #28]	@ (80054f4 <_fstat_r+0x20>)
 80054d8:	2300      	movs	r3, #0
 80054da:	4604      	mov	r4, r0
 80054dc:	4608      	mov	r0, r1
 80054de:	4611      	mov	r1, r2
 80054e0:	602b      	str	r3, [r5, #0]
 80054e2:	f7fb fc8f 	bl	8000e04 <_fstat>
 80054e6:	1c43      	adds	r3, r0, #1
 80054e8:	d102      	bne.n	80054f0 <_fstat_r+0x1c>
 80054ea:	682b      	ldr	r3, [r5, #0]
 80054ec:	b103      	cbz	r3, 80054f0 <_fstat_r+0x1c>
 80054ee:	6023      	str	r3, [r4, #0]
 80054f0:	bd38      	pop	{r3, r4, r5, pc}
 80054f2:	bf00      	nop
 80054f4:	200003c4 	.word	0x200003c4

080054f8 <_isatty_r>:
 80054f8:	b538      	push	{r3, r4, r5, lr}
 80054fa:	4d06      	ldr	r5, [pc, #24]	@ (8005514 <_isatty_r+0x1c>)
 80054fc:	2300      	movs	r3, #0
 80054fe:	4604      	mov	r4, r0
 8005500:	4608      	mov	r0, r1
 8005502:	602b      	str	r3, [r5, #0]
 8005504:	f7fb fc8e 	bl	8000e24 <_isatty>
 8005508:	1c43      	adds	r3, r0, #1
 800550a:	d102      	bne.n	8005512 <_isatty_r+0x1a>
 800550c:	682b      	ldr	r3, [r5, #0]
 800550e:	b103      	cbz	r3, 8005512 <_isatty_r+0x1a>
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	bd38      	pop	{r3, r4, r5, pc}
 8005514:	200003c4 	.word	0x200003c4

08005518 <_sbrk_r>:
 8005518:	b538      	push	{r3, r4, r5, lr}
 800551a:	4d06      	ldr	r5, [pc, #24]	@ (8005534 <_sbrk_r+0x1c>)
 800551c:	2300      	movs	r3, #0
 800551e:	4604      	mov	r4, r0
 8005520:	4608      	mov	r0, r1
 8005522:	602b      	str	r3, [r5, #0]
 8005524:	f7fb fc96 	bl	8000e54 <_sbrk>
 8005528:	1c43      	adds	r3, r0, #1
 800552a:	d102      	bne.n	8005532 <_sbrk_r+0x1a>
 800552c:	682b      	ldr	r3, [r5, #0]
 800552e:	b103      	cbz	r3, 8005532 <_sbrk_r+0x1a>
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	bd38      	pop	{r3, r4, r5, pc}
 8005534:	200003c4 	.word	0x200003c4

08005538 <_realloc_r>:
 8005538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800553c:	4680      	mov	r8, r0
 800553e:	4615      	mov	r5, r2
 8005540:	460c      	mov	r4, r1
 8005542:	b921      	cbnz	r1, 800554e <_realloc_r+0x16>
 8005544:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005548:	4611      	mov	r1, r2
 800554a:	f7ff bb29 	b.w	8004ba0 <_malloc_r>
 800554e:	b92a      	cbnz	r2, 800555c <_realloc_r+0x24>
 8005550:	f7ff faba 	bl	8004ac8 <_free_r>
 8005554:	2400      	movs	r4, #0
 8005556:	4620      	mov	r0, r4
 8005558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800555c:	f000 f81a 	bl	8005594 <_malloc_usable_size_r>
 8005560:	4285      	cmp	r5, r0
 8005562:	4606      	mov	r6, r0
 8005564:	d802      	bhi.n	800556c <_realloc_r+0x34>
 8005566:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800556a:	d8f4      	bhi.n	8005556 <_realloc_r+0x1e>
 800556c:	4629      	mov	r1, r5
 800556e:	4640      	mov	r0, r8
 8005570:	f7ff fb16 	bl	8004ba0 <_malloc_r>
 8005574:	4607      	mov	r7, r0
 8005576:	2800      	cmp	r0, #0
 8005578:	d0ec      	beq.n	8005554 <_realloc_r+0x1c>
 800557a:	42b5      	cmp	r5, r6
 800557c:	462a      	mov	r2, r5
 800557e:	4621      	mov	r1, r4
 8005580:	bf28      	it	cs
 8005582:	4632      	movcs	r2, r6
 8005584:	f7ff fa91 	bl	8004aaa <memcpy>
 8005588:	4621      	mov	r1, r4
 800558a:	4640      	mov	r0, r8
 800558c:	f7ff fa9c 	bl	8004ac8 <_free_r>
 8005590:	463c      	mov	r4, r7
 8005592:	e7e0      	b.n	8005556 <_realloc_r+0x1e>

08005594 <_malloc_usable_size_r>:
 8005594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005598:	1f18      	subs	r0, r3, #4
 800559a:	2b00      	cmp	r3, #0
 800559c:	bfbc      	itt	lt
 800559e:	580b      	ldrlt	r3, [r1, r0]
 80055a0:	18c0      	addlt	r0, r0, r3
 80055a2:	4770      	bx	lr

080055a4 <_init>:
 80055a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055a6:	bf00      	nop
 80055a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055aa:	bc08      	pop	{r3}
 80055ac:	469e      	mov	lr, r3
 80055ae:	4770      	bx	lr

080055b0 <_fini>:
 80055b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b2:	bf00      	nop
 80055b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055b6:	bc08      	pop	{r3}
 80055b8:	469e      	mov	lr, r3
 80055ba:	4770      	bx	lr
