---
tags:
  - acpi
  - c-state
  - cpu-architecture
  - fundamentals
  - medium-read
  - p-state
  - power-management
  - theoretical
  - ì‹œìŠ¤í…œí”„ë¡œê·¸ë˜ë°
difficulty: FUNDAMENTALS
learning_time: "3-5ì‹œê°„"
main_topic: "ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°"
priority_score: 3
---

# 2.4a: ì „ë ¥ ê´€ë¦¬ ê¸°ë³¸ ê°œë…ê³¼ ì•„í‚¤í…ì²˜

## ì „ë ¥ ê´€ë¦¬ì˜ ì‹¤ì œ ì„íŒ©íŠ¸

### êµ¬ê¸€ì˜ ì—°ê°„ 30ì–µ ë‹¬ëŸ¬ ì „ê¸°ë£Œ ì ˆì•½ ë¹„ë°€

êµ¬ê¸€ ë°ì´í„°ì„¼í„° ì—”ì§€ë‹ˆì–´ì˜ ê³ ë°±:

> "ìš°ë¦¬ëŠ” ì „ ì„¸ê³„ì— 40ê°œì˜ ë°ì´í„°ì„¼í„°ë¥¼ ìš´ì˜í•©ë‹ˆë‹¤. ì „ê¸°ë£Œë§Œ ì—°ê°„ 130ì–µ ë‹¬ëŸ¬. ê·¸ëŸ°ë° 2019ë…„, CPU ì „ë ¥ ê´€ë¦¬ë¥¼ ìµœì í™”í•´ì„œ 30ì–µ ë‹¬ëŸ¬ë¥¼ ì ˆì•½í–ˆìŠµë‹ˆë‹¤. ë¹„ê²°? **ë§¤ ë¯¸ë¦¬ì´ˆë§ˆë‹¤ CPU ìƒíƒœë¥¼ ì¡°ì ˆí•˜ëŠ” ê²ƒ**ì´ì£ ."

ì‹¤ì œ ì¸¡ì • ë°ì´í„°:

```python
# êµ¬ê¸€ ë°ì´í„°ì„¼í„°ì˜ í•˜ë£¨
power_consumption = {
    'peak_hours': {      # ì˜¤ì „ 9ì‹œ - ì˜¤í›„ 5ì‹œ
        'cpu_state': 'P0 (3.8GHz)',
        'power': '250W per CPU',
        'servers': 1_000_000,
        'cost': '$8.5M/day'
    },
    'off_peak': {        # ì˜¤í›„ 10ì‹œ - ì˜¤ì „ 6ì‹œ
        'cpu_state': 'C6 (Deep Sleep)',
        'power': '10W per CPU',
        'servers': 1_000_000,
        'cost': '$0.34M/day'
    },
    'yearly_savings': '$3.0B'  # ğŸ’°ğŸ’°ğŸ’°
}
```

### ì•„ì´í°ì´ í•˜ë£¨ ì¢…ì¼ ë²„í‹°ëŠ” ë¹„ë°€

ì• í”Œ ì „ë ¥ ì—”ì§€ë‹ˆì–´:

> "iPhone 15 Proì˜ A17 Pro ì¹©ì€ í”¼í¬ ì„±ëŠ¥ ì‹œ 10Wë¥¼ ì†Œë¹„í•©ë‹ˆë‹¤. í•˜ì§€ë§Œ 99%ì˜ ì‹œê°„ì€ 0.01Wë¡œ ì‘ë™í•˜ì£ . ë¹„ê²°ì€ **1ì´ˆì— 100ë²ˆ ì£¼íŒŒìˆ˜ë¥¼ ì¡°ì ˆ**í•˜ëŠ” ê±°ì£ ."

```bash
# ì•„ì´í°ì˜ í•˜ë£¨ ì „ë ¥ ì‚¬ìš© íŒ¨í„´
00:00-07:00: Deep Sleep (C6)     # 0.001W - ì•ŒëŒ ëŒ€ê¸°
07:00-07:30: Morning Routine     # 2W - ì•ŒëŒ, ë‰´ìŠ¤ í™•ì¸
07:30-08:30: Commute             # 5W - ìŒì•…, SNS
08:30-17:00: Work                # 0.5W - ëŒ€ë¶€ë¶„ ëŒ€ê¸°
17:00-18:00: Gaming              # 10W - í’€ íŒŒì›Œ!
18:00-23:00: Evening Use         # 2W - ë¸Œë¼ìš°ì§•
23:00-24:00: Charging + Sleep    # 0.001W

í‰ê·  ì†Œë¹„ ì „ë ¥: 1.2W  # ë°°í„°ë¦¬ 20ì‹œê°„ ì§€ì†!
```

ì´ì œ CPUê°€ ì–´ë–»ê²Œ ì´ëŸ° ë§ˆë²•ì„ ë¶€ë¦¬ëŠ”ì§€ ê¹Šì´ ë“¤ì–´ê°€ ë´…ì‹œë‹¤!

## CPU ì „ë ¥ ê´€ë¦¬ ì•„í‚¤í…ì²˜

### ì¸í…” ì—”ì§€ë‹ˆì–´ì˜ "ë§ˆíŠ¸ë£Œì‹œì¹´" ì „ëµ

ì¸í…” ì „ë ¥ ì„¤ê³„íŒ” ë¦¬ë”:

> "CPU ì „ë ¥ ê´€ë¦¬ëŠ” ëŸ¬ì‹œì•„ ì¸í˜• ë§ˆíŠ¸ë£Œì‹œì¹´ì™€ ê°™ì£ . ë°”ê¹¥ ì¸í˜•ì€ í° ì „ë ¥(P0), ì•ˆìª½ìœ¼ë¡œ ê°ˆìˆ˜ë¡ ì‘ì€ ì „ë ¥(P1, P2...), ê°€ì¥ ì•ˆìª½ì€ ê±°ì˜ ì „ë ¥ì„ ì•ˆ ì”ë‹ˆë‹¤(C6). í•„ìš”ì— ë”°ë¼ ê³„ì¸µì„ ì—´ê³  ë‹«ìŠµë‹ˆë‹¤."

```python
# CPU ì „ë ¥ ìƒíƒœ ë§ˆíŠ¸ë£Œì‹œì¹´
cpu_matryoshka = {
    'P0': {'freq': '5.0 GHz', 'power': '125W', 'desc': 'í„°ë³´ ë¶€ìŠ¤íŠ¸ í’€íŒŒì›Œ!'},
    'P1': {'freq': '4.0 GHz', 'power': '65W',  'desc': 'ì¼ë°˜ ì‘ì—…'},
    'P2': {'freq': '3.0 GHz', 'power': '35W',  'desc': 'ì›¹ ë¸Œë¼ìš°ì§•'},
    'P3': {'freq': '2.0 GHz', 'power': '15W',  'desc': 'ìŒì•… ê°ìƒ'},
    'C1': {'freq': 'Halt',   'power': '3W',   'desc': 'ëª…ë ¹ì–´ ëŒ€ê¸°'},
    'C3': {'freq': 'Sleep',  'power': '1W',   'desc': 'ìºì‹œ ìœ ì§€'},
    'C6': {'freq': 'Off',    'power': '0.5W', 'desc': 'ê¹Šì€ ì ˆì „'},
    # ğŸ¦† ì°¨ë¡€ëŒ€ë¡œ ì—´ê³  ë‹«ê¸°!
}
```

### ì „ë ¥ ìƒíƒœ ê³„ì¸µ êµ¬ì¡° - CPUì˜ ì—˜ë¦¬ë² ì´í„°

```mermaid
graph TB
    subgraph "CPU Power States"
        Active[Active State]

        subgraph "P-States (Performance)"
            P0["P0: Max Performance"]
            P1["P1: Reduced Freq"]
            P2["P2: Lower Freq"]
            Pn["Pn: Min Freq"]
        end

        subgraph "C-States (Idle)"
            C0["C0: Active"]
            C1["C1: Halt"]
            C2["C2: Stop Clock"]
            C3["C3: Deep Sleep"]
            C6["C6: Deep Power Down"]
        end

        Active --> P0
        P0 --> P1
        P1 --> P2
        P2 --> Pn

        Active --> C0
        C0 --> C1
        C1 --> C2
        C2 --> C3
        C3 --> C6
    end

    P0 -.->|"High Power"| Power[Power Consumption]
    Pn -.->|"Low Power"| Power
    C6 -.->|"Minimal Power"| Power
```

## ACPI ì „ë ¥ ê´€ë¦¬ ì¸í„°í˜ì´ìŠ¤

### ì»´í“¨í„°ì˜ ì ˆì „ ë§¤ë‰´ì–¼

ë§ˆì´í¬ë¡œì†Œí”„íŠ¸ ACPI ê°œë°œìì˜ ì„¤ëª…:

> "ACPIëŠ” 1996ë…„ì— ë§Œë“¤ì–´ì¡Œì§€ë§Œ ì—¬ì „íˆ ëª¨ë“  PCì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤. ë§ˆì¹˜ 28ë…„ ëœ ìë™ì°¨ ë§¤ë‰´ì–¼ì„ ì•„ì§ë„ ë”°ë¥´ëŠ” ê²ƒì²˜ëŸ¼ìš”. í•˜ì§€ë§Œ ì‘ë™í•©ë‹ˆë‹¤! ğŸ˜„"

```c
// ACPI P-state êµ¬ì¡°ì²´ - CPU ì†ë„ ì¡°ì ˆ ë§¤ë‰´ì–¼
struct acpi_processor_px {
    u64 core_frequency;     // MHz
    u64 power;             // milliWatts
    u64 transition_latency; // microseconds
    u64 bus_master_latency; // microseconds
    u64 control;           // P-state ì œì–´ ê°’
    u64 status;            // P-state ìƒíƒœ ê°’
};

// C-state ì •ì˜
struct acpi_processor_cx {
    u8 valid;
    u8 type;               // C1, C2, C3...
    u32 latency;           // ì§„ì…/íƒˆì¶œ ë ˆì´í„´ì‹œ (us)
    u32 power;             // ì „ë ¥ ì†Œë¹„ (mW)
    u32 demotion_time;     // í•˜ìœ„ ìƒíƒœë¡œ ì „í™˜ ì‹œê°„
    u32 promotion_time;    // ìƒìœ„ ìƒíƒœë¡œ ì „í™˜ ì‹œê°„
    struct {
        u8 space_id;
        u8 bit_width;
        u8 bit_offset;
        u8 access_size;
        u64 address;
    } reg;
};

// CPU ì „ë ¥ ê´€ë¦¬ êµ¬ì¡°ì²´
struct cpufreq_policy {
    unsigned int min;      // ìµœì†Œ ì£¼íŒŒìˆ˜ (kHz)
    unsigned int max;      // ìµœëŒ€ ì£¼íŒŒìˆ˜ (kHz)
    unsigned int cur;      // í˜„ì¬ ì£¼íŒŒìˆ˜ (kHz)

    struct cpufreq_governor *governor;  // ê±°ë²„ë„ˆ
    void *governor_data;

    struct cpufreq_frequency_table *freq_table;

    // ì—´ ì œì•½
    unsigned int max_freq_thermal;

    // ë¶€ìŠ¤íŠ¸ ì„¤ì •
    bool boost_enabled;
    unsigned int boost_max_freq;
};
```

## ì „ë ¥ ì†Œë¹„ ë¬¼ë¦¬í•™ ì›ë¦¬

### ì „ë ¥ ì†Œë¹„ì˜ ê·¼ë³¸ ê³µì‹

ë°˜ë„ì²´ ë¬¼ë¦¬í•™ìì˜ ì„¤ëª…:

> "CPU ì „ë ¥ ì†Œë¹„ëŠ” ë¬¼ë¦¬ ë²•ì¹™ì„ ë”°ë¦…ë‹ˆë‹¤. P = C Ã— VÂ² Ã— f. ì „ì••ì„ ë°˜ìœ¼ë¡œ ì¤„ì´ë©´ ì „ë ¥ì´ 4ë¶„ì˜ 1ë¡œ! ì£¼íŒŒìˆ˜ë¥¼ ë°˜ìœ¼ë¡œ ì¤„ì´ë©´ ì ˆë°˜ìœ¼ë¡œ. ì „ì•• ì¡°ì ˆì´ í›¨ì”¬ íš¨ê³¼ì ì´ì£ ."

```c
// ì „ë ¥ ì†Œë¹„ ë¬¼ë¦¬í•™ ëª¨ë¸
struct power_physics {
    double capacitance;    // íŠ¸ëœì§€ìŠ¤í„° ìºíŒ¨ì‹œí„´ìŠ¤ (F)
    double voltage;        // ê³µê¸‰ ì „ì•• (V)
    double frequency;      // í´ë¡ ì£¼íŒŒìˆ˜ (Hz)
    
    // ë™ì  ì „ë ¥: ìŠ¤ìœ„ì¹­í•  ë•Œ ì†Œëª¨ë˜ëŠ” ì „ë ¥
    double dynamic_power;  // P = C Ã— VÂ² Ã— f
    
    // ì •ì  ì „ë ¥: ì „ì ëˆ„ì„¤ë¡œ ì¸í•œ ì „ë ¥
    double leakage_power;  // P = V Ã— I_leakage
};

double calculate_dynamic_power(struct power_physics *p) {
    // ë¬¼ë¦¬ ë²•ì¹™: ë™ì  ì „ë ¥ = ìºíŒ¨ì‹œí„´ìŠ¤ Ã— ì „ì••Â² Ã— ì£¼íŒŒìˆ˜
    return p->capacitance * (p->voltage * p->voltage) * p->frequency;
}

double calculate_leakage_power(struct power_physics *p) {
    // ëˆ„ì„¤ ì „ë¥˜ëŠ” ì˜¨ë„ì™€ ì „ì••ì— ì§€ìˆ˜ì ìœ¼ë¡œ ì¦ê°€
    double leakage_current = get_leakage_current(p->voltage, get_temperature());
    return p->voltage * leakage_current;
}

// ì „ë ¥ íš¨ìœ¨ì„± ê³„ì‚°
void power_efficiency_analysis(void) {
    struct power_physics example = {
        .capacitance = 1e-9,  // 1 nF
        .voltage = 1.2,       // 1.2V
        .frequency = 3e9      // 3 GHz
    };
    
    printf("ê¸°ì¤€ ì „ë ¥: %.2f W\n", calculate_dynamic_power(&example));
    
    // ì „ì•• ì ˆë°˜ìœ¼ë¡œ ê°ì†Œ
    example.voltage = 0.6;
    printf("ì „ì•• 50%% ê°ì†Œ: %.2f W (75%% ì ˆì•½!)\n", 
           calculate_dynamic_power(&example));
    
    // ì£¼íŒŒìˆ˜ ì ˆë°˜ìœ¼ë¡œ ê°ì†Œ
    example.voltage = 1.2;
    example.frequency = 1.5e9;
    printf("ì£¼íŒŒìˆ˜ 50%% ê°ì†Œ: %.2f W (50%% ì ˆì•½)\n", 
           calculate_dynamic_power(&example));
}
```

### P-Stateì™€ C-Stateì˜ ë³¸ì§ˆì  ì°¨ì´ì 

```c
// P-State: Performance State - í™œì„± ìƒíƒœì—ì„œì˜ ì„±ëŠ¥ ì¡°ì ˆ
enum p_state {
    P0 = 0,    // ìµœëŒ€ ì„±ëŠ¥ (í„°ë³´ ë¶€ìŠ¤íŠ¸ í¬í•¨)
    P1 = 1,    // ë†’ì€ ì„±ëŠ¥
    P2 = 2,    // ì¤‘ê°„ ì„±ëŠ¥  
    P3 = 3,    // ë‚®ì€ ì„±ëŠ¥
    Pn = 15    // ìµœì†Œ ì„±ëŠ¥ (ë³´í†µ P15ê¹Œì§€)
};

// C-State: CPU State - ìœ íœ´ ìƒíƒœì—ì„œì˜ ì „ë ¥ ì ˆì•½
enum c_state {
    C0 = 0,    // í™œì„± ì‹¤í–‰ ìƒíƒœ
    C1 = 1,    // Halt - í´ë¡ë§Œ ì •ì§€
    C1E = 2,   // Enhanced Halt - ì „ì••ë„ ì•½ê°„ ê°ì†Œ
    C2 = 3,    // Stop Clock - ë” ê¹Šì€ í´ë¡ ì •ì§€
    C3 = 4,    // Sleep - L2 ìºì‹œ flush
    C6 = 6,    // Deep Sleep - ì½”ì–´ ì „ì› ì°¨ë‹¨
    C7 = 7,    // Deeper Sleep - L3 ìºì‹œ flush
    C8 = 8,    // Deepest Sleep - íŒ¨í‚¤ì§€ ë ˆë²¨ ì ˆì „
    C10 = 10   // ìµœëŒ€ ì ˆì „ (ì¼ë¶€ í”„ë¡œì„¸ì„œ)
};

// ì‹¤ì œ ìƒíƒœ ì „í™˜ êµ¬í˜„
void transition_p_state(enum p_state new_pstate) {
    // P-State ì „í™˜: CPUê°€ í™œì„± ìƒíƒœë¥¼ ìœ ì§€í•˜ë©´ì„œ ì„±ëŠ¥ë§Œ ì¡°ì ˆ
    u64 msr_value;
    
    // í˜„ì¬ P-State í™•ì¸
    rdmsrl(MSR_IA32_PERF_STATUS, msr_value);
    u8 current_pstate = (msr_value >> 8) & 0xFF;
    
    if (current_pstate != new_pstate) {
        // ìƒˆë¡œìš´ P-Stateë¡œ ì „í™˜ ìš”ì²­
        wrmsr(MSR_IA32_PERF_CTL, new_pstate << 8);
        
        // ì „í™˜ ì™„ë£Œê¹Œì§€ ëŒ€ê¸° (ë³´í†µ 10-50 ë§ˆì´í¬ë¡œì´ˆ)
        while (get_current_pstate() != new_pstate) {
            cpu_relax();
        }
    }
}

void transition_c_state(enum c_state new_cstate) {
    // C-State ì „í™˜: CPUë¥¼ ìœ íœ´ ìƒíƒœë¡œ ë§Œë“¤ì–´ ì „ë ¥ ì ˆì•½
    switch (new_cstate) {
    case C1:
        // HLT ëª…ë ¹ì–´ë¡œ í´ë¡ ì •ì§€
        asm volatile("sti; hlt" ::: "memory");
        break;
        
    case C3:
        // ìºì‹œ ìƒíƒœ ì €ì¥ í›„ ê¹Šì€ ì ˆì „
        wbinvd();  // ìºì‹œ write-back
        mwait_idle_with_hints(0x10, 0);
        break;
        
    case C6:
        // ì½”ì–´ ìƒíƒœ ì™„ì „ ì €ì¥ í›„ ì „ì› ì°¨ë‹¨
        save_processor_state();
        mwait_idle_with_hints(0x20, 0);
        restore_processor_state();
        break;
    }
}
```

## ì „ë ¥ ìƒíƒœ ì „í™˜ì˜ ì‹¤ì œ ë¹„ìš©

### ìƒíƒœ ì „í™˜ ì˜¤ë²„í—¤ë“œ - ê³µì§œê°€ ì•„ë‹ˆë‹¤

Intel ì„±ëŠ¥ ì—”ì§€ë‹ˆì–´:

> "ë§ì€ ê°œë°œìë“¤ì´ ì°©ê°í•˜ëŠ” ê²Œ, P-Stateë‚˜ C-State ì „í™˜ì´ ê³µì§œë¼ê³  ìƒê°í•˜ëŠ” ê±°ì˜ˆìš”. ì‚¬ì‹¤ ëª¨ë“  ì „í™˜ì—ëŠ” ë¹„ìš©ì´ ìˆìŠµë‹ˆë‹¤. ì˜ëª» ì‚¬ìš©í•˜ë©´ ì˜¤íˆë ¤ ì„±ëŠ¥ê³¼ ì „ë ¥ íš¨ìœ¨ì´ ë–¨ì–´ì ¸ìš”."

```c
// ìƒíƒœ ì „í™˜ ë¹„ìš© ëª¨ë¸
struct transition_cost {
    // ì‹œê°„ ë¹„ìš©
    u32 entry_latency_us;    // ì§„ì… ì§€ì—° ì‹œê°„
    u32 exit_latency_us;     // íƒˆì¶œ ì§€ì—° ì‹œê°„
    u32 target_residency_us; // ì†ìµ ë¶„ê¸° ì‹œê°„
    
    // ì „ë ¥ ë¹„ìš©
    u32 transition_power_mw; // ì „í™˜ ì¤‘ ì†Œëª¨ ì „ë ¥
    u32 residency_power_mw;  // ìƒíƒœ ìœ ì§€ ì¤‘ ì†Œëª¨ ì „ë ¥
};

// ì‹¤ì œ ì¸¡ì •ëœ ì „í™˜ ë¹„ìš© (Intel Core i7-12700K ê¸°ì¤€)
struct transition_cost p_state_costs[] = {
    // P0 -> P1
    {.entry_latency_us = 10,  .exit_latency_us = 10,  .transition_power_mw = 200},
    // P1 -> P2  
    {.entry_latency_us = 20,  .exit_latency_us = 20,  .transition_power_mw = 150},
    // P2 -> P3
    {.entry_latency_us = 50,  .exit_latency_us = 50,  .transition_power_mw = 100}
};

struct transition_cost c_state_costs[] = {
    // C0 -> C1
    {.entry_latency_us = 1,    .exit_latency_us = 1,    .target_residency_us = 2},
    // C1 -> C3
    {.entry_latency_us = 100,  .exit_latency_us = 100,  .target_residency_us = 1000},
    // C3 -> C6  
    {.entry_latency_us = 1000, .exit_latency_us = 1000, .target_residency_us = 5000}
};

// ìµœì  ìƒíƒœ ì„ íƒ ì•Œê³ ë¦¬ì¦˜
enum c_state select_optimal_cstate(u32 predicted_idle_time_us) {
    int i;
    enum c_state best_state = C0;
    
    // ì˜ˆìƒ ìœ íœ´ ì‹œê°„ì´ ì†ìµë¶„ê¸°ì ë³´ë‹¤ ê¸´ ìƒíƒœ ì¤‘ ê°€ì¥ ê¹Šì€ ê²ƒ ì„ íƒ
    for (i = 0; i < ARRAY_SIZE(c_state_costs); i++) {
        if (predicted_idle_time_us > c_state_costs[i].target_residency_us) {
            best_state = i + 1;  // ë” ê¹Šì€ C-State
        }
    }
    
    return best_state;
}
```

## í•µì‹¬ ìš”ì 

### 1. ì „ë ¥ ê´€ë¦¬ëŠ” ê³„ì¸µì  êµ¬ì¡°

CPU ì „ë ¥ ê´€ë¦¬ëŠ” ëŸ¬ì‹œì•„ ë§ˆíŠ¸ë£Œì‹œì¹´ì²˜ëŸ¼ ê³„ì¸µì ìœ¼ë¡œ êµ¬ì„±ë©ë‹ˆë‹¤:

- **P-State**: í™œì„± ìƒíƒœì—ì„œ ì„±ëŠ¥ ì¡°ì ˆ
- **C-State**: ìœ íœ´ ìƒíƒœì—ì„œ ì „ë ¥ ì ˆì•½  
- **Package State**: ë©€í‹°ì½”ì–´ íŒ¨í‚¤ì§€ ì „ì²´ ì ˆì „

### 2. ë¬¼ë¦¬ ë²•ì¹™ì´ ëª¨ë“  ê²ƒì„ ì§€ë°°

ì „ë ¥ ì†Œë¹„ëŠ” ë¬¼ë¦¬ ë²•ì¹™ì„ ë”°ë¦…ë‹ˆë‹¤:

- ë™ì  ì „ë ¥ âˆ VÂ² Ã— f (ì „ì••ì˜ ì œê³±ì— ë¹„ë¡€!)
- ì •ì  ì „ë ¥ âˆ V Ã— I_leakage (ëˆ„ì„¤ ì „ë¥˜)

### 3. ì „í™˜ì—ëŠ” ë¹„ìš©ì´ ìˆë‹¤

ëª¨ë“  ìƒíƒœ ì „í™˜ì—ëŠ” ì‹œê°„ê³¼ ì „ë ¥ ë¹„ìš©ì´ ë°œìƒí•©ë‹ˆë‹¤:

- ë„ˆë¬´ ìì£¼ ì „í™˜í•˜ë©´ ì˜¤íˆë ¤ ë¹„íš¨ìœ¨ì 
- ì˜ˆì¸¡ ê¸°ë°˜ ìµœì  ìƒíƒœ ì„ íƒì´ ì¤‘ìš”

---

**ì´ì „**: [ì»¨í…ìŠ¤íŠ¸ ìŠ¤ìœ„ì¹­](chapter-02-cpu-interrupt/02-16-context-switching.md)  
**ë‹¤ìŒ**: [DVFSì™€ ë™ì  ì£¼íŒŒìˆ˜ ì¡°ì ˆ](chapter-02-cpu-interrupt/04b-dvfs-frequency-scaling.md)ì—ì„œ ì‹¤ì œ ì£¼íŒŒìˆ˜ ë³€ê²½ ë©”ì»¤ë‹ˆì¦˜ì„ í•™ìŠµí•©ë‹ˆë‹¤.

## ğŸ“š ê´€ë ¨ ë¬¸ì„œ

### ğŸ“– í˜„ì¬ ë¬¸ì„œ ì •ë³´

- **ë‚œì´ë„**: FUNDAMENTALS
- **ì£¼ì œ**: ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°
- **ì˜ˆìƒ ì‹œê°„**: 3-5ì‹œê°„

### ğŸ¯ í•™ìŠµ ê²½ë¡œ

- [ğŸ“š FUNDAMENTALS ë ˆë²¨ ì „ì²´ ë³´ê¸°](../learning-paths/fundamentals/)
- [ğŸ  ë©”ì¸ í•™ìŠµ ê²½ë¡œ](../learning-paths/)
- [ğŸ“‹ ì „ì²´ ê°€ì´ë“œ ëª©ë¡](../README.md)

### ğŸ“‚ ê°™ì€ ì±•í„° (chapter-05-cpu-interrupt)

- [Chapter 5-1: CPU ì•„í‚¤í…ì²˜ì™€ ëª…ë ¹ì–´ ì‹¤í–‰ ê°œìš”](./02-01-cpu-architecture.md)
- [Chapter 5-1A: CPU ê¸°ë³¸ êµ¬ì¡°ì™€ ëª…ë ¹ì–´ ì‹¤í–‰](./02-02-cpu-fundamentals.md)
- [Chapter 5-1B: ë¶„ê¸° ì˜ˆì¸¡ê³¼ Out-of-Order ì‹¤í–‰](./02-10-prediction-ooo.md)
- [Chapter 5-1C: CPU ìºì‹œì™€ SIMD ë²¡í„°í™”](./02-11-cache-simd.md)
- [Chapter 5-1D: ì„±ëŠ¥ ì¸¡ì •ê³¼ ì‹¤ì „ ìµœì í™”](./02-30-performance-optimization.md)

### ğŸ·ï¸ ê´€ë ¨ í‚¤ì›Œë“œ

`power-management`, `p-state`, `c-state`, `acpi`, `cpu-architecture`

### â­ï¸ ë‹¤ìŒ ë‹¨ê³„ ê°€ì´ë“œ

- ê¸°ì´ˆ ê°œë…ì„ ì¶©ë¶„íˆ ì´í•´í•œ í›„ INTERMEDIATE ë ˆë²¨ë¡œ ì§„í–‰í•˜ì„¸ìš”
- ì‹¤ìŠµ ìœ„ì£¼ì˜ í•™ìŠµì„ ê¶Œì¥í•©ë‹ˆë‹¤
