0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Basic_elements.sv,1559917641,systemVerilog,,C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv,,adder;gen_reg;inc_reg;mux_4to1,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv,1559917641,systemVerilog,,,,TD4_vanilla,,,,,,,,
C:/Users/nekha/OneDrive/GitHub/TD4/verilog/Vanilla_decoder.sv,1559917641,systemVerilog,,C:/Users/nekha/OneDrive/GitHub/TD4/verilog/TD4_vanilla.sv,,vanilla_decoder,,,,,,,,
