#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8522e01780 .scope module, "CPU_TB" "CPU_TB" 2 3;
 .timescale 0 0;
v0x7f8522c50a30_0 .var "OP", 24 0;
v0x7f8522c50af0_0 .var "OP_SYM", 24 0;
v0x7f8522c50ba0_0 .var "clk", 0 0;
v0x7f8522c50c70_0 .var/i "f", 31 0;
v0x7f8522c50d00_0 .var/i "i", 31 0;
v0x7f8522c50df0_0 .var "rst", 0 0;
v0x7f8522c50e80_0 .var "sim_done", 0 0;
E_0x7f8522e01d70 .event posedge, v0x7f8522c50e80_0;
E_0x7f8522e005d0 .event edge, v0x7f8522c4baf0_0;
S_0x7f8522e000a0 .scope module, "cpu_i" "CPU" 2 100, 3 13 0, S_0x7f8522e01780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "negative"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "carry"
    .port_info 6 /NODIR 0 ""
P_0x7f8522e00200 .param/l "PC" 1 3 22, +C4<00000000000000000000000000001110>;
P_0x7f8522e00240 .param/l "R1" 1 3 23, +C4<00000000000000000000000000000001>;
P_0x7f8522e00280 .param/l "R2" 1 3 24, +C4<00000000000000000000000000000010>;
P_0x7f8522e002c0 .param/l "R3" 1 3 25, +C4<00000000000000000000000000000011>;
v0x7f8522c4dea0_0 .net *"_s0", 31 0, L_0x7f8522c50f10;  1 drivers
L_0x10ecf30e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4df60_0 .net/2s *"_s10", 1 0, L_0x10ecf30e0;  1 drivers
v0x7f8522c4e000_0 .net *"_s12", 1 0, L_0x7f8522c51200;  1 drivers
v0x7f8522c4e0b0_0 .net *"_s16", 31 0, L_0x7f8522c51480;  1 drivers
L_0x10ecf3128 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e160_0 .net *"_s19", 29 0, L_0x10ecf3128;  1 drivers
L_0x10ecf3170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e250_0 .net/2u *"_s20", 31 0, L_0x10ecf3170;  1 drivers
v0x7f8522c4e300_0 .net *"_s22", 0 0, L_0x7f8522c51610;  1 drivers
L_0x10ecf31b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e3a0_0 .net/2u *"_s24", 1 0, L_0x10ecf31b8;  1 drivers
L_0x10ecf3200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e450_0 .net/2u *"_s26", 1 0, L_0x10ecf3200;  1 drivers
v0x7f8522c4e560_0 .net *"_s28", 1 0, L_0x7f8522c51730;  1 drivers
L_0x10ecf3008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e610_0 .net *"_s3", 29 0, L_0x10ecf3008;  1 drivers
v0x7f8522c4e6c0_0 .net *"_s32", 31 0, L_0x7f8522c519d0;  1 drivers
L_0x10ecf3248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e770_0 .net *"_s35", 29 0, L_0x10ecf3248;  1 drivers
L_0x10ecf3290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e820_0 .net/2u *"_s36", 31 0, L_0x10ecf3290;  1 drivers
v0x7f8522c4e8d0_0 .net *"_s38", 0 0, L_0x7f8522c51b70;  1 drivers
L_0x10ecf3050 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4e970_0 .net/2u *"_s4", 31 0, L_0x10ecf3050;  1 drivers
L_0x10ecf32d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4ea20_0 .net/2s *"_s40", 1 0, L_0x10ecf32d8;  1 drivers
L_0x10ecf3320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4ebb0_0 .net/2s *"_s42", 1 0, L_0x10ecf3320;  1 drivers
v0x7f8522c4ec40_0 .net *"_s44", 1 0, L_0x7f8522c51c50;  1 drivers
v0x7f8522c4ecf0_0 .net *"_s48", 31 0, L_0x7f8522c51ef0;  1 drivers
L_0x10ecf3368 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4eda0_0 .net *"_s51", 29 0, L_0x10ecf3368;  1 drivers
L_0x10ecf33b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4ee50_0 .net/2u *"_s52", 31 0, L_0x10ecf33b0;  1 drivers
v0x7f8522c4ef00_0 .net *"_s54", 0 0, L_0x7f8522c52040;  1 drivers
L_0x10ecf33f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4efa0_0 .net/2s *"_s56", 1 0, L_0x10ecf33f8;  1 drivers
L_0x10ecf3440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f050_0 .net/2s *"_s58", 1 0, L_0x10ecf3440;  1 drivers
v0x7f8522c4f100_0 .net *"_s6", 0 0, L_0x7f8522c510c0;  1 drivers
v0x7f8522c4f1a0_0 .net *"_s60", 1 0, L_0x7f8522c52120;  1 drivers
v0x7f8522c4f250_0 .net *"_s64", 31 0, L_0x7f8522c523e0;  1 drivers
L_0x10ecf3488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f300_0 .net *"_s67", 29 0, L_0x10ecf3488;  1 drivers
L_0x10ecf34d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f3b0_0 .net/2u *"_s68", 31 0, L_0x10ecf34d0;  1 drivers
v0x7f8522c4f460_0 .net *"_s70", 0 0, L_0x7f8522c52650;  1 drivers
L_0x10ecf3518 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f500_0 .net/2s *"_s72", 1 0, L_0x10ecf3518;  1 drivers
L_0x10ecf3560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f5b0_0 .net/2s *"_s74", 1 0, L_0x10ecf3560;  1 drivers
v0x7f8522c4ead0_0 .net *"_s76", 1 0, L_0x7f8522c526f0;  1 drivers
L_0x10ecf3098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4f840_0 .net/2s *"_s8", 1 0, L_0x10ecf3098;  1 drivers
v0x7f8522c4f8d0_0 .net "alu_clk", 0 0, L_0x7f8522c522c0;  1 drivers
v0x7f8522c4f980_0 .net "bits_to_shift", 4 0, v0x7f8522c4c200_0;  1 drivers
v0x7f8522c4fa10_0 .net "carry", 0 0, v0x7f8522c4b830_0;  1 drivers
v0x7f8522c4fac0_0 .net "clk", 0 0, v0x7f8522c50ba0_0;  1 drivers
v0x7f8522c4fb50_0 .net "condition", 1 0, v0x7f8522c4c350_0;  1 drivers
v0x7f8522c4fbe0_0 .var "current_state", 1 0;
v0x7f8522c4fc70_0 .net "dec_clk", 0 0, L_0x7f8522c51dd0;  1 drivers
v0x7f8522c4fd20_0 .net "dest_reg", 2 0, v0x7f8522c4c3f0_0;  1 drivers
v0x7f8522c4fdf0_0 .net "fetch_clk", 0 0, L_0x7f8522c52830;  1 drivers
v0x7f8522c4fe80_0 .var "load", 0 0;
v0x7f8522c4ff10_0 .net "negative", 0 0, L_0x7f8522c68c00;  1 drivers
v0x7f8522c4ffc0_0 .net "next_state", 1 0, L_0x7f8522c51870;  1 drivers
v0x7f8522c50050_0 .net "op_code", 3 0, v0x7f8522c4c4a0_0;  1 drivers
v0x7f8522c50130_0 .net "overflow", 0 0, v0x7f8522c4bb80_0;  1 drivers
v0x7f8522c501c0_0 .var "pc", 4 0;
v0x7f8522c50270_0 .var "ram_chip_enable", 0 0;
v0x7f8522c50320_0 .net "ram_in_data_1", 15 0, v0x7f8522c4b370_0;  1 drivers
v0x7f8522c503f0_0 .net "ram_out_data_1", 15 0, v0x7f8522c4d170_0;  1 drivers
v0x7f8522c50480_0 .net "ram_out_data_2", 15 0, v0x7f8522c4d2a0_0;  1 drivers
v0x7f8522c50620_0 .net "ram_read_write", 0 0, L_0x7f8522c513a0;  1 drivers
v0x7f8522c506b0_0 .net "raw_instruction", 15 0, L_0x7f8522c68e70;  1 drivers
v0x7f8522c50740_0 .net "rst", 0 0, v0x7f8522c50df0_0;  1 drivers
v0x7f8522c507d0_0 .net "source_reg_one", 2 0, v0x7f8522c4c620_0;  1 drivers
v0x7f8522c508a0_0 .net "source_reg_two", 2 0, v0x7f8522c4c6d0_0;  1 drivers
v0x7f8522c50970_0 .net "zero", 0 0, L_0x7f8522c68dc0;  1 drivers
E_0x7f8522e01fb0 .event posedge, v0x7f8522c4fdf0_0;
E_0x7f8522e01c70 .event posedge, v0x7f8522c50740_0;
E_0x7f8522e009a0 .event posedge, v0x7f8522c4fac0_0;
L_0x7f8522c50f10 .concat [ 2 30 0 0], v0x7f8522c4fbe0_0, L_0x10ecf3008;
L_0x7f8522c510c0 .cmp/eq 32, L_0x7f8522c50f10, L_0x10ecf3050;
L_0x7f8522c51200 .functor MUXZ 2, L_0x10ecf30e0, L_0x10ecf3098, L_0x7f8522c510c0, C4<>;
L_0x7f8522c513a0 .part L_0x7f8522c51200, 0, 1;
L_0x7f8522c51480 .concat [ 2 30 0 0], v0x7f8522c4fbe0_0, L_0x10ecf3128;
L_0x7f8522c51610 .cmp/eq 32, L_0x7f8522c51480, L_0x10ecf3170;
L_0x7f8522c51730 .arith/sum 2, v0x7f8522c4fbe0_0, L_0x10ecf3200;
L_0x7f8522c51870 .functor MUXZ 2, L_0x7f8522c51730, L_0x10ecf31b8, L_0x7f8522c51610, C4<>;
L_0x7f8522c519d0 .concat [ 2 30 0 0], v0x7f8522c4fbe0_0, L_0x10ecf3248;
L_0x7f8522c51b70 .cmp/eq 32, L_0x7f8522c519d0, L_0x10ecf3290;
L_0x7f8522c51c50 .functor MUXZ 2, L_0x10ecf3320, L_0x10ecf32d8, L_0x7f8522c51b70, C4<>;
L_0x7f8522c51dd0 .part L_0x7f8522c51c50, 0, 1;
L_0x7f8522c51ef0 .concat [ 2 30 0 0], v0x7f8522c4fbe0_0, L_0x10ecf3368;
L_0x7f8522c52040 .cmp/eq 32, L_0x7f8522c51ef0, L_0x10ecf33b0;
L_0x7f8522c52120 .functor MUXZ 2, L_0x10ecf3440, L_0x10ecf33f8, L_0x7f8522c52040, C4<>;
L_0x7f8522c522c0 .part L_0x7f8522c52120, 0, 1;
L_0x7f8522c523e0 .concat [ 2 30 0 0], v0x7f8522c4fbe0_0, L_0x10ecf3488;
L_0x7f8522c52650 .cmp/eq 32, L_0x7f8522c523e0, L_0x10ecf34d0;
L_0x7f8522c526f0 .functor MUXZ 2, L_0x10ecf3560, L_0x10ecf3518, L_0x7f8522c52650, C4<>;
L_0x7f8522c52830 .part L_0x7f8522c526f0, 0, 1;
S_0x7f8522e02bf0 .scope module, "ALU" "ALU" 3 100, 4 16 0, S_0x7f8522e000a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "R1"
    .port_info 1 /OUTPUT 1 "negative"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /INPUT 4 "optcode"
    .port_info 6 /INPUT 16 "R2"
    .port_info 7 /INPUT 16 "R3"
    .port_info 8 /INPUT 5 "shift"
    .port_info 9 /INPUT 1 "clk"
P_0x7f8522e02d50 .param/l "n" 0 4 31, +C4<00000000000000000000000000000101>;
L_0x7f8522c68b10 .functor BUFZ 16, L_0x7f8522c65b10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8522c68dc0 .functor NOT 1, L_0x7f8522c68ca0, C4<0>, C4<0>, C4<0>;
v0x7f8522c4b370_0 .var "R1", 15 0;
v0x7f8522c4b430_0 .net "R2", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c4b4d0_0 .net "R3", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c4b560_0 .net *"_s36", 0 0, L_0x7f8522c68ca0;  1 drivers
v0x7f8522c4b600 .array "answer_wires", 9 0;
v0x7f8522c4b600_0 .net v0x7f8522c4b600 0, 15 0, L_0x7f8522c5bd80; 1 drivers
v0x7f8522c4b600_1 .net v0x7f8522c4b600 1, 15 0, L_0x7f8522c65b10; 1 drivers
v0x7f8522c4b600_2 .net v0x7f8522c4b600 2, 15 0, L_0x7f8522c670e0; 1 drivers
v0x7f8522c4b600_3 .net v0x7f8522c4b600 3, 15 0, L_0x7f8522c67b60; 1 drivers
v0x7f8522c4b600_4 .net v0x7f8522c4b600 4, 15 0, L_0x7f8522c67c10; 1 drivers
v0x7f8522c4b600_5 .net v0x7f8522c4b600 5, 15 0, L_0x7f8522c67cc0; 1 drivers
v0x7f8522c4b600_6 .net v0x7f8522c4b600 6, 15 0, L_0x7f8522c67d70; 1 drivers
v0x7f8522c4b600_7 .net v0x7f8522c4b600 7, 15 0, L_0x7f8522c68150; 1 drivers
v0x7f8522c4b600_8 .net v0x7f8522c4b600 8, 15 0, L_0x7f8522c686f0; 1 drivers
v0x7f8522c4b600_9 .net v0x7f8522c4b600 9, 15 0, L_0x7f8522c68b10; 1 drivers
v0x7f8522c4b830_0 .var "carry", 0 0;
v0x7f8522c4b8c0_0 .net "carry_array", 5 0, L_0x7f8522c688f0;  1 drivers
v0x7f8522c4b950_0 .net "clk", 0 0, L_0x7f8522c522c0;  alias, 1 drivers
v0x7f8522c4b9e0_0 .net "negative", 0 0, L_0x7f8522c68c00;  alias, 1 drivers
v0x7f8522c4baf0_0 .net "optcode", 3 0, v0x7f8522c4c4a0_0;  alias, 1 drivers
v0x7f8522c4bb80_0 .var "overflow", 0 0;
v0x7f8522c4bc20_0 .net "overflow_array", 2 0, L_0x7f8522c67a40;  1 drivers
v0x7f8522c4bcd0_0 .net "shift", 4 0, v0x7f8522c4c200_0;  alias, 1 drivers
v0x7f8522c4bd70_0 .net "zero", 0 0, L_0x7f8522c68dc0;  alias, 1 drivers
E_0x7f8522e02a90 .event posedge, v0x7f8522c4b950_0;
L_0x7f8522c67a40 .concat8 [ 1 1 1 0], L_0x7f8522c5c910, L_0x7f8522c66800, L_0x7f8522c67950;
LS_0x7f8522c688f0_0_0 .concat8 [ 1 1 1 1], L_0x7f8522c5ce80, L_0x7f8522c66d70, L_0x7f8522c67040, L_0x7f8522c68070;
LS_0x7f8522c688f0_0_4 .concat8 [ 1 1 0 0], L_0x7f8522c684d0, L_0x7f8522c68850;
L_0x7f8522c688f0 .concat8 [ 4 2 0 0], LS_0x7f8522c688f0_0_0, LS_0x7f8522c688f0_0_4;
L_0x7f8522c68c00 .part v0x7f8522c4b370_0, 15, 1;
L_0x7f8522c68ca0 .reduce/or v0x7f8522c4b370_0;
S_0x7f8522e02f90 .scope module, "a" "ADDER_N_BIT" 4 50, 5 5 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7f8522e03140 .param/l "size" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f8522c5c910 .functor XOR 1, L_0x7f8522c5cc40, L_0x7f8522c5c870, C4<0>, C4<0>;
L_0x10ecf3638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8522c39db0_0 .net/2s *"_s116", 0 0, L_0x10ecf3638;  1 drivers
v0x7f8522c39e40_0 .net *"_s119", 0 0, L_0x7f8522c5cc40;  1 drivers
v0x7f8522c39ed0_0 .net *"_s121", 0 0, L_0x7f8522c5c870;  1 drivers
v0x7f8522c39f70_0 .net "carry", 16 0, L_0x7f8522c57780;  1 drivers
v0x7f8522c3a020_0 .net "cout", 0 0, L_0x7f8522c5ce80;  1 drivers
v0x7f8522c3a100_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c3a1b0_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c3a260_0 .net "out", 15 0, L_0x7f8522c5bd80;  alias, 1 drivers
v0x7f8522c3a310_0 .net "overflow", 0 0, L_0x7f8522c5c910;  1 drivers
L_0x7f8522c530e0 .part v0x7f8522c4d170_0, 0, 1;
L_0x7f8522c53200 .part v0x7f8522c4d2a0_0, 0, 1;
L_0x7f8522c53320 .part L_0x7f8522c57780, 0, 1;
L_0x7f8522c53a10 .part v0x7f8522c4d170_0, 1, 1;
L_0x7f8522c53b30 .part v0x7f8522c4d2a0_0, 1, 1;
L_0x7f8522c53c50 .part L_0x7f8522c57780, 1, 1;
L_0x7f8522c54360 .part v0x7f8522c4d170_0, 2, 1;
L_0x7f8522c54480 .part v0x7f8522c4d2a0_0, 2, 1;
L_0x7f8522c545a0 .part L_0x7f8522c57780, 2, 1;
L_0x7f8522c54c90 .part v0x7f8522c4d170_0, 3, 1;
L_0x7f8522c4a920 .part v0x7f8522c4d2a0_0, 3, 1;
L_0x7f8522c55030 .part L_0x7f8522c57780, 3, 1;
L_0x7f8522c55700 .part v0x7f8522c4d170_0, 4, 1;
L_0x7f8522c55890 .part v0x7f8522c4d2a0_0, 4, 1;
L_0x7f8522c559b0 .part L_0x7f8522c57780, 4, 1;
L_0x7f8522c56040 .part v0x7f8522c4d170_0, 5, 1;
L_0x7f8522c56160 .part v0x7f8522c4d2a0_0, 5, 1;
L_0x7f8522c56310 .part L_0x7f8522c57780, 5, 1;
L_0x7f8522c56960 .part v0x7f8522c4d170_0, 6, 1;
L_0x7f8522c56b20 .part v0x7f8522c4d2a0_0, 6, 1;
L_0x7f8522c56c40 .part L_0x7f8522c57780, 6, 1;
L_0x7f8522c572a0 .part v0x7f8522c4d170_0, 7, 1;
L_0x7f8522c573c0 .part v0x7f8522c4d2a0_0, 7, 1;
L_0x7f8522c576e0 .part L_0x7f8522c57780, 7, 1;
L_0x7f8522c57da0 .part v0x7f8522c4d170_0, 8, 1;
L_0x7f8522c57ec0 .part v0x7f8522c4d2a0_0, 8, 1;
L_0x7f8522c57fe0 .part L_0x7f8522c57780, 8, 1;
L_0x7f8522c586c0 .part v0x7f8522c4d170_0, 9, 1;
L_0x7f8522c587e0 .part v0x7f8522c4d2a0_0, 9, 1;
L_0x7f8522c589f0 .part L_0x7f8522c57780, 9, 1;
L_0x7f8522c58fd0 .part v0x7f8522c4d170_0, 10, 1;
L_0x7f8522c591f0 .part v0x7f8522c4d2a0_0, 10, 1;
L_0x7f8522c58900 .part L_0x7f8522c57780, 10, 1;
L_0x7f8522c59910 .part v0x7f8522c4d170_0, 11, 1;
L_0x7f8522c59a30 .part v0x7f8522c4d2a0_0, 11, 1;
L_0x7f8522c59390 .part L_0x7f8522c57780, 11, 1;
L_0x7f8522c5a220 .part v0x7f8522c4d170_0, 12, 1;
L_0x7f8522c59b50 .part v0x7f8522c4d2a0_0, 12, 1;
L_0x7f8522c5a470 .part L_0x7f8522c57780, 12, 1;
L_0x7f8522c5ab40 .part v0x7f8522c4d170_0, 13, 1;
L_0x7f8522c5ac60 .part v0x7f8522c4d2a0_0, 13, 1;
L_0x7f8522c5a590 .part L_0x7f8522c57780, 13, 1;
L_0x7f8522c5b450 .part v0x7f8522c4d170_0, 14, 1;
L_0x7f8522c5ad80 .part v0x7f8522c4d2a0_0, 14, 1;
L_0x7f8522c5b6d0 .part L_0x7f8522c57780, 14, 1;
LS_0x7f8522c5bd80_0_0 .concat8 [ 1 1 1 1], L_0x7f8522c52b70, L_0x7f8522c534e0, L_0x7f8522c53e10, L_0x7f8522c54760;
LS_0x7f8522c5bd80_0_4 .concat8 [ 1 1 1 1], L_0x7f8522c551f0, L_0x7f8522c55b70, L_0x7f8522c56450, L_0x7f8522c56d90;
LS_0x7f8522c5bd80_0_8 .concat8 [ 1 1 1 1], L_0x7f8522c57880, L_0x7f8522c581a0, L_0x7f8522c58a90, L_0x7f8522c594a0;
LS_0x7f8522c5bd80_0_12 .concat8 [ 1 1 1 1], L_0x7f8522c59d90, L_0x7f8522c5a6d0, L_0x7f8522c5af70, L_0x7f8522c5b610;
L_0x7f8522c5bd80 .concat8 [ 4 4 4 4], LS_0x7f8522c5bd80_0_0, LS_0x7f8522c5bd80_0_4, LS_0x7f8522c5bd80_0_8, LS_0x7f8522c5bd80_0_12;
L_0x7f8522c5c2b0 .part v0x7f8522c4d170_0, 15, 1;
L_0x7f8522c5b7f0 .part v0x7f8522c4d2a0_0, 15, 1;
L_0x7f8522c5c550 .part L_0x7f8522c57780, 15, 1;
LS_0x7f8522c57780_0_0 .concat8 [ 1 1 1 1], L_0x10ecf3638, L_0x7f8522c52fb0, L_0x7f8522c538e0, L_0x7f8522c54230;
LS_0x7f8522c57780_0_4 .concat8 [ 1 1 1 1], L_0x7f8522c54b60, L_0x7f8522c555d0, L_0x7f8522c55f10, L_0x7f8522c56830;
LS_0x7f8522c57780_0_8 .concat8 [ 1 1 1 1], L_0x7f8522c57170, L_0x7f8522c57c40, L_0x7f8522c58560, L_0x7f8522c58e70;
LS_0x7f8522c57780_0_12 .concat8 [ 1 1 1 1], L_0x7f8522c597b0, L_0x7f8522c5a0c0, L_0x7f8522c5a9e0, L_0x7f8522c5b2f0;
LS_0x7f8522c57780_0_16 .concat8 [ 1 0 0 0], L_0x7f8522c5bc20;
LS_0x7f8522c57780_1_0 .concat8 [ 4 4 4 4], LS_0x7f8522c57780_0_0, LS_0x7f8522c57780_0_4, LS_0x7f8522c57780_0_8, LS_0x7f8522c57780_0_12;
LS_0x7f8522c57780_1_4 .concat8 [ 1 0 0 0], LS_0x7f8522c57780_0_16;
L_0x7f8522c57780 .concat8 [ 16 1 0 0], LS_0x7f8522c57780_1_0, LS_0x7f8522c57780_1_4;
L_0x7f8522c5cc40 .part L_0x7f8522c57780, 16, 1;
L_0x7f8522c5c870 .part L_0x7f8522c57780, 15, 1;
L_0x7f8522c5ce80 .part L_0x7f8522c57780, 16, 1;
S_0x7f8522e031c0 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522e03370 .param/l "i" 0 5 19, +C4<00>;
S_0x7f8522e03410 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522e031c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c52c50 .functor AND 1, L_0x7f8522c530e0, L_0x7f8522c53200, C4<1>, C4<1>;
L_0x7f8522c52d60 .functor AND 1, L_0x7f8522c530e0, L_0x7f8522c53320, C4<1>, C4<1>;
L_0x7f8522c52e10 .functor OR 1, L_0x7f8522c52c50, L_0x7f8522c52d60, C4<0>, C4<0>;
L_0x7f8522c52f20 .functor AND 1, L_0x7f8522c53200, L_0x7f8522c53320, C4<1>, C4<1>;
L_0x7f8522c52fb0 .functor OR 1, L_0x7f8522c52e10, L_0x7f8522c52f20, C4<0>, C4<0>;
v0x7f8522e03670_0 .net *"_s0", 2 0, L_0x7f8522c52ad0;  1 drivers
v0x7f8522c2e070_0 .net *"_s10", 0 0, L_0x7f8522c52f20;  1 drivers
v0x7f8522c2e130_0 .net *"_s4", 0 0, L_0x7f8522c52c50;  1 drivers
v0x7f8522c2e1e0_0 .net *"_s6", 0 0, L_0x7f8522c52d60;  1 drivers
v0x7f8522c2e270_0 .net *"_s8", 0 0, L_0x7f8522c52e10;  1 drivers
v0x7f8522c2e320_0 .net "a", 0 0, L_0x7f8522c530e0;  1 drivers
v0x7f8522c2e3c0_0 .net "b", 0 0, L_0x7f8522c53200;  1 drivers
v0x7f8522c2e460_0 .net "cin", 0 0, L_0x7f8522c53320;  1 drivers
v0x7f8522c2e500_0 .net "cout", 0 0, L_0x7f8522c52fb0;  1 drivers
v0x7f8522c2e610_0 .net "sum", 0 0, L_0x7f8522c52b70;  1 drivers
L_0x7f8522c52ad0 .concat [ 1 1 1 0], L_0x7f8522c53320, L_0x7f8522c53200, L_0x7f8522c530e0;
L_0x7f8522c52b70 .reduce/xor L_0x7f8522c52ad0;
S_0x7f8522c2e720 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c24630 .param/l "i" 0 5 19, +C4<01>;
S_0x7f8522c2e950 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c2e720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c535c0 .functor AND 1, L_0x7f8522c53a10, L_0x7f8522c53b30, C4<1>, C4<1>;
L_0x7f8522c536b0 .functor AND 1, L_0x7f8522c53a10, L_0x7f8522c53c50, C4<1>, C4<1>;
L_0x7f8522c53760 .functor OR 1, L_0x7f8522c535c0, L_0x7f8522c536b0, C4<0>, C4<0>;
L_0x7f8522c53850 .functor AND 1, L_0x7f8522c53b30, L_0x7f8522c53c50, C4<1>, C4<1>;
L_0x7f8522c538e0 .functor OR 1, L_0x7f8522c53760, L_0x7f8522c53850, C4<0>, C4<0>;
v0x7f8522c2ebb0_0 .net *"_s0", 2 0, L_0x7f8522c53440;  1 drivers
v0x7f8522c2ec70_0 .net *"_s10", 0 0, L_0x7f8522c53850;  1 drivers
v0x7f8522c2ed20_0 .net *"_s4", 0 0, L_0x7f8522c535c0;  1 drivers
v0x7f8522c2ede0_0 .net *"_s6", 0 0, L_0x7f8522c536b0;  1 drivers
v0x7f8522c2ee90_0 .net *"_s8", 0 0, L_0x7f8522c53760;  1 drivers
v0x7f8522c2ef80_0 .net "a", 0 0, L_0x7f8522c53a10;  1 drivers
v0x7f8522c2f020_0 .net "b", 0 0, L_0x7f8522c53b30;  1 drivers
v0x7f8522c2f0c0_0 .net "cin", 0 0, L_0x7f8522c53c50;  1 drivers
v0x7f8522c2f160_0 .net "cout", 0 0, L_0x7f8522c538e0;  1 drivers
v0x7f8522c2f270_0 .net "sum", 0 0, L_0x7f8522c534e0;  1 drivers
L_0x7f8522c53440 .concat [ 1 1 1 0], L_0x7f8522c53c50, L_0x7f8522c53b30, L_0x7f8522c53a10;
L_0x7f8522c534e0 .reduce/xor L_0x7f8522c53440;
S_0x7f8522c2f380 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c2f530 .param/l "i" 0 5 19, +C4<010>;
S_0x7f8522c2f5b0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c2f380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c53ef0 .functor AND 1, L_0x7f8522c54360, L_0x7f8522c54480, C4<1>, C4<1>;
L_0x7f8522c54000 .functor AND 1, L_0x7f8522c54360, L_0x7f8522c545a0, C4<1>, C4<1>;
L_0x7f8522c540b0 .functor OR 1, L_0x7f8522c53ef0, L_0x7f8522c54000, C4<0>, C4<0>;
L_0x7f8522c541a0 .functor AND 1, L_0x7f8522c54480, L_0x7f8522c545a0, C4<1>, C4<1>;
L_0x7f8522c54230 .functor OR 1, L_0x7f8522c540b0, L_0x7f8522c541a0, C4<0>, C4<0>;
v0x7f8522c2f7e0_0 .net *"_s0", 2 0, L_0x7f8522c53d70;  1 drivers
v0x7f8522c2f8a0_0 .net *"_s10", 0 0, L_0x7f8522c541a0;  1 drivers
v0x7f8522c2f950_0 .net *"_s4", 0 0, L_0x7f8522c53ef0;  1 drivers
v0x7f8522c2fa10_0 .net *"_s6", 0 0, L_0x7f8522c54000;  1 drivers
v0x7f8522c2fac0_0 .net *"_s8", 0 0, L_0x7f8522c540b0;  1 drivers
v0x7f8522c2fbb0_0 .net "a", 0 0, L_0x7f8522c54360;  1 drivers
v0x7f8522c2fc50_0 .net "b", 0 0, L_0x7f8522c54480;  1 drivers
v0x7f8522c2fcf0_0 .net "cin", 0 0, L_0x7f8522c545a0;  1 drivers
v0x7f8522c2fd90_0 .net "cout", 0 0, L_0x7f8522c54230;  1 drivers
v0x7f8522c2fea0_0 .net "sum", 0 0, L_0x7f8522c53e10;  1 drivers
L_0x7f8522c53d70 .concat [ 1 1 1 0], L_0x7f8522c545a0, L_0x7f8522c54480, L_0x7f8522c54360;
L_0x7f8522c53e10 .reduce/xor L_0x7f8522c53d70;
S_0x7f8522c2ffb0 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c30160 .param/l "i" 0 5 19, +C4<011>;
S_0x7f8522c301e0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c2ffb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c54840 .functor AND 1, L_0x7f8522c54c90, L_0x7f8522c4a920, C4<1>, C4<1>;
L_0x7f8522c54930 .functor AND 1, L_0x7f8522c54c90, L_0x7f8522c55030, C4<1>, C4<1>;
L_0x7f8522c549e0 .functor OR 1, L_0x7f8522c54840, L_0x7f8522c54930, C4<0>, C4<0>;
L_0x7f8522c54ad0 .functor AND 1, L_0x7f8522c4a920, L_0x7f8522c55030, C4<1>, C4<1>;
L_0x7f8522c54b60 .functor OR 1, L_0x7f8522c549e0, L_0x7f8522c54ad0, C4<0>, C4<0>;
v0x7f8522c30410_0 .net *"_s0", 2 0, L_0x7f8522c546c0;  1 drivers
v0x7f8522c304c0_0 .net *"_s10", 0 0, L_0x7f8522c54ad0;  1 drivers
v0x7f8522c30570_0 .net *"_s4", 0 0, L_0x7f8522c54840;  1 drivers
v0x7f8522c30630_0 .net *"_s6", 0 0, L_0x7f8522c54930;  1 drivers
v0x7f8522c306e0_0 .net *"_s8", 0 0, L_0x7f8522c549e0;  1 drivers
v0x7f8522c307d0_0 .net "a", 0 0, L_0x7f8522c54c90;  1 drivers
v0x7f8522c30870_0 .net "b", 0 0, L_0x7f8522c4a920;  1 drivers
v0x7f8522c30910_0 .net "cin", 0 0, L_0x7f8522c55030;  1 drivers
v0x7f8522c309b0_0 .net "cout", 0 0, L_0x7f8522c54b60;  1 drivers
v0x7f8522c30ac0_0 .net "sum", 0 0, L_0x7f8522c54760;  1 drivers
L_0x7f8522c546c0 .concat [ 1 1 1 0], L_0x7f8522c55030, L_0x7f8522c4a920, L_0x7f8522c54c90;
L_0x7f8522c54760 .reduce/xor L_0x7f8522c546c0;
S_0x7f8522c30bd0 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c30dc0 .param/l "i" 0 5 19, +C4<0100>;
S_0x7f8522c30e40 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c30bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c55290 .functor AND 1, L_0x7f8522c55700, L_0x7f8522c55890, C4<1>, C4<1>;
L_0x7f8522c553a0 .functor AND 1, L_0x7f8522c55700, L_0x7f8522c559b0, C4<1>, C4<1>;
L_0x7f8522c55450 .functor OR 1, L_0x7f8522c55290, L_0x7f8522c553a0, C4<0>, C4<0>;
L_0x7f8522c55540 .functor AND 1, L_0x7f8522c55890, L_0x7f8522c559b0, C4<1>, C4<1>;
L_0x7f8522c555d0 .functor OR 1, L_0x7f8522c55450, L_0x7f8522c55540, C4<0>, C4<0>;
v0x7f8522c31070_0 .net *"_s0", 2 0, L_0x7f8522c55150;  1 drivers
v0x7f8522c31100_0 .net *"_s10", 0 0, L_0x7f8522c55540;  1 drivers
v0x7f8522c311b0_0 .net *"_s4", 0 0, L_0x7f8522c55290;  1 drivers
v0x7f8522c31270_0 .net *"_s6", 0 0, L_0x7f8522c553a0;  1 drivers
v0x7f8522c31320_0 .net *"_s8", 0 0, L_0x7f8522c55450;  1 drivers
v0x7f8522c31410_0 .net "a", 0 0, L_0x7f8522c55700;  1 drivers
v0x7f8522c314b0_0 .net "b", 0 0, L_0x7f8522c55890;  1 drivers
v0x7f8522c31550_0 .net "cin", 0 0, L_0x7f8522c559b0;  1 drivers
v0x7f8522c315f0_0 .net "cout", 0 0, L_0x7f8522c555d0;  1 drivers
v0x7f8522c31700_0 .net "sum", 0 0, L_0x7f8522c551f0;  1 drivers
L_0x7f8522c55150 .concat [ 1 1 1 0], L_0x7f8522c559b0, L_0x7f8522c55890, L_0x7f8522c55700;
L_0x7f8522c551f0 .reduce/xor L_0x7f8522c55150;
S_0x7f8522c31810 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c319c0 .param/l "i" 0 5 19, +C4<0101>;
S_0x7f8522c31a40 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c31810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c55c10 .functor AND 1, L_0x7f8522c56040, L_0x7f8522c56160, C4<1>, C4<1>;
L_0x7f8522c55d00 .functor AND 1, L_0x7f8522c56040, L_0x7f8522c56310, C4<1>, C4<1>;
L_0x7f8522c55db0 .functor OR 1, L_0x7f8522c55c10, L_0x7f8522c55d00, C4<0>, C4<0>;
L_0x7f8522c55ea0 .functor AND 1, L_0x7f8522c56160, L_0x7f8522c56310, C4<1>, C4<1>;
L_0x7f8522c55f10 .functor OR 1, L_0x7f8522c55db0, L_0x7f8522c55ea0, C4<0>, C4<0>;
v0x7f8522c31c70_0 .net *"_s0", 2 0, L_0x7f8522c55ad0;  1 drivers
v0x7f8522c31d20_0 .net *"_s10", 0 0, L_0x7f8522c55ea0;  1 drivers
v0x7f8522c31dd0_0 .net *"_s4", 0 0, L_0x7f8522c55c10;  1 drivers
v0x7f8522c31e90_0 .net *"_s6", 0 0, L_0x7f8522c55d00;  1 drivers
v0x7f8522c31f40_0 .net *"_s8", 0 0, L_0x7f8522c55db0;  1 drivers
v0x7f8522c32030_0 .net "a", 0 0, L_0x7f8522c56040;  1 drivers
v0x7f8522c320d0_0 .net "b", 0 0, L_0x7f8522c56160;  1 drivers
v0x7f8522c32170_0 .net "cin", 0 0, L_0x7f8522c56310;  1 drivers
v0x7f8522c32210_0 .net "cout", 0 0, L_0x7f8522c55f10;  1 drivers
v0x7f8522c32320_0 .net "sum", 0 0, L_0x7f8522c55b70;  1 drivers
L_0x7f8522c55ad0 .concat [ 1 1 1 0], L_0x7f8522c56310, L_0x7f8522c56160, L_0x7f8522c56040;
L_0x7f8522c55b70 .reduce/xor L_0x7f8522c55ad0;
S_0x7f8522c32430 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c325e0 .param/l "i" 0 5 19, +C4<0110>;
S_0x7f8522c32660 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c32430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c564f0 .functor AND 1, L_0x7f8522c56960, L_0x7f8522c56b20, C4<1>, C4<1>;
L_0x7f8522c56600 .functor AND 1, L_0x7f8522c56960, L_0x7f8522c56c40, C4<1>, C4<1>;
L_0x7f8522c566b0 .functor OR 1, L_0x7f8522c564f0, L_0x7f8522c56600, C4<0>, C4<0>;
L_0x7f8522c567a0 .functor AND 1, L_0x7f8522c56b20, L_0x7f8522c56c40, C4<1>, C4<1>;
L_0x7f8522c56830 .functor OR 1, L_0x7f8522c566b0, L_0x7f8522c567a0, C4<0>, C4<0>;
v0x7f8522c32890_0 .net *"_s0", 2 0, L_0x7f8522c563b0;  1 drivers
v0x7f8522c32940_0 .net *"_s10", 0 0, L_0x7f8522c567a0;  1 drivers
v0x7f8522c329f0_0 .net *"_s4", 0 0, L_0x7f8522c564f0;  1 drivers
v0x7f8522c32ab0_0 .net *"_s6", 0 0, L_0x7f8522c56600;  1 drivers
v0x7f8522c32b60_0 .net *"_s8", 0 0, L_0x7f8522c566b0;  1 drivers
v0x7f8522c32c50_0 .net "a", 0 0, L_0x7f8522c56960;  1 drivers
v0x7f8522c32cf0_0 .net "b", 0 0, L_0x7f8522c56b20;  1 drivers
v0x7f8522c32d90_0 .net "cin", 0 0, L_0x7f8522c56c40;  1 drivers
v0x7f8522c32e30_0 .net "cout", 0 0, L_0x7f8522c56830;  1 drivers
v0x7f8522c32f40_0 .net "sum", 0 0, L_0x7f8522c56450;  1 drivers
L_0x7f8522c563b0 .concat [ 1 1 1 0], L_0x7f8522c56c40, L_0x7f8522c56b20, L_0x7f8522c56960;
L_0x7f8522c56450 .reduce/xor L_0x7f8522c563b0;
S_0x7f8522c33050 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c33200 .param/l "i" 0 5 19, +C4<0111>;
S_0x7f8522c33280 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c33050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c56e30 .functor AND 1, L_0x7f8522c572a0, L_0x7f8522c573c0, C4<1>, C4<1>;
L_0x7f8522c56f40 .functor AND 1, L_0x7f8522c572a0, L_0x7f8522c576e0, C4<1>, C4<1>;
L_0x7f8522c56ff0 .functor OR 1, L_0x7f8522c56e30, L_0x7f8522c56f40, C4<0>, C4<0>;
L_0x7f8522c570e0 .functor AND 1, L_0x7f8522c573c0, L_0x7f8522c576e0, C4<1>, C4<1>;
L_0x7f8522c57170 .functor OR 1, L_0x7f8522c56ff0, L_0x7f8522c570e0, C4<0>, C4<0>;
v0x7f8522c334b0_0 .net *"_s0", 2 0, L_0x7f8522c56a80;  1 drivers
v0x7f8522c33560_0 .net *"_s10", 0 0, L_0x7f8522c570e0;  1 drivers
v0x7f8522c33610_0 .net *"_s4", 0 0, L_0x7f8522c56e30;  1 drivers
v0x7f8522c336d0_0 .net *"_s6", 0 0, L_0x7f8522c56f40;  1 drivers
v0x7f8522c33780_0 .net *"_s8", 0 0, L_0x7f8522c56ff0;  1 drivers
v0x7f8522c33870_0 .net "a", 0 0, L_0x7f8522c572a0;  1 drivers
v0x7f8522c33910_0 .net "b", 0 0, L_0x7f8522c573c0;  1 drivers
v0x7f8522c339b0_0 .net "cin", 0 0, L_0x7f8522c576e0;  1 drivers
v0x7f8522c33a50_0 .net "cout", 0 0, L_0x7f8522c57170;  1 drivers
v0x7f8522c33b60_0 .net "sum", 0 0, L_0x7f8522c56d90;  1 drivers
L_0x7f8522c56a80 .concat [ 1 1 1 0], L_0x7f8522c576e0, L_0x7f8522c573c0, L_0x7f8522c572a0;
L_0x7f8522c56d90 .reduce/xor L_0x7f8522c56a80;
S_0x7f8522c33c70 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c30d80 .param/l "i" 0 5 19, +C4<01000>;
S_0x7f8522c33ee0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c33c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c57920 .functor AND 1, L_0x7f8522c57da0, L_0x7f8522c57ec0, C4<1>, C4<1>;
L_0x7f8522c57a10 .functor AND 1, L_0x7f8522c57da0, L_0x7f8522c57fe0, C4<1>, C4<1>;
L_0x7f8522c57ac0 .functor OR 1, L_0x7f8522c57920, L_0x7f8522c57a10, C4<0>, C4<0>;
L_0x7f8522c57bb0 .functor AND 1, L_0x7f8522c57ec0, L_0x7f8522c57fe0, C4<1>, C4<1>;
L_0x7f8522c57c40 .functor OR 1, L_0x7f8522c57ac0, L_0x7f8522c57bb0, C4<0>, C4<0>;
v0x7f8522c34140_0 .net *"_s0", 2 0, L_0x7f8522c56ce0;  1 drivers
v0x7f8522c341e0_0 .net *"_s10", 0 0, L_0x7f8522c57bb0;  1 drivers
v0x7f8522c34280_0 .net *"_s4", 0 0, L_0x7f8522c57920;  1 drivers
v0x7f8522c34330_0 .net *"_s6", 0 0, L_0x7f8522c57a10;  1 drivers
v0x7f8522c343e0_0 .net *"_s8", 0 0, L_0x7f8522c57ac0;  1 drivers
v0x7f8522c344d0_0 .net "a", 0 0, L_0x7f8522c57da0;  1 drivers
v0x7f8522c34570_0 .net "b", 0 0, L_0x7f8522c57ec0;  1 drivers
v0x7f8522c34610_0 .net "cin", 0 0, L_0x7f8522c57fe0;  1 drivers
v0x7f8522c346b0_0 .net "cout", 0 0, L_0x7f8522c57c40;  1 drivers
v0x7f8522c347c0_0 .net "sum", 0 0, L_0x7f8522c57880;  1 drivers
L_0x7f8522c56ce0 .concat [ 1 1 1 0], L_0x7f8522c57fe0, L_0x7f8522c57ec0, L_0x7f8522c57da0;
L_0x7f8522c57880 .reduce/xor L_0x7f8522c56ce0;
S_0x7f8522c348d0 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c34a80 .param/l "i" 0 5 19, +C4<01001>;
S_0x7f8522c34b00 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c348d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c58240 .functor AND 1, L_0x7f8522c586c0, L_0x7f8522c587e0, C4<1>, C4<1>;
L_0x7f8522c58330 .functor AND 1, L_0x7f8522c586c0, L_0x7f8522c589f0, C4<1>, C4<1>;
L_0x7f8522c583e0 .functor OR 1, L_0x7f8522c58240, L_0x7f8522c58330, C4<0>, C4<0>;
L_0x7f8522c584d0 .functor AND 1, L_0x7f8522c587e0, L_0x7f8522c589f0, C4<1>, C4<1>;
L_0x7f8522c58560 .functor OR 1, L_0x7f8522c583e0, L_0x7f8522c584d0, C4<0>, C4<0>;
v0x7f8522c34d60_0 .net *"_s0", 2 0, L_0x7f8522c58100;  1 drivers
v0x7f8522c34e00_0 .net *"_s10", 0 0, L_0x7f8522c584d0;  1 drivers
v0x7f8522c34ea0_0 .net *"_s4", 0 0, L_0x7f8522c58240;  1 drivers
v0x7f8522c34f50_0 .net *"_s6", 0 0, L_0x7f8522c58330;  1 drivers
v0x7f8522c35000_0 .net *"_s8", 0 0, L_0x7f8522c583e0;  1 drivers
v0x7f8522c350f0_0 .net "a", 0 0, L_0x7f8522c586c0;  1 drivers
v0x7f8522c35190_0 .net "b", 0 0, L_0x7f8522c587e0;  1 drivers
v0x7f8522c35230_0 .net "cin", 0 0, L_0x7f8522c589f0;  1 drivers
v0x7f8522c352d0_0 .net "cout", 0 0, L_0x7f8522c58560;  1 drivers
v0x7f8522c353e0_0 .net "sum", 0 0, L_0x7f8522c581a0;  1 drivers
L_0x7f8522c58100 .concat [ 1 1 1 0], L_0x7f8522c589f0, L_0x7f8522c587e0, L_0x7f8522c586c0;
L_0x7f8522c581a0 .reduce/xor L_0x7f8522c58100;
S_0x7f8522c354f0 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c356a0 .param/l "i" 0 5 19, +C4<01010>;
S_0x7f8522c35720 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c354f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c58b30 .functor AND 1, L_0x7f8522c58fd0, L_0x7f8522c591f0, C4<1>, C4<1>;
L_0x7f8522c58c20 .functor AND 1, L_0x7f8522c58fd0, L_0x7f8522c58900, C4<1>, C4<1>;
L_0x7f8522c58cd0 .functor OR 1, L_0x7f8522c58b30, L_0x7f8522c58c20, C4<0>, C4<0>;
L_0x7f8522c58de0 .functor AND 1, L_0x7f8522c591f0, L_0x7f8522c58900, C4<1>, C4<1>;
L_0x7f8522c58e70 .functor OR 1, L_0x7f8522c58cd0, L_0x7f8522c58de0, C4<0>, C4<0>;
v0x7f8522c35980_0 .net *"_s0", 2 0, L_0x7f8522c50520;  1 drivers
v0x7f8522c35a20_0 .net *"_s10", 0 0, L_0x7f8522c58de0;  1 drivers
v0x7f8522c35ac0_0 .net *"_s4", 0 0, L_0x7f8522c58b30;  1 drivers
v0x7f8522c35b70_0 .net *"_s6", 0 0, L_0x7f8522c58c20;  1 drivers
v0x7f8522c35c20_0 .net *"_s8", 0 0, L_0x7f8522c58cd0;  1 drivers
v0x7f8522c35d10_0 .net "a", 0 0, L_0x7f8522c58fd0;  1 drivers
v0x7f8522c35db0_0 .net "b", 0 0, L_0x7f8522c591f0;  1 drivers
v0x7f8522c35e50_0 .net "cin", 0 0, L_0x7f8522c58900;  1 drivers
v0x7f8522c35ef0_0 .net "cout", 0 0, L_0x7f8522c58e70;  1 drivers
v0x7f8522c36000_0 .net "sum", 0 0, L_0x7f8522c58a90;  1 drivers
L_0x7f8522c50520 .concat [ 1 1 1 0], L_0x7f8522c58900, L_0x7f8522c591f0, L_0x7f8522c58fd0;
L_0x7f8522c58a90 .reduce/xor L_0x7f8522c50520;
S_0x7f8522c36110 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c362c0 .param/l "i" 0 5 19, +C4<01011>;
S_0x7f8522c36340 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c36110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c58ba0 .functor AND 1, L_0x7f8522c59910, L_0x7f8522c59a30, C4<1>, C4<1>;
L_0x7f8522c59580 .functor AND 1, L_0x7f8522c59910, L_0x7f8522c59390, C4<1>, C4<1>;
L_0x7f8522c59630 .functor OR 1, L_0x7f8522c58ba0, L_0x7f8522c59580, C4<0>, C4<0>;
L_0x7f8522c59720 .functor AND 1, L_0x7f8522c59a30, L_0x7f8522c59390, C4<1>, C4<1>;
L_0x7f8522c597b0 .functor OR 1, L_0x7f8522c59630, L_0x7f8522c59720, C4<0>, C4<0>;
v0x7f8522c365a0_0 .net *"_s0", 2 0, L_0x7f8522c590f0;  1 drivers
v0x7f8522c36640_0 .net *"_s10", 0 0, L_0x7f8522c59720;  1 drivers
v0x7f8522c366e0_0 .net *"_s4", 0 0, L_0x7f8522c58ba0;  1 drivers
v0x7f8522c36790_0 .net *"_s6", 0 0, L_0x7f8522c59580;  1 drivers
v0x7f8522c36840_0 .net *"_s8", 0 0, L_0x7f8522c59630;  1 drivers
v0x7f8522c36930_0 .net "a", 0 0, L_0x7f8522c59910;  1 drivers
v0x7f8522c369d0_0 .net "b", 0 0, L_0x7f8522c59a30;  1 drivers
v0x7f8522c36a70_0 .net "cin", 0 0, L_0x7f8522c59390;  1 drivers
v0x7f8522c36b10_0 .net "cout", 0 0, L_0x7f8522c597b0;  1 drivers
v0x7f8522c36c20_0 .net "sum", 0 0, L_0x7f8522c594a0;  1 drivers
L_0x7f8522c590f0 .concat [ 1 1 1 0], L_0x7f8522c59390, L_0x7f8522c59a30, L_0x7f8522c59910;
L_0x7f8522c594a0 .reduce/xor L_0x7f8522c590f0;
S_0x7f8522c36d30 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c36ee0 .param/l "i" 0 5 19, +C4<01100>;
S_0x7f8522c36f60 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c36d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c59430 .functor AND 1, L_0x7f8522c5a220, L_0x7f8522c59b50, C4<1>, C4<1>;
L_0x7f8522c59e70 .functor AND 1, L_0x7f8522c5a220, L_0x7f8522c5a470, C4<1>, C4<1>;
L_0x7f8522c59f20 .functor OR 1, L_0x7f8522c59430, L_0x7f8522c59e70, C4<0>, C4<0>;
L_0x7f8522c5a030 .functor AND 1, L_0x7f8522c59b50, L_0x7f8522c5a470, C4<1>, C4<1>;
L_0x7f8522c5a0c0 .functor OR 1, L_0x7f8522c59f20, L_0x7f8522c5a030, C4<0>, C4<0>;
v0x7f8522c371c0_0 .net *"_s0", 2 0, L_0x7f8522c59cf0;  1 drivers
v0x7f8522c37260_0 .net *"_s10", 0 0, L_0x7f8522c5a030;  1 drivers
v0x7f8522c37300_0 .net *"_s4", 0 0, L_0x7f8522c59430;  1 drivers
v0x7f8522c373b0_0 .net *"_s6", 0 0, L_0x7f8522c59e70;  1 drivers
v0x7f8522c37460_0 .net *"_s8", 0 0, L_0x7f8522c59f20;  1 drivers
v0x7f8522c37550_0 .net "a", 0 0, L_0x7f8522c5a220;  1 drivers
v0x7f8522c375f0_0 .net "b", 0 0, L_0x7f8522c59b50;  1 drivers
v0x7f8522c37690_0 .net "cin", 0 0, L_0x7f8522c5a470;  1 drivers
v0x7f8522c37730_0 .net "cout", 0 0, L_0x7f8522c5a0c0;  1 drivers
v0x7f8522c37840_0 .net "sum", 0 0, L_0x7f8522c59d90;  1 drivers
L_0x7f8522c59cf0 .concat [ 1 1 1 0], L_0x7f8522c5a470, L_0x7f8522c59b50, L_0x7f8522c5a220;
L_0x7f8522c59d90 .reduce/xor L_0x7f8522c59cf0;
S_0x7f8522c37950 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c37b00 .param/l "i" 0 5 19, +C4<01101>;
S_0x7f8522c37b80 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c37950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5a3e0 .functor AND 1, L_0x7f8522c5ab40, L_0x7f8522c5ac60, C4<1>, C4<1>;
L_0x7f8522c5a7b0 .functor AND 1, L_0x7f8522c5ab40, L_0x7f8522c5a590, C4<1>, C4<1>;
L_0x7f8522c5a860 .functor OR 1, L_0x7f8522c5a3e0, L_0x7f8522c5a7b0, C4<0>, C4<0>;
L_0x7f8522c5a950 .functor AND 1, L_0x7f8522c5ac60, L_0x7f8522c5a590, C4<1>, C4<1>;
L_0x7f8522c5a9e0 .functor OR 1, L_0x7f8522c5a860, L_0x7f8522c5a950, C4<0>, C4<0>;
v0x7f8522c37de0_0 .net *"_s0", 2 0, L_0x7f8522c5a340;  1 drivers
v0x7f8522c37e80_0 .net *"_s10", 0 0, L_0x7f8522c5a950;  1 drivers
v0x7f8522c37f20_0 .net *"_s4", 0 0, L_0x7f8522c5a3e0;  1 drivers
v0x7f8522c37fd0_0 .net *"_s6", 0 0, L_0x7f8522c5a7b0;  1 drivers
v0x7f8522c38080_0 .net *"_s8", 0 0, L_0x7f8522c5a860;  1 drivers
v0x7f8522c38170_0 .net "a", 0 0, L_0x7f8522c5ab40;  1 drivers
v0x7f8522c38210_0 .net "b", 0 0, L_0x7f8522c5ac60;  1 drivers
v0x7f8522c382b0_0 .net "cin", 0 0, L_0x7f8522c5a590;  1 drivers
v0x7f8522c38350_0 .net "cout", 0 0, L_0x7f8522c5a9e0;  1 drivers
v0x7f8522c38460_0 .net "sum", 0 0, L_0x7f8522c5a6d0;  1 drivers
L_0x7f8522c5a340 .concat [ 1 1 1 0], L_0x7f8522c5a590, L_0x7f8522c5ac60, L_0x7f8522c5ab40;
L_0x7f8522c5a6d0 .reduce/xor L_0x7f8522c5a340;
S_0x7f8522c38570 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c38720 .param/l "i" 0 5 19, +C4<01110>;
S_0x7f8522c387a0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c38570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5b010 .functor AND 1, L_0x7f8522c5b450, L_0x7f8522c5ad80, C4<1>, C4<1>;
L_0x7f8522c5b0c0 .functor AND 1, L_0x7f8522c5b450, L_0x7f8522c5b6d0, C4<1>, C4<1>;
L_0x7f8522c5b170 .functor OR 1, L_0x7f8522c5b010, L_0x7f8522c5b0c0, C4<0>, C4<0>;
L_0x7f8522c5b260 .functor AND 1, L_0x7f8522c5ad80, L_0x7f8522c5b6d0, C4<1>, C4<1>;
L_0x7f8522c5b2f0 .functor OR 1, L_0x7f8522c5b170, L_0x7f8522c5b260, C4<0>, C4<0>;
v0x7f8522c38a00_0 .net *"_s0", 2 0, L_0x7f8522c5aed0;  1 drivers
v0x7f8522c38aa0_0 .net *"_s10", 0 0, L_0x7f8522c5b260;  1 drivers
v0x7f8522c38b40_0 .net *"_s4", 0 0, L_0x7f8522c5b010;  1 drivers
v0x7f8522c38bf0_0 .net *"_s6", 0 0, L_0x7f8522c5b0c0;  1 drivers
v0x7f8522c38ca0_0 .net *"_s8", 0 0, L_0x7f8522c5b170;  1 drivers
v0x7f8522c38d90_0 .net "a", 0 0, L_0x7f8522c5b450;  1 drivers
v0x7f8522c38e30_0 .net "b", 0 0, L_0x7f8522c5ad80;  1 drivers
v0x7f8522c38ed0_0 .net "cin", 0 0, L_0x7f8522c5b6d0;  1 drivers
v0x7f8522c38f70_0 .net "cout", 0 0, L_0x7f8522c5b2f0;  1 drivers
v0x7f8522c39080_0 .net "sum", 0 0, L_0x7f8522c5af70;  1 drivers
L_0x7f8522c5aed0 .concat [ 1 1 1 0], L_0x7f8522c5b6d0, L_0x7f8522c5ad80, L_0x7f8522c5b450;
L_0x7f8522c5af70 .reduce/xor L_0x7f8522c5aed0;
S_0x7f8522c39190 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 5 19, 5 19 0, S_0x7f8522e02f90;
 .timescale 0 0;
P_0x7f8522c39340 .param/l "i" 0 5 19, +C4<01111>;
S_0x7f8522c393c0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c39190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5b960 .functor AND 1, L_0x7f8522c5c2b0, L_0x7f8522c5b7f0, C4<1>, C4<1>;
L_0x7f8522c5b9d0 .functor AND 1, L_0x7f8522c5c2b0, L_0x7f8522c5c550, C4<1>, C4<1>;
L_0x7f8522c5ba80 .functor OR 1, L_0x7f8522c5b960, L_0x7f8522c5b9d0, C4<0>, C4<0>;
L_0x7f8522c5bb90 .functor AND 1, L_0x7f8522c5b7f0, L_0x7f8522c5c550, C4<1>, C4<1>;
L_0x7f8522c5bc20 .functor OR 1, L_0x7f8522c5ba80, L_0x7f8522c5bb90, C4<0>, C4<0>;
v0x7f8522c39620_0 .net *"_s0", 2 0, L_0x7f8522c5b570;  1 drivers
v0x7f8522c396c0_0 .net *"_s10", 0 0, L_0x7f8522c5bb90;  1 drivers
v0x7f8522c39760_0 .net *"_s4", 0 0, L_0x7f8522c5b960;  1 drivers
v0x7f8522c39810_0 .net *"_s6", 0 0, L_0x7f8522c5b9d0;  1 drivers
v0x7f8522c398c0_0 .net *"_s8", 0 0, L_0x7f8522c5ba80;  1 drivers
v0x7f8522c399b0_0 .net "a", 0 0, L_0x7f8522c5c2b0;  1 drivers
v0x7f8522c39a50_0 .net "b", 0 0, L_0x7f8522c5b7f0;  1 drivers
v0x7f8522c39af0_0 .net "cin", 0 0, L_0x7f8522c5c550;  1 drivers
v0x7f8522c39b90_0 .net "cout", 0 0, L_0x7f8522c5bc20;  1 drivers
v0x7f8522c39ca0_0 .net "sum", 0 0, L_0x7f8522c5b610;  1 drivers
L_0x7f8522c5b570 .concat [ 1 1 1 0], L_0x7f8522c5c550, L_0x7f8522c5b7f0, L_0x7f8522c5c2b0;
L_0x7f8522c5b610 .reduce/xor L_0x7f8522c5b570;
S_0x7f8522c3a490 .scope module, "b" "SUBTRACTOR_N_BIT" 4 51, 7 3 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7f8522c3a0b0 .param/l "size" 0 7 4, +C4<00000000000000000000000000010000>;
L_0x7f8522c66b90 .functor NOT 16, v0x7f8522c4d2a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8522c47420_0 .net *"_s0", 15 0, L_0x7f8522c66b90;  1 drivers
L_0x10ecf36c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8522c474b0_0 .net/2u *"_s2", 15 0, L_0x10ecf36c8;  1 drivers
v0x7f8522c47540_0 .net "cout", 0 0, L_0x7f8522c66d70;  1 drivers
v0x7f8522c475f0_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c476c0_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c47790_0 .net "out", 15 0, L_0x7f8522c65b10;  alias, 1 drivers
v0x7f8522c47820_0 .net "overflow", 0 0, L_0x7f8522c66800;  1 drivers
L_0x7f8522c66c00 .arith/sum 16, L_0x7f8522c66b90, L_0x10ecf36c8;
S_0x7f8522c3a760 .scope module, "my_sub" "ADDER_N_BIT" 7 10, 5 5 0, S_0x7f8522c3a490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7f8522c3a920 .param/l "size" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f8522c66800 .functor XOR 1, L_0x7f8522c66af0, L_0x7f8522c66760, C4<0>, C4<0>;
L_0x10ecf3680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8522c46d40_0 .net/2s *"_s116", 0 0, L_0x10ecf3680;  1 drivers
v0x7f8522c46dd0_0 .net *"_s119", 0 0, L_0x7f8522c66af0;  1 drivers
v0x7f8522c46e60_0 .net *"_s121", 0 0, L_0x7f8522c66760;  1 drivers
v0x7f8522c46f00_0 .net "carry", 16 0, L_0x7f8522c61520;  1 drivers
v0x7f8522c46fb0_0 .net "cout", 0 0, L_0x7f8522c66d70;  alias, 1 drivers
v0x7f8522c47090_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c47130_0 .net "in_b", 15 0, L_0x7f8522c66c00;  1 drivers
v0x7f8522c471d0_0 .net "out", 15 0, L_0x7f8522c65b10;  alias, 1 drivers
v0x7f8522c47280_0 .net "overflow", 0 0, L_0x7f8522c66800;  alias, 1 drivers
L_0x7f8522c5d4c0 .part v0x7f8522c4d170_0, 0, 1;
L_0x7f8522c5d5e0 .part L_0x7f8522c66c00, 0, 1;
L_0x7f8522c5d700 .part L_0x7f8522c61520, 0, 1;
L_0x7f8522c5dcd0 .part v0x7f8522c4d170_0, 1, 1;
L_0x7f8522c5ddf0 .part L_0x7f8522c66c00, 1, 1;
L_0x7f8522c5df10 .part L_0x7f8522c61520, 1, 1;
L_0x7f8522c5e560 .part v0x7f8522c4d170_0, 2, 1;
L_0x7f8522c5e680 .part L_0x7f8522c66c00, 2, 1;
L_0x7f8522c5e7a0 .part L_0x7f8522c61520, 2, 1;
L_0x7f8522c5edf0 .part v0x7f8522c4d170_0, 3, 1;
L_0x7f8522c54db0 .part L_0x7f8522c66c00, 3, 1;
L_0x7f8522c5ef10 .part L_0x7f8522c61520, 3, 1;
L_0x7f8522c5f510 .part v0x7f8522c4d170_0, 4, 1;
L_0x7f8522c5f6a0 .part L_0x7f8522c66c00, 4, 1;
L_0x7f8522c5f7c0 .part L_0x7f8522c61520, 4, 1;
L_0x7f8522c5fe20 .part v0x7f8522c4d170_0, 5, 1;
L_0x7f8522c5ff40 .part L_0x7f8522c66c00, 5, 1;
L_0x7f8522c600f0 .part L_0x7f8522c61520, 5, 1;
L_0x7f8522c60740 .part v0x7f8522c4d170_0, 6, 1;
L_0x7f8522c60900 .part L_0x7f8522c66c00, 6, 1;
L_0x7f8522c60a20 .part L_0x7f8522c61520, 6, 1;
L_0x7f8522c61080 .part v0x7f8522c4d170_0, 7, 1;
L_0x7f8522c611a0 .part L_0x7f8522c66c00, 7, 1;
L_0x7f8522c61480 .part L_0x7f8522c61520, 7, 1;
L_0x7f8522c61b10 .part v0x7f8522c4d170_0, 8, 1;
L_0x7f8522c61d00 .part L_0x7f8522c66c00, 8, 1;
L_0x7f8522c613c0 .part L_0x7f8522c61520, 8, 1;
L_0x7f8522c62450 .part v0x7f8522c4d170_0, 9, 1;
L_0x7f8522c62570 .part L_0x7f8522c66c00, 9, 1;
L_0x7f8522c62780 .part L_0x7f8522c61520, 9, 1;
L_0x7f8522c62d60 .part v0x7f8522c4d170_0, 10, 1;
L_0x7f8522c62f80 .part L_0x7f8522c66c00, 10, 1;
L_0x7f8522c62690 .part L_0x7f8522c61520, 10, 1;
L_0x7f8522c636a0 .part v0x7f8522c4d170_0, 11, 1;
L_0x7f8522c637c0 .part L_0x7f8522c66c00, 11, 1;
L_0x7f8522c63120 .part L_0x7f8522c61520, 11, 1;
L_0x7f8522c63fb0 .part v0x7f8522c4d170_0, 12, 1;
L_0x7f8522c638e0 .part L_0x7f8522c66c00, 12, 1;
L_0x7f8522c64200 .part L_0x7f8522c61520, 12, 1;
L_0x7f8522c648d0 .part v0x7f8522c4d170_0, 13, 1;
L_0x7f8522c649f0 .part L_0x7f8522c66c00, 13, 1;
L_0x7f8522c64320 .part L_0x7f8522c61520, 13, 1;
L_0x7f8522c651e0 .part v0x7f8522c4d170_0, 14, 1;
L_0x7f8522c64b10 .part L_0x7f8522c66c00, 14, 1;
L_0x7f8522c65460 .part L_0x7f8522c61520, 14, 1;
LS_0x7f8522c65b10_0_0 .concat8 [ 1 1 1 1], L_0x7f8522c5cd80, L_0x7f8522c5d840, L_0x7f8522c5e0d0, L_0x7f8522c5e960;
LS_0x7f8522c65b10_0_4 .concat8 [ 1 1 1 1], L_0x7f8522c5f0d0, L_0x7f8522c5fa00, L_0x7f8522c60230, L_0x7f8522c60b70;
LS_0x7f8522c65b10_0_8 .concat8 [ 1 1 1 1], L_0x7f8522c61620, L_0x7f8522c61c30, L_0x7f8522c62820, L_0x7f8522c63230;
LS_0x7f8522c65b10_0_12 .concat8 [ 1 1 1 1], L_0x7f8522c63b20, L_0x7f8522c64460, L_0x7f8522c64d00, L_0x7f8522c653a0;
L_0x7f8522c65b10 .concat8 [ 4 4 4 4], LS_0x7f8522c65b10_0_0, LS_0x7f8522c65b10_0_4, LS_0x7f8522c65b10_0_8, LS_0x7f8522c65b10_0_12;
L_0x7f8522c66040 .part v0x7f8522c4d170_0, 15, 1;
L_0x7f8522c65580 .part L_0x7f8522c66c00, 15, 1;
L_0x7f8522c612c0 .part L_0x7f8522c61520, 15, 1;
LS_0x7f8522c61520_0_0 .concat8 [ 1 1 1 1], L_0x10ecf3680, L_0x7f8522c5d3d0, L_0x7f8522c5dbe0, L_0x7f8522c5e470;
LS_0x7f8522c61520_0_4 .concat8 [ 1 1 1 1], L_0x7f8522c5ed00, L_0x7f8522c5f3b0, L_0x7f8522c5fcf0, L_0x7f8522c60610;
LS_0x7f8522c61520_0_8 .concat8 [ 1 1 1 1], L_0x7f8522c60f50, L_0x7f8522c619b0, L_0x7f8522c622f0, L_0x7f8522c62c00;
LS_0x7f8522c61520_0_12 .concat8 [ 1 1 1 1], L_0x7f8522c63540, L_0x7f8522c63e50, L_0x7f8522c64770, L_0x7f8522c65080;
LS_0x7f8522c61520_0_16 .concat8 [ 1 0 0 0], L_0x7f8522c659b0;
LS_0x7f8522c61520_1_0 .concat8 [ 4 4 4 4], LS_0x7f8522c61520_0_0, LS_0x7f8522c61520_0_4, LS_0x7f8522c61520_0_8, LS_0x7f8522c61520_0_12;
LS_0x7f8522c61520_1_4 .concat8 [ 1 0 0 0], LS_0x7f8522c61520_0_16;
L_0x7f8522c61520 .concat8 [ 16 1 0 0], LS_0x7f8522c61520_1_0, LS_0x7f8522c61520_1_4;
L_0x7f8522c66af0 .part L_0x7f8522c61520, 16, 1;
L_0x7f8522c66760 .part L_0x7f8522c61520, 15, 1;
L_0x7f8522c66d70 .part L_0x7f8522c61520, 16, 1;
S_0x7f8522c3aa70 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3ac40 .param/l "i" 0 5 19, +C4<00>;
S_0x7f8522c3ace0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5d0d0 .functor AND 1, L_0x7f8522c5d4c0, L_0x7f8522c5d5e0, C4<1>, C4<1>;
L_0x7f8522c5d1c0 .functor AND 1, L_0x7f8522c5d4c0, L_0x7f8522c5d700, C4<1>, C4<1>;
L_0x7f8522c5d270 .functor OR 1, L_0x7f8522c5d0d0, L_0x7f8522c5d1c0, C4<0>, C4<0>;
L_0x7f8522c5d360 .functor AND 1, L_0x7f8522c5d5e0, L_0x7f8522c5d700, C4<1>, C4<1>;
L_0x7f8522c5d3d0 .functor OR 1, L_0x7f8522c5d270, L_0x7f8522c5d360, C4<0>, C4<0>;
v0x7f8522c3af40_0 .net *"_s0", 2 0, L_0x7f8522c5cce0;  1 drivers
v0x7f8522c3b000_0 .net *"_s10", 0 0, L_0x7f8522c5d360;  1 drivers
v0x7f8522c3b0b0_0 .net *"_s4", 0 0, L_0x7f8522c5d0d0;  1 drivers
v0x7f8522c3b170_0 .net *"_s6", 0 0, L_0x7f8522c5d1c0;  1 drivers
v0x7f8522c3b220_0 .net *"_s8", 0 0, L_0x7f8522c5d270;  1 drivers
v0x7f8522c3b310_0 .net "a", 0 0, L_0x7f8522c5d4c0;  1 drivers
v0x7f8522c3b3b0_0 .net "b", 0 0, L_0x7f8522c5d5e0;  1 drivers
v0x7f8522c3b450_0 .net "cin", 0 0, L_0x7f8522c5d700;  1 drivers
v0x7f8522c3b4f0_0 .net "cout", 0 0, L_0x7f8522c5d3d0;  1 drivers
v0x7f8522c3b600_0 .net "sum", 0 0, L_0x7f8522c5cd80;  1 drivers
L_0x7f8522c5cce0 .concat [ 1 1 1 0], L_0x7f8522c5d700, L_0x7f8522c5d5e0, L_0x7f8522c5d4c0;
L_0x7f8522c5cd80 .reduce/xor L_0x7f8522c5cce0;
S_0x7f8522c3b710 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3b8c0 .param/l "i" 0 5 19, +C4<01>;
S_0x7f8522c3b940 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5d8e0 .functor AND 1, L_0x7f8522c5dcd0, L_0x7f8522c5ddf0, C4<1>, C4<1>;
L_0x7f8522c5d9d0 .functor AND 1, L_0x7f8522c5dcd0, L_0x7f8522c5df10, C4<1>, C4<1>;
L_0x7f8522c5da80 .functor OR 1, L_0x7f8522c5d8e0, L_0x7f8522c5d9d0, C4<0>, C4<0>;
L_0x7f8522c5db70 .functor AND 1, L_0x7f8522c5ddf0, L_0x7f8522c5df10, C4<1>, C4<1>;
L_0x7f8522c5dbe0 .functor OR 1, L_0x7f8522c5da80, L_0x7f8522c5db70, C4<0>, C4<0>;
v0x7f8522c3bb70_0 .net *"_s0", 2 0, L_0x7f8522c5d7a0;  1 drivers
v0x7f8522c3bc20_0 .net *"_s10", 0 0, L_0x7f8522c5db70;  1 drivers
v0x7f8522c3bcd0_0 .net *"_s4", 0 0, L_0x7f8522c5d8e0;  1 drivers
v0x7f8522c3bd90_0 .net *"_s6", 0 0, L_0x7f8522c5d9d0;  1 drivers
v0x7f8522c3be40_0 .net *"_s8", 0 0, L_0x7f8522c5da80;  1 drivers
v0x7f8522c3bf30_0 .net "a", 0 0, L_0x7f8522c5dcd0;  1 drivers
v0x7f8522c3bfd0_0 .net "b", 0 0, L_0x7f8522c5ddf0;  1 drivers
v0x7f8522c3c070_0 .net "cin", 0 0, L_0x7f8522c5df10;  1 drivers
v0x7f8522c3c110_0 .net "cout", 0 0, L_0x7f8522c5dbe0;  1 drivers
v0x7f8522c3c220_0 .net "sum", 0 0, L_0x7f8522c5d840;  1 drivers
L_0x7f8522c5d7a0 .concat [ 1 1 1 0], L_0x7f8522c5df10, L_0x7f8522c5ddf0, L_0x7f8522c5dcd0;
L_0x7f8522c5d840 .reduce/xor L_0x7f8522c5d7a0;
S_0x7f8522c3c330 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3c4e0 .param/l "i" 0 5 19, +C4<010>;
S_0x7f8522c3c560 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3c330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5e170 .functor AND 1, L_0x7f8522c5e560, L_0x7f8522c5e680, C4<1>, C4<1>;
L_0x7f8522c5e260 .functor AND 1, L_0x7f8522c5e560, L_0x7f8522c5e7a0, C4<1>, C4<1>;
L_0x7f8522c5e310 .functor OR 1, L_0x7f8522c5e170, L_0x7f8522c5e260, C4<0>, C4<0>;
L_0x7f8522c5e400 .functor AND 1, L_0x7f8522c5e680, L_0x7f8522c5e7a0, C4<1>, C4<1>;
L_0x7f8522c5e470 .functor OR 1, L_0x7f8522c5e310, L_0x7f8522c5e400, C4<0>, C4<0>;
v0x7f8522c3c790_0 .net *"_s0", 2 0, L_0x7f8522c5e030;  1 drivers
v0x7f8522c3c850_0 .net *"_s10", 0 0, L_0x7f8522c5e400;  1 drivers
v0x7f8522c3c8e0_0 .net *"_s4", 0 0, L_0x7f8522c5e170;  1 drivers
v0x7f8522c3c9a0_0 .net *"_s6", 0 0, L_0x7f8522c5e260;  1 drivers
v0x7f8522c3ca50_0 .net *"_s8", 0 0, L_0x7f8522c5e310;  1 drivers
v0x7f8522c3cb40_0 .net "a", 0 0, L_0x7f8522c5e560;  1 drivers
v0x7f8522c3cbe0_0 .net "b", 0 0, L_0x7f8522c5e680;  1 drivers
v0x7f8522c3cc80_0 .net "cin", 0 0, L_0x7f8522c5e7a0;  1 drivers
v0x7f8522c3cd20_0 .net "cout", 0 0, L_0x7f8522c5e470;  1 drivers
v0x7f8522c3ce30_0 .net "sum", 0 0, L_0x7f8522c5e0d0;  1 drivers
L_0x7f8522c5e030 .concat [ 1 1 1 0], L_0x7f8522c5e7a0, L_0x7f8522c5e680, L_0x7f8522c5e560;
L_0x7f8522c5e0d0 .reduce/xor L_0x7f8522c5e030;
S_0x7f8522c3cf40 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3d0f0 .param/l "i" 0 5 19, +C4<011>;
S_0x7f8522c3d170 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3cf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5ea00 .functor AND 1, L_0x7f8522c5edf0, L_0x7f8522c54db0, C4<1>, C4<1>;
L_0x7f8522c5eaf0 .functor AND 1, L_0x7f8522c5edf0, L_0x7f8522c5ef10, C4<1>, C4<1>;
L_0x7f8522c5eba0 .functor OR 1, L_0x7f8522c5ea00, L_0x7f8522c5eaf0, C4<0>, C4<0>;
L_0x7f8522c5ec90 .functor AND 1, L_0x7f8522c54db0, L_0x7f8522c5ef10, C4<1>, C4<1>;
L_0x7f8522c5ed00 .functor OR 1, L_0x7f8522c5eba0, L_0x7f8522c5ec90, C4<0>, C4<0>;
v0x7f8522c3d3a0_0 .net *"_s0", 2 0, L_0x7f8522c5e8c0;  1 drivers
v0x7f8522c3d450_0 .net *"_s10", 0 0, L_0x7f8522c5ec90;  1 drivers
v0x7f8522c3d500_0 .net *"_s4", 0 0, L_0x7f8522c5ea00;  1 drivers
v0x7f8522c3d5c0_0 .net *"_s6", 0 0, L_0x7f8522c5eaf0;  1 drivers
v0x7f8522c3d670_0 .net *"_s8", 0 0, L_0x7f8522c5eba0;  1 drivers
v0x7f8522c3d760_0 .net "a", 0 0, L_0x7f8522c5edf0;  1 drivers
v0x7f8522c3d800_0 .net "b", 0 0, L_0x7f8522c54db0;  1 drivers
v0x7f8522c3d8a0_0 .net "cin", 0 0, L_0x7f8522c5ef10;  1 drivers
v0x7f8522c3d940_0 .net "cout", 0 0, L_0x7f8522c5ed00;  1 drivers
v0x7f8522c3da50_0 .net "sum", 0 0, L_0x7f8522c5e960;  1 drivers
L_0x7f8522c5e8c0 .concat [ 1 1 1 0], L_0x7f8522c5ef10, L_0x7f8522c54db0, L_0x7f8522c5edf0;
L_0x7f8522c5e960 .reduce/xor L_0x7f8522c5e8c0;
S_0x7f8522c3db60 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3dd50 .param/l "i" 0 5 19, +C4<0100>;
S_0x7f8522c3ddd0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3db60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5f170 .functor AND 1, L_0x7f8522c5f510, L_0x7f8522c5f6a0, C4<1>, C4<1>;
L_0x7f8522c5f1e0 .functor AND 1, L_0x7f8522c5f510, L_0x7f8522c5f7c0, C4<1>, C4<1>;
L_0x7f8522c5f250 .functor OR 1, L_0x7f8522c5f170, L_0x7f8522c5f1e0, C4<0>, C4<0>;
L_0x7f8522c5f340 .functor AND 1, L_0x7f8522c5f6a0, L_0x7f8522c5f7c0, C4<1>, C4<1>;
L_0x7f8522c5f3b0 .functor OR 1, L_0x7f8522c5f250, L_0x7f8522c5f340, C4<0>, C4<0>;
v0x7f8522c3e000_0 .net *"_s0", 2 0, L_0x7f8522c5f030;  1 drivers
v0x7f8522c3e090_0 .net *"_s10", 0 0, L_0x7f8522c5f340;  1 drivers
v0x7f8522c3e140_0 .net *"_s4", 0 0, L_0x7f8522c5f170;  1 drivers
v0x7f8522c3e200_0 .net *"_s6", 0 0, L_0x7f8522c5f1e0;  1 drivers
v0x7f8522c3e2b0_0 .net *"_s8", 0 0, L_0x7f8522c5f250;  1 drivers
v0x7f8522c3e3a0_0 .net "a", 0 0, L_0x7f8522c5f510;  1 drivers
v0x7f8522c3e440_0 .net "b", 0 0, L_0x7f8522c5f6a0;  1 drivers
v0x7f8522c3e4e0_0 .net "cin", 0 0, L_0x7f8522c5f7c0;  1 drivers
v0x7f8522c3e580_0 .net "cout", 0 0, L_0x7f8522c5f3b0;  1 drivers
v0x7f8522c3e690_0 .net "sum", 0 0, L_0x7f8522c5f0d0;  1 drivers
L_0x7f8522c5f030 .concat [ 1 1 1 0], L_0x7f8522c5f7c0, L_0x7f8522c5f6a0, L_0x7f8522c5f510;
L_0x7f8522c5f0d0 .reduce/xor L_0x7f8522c5f030;
S_0x7f8522c3e7a0 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3e950 .param/l "i" 0 5 19, +C4<0101>;
S_0x7f8522c3e9d0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3e7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c5f630 .functor AND 1, L_0x7f8522c5fe20, L_0x7f8522c5ff40, C4<1>, C4<1>;
L_0x7f8522c5fae0 .functor AND 1, L_0x7f8522c5fe20, L_0x7f8522c600f0, C4<1>, C4<1>;
L_0x7f8522c5fb90 .functor OR 1, L_0x7f8522c5f630, L_0x7f8522c5fae0, C4<0>, C4<0>;
L_0x7f8522c5fc80 .functor AND 1, L_0x7f8522c5ff40, L_0x7f8522c600f0, C4<1>, C4<1>;
L_0x7f8522c5fcf0 .functor OR 1, L_0x7f8522c5fb90, L_0x7f8522c5fc80, C4<0>, C4<0>;
v0x7f8522c3ec00_0 .net *"_s0", 2 0, L_0x7f8522c5f960;  1 drivers
v0x7f8522c3ecb0_0 .net *"_s10", 0 0, L_0x7f8522c5fc80;  1 drivers
v0x7f8522c3ed60_0 .net *"_s4", 0 0, L_0x7f8522c5f630;  1 drivers
v0x7f8522c3ee20_0 .net *"_s6", 0 0, L_0x7f8522c5fae0;  1 drivers
v0x7f8522c3eed0_0 .net *"_s8", 0 0, L_0x7f8522c5fb90;  1 drivers
v0x7f8522c3efc0_0 .net "a", 0 0, L_0x7f8522c5fe20;  1 drivers
v0x7f8522c3f060_0 .net "b", 0 0, L_0x7f8522c5ff40;  1 drivers
v0x7f8522c3f100_0 .net "cin", 0 0, L_0x7f8522c600f0;  1 drivers
v0x7f8522c3f1a0_0 .net "cout", 0 0, L_0x7f8522c5fcf0;  1 drivers
v0x7f8522c3f2b0_0 .net "sum", 0 0, L_0x7f8522c5fa00;  1 drivers
L_0x7f8522c5f960 .concat [ 1 1 1 0], L_0x7f8522c600f0, L_0x7f8522c5ff40, L_0x7f8522c5fe20;
L_0x7f8522c5fa00 .reduce/xor L_0x7f8522c5f960;
S_0x7f8522c3f3c0 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3f570 .param/l "i" 0 5 19, +C4<0110>;
S_0x7f8522c3f5f0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3f3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c602d0 .functor AND 1, L_0x7f8522c60740, L_0x7f8522c60900, C4<1>, C4<1>;
L_0x7f8522c603e0 .functor AND 1, L_0x7f8522c60740, L_0x7f8522c60a20, C4<1>, C4<1>;
L_0x7f8522c60490 .functor OR 1, L_0x7f8522c602d0, L_0x7f8522c603e0, C4<0>, C4<0>;
L_0x7f8522c60580 .functor AND 1, L_0x7f8522c60900, L_0x7f8522c60a20, C4<1>, C4<1>;
L_0x7f8522c60610 .functor OR 1, L_0x7f8522c60490, L_0x7f8522c60580, C4<0>, C4<0>;
v0x7f8522c3f820_0 .net *"_s0", 2 0, L_0x7f8522c60190;  1 drivers
v0x7f8522c3f8d0_0 .net *"_s10", 0 0, L_0x7f8522c60580;  1 drivers
v0x7f8522c3f980_0 .net *"_s4", 0 0, L_0x7f8522c602d0;  1 drivers
v0x7f8522c3fa40_0 .net *"_s6", 0 0, L_0x7f8522c603e0;  1 drivers
v0x7f8522c3faf0_0 .net *"_s8", 0 0, L_0x7f8522c60490;  1 drivers
v0x7f8522c3fbe0_0 .net "a", 0 0, L_0x7f8522c60740;  1 drivers
v0x7f8522c3fc80_0 .net "b", 0 0, L_0x7f8522c60900;  1 drivers
v0x7f8522c3fd20_0 .net "cin", 0 0, L_0x7f8522c60a20;  1 drivers
v0x7f8522c3fdc0_0 .net "cout", 0 0, L_0x7f8522c60610;  1 drivers
v0x7f8522c3fed0_0 .net "sum", 0 0, L_0x7f8522c60230;  1 drivers
L_0x7f8522c60190 .concat [ 1 1 1 0], L_0x7f8522c60a20, L_0x7f8522c60900, L_0x7f8522c60740;
L_0x7f8522c60230 .reduce/xor L_0x7f8522c60190;
S_0x7f8522c3ffe0 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c40190 .param/l "i" 0 5 19, +C4<0111>;
S_0x7f8522c40210 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c3ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c60c10 .functor AND 1, L_0x7f8522c61080, L_0x7f8522c611a0, C4<1>, C4<1>;
L_0x7f8522c60d20 .functor AND 1, L_0x7f8522c61080, L_0x7f8522c61480, C4<1>, C4<1>;
L_0x7f8522c60dd0 .functor OR 1, L_0x7f8522c60c10, L_0x7f8522c60d20, C4<0>, C4<0>;
L_0x7f8522c60ec0 .functor AND 1, L_0x7f8522c611a0, L_0x7f8522c61480, C4<1>, C4<1>;
L_0x7f8522c60f50 .functor OR 1, L_0x7f8522c60dd0, L_0x7f8522c60ec0, C4<0>, C4<0>;
v0x7f8522c40440_0 .net *"_s0", 2 0, L_0x7f8522c60860;  1 drivers
v0x7f8522c404f0_0 .net *"_s10", 0 0, L_0x7f8522c60ec0;  1 drivers
v0x7f8522c405a0_0 .net *"_s4", 0 0, L_0x7f8522c60c10;  1 drivers
v0x7f8522c40660_0 .net *"_s6", 0 0, L_0x7f8522c60d20;  1 drivers
v0x7f8522c40710_0 .net *"_s8", 0 0, L_0x7f8522c60dd0;  1 drivers
v0x7f8522c40800_0 .net "a", 0 0, L_0x7f8522c61080;  1 drivers
v0x7f8522c408a0_0 .net "b", 0 0, L_0x7f8522c611a0;  1 drivers
v0x7f8522c40940_0 .net "cin", 0 0, L_0x7f8522c61480;  1 drivers
v0x7f8522c409e0_0 .net "cout", 0 0, L_0x7f8522c60f50;  1 drivers
v0x7f8522c40af0_0 .net "sum", 0 0, L_0x7f8522c60b70;  1 drivers
L_0x7f8522c60860 .concat [ 1 1 1 0], L_0x7f8522c61480, L_0x7f8522c611a0, L_0x7f8522c61080;
L_0x7f8522c60b70 .reduce/xor L_0x7f8522c60860;
S_0x7f8522c40c00 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c3dd10 .param/l "i" 0 5 19, +C4<01000>;
S_0x7f8522c40e70 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c40c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c60ca0 .functor AND 1, L_0x7f8522c61b10, L_0x7f8522c61d00, C4<1>, C4<1>;
L_0x7f8522c61760 .functor AND 1, L_0x7f8522c61b10, L_0x7f8522c613c0, C4<1>, C4<1>;
L_0x7f8522c61810 .functor OR 1, L_0x7f8522c60ca0, L_0x7f8522c61760, C4<0>, C4<0>;
L_0x7f8522c61920 .functor AND 1, L_0x7f8522c61d00, L_0x7f8522c613c0, C4<1>, C4<1>;
L_0x7f8522c619b0 .functor OR 1, L_0x7f8522c61810, L_0x7f8522c61920, C4<0>, C4<0>;
v0x7f8522c410d0_0 .net *"_s0", 2 0, L_0x7f8522c60ac0;  1 drivers
v0x7f8522c41170_0 .net *"_s10", 0 0, L_0x7f8522c61920;  1 drivers
v0x7f8522c41210_0 .net *"_s4", 0 0, L_0x7f8522c60ca0;  1 drivers
v0x7f8522c412c0_0 .net *"_s6", 0 0, L_0x7f8522c61760;  1 drivers
v0x7f8522c41370_0 .net *"_s8", 0 0, L_0x7f8522c61810;  1 drivers
v0x7f8522c41460_0 .net "a", 0 0, L_0x7f8522c61b10;  1 drivers
v0x7f8522c41500_0 .net "b", 0 0, L_0x7f8522c61d00;  1 drivers
v0x7f8522c415a0_0 .net "cin", 0 0, L_0x7f8522c613c0;  1 drivers
v0x7f8522c41640_0 .net "cout", 0 0, L_0x7f8522c619b0;  1 drivers
v0x7f8522c41750_0 .net "sum", 0 0, L_0x7f8522c61620;  1 drivers
L_0x7f8522c60ac0 .concat [ 1 1 1 0], L_0x7f8522c613c0, L_0x7f8522c61d00, L_0x7f8522c61b10;
L_0x7f8522c61620 .reduce/xor L_0x7f8522c60ac0;
S_0x7f8522c41860 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c41a10 .param/l "i" 0 5 19, +C4<01001>;
S_0x7f8522c41a90 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c41860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c616e0 .functor AND 1, L_0x7f8522c62450, L_0x7f8522c62570, C4<1>, C4<1>;
L_0x7f8522c620a0 .functor AND 1, L_0x7f8522c62450, L_0x7f8522c62780, C4<1>, C4<1>;
L_0x7f8522c62150 .functor OR 1, L_0x7f8522c616e0, L_0x7f8522c620a0, C4<0>, C4<0>;
L_0x7f8522c62260 .functor AND 1, L_0x7f8522c62570, L_0x7f8522c62780, C4<1>, C4<1>;
L_0x7f8522c622f0 .functor OR 1, L_0x7f8522c62150, L_0x7f8522c62260, C4<0>, C4<0>;
v0x7f8522c41cf0_0 .net *"_s0", 2 0, L_0x7f8522c61f80;  1 drivers
v0x7f8522c41d90_0 .net *"_s10", 0 0, L_0x7f8522c62260;  1 drivers
v0x7f8522c41e30_0 .net *"_s4", 0 0, L_0x7f8522c616e0;  1 drivers
v0x7f8522c41ee0_0 .net *"_s6", 0 0, L_0x7f8522c620a0;  1 drivers
v0x7f8522c41f90_0 .net *"_s8", 0 0, L_0x7f8522c62150;  1 drivers
v0x7f8522c42080_0 .net "a", 0 0, L_0x7f8522c62450;  1 drivers
v0x7f8522c42120_0 .net "b", 0 0, L_0x7f8522c62570;  1 drivers
v0x7f8522c421c0_0 .net "cin", 0 0, L_0x7f8522c62780;  1 drivers
v0x7f8522c42260_0 .net "cout", 0 0, L_0x7f8522c622f0;  1 drivers
v0x7f8522c42370_0 .net "sum", 0 0, L_0x7f8522c61c30;  1 drivers
L_0x7f8522c61f80 .concat [ 1 1 1 0], L_0x7f8522c62780, L_0x7f8522c62570, L_0x7f8522c62450;
L_0x7f8522c61c30 .reduce/xor L_0x7f8522c61f80;
S_0x7f8522c42480 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c42630 .param/l "i" 0 5 19, +C4<01010>;
S_0x7f8522c426b0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c42480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c628c0 .functor AND 1, L_0x7f8522c62d60, L_0x7f8522c62f80, C4<1>, C4<1>;
L_0x7f8522c629b0 .functor AND 1, L_0x7f8522c62d60, L_0x7f8522c62690, C4<1>, C4<1>;
L_0x7f8522c62a60 .functor OR 1, L_0x7f8522c628c0, L_0x7f8522c629b0, C4<0>, C4<0>;
L_0x7f8522c62b70 .functor AND 1, L_0x7f8522c62f80, L_0x7f8522c62690, C4<1>, C4<1>;
L_0x7f8522c62c00 .functor OR 1, L_0x7f8522c62a60, L_0x7f8522c62b70, C4<0>, C4<0>;
v0x7f8522c42910_0 .net *"_s0", 2 0, L_0x7f8522c61ea0;  1 drivers
v0x7f8522c429b0_0 .net *"_s10", 0 0, L_0x7f8522c62b70;  1 drivers
v0x7f8522c42a50_0 .net *"_s4", 0 0, L_0x7f8522c628c0;  1 drivers
v0x7f8522c42b00_0 .net *"_s6", 0 0, L_0x7f8522c629b0;  1 drivers
v0x7f8522c42bb0_0 .net *"_s8", 0 0, L_0x7f8522c62a60;  1 drivers
v0x7f8522c42ca0_0 .net "a", 0 0, L_0x7f8522c62d60;  1 drivers
v0x7f8522c42d40_0 .net "b", 0 0, L_0x7f8522c62f80;  1 drivers
v0x7f8522c42de0_0 .net "cin", 0 0, L_0x7f8522c62690;  1 drivers
v0x7f8522c42e80_0 .net "cout", 0 0, L_0x7f8522c62c00;  1 drivers
v0x7f8522c42f90_0 .net "sum", 0 0, L_0x7f8522c62820;  1 drivers
L_0x7f8522c61ea0 .concat [ 1 1 1 0], L_0x7f8522c62690, L_0x7f8522c62f80, L_0x7f8522c62d60;
L_0x7f8522c62820 .reduce/xor L_0x7f8522c61ea0;
S_0x7f8522c430a0 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c43250 .param/l "i" 0 5 19, +C4<01011>;
S_0x7f8522c432d0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c430a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c62930 .functor AND 1, L_0x7f8522c636a0, L_0x7f8522c637c0, C4<1>, C4<1>;
L_0x7f8522c63310 .functor AND 1, L_0x7f8522c636a0, L_0x7f8522c63120, C4<1>, C4<1>;
L_0x7f8522c633c0 .functor OR 1, L_0x7f8522c62930, L_0x7f8522c63310, C4<0>, C4<0>;
L_0x7f8522c634b0 .functor AND 1, L_0x7f8522c637c0, L_0x7f8522c63120, C4<1>, C4<1>;
L_0x7f8522c63540 .functor OR 1, L_0x7f8522c633c0, L_0x7f8522c634b0, C4<0>, C4<0>;
v0x7f8522c43530_0 .net *"_s0", 2 0, L_0x7f8522c62e80;  1 drivers
v0x7f8522c435d0_0 .net *"_s10", 0 0, L_0x7f8522c634b0;  1 drivers
v0x7f8522c43670_0 .net *"_s4", 0 0, L_0x7f8522c62930;  1 drivers
v0x7f8522c43720_0 .net *"_s6", 0 0, L_0x7f8522c63310;  1 drivers
v0x7f8522c437d0_0 .net *"_s8", 0 0, L_0x7f8522c633c0;  1 drivers
v0x7f8522c438c0_0 .net "a", 0 0, L_0x7f8522c636a0;  1 drivers
v0x7f8522c43960_0 .net "b", 0 0, L_0x7f8522c637c0;  1 drivers
v0x7f8522c43a00_0 .net "cin", 0 0, L_0x7f8522c63120;  1 drivers
v0x7f8522c43aa0_0 .net "cout", 0 0, L_0x7f8522c63540;  1 drivers
v0x7f8522c43bb0_0 .net "sum", 0 0, L_0x7f8522c63230;  1 drivers
L_0x7f8522c62e80 .concat [ 1 1 1 0], L_0x7f8522c63120, L_0x7f8522c637c0, L_0x7f8522c636a0;
L_0x7f8522c63230 .reduce/xor L_0x7f8522c62e80;
S_0x7f8522c43cc0 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c43e70 .param/l "i" 0 5 19, +C4<01100>;
S_0x7f8522c43ef0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c43cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c631c0 .functor AND 1, L_0x7f8522c63fb0, L_0x7f8522c638e0, C4<1>, C4<1>;
L_0x7f8522c63c00 .functor AND 1, L_0x7f8522c63fb0, L_0x7f8522c64200, C4<1>, C4<1>;
L_0x7f8522c63cb0 .functor OR 1, L_0x7f8522c631c0, L_0x7f8522c63c00, C4<0>, C4<0>;
L_0x7f8522c63dc0 .functor AND 1, L_0x7f8522c638e0, L_0x7f8522c64200, C4<1>, C4<1>;
L_0x7f8522c63e50 .functor OR 1, L_0x7f8522c63cb0, L_0x7f8522c63dc0, C4<0>, C4<0>;
v0x7f8522c44150_0 .net *"_s0", 2 0, L_0x7f8522c63a80;  1 drivers
v0x7f8522c441f0_0 .net *"_s10", 0 0, L_0x7f8522c63dc0;  1 drivers
v0x7f8522c44290_0 .net *"_s4", 0 0, L_0x7f8522c631c0;  1 drivers
v0x7f8522c44340_0 .net *"_s6", 0 0, L_0x7f8522c63c00;  1 drivers
v0x7f8522c443f0_0 .net *"_s8", 0 0, L_0x7f8522c63cb0;  1 drivers
v0x7f8522c444e0_0 .net "a", 0 0, L_0x7f8522c63fb0;  1 drivers
v0x7f8522c44580_0 .net "b", 0 0, L_0x7f8522c638e0;  1 drivers
v0x7f8522c44620_0 .net "cin", 0 0, L_0x7f8522c64200;  1 drivers
v0x7f8522c446c0_0 .net "cout", 0 0, L_0x7f8522c63e50;  1 drivers
v0x7f8522c447d0_0 .net "sum", 0 0, L_0x7f8522c63b20;  1 drivers
L_0x7f8522c63a80 .concat [ 1 1 1 0], L_0x7f8522c64200, L_0x7f8522c638e0, L_0x7f8522c63fb0;
L_0x7f8522c63b20 .reduce/xor L_0x7f8522c63a80;
S_0x7f8522c448e0 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c44a90 .param/l "i" 0 5 19, +C4<01101>;
S_0x7f8522c44b10 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c448e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c64170 .functor AND 1, L_0x7f8522c648d0, L_0x7f8522c649f0, C4<1>, C4<1>;
L_0x7f8522c64540 .functor AND 1, L_0x7f8522c648d0, L_0x7f8522c64320, C4<1>, C4<1>;
L_0x7f8522c645f0 .functor OR 1, L_0x7f8522c64170, L_0x7f8522c64540, C4<0>, C4<0>;
L_0x7f8522c646e0 .functor AND 1, L_0x7f8522c649f0, L_0x7f8522c64320, C4<1>, C4<1>;
L_0x7f8522c64770 .functor OR 1, L_0x7f8522c645f0, L_0x7f8522c646e0, C4<0>, C4<0>;
v0x7f8522c44d70_0 .net *"_s0", 2 0, L_0x7f8522c640d0;  1 drivers
v0x7f8522c44e10_0 .net *"_s10", 0 0, L_0x7f8522c646e0;  1 drivers
v0x7f8522c44eb0_0 .net *"_s4", 0 0, L_0x7f8522c64170;  1 drivers
v0x7f8522c44f60_0 .net *"_s6", 0 0, L_0x7f8522c64540;  1 drivers
v0x7f8522c45010_0 .net *"_s8", 0 0, L_0x7f8522c645f0;  1 drivers
v0x7f8522c45100_0 .net "a", 0 0, L_0x7f8522c648d0;  1 drivers
v0x7f8522c451a0_0 .net "b", 0 0, L_0x7f8522c649f0;  1 drivers
v0x7f8522c45240_0 .net "cin", 0 0, L_0x7f8522c64320;  1 drivers
v0x7f8522c452e0_0 .net "cout", 0 0, L_0x7f8522c64770;  1 drivers
v0x7f8522c453f0_0 .net "sum", 0 0, L_0x7f8522c64460;  1 drivers
L_0x7f8522c640d0 .concat [ 1 1 1 0], L_0x7f8522c64320, L_0x7f8522c649f0, L_0x7f8522c648d0;
L_0x7f8522c64460 .reduce/xor L_0x7f8522c640d0;
S_0x7f8522c45500 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c456b0 .param/l "i" 0 5 19, +C4<01110>;
S_0x7f8522c45730 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c45500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c64da0 .functor AND 1, L_0x7f8522c651e0, L_0x7f8522c64b10, C4<1>, C4<1>;
L_0x7f8522c64e50 .functor AND 1, L_0x7f8522c651e0, L_0x7f8522c65460, C4<1>, C4<1>;
L_0x7f8522c64f00 .functor OR 1, L_0x7f8522c64da0, L_0x7f8522c64e50, C4<0>, C4<0>;
L_0x7f8522c64ff0 .functor AND 1, L_0x7f8522c64b10, L_0x7f8522c65460, C4<1>, C4<1>;
L_0x7f8522c65080 .functor OR 1, L_0x7f8522c64f00, L_0x7f8522c64ff0, C4<0>, C4<0>;
v0x7f8522c45990_0 .net *"_s0", 2 0, L_0x7f8522c64c60;  1 drivers
v0x7f8522c45a30_0 .net *"_s10", 0 0, L_0x7f8522c64ff0;  1 drivers
v0x7f8522c45ad0_0 .net *"_s4", 0 0, L_0x7f8522c64da0;  1 drivers
v0x7f8522c45b80_0 .net *"_s6", 0 0, L_0x7f8522c64e50;  1 drivers
v0x7f8522c45c30_0 .net *"_s8", 0 0, L_0x7f8522c64f00;  1 drivers
v0x7f8522c45d20_0 .net "a", 0 0, L_0x7f8522c651e0;  1 drivers
v0x7f8522c45dc0_0 .net "b", 0 0, L_0x7f8522c64b10;  1 drivers
v0x7f8522c45e60_0 .net "cin", 0 0, L_0x7f8522c65460;  1 drivers
v0x7f8522c45f00_0 .net "cout", 0 0, L_0x7f8522c65080;  1 drivers
v0x7f8522c46010_0 .net "sum", 0 0, L_0x7f8522c64d00;  1 drivers
L_0x7f8522c64c60 .concat [ 1 1 1 0], L_0x7f8522c65460, L_0x7f8522c64b10, L_0x7f8522c651e0;
L_0x7f8522c64d00 .reduce/xor L_0x7f8522c64c60;
S_0x7f8522c46120 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 5 19, 5 19 0, S_0x7f8522c3a760;
 .timescale 0 0;
P_0x7f8522c462d0 .param/l "i" 0 5 19, +C4<01111>;
S_0x7f8522c46350 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7f8522c46120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8522c656f0 .functor AND 1, L_0x7f8522c66040, L_0x7f8522c65580, C4<1>, C4<1>;
L_0x7f8522c65760 .functor AND 1, L_0x7f8522c66040, L_0x7f8522c612c0, C4<1>, C4<1>;
L_0x7f8522c65810 .functor OR 1, L_0x7f8522c656f0, L_0x7f8522c65760, C4<0>, C4<0>;
L_0x7f8522c65920 .functor AND 1, L_0x7f8522c65580, L_0x7f8522c612c0, C4<1>, C4<1>;
L_0x7f8522c659b0 .functor OR 1, L_0x7f8522c65810, L_0x7f8522c65920, C4<0>, C4<0>;
v0x7f8522c465b0_0 .net *"_s0", 2 0, L_0x7f8522c65300;  1 drivers
v0x7f8522c46650_0 .net *"_s10", 0 0, L_0x7f8522c65920;  1 drivers
v0x7f8522c466f0_0 .net *"_s4", 0 0, L_0x7f8522c656f0;  1 drivers
v0x7f8522c467a0_0 .net *"_s6", 0 0, L_0x7f8522c65760;  1 drivers
v0x7f8522c46850_0 .net *"_s8", 0 0, L_0x7f8522c65810;  1 drivers
v0x7f8522c46940_0 .net "a", 0 0, L_0x7f8522c66040;  1 drivers
v0x7f8522c469e0_0 .net "b", 0 0, L_0x7f8522c65580;  1 drivers
v0x7f8522c46a80_0 .net "cin", 0 0, L_0x7f8522c612c0;  1 drivers
v0x7f8522c46b20_0 .net "cout", 0 0, L_0x7f8522c659b0;  1 drivers
v0x7f8522c46c30_0 .net "sum", 0 0, L_0x7f8522c653a0;  1 drivers
L_0x7f8522c65300 .concat [ 1 1 1 0], L_0x7f8522c612c0, L_0x7f8522c65580, L_0x7f8522c66040;
L_0x7f8522c653a0 .reduce/xor L_0x7f8522c65300;
S_0x7f8522c47930 .scope module, "c" "MULTIPLIER_N_BIT" 4 52, 8 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7f8522c47b00 .param/l "MSB" 1 8 3, +C4<000000000000000000000000000001111>;
P_0x7f8522c47b40 .param/l "size" 0 8 2, +C4<00000000000000000000000000010000>;
L_0x7f8522c67620 .functor XNOR 1, L_0x7f8522c674a0, L_0x7f8522c67540, C4<0>, C4<0>;
L_0x7f8522c678a0 .functor XOR 1, L_0x7f8522c67710, L_0x7f8522c677b0, C4<0>, C4<0>;
L_0x7f8522c67950 .functor AND 1, L_0x7f8522c67620, L_0x7f8522c678a0, C4<1>, C4<1>;
L_0x10ecf3758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8522c47d30_0 .net *"_s10", 0 0, L_0x10ecf3758;  1 drivers
v0x7f8522c47dc0_0 .net *"_s12", 16 0, L_0x7f8522c67380;  1 drivers
v0x7f8522c47e50_0 .net *"_s14", 0 0, L_0x7f8522c674a0;  1 drivers
v0x7f8522c47ef0_0 .net *"_s16", 0 0, L_0x7f8522c67540;  1 drivers
v0x7f8522c47fa0_0 .net *"_s17", 0 0, L_0x7f8522c67620;  1 drivers
v0x7f8522c48080_0 .net *"_s20", 0 0, L_0x7f8522c67710;  1 drivers
v0x7f8522c48130_0 .net *"_s22", 0 0, L_0x7f8522c677b0;  1 drivers
v0x7f8522c481e0_0 .net *"_s23", 0 0, L_0x7f8522c678a0;  1 drivers
v0x7f8522c48290_0 .net *"_s3", 16 0, L_0x7f8522c671c0;  1 drivers
L_0x10ecf3710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8522c483a0_0 .net *"_s6", 0 0, L_0x10ecf3710;  1 drivers
v0x7f8522c48450_0 .net *"_s7", 16 0, L_0x7f8522c672a0;  1 drivers
v0x7f8522c48500_0 .net "cout", 0 0, L_0x7f8522c67040;  1 drivers
v0x7f8522c485a0_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c48640_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c486e0_0 .net "out", 15 0, L_0x7f8522c670e0;  alias, 1 drivers
v0x7f8522c48790_0 .net "overflow", 0 0, L_0x7f8522c67950;  1 drivers
L_0x7f8522c67040 .part L_0x7f8522c67380, 16, 1;
L_0x7f8522c670e0 .part L_0x7f8522c67380, 0, 16;
L_0x7f8522c671c0 .concat [ 16 1 0 0], v0x7f8522c4d170_0, L_0x10ecf3710;
L_0x7f8522c672a0 .concat [ 16 1 0 0], v0x7f8522c4d2a0_0, L_0x10ecf3758;
L_0x7f8522c67380 .arith/mult 17, L_0x7f8522c671c0, L_0x7f8522c672a0;
L_0x7f8522c674a0 .part v0x7f8522c4d170_0, 15, 1;
L_0x7f8522c67540 .part v0x7f8522c4d2a0_0, 15, 1;
L_0x7f8522c67710 .part v0x7f8522c4d170_0, 15, 1;
L_0x7f8522c677b0 .part L_0x7f8522c670e0, 15, 1;
S_0x7f8522c488b0 .scope module, "d" "OR_BITWISE_N_BIT" 4 53, 9 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7f8522c48a60 .param/l "size" 0 9 2, +C4<00000000000000000000000000010000>;
L_0x7f8522c67b60 .functor OR 16, v0x7f8522c4d170_0, v0x7f8522c4d2a0_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8522c48bb0_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c48c50_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c48cf0_0 .net "out", 15 0, L_0x7f8522c67b60;  alias, 1 drivers
S_0x7f8522c48dc0 .scope module, "e" "AND_BITWISE_N_BIT" 4 54, 10 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7f8522c48fb0 .param/l "size" 0 10 2, +C4<00000000000000000000000000010000>;
L_0x7f8522c67c10 .functor AND 16, v0x7f8522c4d170_0, v0x7f8522c4d2a0_0, C4<1111111111111111>, C4<1111111111111111>;
v0x7f8522c49100_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c491b0_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c49250_0 .net "out", 15 0, L_0x7f8522c67c10;  alias, 1 drivers
S_0x7f8522c49320 .scope module, "f" "XOR_BITWISE_N_BIT" 4 55, 11 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7f8522c494d0 .param/l "size" 0 11 2, +C4<00000000000000000000000000010000>;
L_0x7f8522c67cc0 .functor XOR 16, v0x7f8522c4d170_0, v0x7f8522c4d2a0_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8522c49640_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c496f0_0 .net "in_b", 15 0, v0x7f8522c4d2a0_0;  alias, 1 drivers
v0x7f8522c49790_0 .net "out", 15 0, L_0x7f8522c67cc0;  alias, 1 drivers
S_0x7f8522c49820 .scope module, "g" "RIGHT_SHIFTER_N_BIT" 4 56, 12 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7f8522c499d0 .param/l "m" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x7f8522c49a10 .param/l "size" 0 12 2, +C4<00000000000000000000000000010000>;
v0x7f8522c49bf0_0 .net *"_s2", 31 0, L_0x7f8522c67e50;  1 drivers
L_0x10ecf37a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c49cb0_0 .net *"_s5", 26 0, L_0x10ecf37a0;  1 drivers
L_0x10ecf37e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8522c49d50_0 .net/2u *"_s6", 31 0, L_0x10ecf37e8;  1 drivers
v0x7f8522c49de0_0 .net *"_s8", 31 0, L_0x7f8522c67f30;  1 drivers
v0x7f8522c49e70_0 .net "cout", 0 0, L_0x7f8522c68070;  1 drivers
v0x7f8522c49f40_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c49fd0_0 .net "out", 15 0, L_0x7f8522c67d70;  alias, 1 drivers
v0x7f8522c4a080_0 .net "shift", 4 0, v0x7f8522c4c200_0;  alias, 1 drivers
L_0x7f8522c67d70 .shift/r 16, v0x7f8522c4d170_0, v0x7f8522c4c200_0;
L_0x7f8522c67e50 .concat [ 5 27 0 0], v0x7f8522c4c200_0, L_0x10ecf37a0;
L_0x7f8522c67f30 .arith/sub 32, L_0x7f8522c67e50, L_0x10ecf37e8;
L_0x7f8522c68070 .part/v v0x7f8522c4d170_0, L_0x7f8522c67f30, 1;
S_0x7f8522c4a170 .scope module, "h" "LEFT_SHIFTER_N_BIT" 4 57, 13 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7f8522c4a320 .param/l "m" 0 13 3, +C4<00000000000000000000000000000101>;
P_0x7f8522c4a360 .param/l "size" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x10ecf3830 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4a540_0 .net/2u *"_s2", 31 0, L_0x10ecf3830;  1 drivers
v0x7f8522c4a600_0 .net *"_s4", 31 0, L_0x7f8522c68230;  1 drivers
L_0x10ecf3878 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4a6a0_0 .net *"_s7", 26 0, L_0x10ecf3878;  1 drivers
v0x7f8522c4a730_0 .net *"_s8", 31 0, L_0x7f8522c683d0;  1 drivers
v0x7f8522c4a7c0_0 .net "cout", 0 0, L_0x7f8522c684d0;  1 drivers
v0x7f8522c4a890_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c4aa20_0 .net "out", 15 0, L_0x7f8522c68150;  alias, 1 drivers
v0x7f8522c4aab0_0 .net "shift", 4 0, v0x7f8522c4c200_0;  alias, 1 drivers
L_0x7f8522c68150 .shift/l 16, v0x7f8522c4d170_0, v0x7f8522c4c200_0;
L_0x7f8522c68230 .concat [ 5 27 0 0], v0x7f8522c4c200_0, L_0x10ecf3878;
L_0x7f8522c683d0 .arith/sub 32, L_0x10ecf3830, L_0x7f8522c68230;
L_0x7f8522c684d0 .part/v v0x7f8522c4d170_0, L_0x7f8522c683d0, 1;
S_0x7f8522c4ab70 .scope module, "i" "RIGHT_ROTATER_N_BIT" 4 58, 14 1 0, S_0x7f8522e02bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7f8522c4ada0 .param/l "m" 0 14 3, +C4<00000000000000000000000000000101>;
P_0x7f8522c4ade0 .param/l "size" 0 14 2, +C4<00000000000000000000000000010000>;
v0x7f8522c4af60_0 .net *"_s1", 4 0, L_0x7f8522c685b0;  1 drivers
v0x7f8522c4b010_0 .net *"_s3", 10 0, L_0x7f8522c68650;  1 drivers
v0x7f8522c4b0b0_0 .net "cout", 0 0, L_0x7f8522c68850;  1 drivers
v0x7f8522c4b140_0 .net "in_a", 15 0, v0x7f8522c4d170_0;  alias, 1 drivers
v0x7f8522c4b1d0_0 .net "out", 15 0, L_0x7f8522c686f0;  alias, 1 drivers
o0x10ecc7ae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8522c4b280_0 .net "shift", 4 0, o0x10ecc7ae8;  0 drivers
L_0x7f8522c685b0 .part v0x7f8522c4d170_0, 0, 5;
L_0x7f8522c68650 .part v0x7f8522c4d170_0, 5, 11;
L_0x7f8522c686f0 .concat [ 11 5 0 0], L_0x7f8522c68650, L_0x7f8522c685b0;
L_0x7f8522c68850 .part v0x7f8522c4d170_0, 4, 1;
S_0x7f8522c4bf00 .scope module, "DECODER" "DECODER" 3 90, 15 18 0, S_0x7f8522e000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "raw_instruction"
    .port_info 1 /OUTPUT 2 "condition"
    .port_info 2 /OUTPUT 4 "op_code"
    .port_info 3 /OUTPUT 3 "dest_reg"
    .port_info 4 /OUTPUT 3 "source_reg_one"
    .port_info 5 /OUTPUT 3 "source_reg_two"
    .port_info 6 /OUTPUT 5 "bits_to_shift"
v0x7f8522c4c200_0 .var "bits_to_shift", 4 0;
o0x10ecc7fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8522c4c2b0_0 .net "clk", 0 0, o0x10ecc7fc8;  0 drivers
v0x7f8522c4c350_0 .var "condition", 1 0;
v0x7f8522c4c3f0_0 .var "dest_reg", 2 0;
v0x7f8522c4c4a0_0 .var "op_code", 3 0;
v0x7f8522c4c580_0 .net "raw_instruction", 15 0, L_0x7f8522c68e70;  alias, 1 drivers
v0x7f8522c4c620_0 .var "source_reg_one", 2 0;
v0x7f8522c4c6d0_0 .var "source_reg_two", 2 0;
E_0x7f8522c4c1b0 .event edge, v0x7f8522c4c580_0;
S_0x7f8522c4c830 .scope module, "RAM_i" "RAM" 3 117, 16 1 0, S_0x7f8522e000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 3 "out_data_1_sel"
    .port_info 2 /INPUT 3 "out_data_2_sel"
    .port_info 3 /INPUT 3 "in_data_1_sel"
    .port_info 4 /OUTPUT 16 "out_data_1"
    .port_info 5 /OUTPUT 16 "out_data_2"
    .port_info 6 /INPUT 16 "in_data_1"
    .port_info 7 /INPUT 1 "ce"
    .port_info 8 /INPUT 1 "rr"
    .port_info 9 /INPUT 1 "clk"
P_0x7f8522c4ca00 .param/l "add_length" 0 16 16, +C4<00000000000000000000000000000011>;
P_0x7f8522c4ca40 .param/l "mem_length" 0 16 15, +C4<00000000000000000000000000001000>;
P_0x7f8522c4ca80 .param/l "mem_width" 0 16 14, +C4<00000000000000000000000000010000>;
v0x7f8522c4cda0_0 .net "ce", 0 0, v0x7f8522c50270_0;  1 drivers
v0x7f8522c4ce50_0 .net "clk", 0 0, L_0x7f8522c51dd0;  alias, 1 drivers
v0x7f8522c4cef0_0 .net "in_data_1", 15 0, v0x7f8522c4b370_0;  alias, 1 drivers
v0x7f8522c4cf80_0 .net "in_data_1_sel", 2 0, v0x7f8522c4c3f0_0;  alias, 1 drivers
v0x7f8522c4d010_0 .net "load", 0 0, v0x7f8522c4fe80_0;  1 drivers
v0x7f8522c4d0e0 .array "mem", 7 0, 15 0;
v0x7f8522c4d170_0 .var "out_data_1", 15 0;
v0x7f8522c4d200_0 .net "out_data_1_sel", 2 0, v0x7f8522c4c620_0;  alias, 1 drivers
v0x7f8522c4d2a0_0 .var "out_data_2", 15 0;
v0x7f8522c4d3b0_0 .net "out_data_2_sel", 2 0, v0x7f8522c4c6d0_0;  alias, 1 drivers
v0x7f8522c4d470_0 .net "rr", 0 0, L_0x7f8522c513a0;  alias, 1 drivers
E_0x7f8522c4cd60 .event posedge, v0x7f8522c4ce50_0;
S_0x7f8522c4d5b0 .scope module, "ROM_i" "ROM" 3 88, 17 3 0, S_0x7f8522e000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "address"
    .port_info 1 /OUTPUT 16 "data"
    .port_info 2 /INPUT 1 "ce"
P_0x7f8522c4d710 .param/l "add_length" 0 17 11, +C4<00000000000000000000000000000101>;
P_0x7f8522c4d750 .param/l "mem_length" 0 17 10, +C4<00000000000000000000000000100000>;
P_0x7f8522c4d790 .param/l "mem_width" 0 17 9, +C4<00000000000000000000000000010000>;
L_0x7f8522c68e70 .functor BUFT 16, L_0x7f8522c528d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8522c4d9e0_0 .net *"_s0", 15 0, L_0x7f8522c528d0;  1 drivers
v0x7f8522c4daa0_0 .net *"_s2", 6 0, L_0x7f8522c52970;  1 drivers
L_0x10ecf35a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4db40_0 .net *"_s5", 1 0, L_0x10ecf35a8;  1 drivers
v0x7f8522c4dbd0_0 .net "address", 4 0, v0x7f8522c501c0_0;  1 drivers
L_0x10ecf35f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8522c4dc60_0 .net "ce", 0 0, L_0x10ecf35f0;  1 drivers
v0x7f8522c4dd30_0 .net "data", 15 0, L_0x7f8522c68e70;  alias, 1 drivers
v0x7f8522c4ddc0 .array "mem", 31 0, 15 0;
L_0x7f8522c528d0 .array/port v0x7f8522c4ddc0, L_0x7f8522c52970;
L_0x7f8522c52970 .concat [ 5 2 0 0], v0x7f8522c501c0_0, L_0x10ecf35a8;
    .scope S_0x7f8522c4bf00;
T_0 ;
    %wait E_0x7f8522c4c1b0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7f8522c4c350_0, 0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v0x7f8522c4c4a0_0, 0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 3, 7, 4;
    %assign/vec4 v0x7f8522c4c3f0_0, 0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 3, 4, 4;
    %assign/vec4 v0x7f8522c4c620_0, 0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7f8522c4c6d0_0, 0;
    %load/vec4 v0x7f8522c4c580_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %assign/vec4 v0x7f8522c4c200_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8522e02bf0;
T_1 ;
    %wait E_0x7f8522e02a90;
    %load/vec4 v0x7f8522c4baf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8522c4b600, 4;
    %store/vec4 v0x7f8522c4b370_0, 0, 16;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8522e02bf0;
T_2 ;
    %wait E_0x7f8522e02a90;
    %load/vec4 v0x7f8522c4baf0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
    %load/vec4 v0x7f8522c4bc20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f8522c4bb80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8522c4baf0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8522c4baf0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
    %load/vec4 v0x7f8522c4bc20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7f8522c4bb80_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f8522c4baf0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
    %load/vec4 v0x7f8522c4bc20_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7f8522c4bb80_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f8522c4baf0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f8522c4baf0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f8522c4baf0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7f8522c4b8c0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7f8522c4b830_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8522c4c830;
T_3 ;
    %wait E_0x7f8522c4cd60;
    %load/vec4 v0x7f8522c4cda0_0;
    %load/vec4 v0x7f8522c4d470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8522c4cef0_0;
    %load/vec4 v0x7f8522c4cf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f8522c4d0e0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8522c4c830;
T_4 ;
    %wait E_0x7f8522c4cd60;
    %load/vec4 v0x7f8522c4cda0_0;
    %load/vec4 v0x7f8522c4d470_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7f8522c4d200_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8522c4d0e0, 4;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7f8522c4d170_0, 0, 16;
    %load/vec4 v0x7f8522c4cda0_0;
    %load/vec4 v0x7f8522c4d470_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x7f8522c4d3b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8522c4d0e0, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7f8522c4d2a0_0, 0, 16;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8522e000a0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8522c50270_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f8522e000a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8522c4fe80_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f8522e000a0;
T_7 ;
    %wait E_0x7f8522e009a0;
    %load/vec4 v0x7f8522c4ffc0_0;
    %assign/vec4 v0x7f8522c4fbe0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8522e000a0;
T_8 ;
    %wait E_0x7f8522e01c70;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8522c501c0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8522c4fbe0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8522c4fe80_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8522e000a0;
T_9 ;
    %wait E_0x7f8522e01fb0;
    %load/vec4 v0x7f8522c501c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f8522c501c0_0, 0, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8522e000a0;
T_10 ;
    %vpi_call 3 132 "$monitor", $time, "current_state=%d", v0x7f8522c4fbe0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8522e01780;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8522c50ba0_0, 0, 1;
T_11.0 ;
    %delay 2, 0;
    %load/vec4 v0x7f8522c50ba0_0;
    %inv;
    %store/vec4 v0x7f8522c50ba0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x7f8522e01780;
T_12 ;
    %vpi_call 2 20 "$readmemh", "RAM.txt", v0x7f8522c4d0e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8522c50d00_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7f8522c50d00_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 22 "$display", "data in position %d is %b", v0x7f8522c50d00_0, &A<v0x7f8522c4d0e0, v0x7f8522c50d00_0 > {0 0 0};
    %load/vec4 v0x7f8522c50d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8522c50d00_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x7f8522e01780;
T_13 ;
    %vpi_call 2 27 "$readmemb", "ROM_INITIAL.txt", v0x7f8522c4ddc0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8522c50d00_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7f8522c50d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 29 "$display", "data in position %d is %b", v0x7f8522c50d00_0, &A<v0x7f8522c4ddc0, v0x7f8522c50d00_0 > {0 0 0};
    %load/vec4 v0x7f8522c50d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8522c50d00_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7f8522e01780;
T_14 ;
    %wait E_0x7f8522e005d0;
    %load/vec4 v0x7f8522c50050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.0 ;
    %pushi/vec4 4277316, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.1 ;
    %pushi/vec4 5461314, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 5068108, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 20306, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.4 ;
    %pushi/vec4 4279876, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 5787474, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 5458002, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 5457996, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 5394258, 0, 25;
    %store/vec4 v0x7f8522c50a30_0, 0, 25;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f8522e01780;
T_15 ;
    %wait E_0x7f8522e005d0;
    %load/vec4 v0x7f8522c50050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.0 ;
    %pushi/vec4 43, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.1 ;
    %pushi/vec4 45, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 42, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 124, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 38, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 94, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 15934, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 15420, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 4074814, 0, 25;
    %store/vec4 v0x7f8522c50af0_0, 0, 25;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f8522e01780;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8522c50e80_0, 0, 1;
    %vpi_func 2 65 "$fopen" 32, "CPU.txt", "w" {0 0 0};
    %store/vec4 v0x7f8522c50c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8522c50df0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8522c50df0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8522c50e80_0, 0, 1;
    %delay 2, 0;
    %end;
    .thread T_16;
    .scope S_0x7f8522e01780;
T_17 ;
    %vpi_call 2 77 "$monitor", $time, "      || FETCH ? %b: raw_inst=%b, pc=%d, || DECODE ? %b: OP=%s R%h R%h R%h (%d %s %d) || EXECUTE ? %b:  ANS = %d", v0x7f8522c4fdf0_0, v0x7f8522c506b0_0, v0x7f8522c501c0_0, v0x7f8522c4fc70_0, v0x7f8522c50a30_0, v0x7f8522c4fd20_0, v0x7f8522c507d0_0, v0x7f8522c508a0_0, v0x7f8522c503f0_0, v0x7f8522c50af0_0, v0x7f8522c50480_0, v0x7f8522c4f8d0_0, v0x7f8522c50320_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7f8522e01780;
T_18 ;
    %wait E_0x7f8522e01d70;
    %vpi_call 2 97 "$fclose", v0x7f8522c50c70_0 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_TB.v";
    "./CPU.v";
    "./ALU/ALU.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/ADDER_N_BIT//ADDER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/FULL_ADDER//FULL_ADDER.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/SUBTRACTOR_N_BIT//SUBTRACTOR_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/MULTIPLIER_N_BIT//MULTIPLIER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/OR_BITWISE_N_BIT//OR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/AND_BITWISE_N_BIT//AND_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/XOR_BITWISE_N_BIT//XOR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_SHIFTER_N_BIT//RIGHT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/LEFT_SHIFTER_N_BIT//LEFT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_ROTATER_N_BIT//RIGHT_ROTATER_N_BIT.v";
    "./DECODER.v";
    "./RAM/RAM.v";
    "./ROM/ROM.v";
