{:input (genetic.crossover/dumb-crossover 737792861 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire7_:missing , \\wire8_:missing , wire10_51, \\wire11_:missing , wire12_27, wire14_36, wire15_37, wire16_43, wire17_27);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input wire10_51;\n  wire wire10_51;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  output wire12_27;\n  wire wire12_27;\n  output wire14_36;\n  wire wire14_36;\n  output wire15_37;\n  wire wire15_37;\n  output wire16_43;\n  wire wire16_43;\n  output wire17_27;\n  wire wire17_27;\n  wire wire21;\n  wire wire22;\n  wire wire23_27;\n  wire wire23_47;\n  wire wire24_27;\n  wire wire24_50;\n  wire \\wire24_:missing ;\n  wire wire25_27;\n  wire wire25_34;\n  wire \\wire25_:missing ;\n  wire wire26_38;\n  wire wire27_40;\n  wire wire28_27;\n  wire wire28_44;\n  wire \\wire29_:missing ;\n  wire \\wire31_:missing ;\n  wire \\wire39_54_33_34_45_53_:missing_52_42 ;\n  wire \\wire41_:missing ;\n  wire wire53;\n  wire wire53_31;\n  wire wire53_32;\n  wire wire53_35;\n  wire wire53_37;\n  wire wire53_40;\n  wire wire53_41;\n  wire wire53_44;\n  wire wire53_46;\n  wire wire53_49;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_3 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_54 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire23_47 = 4'h8 >> { wire23_27, wire23_27 };\n  assign \\wire24_:missing  = 4'h8 >> { wire24_27, wire24_50 };\n  assign \\wire25_:missing  = 4'h8 >> { wire25_34, wire25_27 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire26_38 };\n  assign wire12_27 = 4'h8 >> { \\wire:missing_edge , wire27_40 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_27, wire28_44 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire21 = 1'h1;\n  assign wire22 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_54  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign wire53_32 = wire53;\n  assign \\wire:missing_52  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign \\wire:missing_edge  = wire10_51;\n  assign wire24_50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire53_49;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_47;\n  assign \\wire:missing_edge  = wire53_46;\n  assign \\wire:missing_45  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign wire28_44 = wire53_44;\n  assign wire16_43 = \\wire:missing_edge ;\n  assign \\wire:missing_42  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign \\wire41_:missing  = wire53_41;\n  assign wire27_40 = wire53_40;\n  assign \\wire:missing_edge  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign wire26_38 = \\wire:missing_edge ;\n  assign wire15_37 = wire53_37;\n  assign wire14_36 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire53_35;\n  assign wire25_34 = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign \\wire:missing_edge  = \\wire39_54_33_34_45_53_:missing_52_42 ;\n  assign \\wire:missing_edge  = wire53_32;\n  assign \\wire31_:missing  = wire53_31;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire29_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_3  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/321B3488.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire7_:missing , \\wire8_:missing , wire10_51, \\wire11_:missing , wire12_27, wire14_36, wire15_37, wire16_43, wire17_27);\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:7.9-7.18\" *)\n  input wire10_51;\n  wire wire10_51;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:9.9-9.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:11.10-11.19\" *)\n  output wire12_27;\n  wire wire12_27;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:13.10-13.19\" *)\n  output wire14_36;\n  wire wire14_36;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:15.10-15.19\" *)\n  output wire15_37;\n  wire wire15_37;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:17.10-17.19\" *)\n  output wire16_43;\n  wire wire16_43;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:19.10-19.19\" *)\n  output wire17_27;\n  wire wire17_27;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:21.8-21.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:22.8-22.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:24.8-24.17\" *)\n  wire wire23_47;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:26.8-26.17\" *)\n  wire wire24_50;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:29.8-29.17\" *)\n  wire wire25_34;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:31.8-31.17\" *)\n  wire wire26_38;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:32.8-32.17\" *)\n  wire wire27_40;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:35.8-35.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:37.8-37.45\" *)\n  wire \\wire39_54_33_34_45_53_:missing_52_42 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:39.8-39.14\" *)\n  wire wire53;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:41.8-41.17\" *)\n  wire wire53_32;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:42.8-42.17\" *)\n  wire wire53_35;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:43.8-43.17\" *)\n  wire wire53_37;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:44.8-44.17\" *)\n  wire wire53_40;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:47.8-47.17\" *)\n  wire wire53_46;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:48.8-48.17\" *)\n  wire wire53_49;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:49.9-49.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:51.9-51.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:53.8-53.23\" *)\n  wire \\wire:missing_3 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:54.8-54.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:55.8-55.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:56.8-56.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:57.8-57.24\" *)\n  wire \\wire:missing_54 ;\n  (* src = \"/tmp/fuzzmount731121EF/321B3488.v:58.9-58.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_51 = 1'h1;\n  assign wire12_27 = 1'hx;\n  assign wire14_36 = 1'h1;\n  assign wire15_37 = 1'hx;\n  assign wire16_43 = 1'h1;\n  assign wire17_27 = 1'hx;\n  assign wire21 = 1'h1;\n  assign wire22 = 1'h0;\n  assign wire23_47 = 1'h1;\n  assign wire24_50 = 1'h1;\n  assign wire25_34 = 1'h1;\n  assign wire26_38 = 1'h1;\n  assign wire27_40 = 1'hx;\n  assign \\wire29_:missing  = 1'h1;\n  assign \\wire39_54_33_34_45_53_:missing_52_42  = 1'h1;\n  assign wire53 = 1'h1;\n  assign wire53_32 = 1'h1;\n  assign wire53_35 = 1'h1;\n  assign wire53_37 = 1'hx;\n  assign wire53_40 = 1'hx;\n  assign wire53_46 = 1'h1;\n  assign wire53_49 = 1'h1;\n  assign \\wire:missing_3  = 1'h1;\n  assign \\wire:missing_42  = 1'h1;\n  assign \\wire:missing_45  = 1'h1;\n  assign \\wire:missing_52  = 1'h1;\n  assign \\wire:missing_54  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:41:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc/src/top.v'.\nSBY 14:41:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] Copy '/tmp/fuzzmount731121EF/321B3488.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc/src/321B3488.v'.\nSBY 14:41:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] Copy '/tmp/fuzzmount731121EF/321B3488.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc/src/321B3488.post.v'.\nSBY 14:41:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: abc pdr\nSBY 14:41:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/321B3488.v:65$63_Y [0] between cell $shr$/tmp/fuzzmount731121EF/321B3488.v:65$63.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/321B3488.v:60$58_Y [0] between cell $shr$/tmp/fuzzmount731121EF/321B3488.v:60$58.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire presynth.\\wire17_27 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire presynth.\\wire15_37 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire presynth.\\wire27_40 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:41:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:41:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] base: finished (returncode=0)\nSBY 14:41:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire presynth.\\wire17_27 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire presynth.\\wire15_37 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire presynth.\\wire27_40 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 14:41:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] aig: finished (returncode=0)\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: Warning: The network has no constraints.\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: finished (returncode=0)\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] engine_0: Status returned by engine: FAIL\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc'.\nSBY 14:41:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpeqdhcejc] DONE (FAIL, rc=2)\n", :err ""}}}