{"Source Block": ["oh/elink/hdl/erx_protocol.v@51:68@HdlStmProcess", "   \n   assign dstaddr_mux[31:0] =  rx_burst ? dstaddr_next[31:0] :\n\t\t\t                  rx_packet[39:8];\n      \n   //Pipeline stage\n   always @ (posedge clk)\n     begin\n\terx_access          <= rx_access;      \n\terx_packet[PW-1:0]  <= {rx_packet[PW-1:40],\n\t\t\t\t dstaddr_mux[31:0],\n\t\t\t\t rx_packet[7:0]\n\t\t\t      };\n     end\n  \nendmodule // erx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[58, "\terx_access          <= rx_access;      \n"], [60, "\t\t\t\t dstaddr_mux[31:0],\n"], [61, "\t\t\t\t rx_packet[7:0]\n"]], "Add": [[58, "\terx_rdwr_access     <= rx_access & ~read_response;      \n"], [58, "\terx_rr_access       <= rx_access & read_response;\n"], [61, "\t\t\t\tdstaddr_mux[31:0],\n"], [61, "\t\t\t\trx_packet[7:0]\n"]]}}