var stm32l4xx__hal__qspi_8h_structQSPI__CommandTypeDef =
[
    [ "Address", "stm32l4xx__hal__qspi_8h.html#a2b6f1cde54a239b0aeb9da2e35787644", null ],
    [ "AddressMode", "stm32l4xx__hal__qspi_8h.html#af4aaf02df647ba2a71809f4e9bd6584c", null ],
    [ "AddressSize", "stm32l4xx__hal__qspi_8h.html#a3c37e0b22556b41526d933cfe84f9648", null ],
    [ "AlternateByteMode", "stm32l4xx__hal__qspi_8h.html#a556990c36122d9a4f350598fc53349ac", null ],
    [ "AlternateBytes", "stm32l4xx__hal__qspi_8h.html#a5b9b15b8e08fda08a9f833e9ef80fb3c", null ],
    [ "AlternateBytesSize", "stm32l4xx__hal__qspi_8h.html#ac781eb599f81824d890475c556176332", null ],
    [ "DataMode", "stm32l4xx__hal__qspi_8h.html#a66d34fe75e35e4715ce5ffa77f971190", null ],
    [ "DdrHoldHalfCycle", "stm32l4xx__hal__qspi_8h.html#ad4aa50f488114d230b64e5dadd0b8f46", null ],
    [ "DdrMode", "stm32l4xx__hal__qspi_8h.html#a7b45495ff943c723e4b0f7b7743036e4", null ],
    [ "DummyCycles", "stm32l4xx__hal__qspi_8h.html#a0165aa98159b8e34da814dfe99bf0db5", null ],
    [ "Instruction", "stm32l4xx__hal__qspi_8h.html#a87357a715bdbbf332174aa961b5e3dd7", null ],
    [ "InstructionMode", "stm32l4xx__hal__qspi_8h.html#a4288d598b010056498d72bb8281cf642", null ],
    [ "NbData", "stm32l4xx__hal__qspi_8h.html#ac88c55029db5df0db2e4e70fe4f50184", null ],
    [ "SIOOMode", "stm32l4xx__hal__qspi_8h.html#a5fc19aff6cc9d2c86c2b9767f9d00654", null ]
];