// Seed: 1713193866
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output wire id_2,
    input wand id_3,
    output tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7
);
  assign id_2 = id_6 - 1 || 1 || 1;
  id_9 :
  assert property (@(posedge (1) | 1) 1)
  else;
  always @(id_5);
  assign id_0 = 1;
  wire id_10;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output wand id_2,
    output supply1 id_3,
    input wand id_4
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_1,
      id_1,
      id_4
  );
  wire id_6;
  wire id_7;
  assign id_6 = 1;
endmodule
