# VerilogMakefile
VerilogMakefile
Creates a verilog and system verilog template that compiles automaticaly.
![alt text](https://github.com/nurpy/VerilogMakefile/blob/main/Screenshot_20240402_114859.png)
