# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../P7-3.srcs/sources_1/new/PA4.v"
verilog xil_defaultlib  "../../../P7-3.srcs/sources_1/new/adder32.v"
verilog xil_defaultlib  "../../../P7-3.srcs/sources_1/new/sub_adder32.v"
verilog xil_defaultlib  "../../../P7-3.srcs/sim_1/new/test_sub_adder32.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
