set ALTERA C:/Altera 
set SRC C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/EPT_5M57_AP_U2_Top.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/active_control_register.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/active_serial_library.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/eptWireOR.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/active_trigger.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/active_transfer.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/active_block.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/ft_245_state_machine.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/endpoint_registers.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/mem_array.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/read_control_logic.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/write_control_logic.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/sync_fifo.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/uart_receiver.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/uart_top.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/src/uart_transmitter.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/host_ft245_model.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/host_ft245_model_read.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/host_ft245_model_write.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/mem_array.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/read_control_logic.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/write_control_logic.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/sync_fifo.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/serial_uart_comms_model.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/uart_iface.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/uart_receiver.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/uart_transmitter_model.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/test/write_control_logic.v}
vlog +define+SIM -reportprogress 300 -work work {C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Serial_Transfer/EPT_5M57_AP_U2_Serial_Transfer/Testbench/tb_ept_epm570_top.v}
vsim +maxdelays work.tb_ept_epm570_top
do wave_ept_epm570_top.do
run -all
