// Copyright 2020-2021 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <modules/pm.h>
#include <driver/hal/hal_gpio_types.h>
#include <driver/gpio.h>
#include "ram_regions.h"
#ifdef __cplusplus
extern "C" {
#endif

#define PM_POWER_CTRL_CMD          			 (0x1)
#define PM_CLK_CTRL_CMD            			 (0x2)
#define PM_SLEEP_CTRL_CMD          			 (0x3)
#define PM_CPU_FREQ_CTRL_CMD       			 (0x4)
#define PM_CPU1_BOOT_READY_CMD     			 (0x5)
#define PM_CTRL_EXTERNAL_LDO_CMD   			 (0x6)
#define PM_CTRL_PSRAM_POWER_CMD    			 (0x7)
#define PM_CP1_PSRAM_MALLOC_STATE_CMD        (0x8)
#define PM_CP1_DUMP_PSRAM_MALLOC_INFO_CMD    (0x9)
#define PM_CP1_RECOVERY_CMD                  (0xa)

#define PM_ENTER_DEEP_SLEEP_CMD              (0xb)
#define PM_GET_PM_DATA_CMD                   (0xc)
#define PM_CTRL_AP_STATE_CMD                 (0xd)
#define PM_RTC_DEEPSLEEP_CMD                 (0xe)//Using RTC wakeup source when deepsleep
#define PM_WAKEUP_CONFIG_CMD                 (0xf)

#define PM_SLEEP_WAKEUP_NOTIFY_CMD           (0x10)
#define PM_OPENVELA_READY_CMD                (0x11)
#define PM_OPENVELA_READY_PROTO_V1           (0x1)
#define PM_PSRAM_PROTO_V1                    (0x1)

#define PM_AON_RTC_DEFAULT_TICK_COUNT        (32)//only for cp1 using aon rtc

#define PWR_MNG_PM_RESERVED_SIZE              (0x80U)
#define PWR_MNG_FLASH_SHARED_OFFSET           (0x80U)
#define PWR_MNG_FLASH_SHARED_SIZE             (0x80U)
#define PWR_MNG_FLASH_SHARED_ADDR             (CONFIG_PWR_MNG_ADDR + PWR_MNG_FLASH_SHARED_OFFSET)

/*
 * PWR_MNG is shared with flash direct-access synchronization:
 *   [0x00, 0x80) is reserved for PM fields.
 *   [0x80, 0x100) is reserved for flash shared lock state.
 *
 * Keep all PM fields defined through this macro. The 0U * sizeof(char[])
 * term does not change the generated address, but it forces a compile-time
 * error if a new PM field crosses into the flash shared lock half.
 */
#define PWR_MNG_PM_FIELD(type, offset) \
	(*(volatile type *)(CONFIG_PWR_MNG_ADDR + (offset) + \
		0U * sizeof(char[(((offset) + sizeof(type)) <= PWR_MNG_PM_RESERVED_SIZE) ? 1 : -1])))

#if ((PWR_MNG_FLASH_SHARED_OFFSET + PWR_MNG_FLASH_SHARED_SIZE) > CONFIG_PWR_MNG_SIZE)
#error "PWR_MNG flash shared area exceeds PWR_MNG region"
#endif

#define FIXED_ADDR_PSRAM_USDE_COUNT          PWR_MNG_PM_FIELD(uint32_t, 0)
#define FIXED_ADDR_PSRAM_POWER_DOWN          PWR_MNG_PM_FIELD(uint32_t, 4)
#define FIXED_ADDR_WAKEUP_CP_COUNT           PWR_MNG_PM_FIELD(uint32_t, 8)
#define FIXED_ADDR_WAKEUP_AP0_COUNT          PWR_MNG_PM_FIELD(uint32_t, 12)
#define FIXED_ADDR_WAKEUP_AP1_COUNT          PWR_MNG_PM_FIELD(uint32_t, 16)
#define FIXED_ADDR_WAKEUP_AP1_DEBUG          PWR_MNG_PM_FIELD(uint32_t, 20)

#define FIXED_ADDR_CP_RESET_REASON           PWR_MNG_PM_FIELD(uint32_t, 24)
#define FIXED_ADDR_AP_RESET_REASON           PWR_MNG_PM_FIELD(uint32_t, 28)

#define FIXED_ADDR_EXCEPTION_MAGIC_BEGIN     PWR_MNG_PM_FIELD(uint32_t, 32)
#define FIXED_ADDR_CP_EXCEPTION_STATUS       PWR_MNG_PM_FIELD(uint32_t, 36)
#define FIXED_ADDR_AP_EXCEPTION_STATUS       PWR_MNG_PM_FIELD(uint32_t, 40)
#define FIXED_ADDR_EXCEPTION_TURN            PWR_MNG_PM_FIELD(uint32_t, 44)
#define FIXED_ADDR_EXCEPTION_DUMPER          PWR_MNG_PM_FIELD(uint32_t, 48)
#define FIXED_ADDR_EXCEPTION_MAGIC_END       PWR_MNG_PM_FIELD(uint32_t, 52)

#define FIXED_ADDR_DEEP_WAKEUP_GPIO_ID       PWR_MNG_PM_FIELD(uint32_t, 56)

#define FIXED_ADDR_PM_AP_SLEEP_VOTE          PWR_MNG_PM_FIELD(uint64_t, 60)
#define FIXED_ADDR_PM_AP_CLK_VOTE_STATE      PWR_MNG_PM_FIELD(uint64_t, 68)

#define FIXED_ADDR_PM_MODULE_LV_SLEEP_STATE  PWR_MNG_PM_FIELD(uint64_t, 76)

/*Attention: Max PM share memory size is 256 bytes*/

#define PM_PSRAM_POWER_DOWN_MAGIC            (0x123)

typedef enum
{
	PM_BOOT_CP1_MODULE_NAME_FFT          = 0,
	PM_BOOT_CP1_MODULE_NAME_AUDP_SBC        ,// 1
	PM_BOOT_CP1_MODULE_NAME_AUDP_AUDIO      ,// 2
	PM_BOOT_CP1_MODULE_NAME_AUDP_I2S        ,// 3
	PM_BOOT_CP1_MODULE_NAME_VIDP_JPEG_EN    ,// 4
	PM_BOOT_CP1_MODULE_NAME_VIDP_JPEG_DE    ,// 5
	PM_BOOT_CP1_MODULE_NAME_VIDP_DMA2D      ,// 6
	PM_BOOT_CP1_MODULE_NAME_VIDP_LCD        ,// 7
	PM_BOOT_CP1_MODULE_NAME_MULTIMEDIA      ,// 8
	PM_BOOT_CP1_MODULE_NAME_APP             ,// 9
	PM_BOOT_CP1_MODULE_NAME_VIDP_ROTATE     ,// 10
	PM_BOOT_CP1_MODULE_NAME_VIDP_SCALE      ,// 11
	PM_BOOT_CP1_MODULE_NAME_GET_MEDIA_MSG   ,// 12
	PM_BOOT_CP1_MODULE_NAME_LVGL            ,// 13
	PM_BOOT_CP1_MODULE_NAME_MAX             ,// attention: MAX value can not exceed 31.
}pm_boot_cp1_module_name_e;

typedef enum
{
	PM_BOOT_CP2_MODULE_NAME_FFT          = 0,
	PM_BOOT_CP2_MODULE_NAME_AUDP_SBC        ,// 1
	PM_BOOT_CP2_MODULE_NAME_AUDP_AUDIO      ,// 2
	PM_BOOT_CP2_MODULE_NAME_AUDP_I2S        ,// 3
	PM_BOOT_CP2_MODULE_NAME_VIDP_JPEG_EN    ,// 4
	PM_BOOT_CP2_MODULE_NAME_VIDP_JPEG_DE    ,// 5
	PM_BOOT_CP2_MODULE_NAME_VIDP_DMA2D      ,// 6
	PM_BOOT_CP2_MODULE_NAME_VIDP_LCD        ,// 7
	PM_BOOT_CP2_MODULE_NAME_APP             ,// 8
	PM_BOOT_CP2_MODULE_NAME_MAX             ,// attention: MAX value can not exceed 31.
}pm_boot_cp2_module_name_e;

typedef enum
{
	PM_POWER_PSRAM_MODULE_NAME_FFT       = 0,
	PM_POWER_PSRAM_MODULE_NAME_AUDP_SBC     ,// 1
	PM_POWER_PSRAM_MODULE_NAME_AUDP_AUDIO   ,// 2
	PM_POWER_PSRAM_MODULE_NAME_AUDP_I2S     ,// 3
	PM_POWER_PSRAM_MODULE_NAME_VIDP_JPEG_EN ,// 4
	PM_POWER_PSRAM_MODULE_NAME_VIDP_H264_EN ,// 5
	PM_POWER_PSRAM_MODULE_NAME_VIDP_JPEG_DE ,// 6
	PM_POWER_PSRAM_MODULE_NAME_VIDP_DMA2D   ,// 7
	PM_POWER_PSRAM_MODULE_NAME_VIDP_LCD     ,// 8
	PM_POWER_PSRAM_MODULE_NAME_APP          ,// 9
	PM_POWER_PSRAM_MODULE_NAME_AS_MEM       ,// 10
	PM_POWER_PSRAM_MODULE_NAME_CPU1         ,// 11
	PM_POWER_PSRAM_MODULE_NAME_MEDIA        ,// 12
	PM_POWER_PSRAM_MODULE_NAME_LVGL_CODE_RUN,// 13
	PM_POWER_PSRAM_MODULE_NAME_AS_SECTIONS  ,// 14 //for code and bss section
	PM_POWER_PSRAM_MODULE_NAME_FORCE_ON     ,// 15 //for force on psram
	PM_POWER_PSRAM_MODULE_NAME_BOOT         ,// 16 //CP boot lifetime owner
	PM_POWER_PSRAM_MODULE_NAME_MAX          ,// attention: MAX value can not exceed 31.
}pm_power_psram_module_name_e;

#define PM_POWER_PSRAM_MODULE_NAME_OPENVELA \
	PM_POWER_PSRAM_MODULE_NAME_CPU1

typedef enum
{
	PM_VDDDIG_MODULE_PSRAM       = 0,
	PM_VDDDIG_MODULE_CPU_FREQ       ,// 1
	PM_VDDDIG_MODULE_MAX            ,// attention: MAX value can not exceed 31.
}pm_vdddig_module_e;

typedef enum
{
	PM_VDDDIG_HIGH_STATE_ON = 0,
    PM_VDDDIG_HIGH_STATE_OFF,
	PM_VDDDIG_HIGH_STATE_NONE
}pm_vdddig_high_state_e;
typedef struct {
	uint32_t cpu_freq:		6;	    //PM_CPU_FRQ_60M
	uint32_t vdddig:		0xB;	//vdddig
}cpu_freq_vdddig_t;
typedef enum
{
	PM_MAILBOX_COMMUNICATION_INIT      = 0,
	PM_MAILBOX_COMMUNICATION_FINISH    = 1,
}pm_mailbox_communication_state_e;

typedef enum
{
	PM_CP1_MODULE_RECOVERY_STATE_INIT      = 0,
	PM_CP1_MODULE_RECOVERY_STATE_FINISH    = 1,
}pm_cp1_module_recovery_state_e;
typedef enum
{
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_FFT       = 0,
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_AUDP_SBC     ,// 1
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_AUDP_AUDIO   ,// 2
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_AUDP_I2S     ,// 3
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_VIDP_JPEG_EN ,// 4
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_VIDP_H264_EN ,// 5
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_VIDP_JPEG_DE ,// 6
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_VIDP_DMA2D   ,// 7
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_VIDP_LCD     ,// 8
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_APP          ,// 9
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_AS_MEM       ,// 10
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_CPU1         ,// 11
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_MEDIA        ,// 12
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_LVGL_CODE_RUN,// 13
	PM_CP1_PREPARE_CLOSE_MODULE_NAME_MAX          ,// attention: MAX value can not exceed 31.
}pm_cp1_prepare_close_module_name_e;
typedef enum
{
	PM_CP_DATE_TYPE_TIME_INTERVAL_FROM_STARTUP      = 0,
	PM_CP_DATE_TYPE_DEEP_SLEEP_WAKEUP_SOURCE,
	PM_CP_DATE_TYPE_EXIT_LOW_VOL_WAKEUP_SOURCE,
	PM_CP_DATE_TYPE_CURRENT_FREQUENCY,
	PM_CP_DATE_TYPE_CLOCK_DIVIDER,
	PM_CP_DATE_TYPE_CPU_SPEED,
	PM_CP_DATE_TYPE_VOLTAGE,
	PM_CP_DATE_TYPE_CPU_POWER_RESET,
	PM_CP_DATE_TYPE_PSRAM_OWNERS,
	PM_CP_DATE_TYPE_MAX,                            // attention: MAX value can not exceed 31.
}pm_ap_get_cp_data_type_e;

typedef struct {
	uint32_t cpu1_vote;
	uint32_t max_vote;
	uint32_t clk_div_reg0;
	uint32_t cpu_speed[3];
	uint32_t vddd;
	uint32_t vdddig;
	uint32_t cpu1_power;
	uint32_t cpu2_power;
	uint32_t cpu1_ctrl;
	uint32_t cpu2_ctrl;
	uint32_t cpu_run_status;
	uint32_t psram_owners;
	uint32_t boot_stage;
} pm_openvela_diag_t;
/**
 * @brief get mailbox busy state
 *
 * get mailbox busy state
 *
 * @attention
 * - This API is used to get mailbox busy state
 *
 * @param
 * - void
 * @return
 * - 1: busy
 * - 0: idle
 */
uint8_t bk_pm_cp_mb_busy(void);
/**
 * @brief get psram ctrl state
 *
 * cp0 wakeup ap from wfi
 *
 * @attention
 * - This API is used to get psram ctrl state
 *
 * @param
 * - void
 * @return
 * psram ctrl state
 *
 */
uint32_t bk_pm_get_psram_ctrl_state();
/**
 * @brief cp0 wakeup ap from wfi
 *
 * cp0 wakeup ap from wfi
 *
 * @attention
 * - This API is used to cp0 wakeup ap from wfi
 *
 * @param
 * - core_id: core id
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 */
bk_err_t bk_pm_cp_wakeup_ap_from_wfi(uint8_t core_id);
/**
 * @brief cp0 response cp1 info
 *
 * cp0 response cp1 info
 *
 * @attention
 * - This API is used to cp0 response cp1 info
 *
 * @param
 * - cmd: command
 * - param1
 * - param2
 * - param3
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp0_response_cp1(uint32_t cmd, uint32_t param1,uint32_t param2,uint32_t param3);
/**
 * @brief control recovery cp1 module resource state
 *
 * control recovery cp1 module resource state
 *
 * @attention
 * - This API is used to control recovery cp1 module resource state
 *
 * @param
 * - module: it will close module in cp1
 * - state:PM_CP1_MODULE_RECOVERY_STATE_INIT/PM_CP1_MODULE_RECOVERY_STATE_FINISH
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_recovery_module_state_ctrl(pm_cp1_prepare_close_module_name_e module,pm_cp1_module_recovery_state_e state);
/**
 * @brief pm vote vdddig ctrl
 *
 * pm vote vdddig ctrl
 *
 * @attention
 * - This API is used to used to pm vote vdddig ctrl
 *
 * @param
 * -module:vdddig module name;state:vdddig hight;
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_module_vote_vdddig_ctrl(pm_vdddig_module_e module,pm_vdddig_high_state_e state);
uint32_t bk_pm_vdddig_required_get(pm_cpu_freq_e cpu_freq);
bk_err_t bk_pm_openvela_diag_get(pm_openvela_diag_t *diag);
bk_err_t bk_pm_openvela_diag_dump(void);
void bk_pm_openvela_mailbox_diag_dump(void);
bk_err_t bk_pm_openvela_ready_handle(uint32_t ready, int32_t error);
/**
 * @brief boot cpu1 ok response
 *
 * boot cpu1 ok response
 *
 * @attention
 * - This API is used to boot cpu1 ok response
 *
 * @param
 * - void
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_boot_ok_response_set();
/**
 * @brief get the cp1 revovery all finish
 *
 * get the cp1 revovery all finish
 *
 * @attention
 * - This API is used to get the cp1 revovery all finish
 *
 * @param
 * - void
 * @return
 * - all module recovery finish
 *
 *
 */
bool bk_pm_cp1_recovery_all_state_get();
/**
 * @brief cp1 prepare close module response message
 *
 * cp1 prepare close module response message
 *
 * @attention
 * - This API is used to cp1 prepare close module response message
 *
 * @param
 * - cmd: reponse command
 * - module_name: module name
 * - state: init or finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_recovery_response(uint32_t cmd, pm_cp1_prepare_close_module_name_e module_name,pm_cp1_module_recovery_state_e state);
/**
 * @brief get the work state of cpu1
 *
 * get the work state of cpu1
 *
 * @attention
 * - This API is used to get the work state of cpu1
 *
 * @param
 * - void
 * @return
 * - PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init(cp1 not bootup) ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish(cp1 bootup ok)
 *
 *
 */
pm_mailbox_communication_state_e bk_pm_cp1_work_state_get();
/**
 * @brief set the work state of cpu1
 *
 * set the work state of cpu1
 *
 * @attention
 * - This API is used to set the work state of cpu1
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_work_state_set(pm_mailbox_communication_state_e state);
/**
 * @brief pm dump the cp1 psram malloc info
 *
 * pm dump the cp1 psram malloc info
 *
 * @attention
 * - This API is used to dump the cp1 psram malloc info
 *
 * @param
 * void
 * @return
 * - cp1 psram malloc count
 *
 *
 */
bk_err_t bk_pm_dump_cp1_psram_malloc_info();
/**
 * @brief pm get the cp1 psram malloc count
 *
 * pm get the cp1 psram malloc count
 *
 * @attention
 * - This API is used to  get the cp1 psram malloc count
 *
 * @param
 * void
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
uint32_t bk_pm_get_cp1_psram_malloc_count(uint32_t using_psram_type);
/**
 * @brief pm vote gpio ctrl external ldo
 *
 * pm vote power/clk on psram ctrl
 *
 * @attention
 * - This API is used to used to pm vote power/clk on psram ctrl
 *
 * @param
 * -module:module ID (0~31), can use gpio_ctrl_ldo_module_e enum or custom value
 * -gpio_id:gpio id
 * -value: 0x0:GPIO_OUTPUT_STATE_LOW;0x1:GPIO_OUTPUT_STATE_HIGH
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_module_vote_ctrl_external_ldo(uint32_t module,gpio_id_t gpio_id,gpio_output_state_e value);
/**
 * @brief get cpu1 power ctrl state
 *
 * get cpu1 power ctrl state
 *
 * @attention
 * - This API is used to get cpu1 power ctrl state
 *
 * @param
 * -void
 * @return
 * - cpu1 power ctrl state(PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish)
 */
pm_mailbox_communication_state_e bk_pm_cp1_pwr_ctrl_state_get();
/**
 * @brief set power control state in cpu1
 *
 * set power control state in cpu1
 *
 * @attention
 * - This API is used to set power control state in cpu1
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_pwr_ctrl_state_set(pm_mailbox_communication_state_e state);

/**
 * @brief get cpu1 clock ctrl state
 *
 * get cpu1 clock ctrl state
 *
 * @attention
 * - This API is used to get cpu1 clock ctrl state
 *
 * @param
 * -void
 * @return
 * - cpu1 power ctrl state(PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish)
 */
pm_mailbox_communication_state_e bk_pm_cp1_clk_ctrl_state_get();

/**
 * @brief set clock control state in cpu1
 *
 * set clock control state in cpu1
 *
 * @attention
 * - This API is used to set clock control state in cpu1
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_clk_ctrl_state_set(pm_mailbox_communication_state_e state);
/**
 * @brief get cpu1 vote sleep ctrl state
 *
 * get cpu1 vote sleep ctrl state
 *
 * @attention
 * - This API is used to get cpu1 vote sleep ctrl state
 *
 * @param
 * -void
 * @return
 * - cpu1 power ctrl state(PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish)
 */
pm_mailbox_communication_state_e bk_pm_cp1_sleep_ctrl_state_get();
/**
 * @brief set vote sleep state in cpu1
 *
 * set vote sleep state in cpu1
 *
 * @attention
 * - This API is used to set vote sleep state in cpu1
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_sleep_ctrl_state_set(pm_mailbox_communication_state_e state);
/**
 * @brief get cpu1 vote cpu freq ctrl state
 *
 * get cpu1 vote cpu freq  ctrl state
 *
 * @attention
 * - This API is used to get cpu1 vote cpu freq  ctrl state
 *
 * @param
 * -void
 * @return
 * - cpu1 power ctrl state(PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish)
 */
pm_mailbox_communication_state_e bk_pm_cp1_cpu_freq_ctrl_state_get();
/**
 * @brief set vote cpu frequency in cpu1
 *
 * set vote cpu frequency in cpu1
 *
 * @attention
 * - This API is used to set vote cpu frequency in cpu1
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_cpu_freq_ctrl_state_set(pm_mailbox_communication_state_e state);
/**
 * @brief get cpu1 boot ctrl state
 *
 * get cpu1 boot ctrl state
 *
 * @attention
 * - This API is used to get cpu1 boot ctrl state
 *
 * @param
 * -void
 * @return
 * - cpu1 power ctrl state(PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish)
 */
pm_mailbox_communication_state_e bk_pm_cp1_ctrl_state_get();
/**
 * @brief set bootup cpu1 state
 *
 * set bootup cpu1 state
 *
 * @attention
 * - This API is used to set bootup cpu1 state
 *
 * @param
 * -PM_MAILBOX_COMMUNICATION_INIT:mailbox communication init ;PM_MAILBOX_COMMUNICATION_FINISH:mailbox communication finish
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_cp1_ctrl_state_set(pm_mailbox_communication_state_e state);
/**
 * @brief cpu1 response info through mailbox
 *
 * cpu1 response info through mailbox
 *
 * @attention
 * - This API is used cpu1 response info through mailbox
 *
 * @param
 * -cmd: command ;ret:return value
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t pm_cp1_mailbox_response(uint32_t cmd, int ret);
/**
 * @brief pm vote power/clk on psram ctrl
 *
 * pm vote power/clk on psram ctrl
 *
 * @attention
 * - This API is used to used to pm vote power/clk on psram ctrl
 *
 * @param
 * -module:power/clk on psram module name;power_state:PM_POWER_MODULE_STATE_ON;PM_POWER_MODULE_STATE_OFF
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_module_vote_psram_ctrl(pm_power_psram_module_name_e module,pm_power_module_state_e power_state);
/**
 * @brief pm vote boot cp1 ctrl
 *
 * pm vote boot cp1 ctrl
 *
 * @attention
 * - This API is used to used to pm vote boot cp1 ctrl
 *
 * @param
 * -module:boot cp1 module name;power_state:PM_POWER_MODULE_STATE_ON;PM_POWER_MODULE_STATE_OFF
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_module_vote_boot_cp1_ctrl(pm_boot_cp1_module_name_e module,pm_power_module_state_e power_state);
/**
 * @brief pm vote boot cp2 ctrl
 *
 * pm vote boot cp2 ctrl
 *
 * @attention
 * - This API is used to used to pm vote boot cp2 ctrl
 *
 * @param
 * -module:boot cp2 module name;power_state:PM_POWER_MODULE_STATE_ON;PM_POWER_MODULE_STATE_OFF
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_module_vote_boot_cp2_ctrl(pm_boot_cp2_module_name_e module,pm_power_module_state_e power_state);
bk_err_t bk_pm_openvela_cpu2_power_hold(pm_power_module_state_e power_state);

/**
 * @brief pm mailbox init
 *
 * pm mailbox init
 *
 * @attention
 * - This API is used to init pm mailbox init
 *
 * @param
 * -void
 * @return
 * - BK_OK: succeed
 * - others: other errors.
 *
 */
bk_err_t bk_pm_mailbox_init();

/**
 * @brief   get the 32k clock source configured by the customer
 *
 * This API get the 32k clock source configured by the customer
 *
 * @return
 *    - PM_LPO_SRC_X32K: support the external 32k clock
 *    - PM_LPO_SRC_ROSC: default support the ROSC
 */
pm_lpo_src_e bk_clk_32k_customer_config_get(void);


#ifdef __cplusplus
}
#endif
