

================================================================
== Vivado HLS Report for 'A_IO_L3_in6'
================================================================
* Date:           Thu May 27 10:23:00 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      411|      411| 1.370 us | 1.370 us |  411|  411|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      409|      409|        11|          1|          1|   400|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      151|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      129|    -|
|Register             |        0|      -|      266|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      266|      312|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_fu_249_p2                |     +    |      0|  0|   8|           8|           8|
    |add_ln19_fu_269_p2                  |     +    |      0|  0|  63|          63|          63|
    |add_ln700_fu_208_p2                 |     +    |      0|  0|   6|           5|           1|
    |add_ln899_fu_188_p2                 |     +    |      0|  0|   9|           9|           1|
    |c2_V_fu_222_p2                      |     +    |      0|  0|   6|           5|           1|
    |ret_V_fu_259_p2                     |     +    |      0|  0|   9|           9|           9|
    |ap_block_state11_pp0_stage0_iter9   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln899_1_fu_194_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln899_fu_182_p2                |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |select_ln899_1_fu_214_p3            |  select  |      0|  0|   5|           1|           5|
    |select_ln899_fu_200_p3              |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 151|         124|         111|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_AR                           |   9|          2|    1|          2|
    |A_blk_n_R                            |   9|          2|    1|          2|
    |L_out_blk_n                          |   9|          2|    1|          2|
    |U_out_blk_n                          |   9|          2|    1|          2|
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10             |   9|          2|    1|          2|
    |ap_phi_mux_p_02_0_i_i_phi_fu_150_p4  |   9|          2|    5|         10|
    |fifo_A_local_out_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_i_i_reg_135           |   9|          2|    9|         18|
    |p_02_0_i_i_reg_146                   |   9|          2|    5|         10|
    |p_079_0_i_i_reg_157                  |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 129|         28|   33|         68|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |A_addr_reg_315              |  63|   0|   64|          1|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |   1|   0|    1|          0|
    |fifo_data_reg_321           |  32|   0|   32|          0|
    |icmp_ln899_reg_289          |   1|   0|    1|          0|
    |indvar_flatten_i_i_reg_135  |   9|   0|    9|          0|
    |p_02_0_i_i_reg_146          |   5|   0|    5|          0|
    |p_079_0_i_i_reg_157         |   5|   0|    5|          0|
    |select_ln899_1_reg_304      |   5|   0|    5|          0|
    |select_ln899_reg_298        |   5|   0|    5|          0|
    |zext_ln3_cast_i_i_reg_284   |  62|   0|   63|          1|
    |icmp_ln899_reg_289          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 266|  32|  205|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     A_IO_L3_in6    | return value |
|m_axi_A_AWVALID            | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWREADY            |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWADDR             | out |   64|    m_axi   |          A         |    pointer   |
|m_axi_A_AWID               | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_AWLEN              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_AWSIZE             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_AWBURST            | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_AWLOCK             | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_AWCACHE            | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWPROT             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_AWQOS              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWREGION           | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_AWUSER             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WVALID             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WREADY             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WDATA              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_WSTRB              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_WLAST              | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WID                | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_WUSER              | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARVALID            | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARREADY            |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARADDR             | out |   64|    m_axi   |          A         |    pointer   |
|m_axi_A_ARID               | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_ARLEN              | out |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_ARSIZE             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_ARBURST            | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_ARLOCK             | out |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_ARCACHE            | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARPROT             | out |    3|    m_axi   |          A         |    pointer   |
|m_axi_A_ARQOS              | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARREGION           | out |    4|    m_axi   |          A         |    pointer   |
|m_axi_A_ARUSER             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RVALID             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RREADY             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RDATA              |  in |   32|    m_axi   |          A         |    pointer   |
|m_axi_A_RLAST              |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RID                |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RUSER              |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_RRESP              |  in |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_BVALID             |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BREADY             | out |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BRESP              |  in |    2|    m_axi   |          A         |    pointer   |
|m_axi_A_BID                |  in |    1|    m_axi   |          A         |    pointer   |
|m_axi_A_BUSER              |  in |    1|    m_axi   |          A         |    pointer   |
|A_offset                   |  in |   64|   ap_none  |      A_offset      |    scalar    |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V |    pointer   |
|L                          |  in |   64|   ap_none  |          L         |    scalar    |
|U                          |  in |   64|   ap_none  |          U         |    scalar    |
|L_out_din                  | out |   64|   ap_fifo  |        L_out       |    pointer   |
|L_out_full_n               |  in |    1|   ap_fifo  |        L_out       |    pointer   |
|L_out_write                | out |    1|   ap_fifo  |        L_out       |    pointer   |
|U_out_din                  | out |   64|   ap_fifo  |        U_out       |    pointer   |
|U_out_full_n               |  in |    1|   ap_fifo  |        U_out       |    pointer   |
|U_out_write                | out |    1|   ap_fifo  |        U_out       |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%U_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %U)"   --->   Operation 19 'read' 'U_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%L_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %L)"   --->   Operation 20 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_offset)"   --->   Operation 21 'read' 'A_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %L_out, i64 %L_read)"   --->   Operation 22 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %U_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %U_out, i64 %U_read)"   --->   Operation 24 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_offset_read, i32 2, i32 63)"   --->   Operation 27 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln3_cast_i_i = zext i62 %tmp to i63"   --->   Operation 28 'zext' 'zext_ln3_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_A_local_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:11]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_i_i = phi i9 [ 0, %entry ], [ %add_ln899, %hls_label_0 ]" [src/kernel_kernel.cpp:11]   --->   Operation 32 'phi' 'indvar_flatten_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_02_0_i_i = phi i5 [ 0, %entry ], [ %select_ln899_1, %hls_label_0 ]" [src/kernel_kernel.cpp:14]   --->   Operation 33 'phi' 'p_02_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_079_0_i_i = phi i5 [ 0, %entry ], [ %c2_V, %hls_label_0 ]"   --->   Operation 34 'phi' 'p_079_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.59ns)   --->   "%icmp_ln899 = icmp eq i9 %indvar_flatten_i_i, -112" [src/kernel_kernel.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.51ns)   --->   "%add_ln899 = add i9 %indvar_flatten_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 36 'add' 'add_ln899' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.exit, label %hls_label_0" [src/kernel_kernel.cpp:11]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln899_1 = icmp eq i5 %p_079_0_i_i, -12" [src/kernel_kernel.cpp:14]   --->   Operation 38 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln899)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln899 = select i1 %icmp_ln899_1, i5 0, i5 %p_079_0_i_i" [src/kernel_kernel.cpp:14]   --->   Operation 39 'select' 'select_ln899' <Predicate = (!icmp_ln899)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%add_ln700 = add i5 %p_02_0_i_i, 1" [src/kernel_kernel.cpp:11]   --->   Operation 40 'add' 'add_ln700' <Predicate = (!icmp_ln899)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln899_1 = select i1 %icmp_ln899_1, i5 %add_ln700, i5 %p_02_0_i_i" [src/kernel_kernel.cpp:14]   --->   Operation 41 'select' 'select_ln899_1' <Predicate = (!icmp_ln899)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%c2_V = add i5 %select_ln899, 1" [src/kernel_kernel.cpp:14]   --->   Operation 42 'add' 'c2_V' <Predicate = (!icmp_ln899)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln899 = zext i5 %select_ln899_1 to i8" [src/kernel_kernel.cpp:14]   --->   Operation 43 'zext' 'zext_ln899' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln899, i4 0)" [src/kernel_kernel.cpp:19]   --->   Operation 44 'bitconcatenate' 'shl_ln_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1352_2_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln899, i2 0)" [src/kernel_kernel.cpp:19]   --->   Operation 45 'bitconcatenate' 'shl_ln1352_2_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i7 %shl_ln1352_2_i_i to i8" [src/kernel_kernel.cpp:19]   --->   Operation 46 'zext' 'zext_ln1353' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.40ns)   --->   "%add_ln1353 = add i8 %zext_ln1353, %zext_ln899" [src/kernel_kernel.cpp:19]   --->   Operation 47 'add' 'add_ln1353' <Predicate = (!icmp_ln899)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1353_2 = zext i8 %add_ln1353 to i9" [src/kernel_kernel.cpp:19]   --->   Operation 48 'zext' 'zext_ln1353_2' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.51ns)   --->   "%ret_V = add i9 %zext_ln1353_2, %shl_ln_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 49 'add' 'ret_V' <Predicate = (!icmp_ln899)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %ret_V to i63" [src/kernel_kernel.cpp:19]   --->   Operation 50 'zext' 'zext_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.82ns)   --->   "%add_ln19 = add i63 %zext_ln19, %zext_ln3_cast_i_i" [src/kernel_kernel.cpp:19]   --->   Operation 51 'add' 'add_ln19' <Predicate = (!icmp_ln899)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i63 %add_ln19 to i64" [src/kernel_kernel.cpp:19]   --->   Operation 52 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_addr = getelementptr float* %A, i64 %zext_ln19_1" [src/kernel_kernel.cpp:19]   --->   Operation 53 'getelementptr' 'A_addr' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 54 [7/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 54 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 55 [6/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 55 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 56 [5/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 56 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 57 [4/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 57 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 58 [3/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 58 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 59 [2/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 59 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 60 [1/7] (2.43ns)   --->   "%fifo_data_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %A_addr, i32 1)" [src/kernel_kernel.cpp:19]   --->   Operation 60 'readreq' 'fifo_data_i_i_req' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 61 [1/1] (2.43ns)   --->   "%fifo_data = call float @_ssdm_op_Read.m_axi.floatP(float* %A_addr)" [src/kernel_kernel.cpp:19]   --->   Operation 61 'read' 'fifo_data' <Predicate = (!icmp_ln899)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [src/kernel_kernel.cpp:14]   --->   Operation 63 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:15]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_A_local_out_V, float %fifo_data)" [src/kernel_kernel.cpp:20]   --->   Operation 65 'write' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_1530 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_i_i)" [src/kernel_kernel.cpp:22]   --->   Operation 66 'specregionend' 'empty_1530' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:14]   --->   Operation 67 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_A_local_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
U_read             (read             ) [ 00000000000000]
L_read             (read             ) [ 00000000000000]
A_offset_read      (read             ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
tmp                (partselect       ) [ 00000000000000]
zext_ln3_cast_i_i  (zext             ) [ 00111111111110]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
br_ln11            (br               ) [ 01111111111110]
indvar_flatten_i_i (phi              ) [ 00100000000000]
p_02_0_i_i         (phi              ) [ 00100000000000]
p_079_0_i_i        (phi              ) [ 00100000000000]
icmp_ln899         (icmp             ) [ 00111111111110]
add_ln899          (add              ) [ 01111111111110]
br_ln11            (br               ) [ 00000000000000]
icmp_ln899_1       (icmp             ) [ 00000000000000]
select_ln899       (select           ) [ 00110000000000]
add_ln700          (add              ) [ 00000000000000]
select_ln899_1     (select           ) [ 01111111111110]
c2_V               (add              ) [ 01111111111110]
zext_ln899         (zext             ) [ 00000000000000]
shl_ln_i_i         (bitconcatenate   ) [ 00000000000000]
shl_ln1352_2_i_i   (bitconcatenate   ) [ 00000000000000]
zext_ln1353        (zext             ) [ 00000000000000]
add_ln1353         (add              ) [ 00000000000000]
zext_ln1353_2      (zext             ) [ 00000000000000]
ret_V              (add              ) [ 00000000000000]
zext_ln19          (zext             ) [ 00000000000000]
add_ln19           (add              ) [ 00000000000000]
zext_ln19_1        (zext             ) [ 00000000000000]
A_addr             (getelementptr    ) [ 00101111111100]
fifo_data_i_i_req  (readreq          ) [ 00000000000000]
fifo_data          (read             ) [ 00100000000010]
empty              (speclooptripcount) [ 00000000000000]
tmp_i_i            (specregionbegin  ) [ 00000000000000]
specpipeline_ln15  (specpipeline     ) [ 00000000000000]
write_ln20         (write            ) [ 00000000000000]
empty_1530         (specregionend    ) [ 00000000000000]
br_ln14            (br               ) [ 01111111111110]
ret_ln0            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_local_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="U">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="U_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="U_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="L_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fifo_data_i_i_req/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="fifo_data_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="8"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln20_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/12 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten_i_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="1"/>
<pin id="137" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_i_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_i_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_02_0_i_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_02_0_i_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_079_0_i_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_079_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_079_0_i_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_079_0_i_i/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="62" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln3_cast_i_i_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="62" slack="0"/>
<pin id="180" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3_cast_i_i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln899_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln899_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln899_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln899_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln899/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln700_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln899_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln899_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="c2_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln899_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln899/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln_i_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="1"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i_i/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln1352_2_i_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_2_i_i/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1353_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln1353_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln1353_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353_2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="ret_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln19_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln19_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="62" slack="2"/>
<pin id="272" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln19_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="63" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="A_addr_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="zext_ln3_cast_i_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="63" slack="2"/>
<pin id="286" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln3_cast_i_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln899_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add_ln899_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln899 "/>
</bind>
</comp>

<comp id="298" class="1005" name="select_ln899_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln899 "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln899_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln899_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="c2_V_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="315" class="1005" name="A_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="fifo_data_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="88" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="82" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="94" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="139" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="139" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="161" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="161" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="150" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="194" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="150" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="200" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="228" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="231" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="178" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="292"><net_src comp="182" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="188" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="301"><net_src comp="200" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="307"><net_src comp="214" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="313"><net_src comp="222" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="318"><net_src comp="278" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="324"><net_src comp="123" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: fifo_A_local_out_V | {12 }
	Port: L_out | {1 }
	Port: U_out | {1 }
 - Input state : 
	Port: A_IO_L3_in6 : A | {4 5 6 7 8 9 10 11 }
	Port: A_IO_L3_in6 : A_offset | {1 }
	Port: A_IO_L3_in6 : L | {1 }
	Port: A_IO_L3_in6 : U | {1 }
  - Chain level:
	State 1
		zext_ln3_cast_i_i : 1
	State 2
		icmp_ln899 : 1
		add_ln899 : 1
		br_ln11 : 2
		icmp_ln899_1 : 1
		select_ln899 : 2
		add_ln700 : 1
		select_ln899_1 : 2
		c2_V : 3
	State 3
		zext_ln1353 : 1
		add_ln1353 : 2
		zext_ln1353_2 : 3
		ret_V : 4
		zext_ln19 : 5
		add_ln19 : 6
		zext_ln19_1 : 7
		A_addr : 8
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		empty_1530 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln899_fu_188     |    0    |    9    |
|          |     add_ln700_fu_208     |    0    |    6    |
|    add   |        c2_V_fu_222       |    0    |    6    |
|          |     add_ln1353_fu_249    |    0    |    7    |
|          |       ret_V_fu_259       |    0    |    9    |
|          |      add_ln19_fu_269     |    0    |    62   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln899_fu_182    |    0    |    13   |
|          |    icmp_ln899_1_fu_194   |    0    |    11   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln899_fu_200   |    0    |    5    |
|          |   select_ln899_1_fu_214  |    0    |    5    |
|----------|--------------------------|---------|---------|
|          |     U_read_read_fu_82    |    0    |    0    |
|   read   |     L_read_read_fu_88    |    0    |    0    |
|          | A_offset_read_read_fu_94 |    0    |    0    |
|          |   fifo_data_read_fu_123  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln0_write_fu_100  |    0    |    0    |
|   write  |  write_ln0_write_fu_108  |    0    |    0    |
|          |  write_ln20_write_fu_128 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  readreq |    grp_readreq_fu_116    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_168        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | zext_ln3_cast_i_i_fu_178 |    0    |    0    |
|          |     zext_ln899_fu_228    |    0    |    0    |
|   zext   |    zext_ln1353_fu_245    |    0    |    0    |
|          |   zext_ln1353_2_fu_255   |    0    |    0    |
|          |     zext_ln19_fu_265     |    0    |    0    |
|          |    zext_ln19_1_fu_274    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     shl_ln_i_i_fu_231    |    0    |    0    |
|          |  shl_ln1352_2_i_i_fu_238 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   133   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      A_addr_reg_315      |   32   |
|     add_ln899_reg_293    |    9   |
|       c2_V_reg_310       |    5   |
|     fifo_data_reg_321    |   32   |
|    icmp_ln899_reg_289    |    1   |
|indvar_flatten_i_i_reg_135|    9   |
|    p_02_0_i_i_reg_146    |    5   |
|    p_079_0_i_i_reg_157   |    5   |
|  select_ln899_1_reg_304  |    5   |
|   select_ln899_reg_298   |    5   |
| zext_ln3_cast_i_i_reg_284|   63   |
+--------------------------+--------+
|           Total          |   171  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   133  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   171  |    -   |
+-----------+--------+--------+
|   Total   |   171  |   133  |
+-----------+--------+--------+
