// Seed: 1638116511
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  assign id_0 = id_5 ? 1 : 1;
  assign id_0 = 1;
  wire \id_6 ;
  wire id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd13
) (
    output wor id_0,
    input wor id_1,
    input wire id_2
    , id_8,
    input wor id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wire _id_6
);
  logic [id_6 : -1] id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
  assign id_0 = -1;
  wire [1 : ""] id_11;
  assign id_10 = -1;
endmodule
