// Seed: 3471154607
module module_0 (
    output tri1 id_0
);
  assign id_0 = -1'd0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4
);
  id_6();
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1
);
  logic [7:0] id_3;
  assign id_0 = (1 - -1);
  wire id_4;
  assign id_3[1] = -1'd0;
  wire id_5, id_6;
  module_0 modCall_1 (id_1);
  wire id_7;
endmodule
