

 Hp83000 job: 0; environment key: ':50'
2024-11-06 19:07:05

Copyright 1988-2022  by Advantest

****************************************
***       SmarTest Software for      ***
***              V93000              ***
***        Series Test System        ***
****************************************

s/w rev. 7.10.6.0 (T) , Aug 04 2022
s/w adw. 64
Using FlexNetEmbedded 2022.02.0.284446 / subsystem 1.3 / built May 24 2022 10:40:58 (RPM)

   License type                      | Required | Acquired  | Missing    
-------------------------------------+----------+-----------+----------- 
 SmarTest_SOC                        |      1   |       1   |     0   
 S&S_Tools_Package                   |      1   |       1   |     0   



V93000 ONLINE
Testhead:              TH_1CC
DUT I/F:               SOC_8GROUP
Model file:            /etc/opt/hp93000/soc/tester.model
System serial number:  MY04602670
Master release date:   2022.08


APG Speed:  0Mbps
Act Min Timeout: 100
Device Maintenance is:  OFF
Digital default result area size: 1024
Drive Edges:  8
Enhanced Edge Clock is: ON
Exa Scale check of sequencer program restrictions: ON
FPGA images licensed: NONE
High memory support is: OFF
InstaSlot license:  0
Legacy Memory Test is: OFF
LinkScale HSIO2DFT Pattern is:  OFF
MSET program memory pre-allocation is: OFF
Memory Pooling is:  ON
Port Scale RF 4x FE is:  OFF
Port Scale RF Power Amplifier Library is:  OFF
Power Profiling is:  OFF
Protocol Aware is:  OFF
Pulldown for not configured pins is: ON
Pulldown in Level Set 0 is: ON
Receive Edges:  8
S&S Tools Package is: ON
S&S Value Package is:  ON
Smart Scale compatibility checker: OFF
Smart Scale enforce DC sync compatibility is: OFF
Testpoints: 20000
Triage is: OFF
Waveforms:  256
per pin RF is:  OFF
ST License Management is enabled.




Number of installed I/O channels:  580
Number of licensed I/O channels :  580



MAXIMUM POSSIBLE CONFIGURATION BASED ON THE DETECTED HW:

             |                 |            |            |         |   Speed    |
   Channel   |        HW       |    Speed   |  HighSpeed | Vectors |  Loopback  | misc
-------------+-----------------+------------+------------+---------+------------+------------------------------
 10101-10816 | PS1600          |  1600 Mbps |  --------- |   112M  |  1600 Mbps | diff, tmu
 11101-11216 | PS1600          |  1600 Mbps |  --------- |   112M  |  1600 Mbps | diff, tmu
 11501-12416 | PS1600          |  1600 Mbps |  --------- |   112M  |  1600 Mbps | diff, tmu
 21701-21704 | DCS-UHC4T       |  --------- |  --------- |   224M  |  --------- | 
 22501-22516 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 22701-22816 | PS1600          |  1600 Mbps |  --------- |   112M  |  1600 Mbps | diff, tmu
 22901-22916 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 23101-23216 | PS1600          |  1600 Mbps |  --------- |   112M  |  1600 Mbps | diff, tmu
 30301-30316 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 30701-30716 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 33101-33216 | DCS-AVI64       |  --------- |  --------- |   112M  |  --------- | diff, tmu, hcu, digIO
 40301-40416 | DCS-AVI64       |  --------- |  --------- |   112M  |  --------- | diff, tmu, hcu, digIO
 42501-42516 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42701-42716 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42901-42916 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 43101-43116 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 

REQUESTED CONFIGURATION:

             |                 |            |            |         |   Speed    |
   Channel   |        HW       |    Speed   |  HighSpeed | Vectors |  Loopback  | misc
-------------+-----------------+------------+------------+---------+------------+------------------------------
       10301 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10302-10303 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 10304-10308 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10309 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       10310 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10311-10313 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10314-10315 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10316 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       10401 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 10402-10404 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10405-10408 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       10409 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10410-10415 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10416 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       10701 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10702-10704 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10705-10708 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10709-10716 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 10801-10808 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10809-10816 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 11101-11108 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11109 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       11110 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       11111 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 11112-11116 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11201-11216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11501-11508 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11509 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11510-11511 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11512-11516 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11601-11608 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11609 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11610-11611 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11612-11616 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11901-11916 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 12001-12008 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       12009 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12010 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       12011 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12012-12016 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       12301 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12302-12307 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12308-12309 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12310-12311 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12312 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | tmu
 12313-12314 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12315 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12316-12401 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12402-12404 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 12405-12408 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12409 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12410-12411 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12412-12413 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       12414 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12415-12416 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 21701-21704 | DCS-UHC4T       |  --------- |  --------- |   224M  |  --------- | 
 22701-22716 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       22801 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       22802 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       22803 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       22804 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 22805-22809 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 22810-22811 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 22812-22816 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       23101 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 23102-23103 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 23104-23114 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 23115-23216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 42702-42704 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42706-42707 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42709-42710 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       42712 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42714-42716 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 43102-43103 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       43105 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       43108 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 43110-43111 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       43114 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       43116 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 



   License type                      | Required | Acquired  | Missing    
-------------------------------------+----------+-----------+----------- 
 Digital_E803x_E8070_16_32MB         |    146   |     146   |     0   
 Digital_E803x_E8070_32_64MB         |     77   |      77   |     0   
 Digital_E803x_E8070_64_112MB        |     30   |      30   |     0   
 Digital_E803x_E8070_TMU             |      1   |       1   |     0   
 S&S_Value_Package_SOC               |      1   |       1   |     0   


             |                 |            |            |         |   Speed    |
   Channel   |        HW       |    Speed   |  HighSpeed | Vectors |  Loopback  | misc
-------------+-----------------+------------+------------+---------+------------+------------------------------
 10101-10216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | diff
       10301 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10302-10303 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 10304-10308 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10309 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       10310 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10311-10313 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10314-10315 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10316 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       10401 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 10402-10404 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10405-10408 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       10409 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10410-10415 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       10416 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10501-10616 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | diff
       10701 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10702-10704 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 10705-10708 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10709-10716 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 10801-10808 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 10809-10816 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 11101-11108 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11109 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       11110 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       11111 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 11112-11116 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11201-11216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11501-11508 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11509 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11510-11511 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11512-11516 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11601-11608 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       11609 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11610-11611 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 11612-11616 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 11701-11816 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | diff
 11901-11916 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 12001-12008 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       12009 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12010 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       12011 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12012-12016 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 12101-12216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | diff
       12301 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12302-12307 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12308-12309 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12310-12311 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12312 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | tmu
 12313-12314 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12315 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12316-12401 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12402-12404 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 12405-12408 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
       12409 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 12410-12411 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12412-12413 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
       12414 | PS1600          |   100 Mbps |  --------- |    64M  |  --------- | 
 12415-12416 | PS1600          |   100 Mbps |  --------- |   112M  |  --------- | 
 21701-21704 | DCS-UHC4T       |  --------- |  --------- |   224M  |  --------- | 
 22501-22516 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 22701-22716 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       22801 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       22802 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
       22803 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
       22804 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 22805-22809 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 22810-22811 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 22812-22816 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 22901-22916 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
       23101 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 23102-23103 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 23104-23114 | PS1600          |   100 Mbps |  --------- |    32M  |  --------- | 
 23115-23216 | PS1600          |   100 Mbps |  --------- |    16M  |  --------- | 
 30301-30316 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 30701-30716 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 33101-33216 | DCS-AVI64       |  --------- |  --------- |   112M  |  --------- | diff
 40301-40416 | DCS-AVI64       |  --------- |  --------- |   112M  |  --------- | diff
 42501-42516 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42701-42716 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 42901-42916 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
 43101-43116 | DCS-DPS128HC    |  --------- |  --------- |    28M  |  --------- | 
Utility Lines: 256 (sequencer_controlled), 32 utility lines per utility block




Device Power Supply (DPS) configuration:
Number of DPS channels : 0
INFORMATION: Collection of system information started in a background thread.
INFORMATION: Collection of system information finished (took 0.182 seconds).
INFORMATION: 
------------------------------ Maintenance Status Report Summary ------------------------------
Maintenance Status: No issues detected.
-----------------------------------------------------------------------------------------------

INFO: (dataformatter) Starting dataformatter version 2.0.23 Aug  4 2022 09:08:34
INFO: (dataformatter) Log file /etc/opt/hp93000/soc/dataformatter.log initialized.
INFO: (dataformatter) Using global config file:  /etc/opt/hp93000/soc/datalog/global.conf
INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf
INFO: (dataformatter) Attached to SmarTest...
Port 56496
Starting legacy GUI framework ...

User     : ibm93k
Device   : /home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np//TP
Dev_tech.: cmos
Dev_license_file: IBM_NP_Master_Rev001_may.ttf_0.license
Legacy GUI framework ready!

Loading will be done through import filter '/opt/hp93000/soc/com/lbin/hp83_import'
Prior to save '/opt/hp93000/soc/com/lbin/hp83_presave' will be run
After save '/opt/hp93000/soc/com/lbin/hp83_postsave' will be run
JStart Ready! Now starting eclipse.
No appenders could be found for logger (libdeh).
Please initialize the log4cxx system properly.

System ready.

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
PSLV - WARNING: Pin "vddio_tx", DPS Set 1: Clamp current limit is smaller than minimum value and will be auto-corrected.
PSLR - WARNING: Pin "vddio_tx", DPS Set 1: Clamp current limit is smaller than minimum value and will be auto-corrected.
This is smartest_mfh revision 3.0.15 ( 12-Nov-2015 ) 
Success output to SmarTest according to "Timing_merge_X4.mfh"'s setting.
WARNING: W280: Some DC pins are not used in the following multiport timing specifications: COLD_BOOT_TSENS, COLD_BOOT_spec, DPS_SAF4_EXTEST_LOGIC_SPEC, DPS_SAF4_SPEC, DPS_SPEC, PDF_X4, SAF4_EXTEST_LOGIC_0000fce_X4, SAF4_EXTEST_LOGIC_X4, SAF4_EXTEST_SCAN_X4, SAF4_EXT_IF_LOGIC_X4, SAF4_EXT_IF_SCAN_X4, SAF4_LOGIC_CTRL_FBUF_COL0_X4, SAF4_LOGIC_FBUF_COL_ROW_X4, SAF4_LOGIC_X4, SAF4_SCAN_X4, TDF4_2P_LOGIC_CTRL_FBUF_X4, TDF4_2P_LOGIC_X4, TDF4_2P_SCAN_X4, TDF4_3P_LOGIC_CTRL_FBUF_X4, TDF4_3P_LOGIC_X4, TDF4_3P_SCAN_X4, TDF4_EXTEST_LOGIC_X4, TDF4_EXTEST_SCAN_X4, TDF4_EXT_IF_LOGIC_X4, TDF4_EXT_IF_SCAN_X4, TM_JTAG_READ_spec, TM_PMBIST_spec.
Please refer to Topic number 119902 (search for 119902) in the Technical Documentation Center for a description of the possible implications.
****** production report begin ******
  Started at: 20241106 191027
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******


RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.0998994 	V

vcs_pll             	:	0.0499697 	V
vcs_pm_1            	:	0.0499286 	V
vcs_pm_2            	:	0.0499208 	V
vdd_io_clk          	:	0.0500365 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.049927  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0499632  	V
vddio_pll           	:	0.0498836  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0499707  	V
vdd_mux             	:	0.0499221 	V

vss_mux             	:	3.8579e-05 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-0.000175577 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.908099 	A
Current - vddio_tx 	:	 0.0736026 	mA
Current - vddio_rx 	:	 0.167543 	mA
Current - vdd_mux 	:	 0.0782454 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0125536  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0256495  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0189723  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.00857382  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : -0.00152213  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.00610976  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.012462  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0160082  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.0124931  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.000578522  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.0420646  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.0736026  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 595.974	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.761647  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.761494  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.76131  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.761367  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.761704  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.761334  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.301812  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.761359  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.761416  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.300703  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.301142  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.761437  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.761512  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.761292  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.300858  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.761282  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.761398  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.300703  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.761334  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.301227  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.300596  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.302438  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.761213  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.761452  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.306565  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.300874  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.302095  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.300234  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.761373  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.761334  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.301763  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.761431  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.761448  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.7615  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.761458  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.761539  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.7616  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.761676  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.76162  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.30186  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.302737  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.761243  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.761636  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.761401  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.761552  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.761384  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.761562  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.761611  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.761636  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.303672  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.302356  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.301713  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.301421  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.301023  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.761636  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.761733  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.303053  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.303885  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.301765  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.300825  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.303129  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.761399  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.761545  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.761572  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.761228  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.761562  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.303381  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.301713  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.756882  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.761731  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.761513  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.306181  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.761602  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.301159  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.761476  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.761634  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.761407  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.300021  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.301394  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.301209  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.300714  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.303128  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.76145  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.761452  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.76147  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.76122  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.761487  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.761278  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.76143  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.761579  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.76126  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.30138  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.761579  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.761523  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.761278  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.303022  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.302755  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.302345  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.761555  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.761589  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.761659  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.302192  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.301421  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.761671  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.761515  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.303783  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.303857  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.761619  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.761659  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.300775  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.761056  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.761419  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.761152  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.761437  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.761227  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.301085  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.761455  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.301494  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.761321  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.761204  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.300411  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.761584  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.761287  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.761334  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.76156  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.761339  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.761448  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.761505  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.303285  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.301501  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.301131  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.761557  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.761458  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.300789  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.761495  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.761715  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.302503  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.761285  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.761228  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.302256  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.303071  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.304672  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.303385  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.761634  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.761293  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.761424  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.303719  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.300623  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.761437  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.761359  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.301558  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.301142  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.761249  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.76147  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.761604  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.76149  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.300646  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.301015  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.761373  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.761341  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.761507  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.30347  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.761359  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.301306  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.761156  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.300981  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.301015  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.761544  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.761369  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.301665  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.302754  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.761391  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.761391  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.761294  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.761465  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.761465  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.76147  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.76156  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.761617  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.761414  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.301706  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.301428  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.303598  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.303875  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.761317  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.761278  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.761473  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.761557  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.761657  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.761488  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.761498  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.761563  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.30133  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.303342  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.761584  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.761515  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.761697  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.761228  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.761458  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.761773  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.301087  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.303869  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.761552  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.761399  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.761515  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.761552  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.303203  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.302047  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.301617  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.703112  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.761753  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.300597  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.761571  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.761439  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.754122  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.753916  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.753716  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.753794  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.754143  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.753919  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.280108  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.75382  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.753877  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.281497  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.281377  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.753916  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.753856  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.753885  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.280059  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.753478  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.753557  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.27921  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.753692  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.2794  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.279552  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.278571  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.753442  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.753798  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.275387  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.278934  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.279473  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.280919  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.753841  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.753656  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.278714  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.753642  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.75354  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.75364  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.753727  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.75364  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.753569  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.753722  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.753859  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.278789  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.278486  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.753506  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.753754  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.753705  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.753657  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.753591  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.753494  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.753819  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.753914  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.280408  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.280294  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.279349  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.280317  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.280821  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.753754  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.75388  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.279667  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.279327  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.279414  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.279251  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.278227  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.753621  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.753539  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.753783  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.753543  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.753722  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.278478  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.279642  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.75048  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.753867  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.753906  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.275406  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.753937  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.280674  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.753894  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.754285  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.753716  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.279585  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.279081  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.279349  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.280311  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.278514  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.753899  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.753798  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.753841  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.753578  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.753898  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.753642  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.753976  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.753675  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.753585  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.280342  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.753867  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.753608  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.753766  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.280431  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.27836  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.279148  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.753819  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.753954  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.753892  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.279433  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.278959  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.753946  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.753819  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.278721  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.278414  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.753892  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.753802  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.279365  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.753386  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.753859  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.753652  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.753972  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.753514  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.280401  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.75382  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.280228  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.753762  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.753245  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.28035  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.754147  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.753442  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.753755  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.753604  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.753819  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.753663  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.753473  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.281239  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.280228  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.278674  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.753754  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.753762  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.28065  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.753578  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.753743  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.279756  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.753621  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.753713  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.279724  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.279474  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.280032  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.278039  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.754114  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.753716  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.753737  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.279016  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.279718  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.75388  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.75382  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.279544  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.280116  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.753539  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.753819  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.753913  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.753956  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.280862  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.279994  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.753727  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.753728  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.753899  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.279091  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.753842  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.279262  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.753591  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.280919  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.27988  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.754033  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.753675  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.28109  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.279446  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.753755  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.753448  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.75364  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.753526  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.753697  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.753706  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.753569  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.753832  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.7537  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.278674  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.281235  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.280845  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.278333  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.75362  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.753677  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.75377  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.753697  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.753583  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.753596  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.753876  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.753845  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.279016  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.279647  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.753734  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.753705  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.753469  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.753564  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.75367  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.753823  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.280495  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.278105  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.753884  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.753884  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.753819  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.753827  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.277896  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.281341  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.279831  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.753583  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.753867  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.280893  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.754246  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.753713  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.760006 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.759494 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.759551 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.759893 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.75995 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.75995 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.759893 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.759494 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200094 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.759932 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.759534 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.759534 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.759704 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199919 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.75982 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.75982 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.759706 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.759763 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.759535 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.759706 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.759706 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.759763 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.759706 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.759763 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.760048 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.199977 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.760065 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200209 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.759968 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.759968 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.759968 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.759968 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.200214 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.759553 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.302834 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.75961 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200152 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.75961 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.759553 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.75961 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200039 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200271 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.301065 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.302317 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.304481 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.302773 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.302602 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.302944 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.302317 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.303115 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.302033 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.301805 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.301463 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.301862 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.302147 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.301293 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.301236 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.301406 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.301805 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.303171 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.301805 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.302545 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.301919 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.302944 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.301406 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.301349 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.301976 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.303855 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.302716 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.302944 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.303342 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.303969 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.301862 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200171 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.301712 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.302395 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.301256 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.303021 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.301256 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.301484 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.301541 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.302053 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.301598 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.302395 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.301142 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.301484 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.30137 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.300915 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.301769 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.301996 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.30416 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.301484 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.303477 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.301484 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.301484 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.30211 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.300573 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.300971 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.301826 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.301826 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.301598 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.301655 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.301655 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.301883 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.301199 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199843 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.304203 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.303748 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.303178 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.304374 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.305911 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.301926 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.303406 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.303235 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.30221 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.301641 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.302837 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.303178 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.301698 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.301072 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.303065 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.302552 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.302438 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.302894 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.302324 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.303235 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.302552 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.302381 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.302609 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.303805 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.302267 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.302552 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.303178 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.30204 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.300958 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.302324 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.301186 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199891 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.302382 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.30278 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.301016 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.302268 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.303748 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.301073 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.301585 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.302154 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.302667 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.300845 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.301528 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.301415 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.30426 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.30187 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.301813 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.301187 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.302496 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.301927 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.301642 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.301301 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.301301 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.303805 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.302382 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.301358 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.302211 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.30187 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.302041 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.300789 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.301415 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.301528 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.301016 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200458 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.302958 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.302446 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.302503 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.30182 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.302218 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.301991 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.301763 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.302104 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.301592 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.303299 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.301934 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.301535 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.302673 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.303584 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.300682 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.301706 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.301649 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.300682 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.301308 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.302047 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.301763 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.30182 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.302275 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.303641 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.301421 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.301649 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.301251 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.302787 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.301763 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.301706 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.301763 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200234 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.303527 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.304096 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.303641 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.303641 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.301706 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.302901 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.301308 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.301649 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.300738 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.300738 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.302332 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.301023 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.302787 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.303641 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.303982 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.303413 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.304153 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.303356 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.304324 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.302673 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.302844 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.302218 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.302104 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.301877 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.301535 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.304039 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.303015 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.303584 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.303812 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.303755 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.304267 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.19995 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.302275 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.302901 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.302218 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.302503 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.303299 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.301991 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.303243 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.30273 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.304438 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.302844 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.302389 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.303356 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.304722 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.30569 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.305007 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.3066 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.302218 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.303982 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.302958 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.301934 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.303129 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.302844 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.302218 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.303015 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.305917 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.303982 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.302047 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.30347 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.305405 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.304438 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.304665 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200121 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.302396 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.302111 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.301428 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.301656 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.302567 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.300973 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.302225 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.301542 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.301371 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.302225 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.301258 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.301428 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.30177 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.302168 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.301371 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.300745 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.301599 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.303363 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.304957 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.303534 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.302111 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.30342 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.301201 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.301087 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.301428 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.301258 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.301371 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.303022 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.301144 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.301827 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.301144 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200125 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.303577 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.302211 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.305114 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.304488 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.304829 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.302894 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.304089 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.302951 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.302154 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.301528 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.302439 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.301187 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.304317 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.303975 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.303463 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.301415 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.30278 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.303293 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.303919 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.30261 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.303122 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.301699 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.301984 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.300902 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.301187 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.304089 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.303691 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.302553 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.303919 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.301244 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.302325 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.20023 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.75194 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.751769 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.75194 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.75194 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.751883 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.752054 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199846 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.751826 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.751826 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.75194 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.751883 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.751997 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.75194 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199618 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.751649 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.752446 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.752446 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.199704 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.751763 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.752389 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199704 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.751706 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.751706 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.751763 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199534 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.28218 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199932 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.19959 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199932 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.279888 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.279774 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.278806 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.279433 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.28023 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.279718 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.279547 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.279547 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.281027 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.280059 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.282849 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.28228 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.280742 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.282394 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.280401 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.279774 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.279888 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.279661 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.279774 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.279718 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.281255 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.280515 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.281198 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.280572 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.279319 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.280344 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.280686 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.280686 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.279205 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.28023 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.281312 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.199886 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.279896 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.280067 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.280921 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.28001 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.280409 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.280523 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.281605 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.280466 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.28075 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.280921 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.282003 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.282402 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.282914 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.282174 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.282174 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.281946 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.279213 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.28001 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.279099 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.281206 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.279726 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.280067 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.280238 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.279953 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.280921 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.280124 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.280864 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.281263 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.279953 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.281832 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.280807 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199721 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.281182 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.280043 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.278791 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.279645 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.279759 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.282833 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.282378 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.281979 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.281353 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.282321 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.280954 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.280613 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.281296 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.282549 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.281068 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.28084 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.28141 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.281011 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.280442 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.282321 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.281808 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.279929 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.2801 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.281011 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.280783 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.281694 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.282321 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.280385 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.282549 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.281068 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.282549 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.200045 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.279642 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.280894 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.279756 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.279187 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.279471 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.281861 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.279471 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.279357 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.28078 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.280666 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.27913 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.281748 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.280382 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.280666 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.28078 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.28152 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.280951 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.27913 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.281235 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.279642 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.28152 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.279016 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.279528 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.280268 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.281577 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.280268 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.280268 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199908 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.279187 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.281691 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.28078 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.280723 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.279869 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.280723 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.279585 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.282487 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.280382 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.280325 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.281634 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.281577 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.281577 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.280723 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.280154 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.280609 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.281975 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.279926 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.279869 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.279869 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.278902 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.278447 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.278959 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.279699 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.279756 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.27856 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199567 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.281114 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.281284 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.280886 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.280829 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.282992 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.279406 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.282593 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.28117 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.279349 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.281683 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.282309 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.280601 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.279349 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.281 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.281227 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.281 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.279975 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.278951 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.281227 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.281455 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.279861 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.280544 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.280544 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.281683 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.279634 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.278211 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.28026 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.279235 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.279292 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.280829 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.277528 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199618 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.280609 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.282544 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.280666 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.280609 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.281406 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.282089 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.280951 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.278845 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.280894 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.281008 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.280439 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.279585 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.279187 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.280154 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.279016 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.282089 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.280382 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.280666 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.281463 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.280268 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.280666 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.279869 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.280439 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.281178 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.280951 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.28152 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.282146 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.27856 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.281122 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.279983 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.19951 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.281869 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.28056 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.282268 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.282154 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.281528 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.281357 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.280959 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.281528 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.281186 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.281073 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.280959 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.279764 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.280333 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.280162 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.281642 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.281357 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.280845 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.281414 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.279138 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.280845 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.280788 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.279251 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.282552 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.282325 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.28113 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.280731 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.279365 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.278625 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.280333 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.280048 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.2813 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199572 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.279869 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.280325 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.282374 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.280268 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.280325 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.279699 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.281349 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.28004 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.281406 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.281065 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.282544 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.280097 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.280439 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.280097 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.281748 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.281008 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.279016 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.279926 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.281292 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.280552 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.280552 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.281065 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.28152 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.280325 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.280495 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.278845 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.280951 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.278048 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.282089 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.280894 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200933 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Nov_06_19h10m28s_STDF
  Ended at: 20241106 191038
******** end testflow report data  *******
****** production report begin ******
  Started at: 20241106 191052
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******


INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf
Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Nov_06_19h10m54s_STDF
  Ended at: 20241106 191100
******** end testflow report data  *******
All DPS connected

******************************************
Efuse Address : 0
Efuse Data    : 280000201234abcd
******************************************

Initial vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000001000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000010000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000010000000
DR_data Sending : 000000010000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000001000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001000000000000000
DR_data Sending : 000000000000000100000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 1234abcd || Actual : 1234abcd
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000101000000000000000000000100000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 28000020 || Actual : 28000020
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 0

>>-->  Error : 0

Testsuite: Efuse_wr_rd PASSED on site 1
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected

******************************************
Efuse Address : 0
Efuse Data    : 280000221234abc1
******************************************

Initial vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000010000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000010000000
DR_data Sending : 000000010000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000001000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001000000000000000
DR_data Sending : 000000000000000100000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 1234abc1 || Actual : 1234abcd
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 1234abc1 || Actual = 1234abcd
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000101000000000000000000000100000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 28000022 || Actual : 28000020
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 28000022 || Actual = 28000020
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 1

>>-->  Error : 1

Testsuite: Efuse_wr_rd PASSED on site 1
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected

******************************************
Efuse Address : 0
Efuse Data    : 280000221234abc1
******************************************

Initial vdd_ef_1 value : 0

Before writing vdd_ef_1 value : 1.8

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000010000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000010000000
DR_data Sending : 000000010000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000001000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001000000000000000
DR_data Sending : 000000000000000100000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 1234abc1 || Actual : 1234abcd
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 1234abc1 || Actual = 1234abcd
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000101000000000000000000000100010
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 28000022 || Actual : 28000022
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 1

>>-->  Error : 1

Testsuite: Efuse_wr_rd PASSED on site 1
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected

******************************************
Efuse Address : 0
Efuse Data    : 280000221234abc1
******************************************

Initial vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000010000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000010000000
DR_data Sending : 000000010000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000001000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001000000000000000
DR_data Sending : 000000000000000100000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000010

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 1234abc1 || Actual : 1234abcd
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 1234abc1 || Actual = 1234abcd
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000101000000000000000000000100010
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 28000022 || Actual : 28000022
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 1

>>-->  Error : 1

Testsuite: Efuse_wr_rd PASSED on site 1
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected

******************************************
Efuse Address : 0
Efuse Data    : 280000201234abcd
******************************************

Initial vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000001

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000100

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 3 | sb_data: 00000000000000000000000000001000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000001000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 7 | sb_data: 00000000000000000000000010000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000010000000
DR_data Sending : 000000010000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 8 | sb_data: 00000000000000000000000100000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000100000000
DR_data Sending : 000000001000000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 9 | sb_data: 00000000000000000000001000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000001000000000
DR_data Sending : 000000000100000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000100000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000100000000000
DR_data Sending : 000000000001000000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000010000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000010000000000000
DR_data Sending : 000000000000010000000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000001000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001000000000000000
DR_data Sending : 000000000000000100000000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	1,	1,	0,	0,	1,	1,	1,	1,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101001010101111001101
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 1234abcd || Actual : 1234abcd
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000101000000000000000000000100010
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 28000020 || Actual : 28000022
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 28000020 || Actual = 28000022
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 1

>>-->  Error : 1

Testsuite: Efuse_wr_rd PASSED on site 1
RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************
All DPS connected

******************************************
Efuse Address : 1
Efuse Data    : 6800002012340000
******************************************

Initial vdd_ef_1 value : 0

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000011
DR_data Sending : 110000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000000000
cap_data : 000000000001111101000000000000000011
hex : Expected addr : 2c100000 || Actual : 2c100000
hex : Expected data : 1f40003 || Actual : 1f40003
>>--> Read efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse addr reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000000000

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000001000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000001000000000000000000
DR_data Sending : 000000000000000000100000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000100000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000100000000000000000000
DR_data Sending : 000000000000000000001000000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 21 | sb_data: 00000000001000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000001000000000000000000000
DR_data Sending : 000000000000000000000100000000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000010000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000010000000000000000000000000
DR_data Sending : 000000000000000000000000010000000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00000000000000000000000000000000

write_efuse I : 28 | sb_data: 00010000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000010000000000000000000000000000
DR_data Sending : 000000000000000000000000000010000010
>>--> Write efuse data low reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg with write efuse
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> check write completion bit
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 29 | sb_data: 00000000000000000000000000000000

write_efuse I : 30 | sb_data: 00000000000000000000000000000000

write_efuse I : 31 | sb_data: 00000000000000000000000000000000


DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001000000
DR_data Sending : 000000100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> Write efuse data low reg

write_efuse I : 0 | sb_data: 00000000000000000000000000000000

write_efuse I : 1 | sb_data: 00000000000000000000000000000000

write_efuse I : 2 | sb_data: 00000000000000000000000000000000

write_efuse I : 3 | sb_data: 00000000000000000000000000000000

write_efuse I : 4 | sb_data: 00000000000000000000000000000000

write_efuse I : 5 | sb_data: 00000000000000000000000000100000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 6 | sb_data: 00000000000000000000000000000000

write_efuse I : 7 | sb_data: 00000000000000000000000000000000

write_efuse I : 8 | sb_data: 00000000000000000000000000000000

write_efuse I : 9 | sb_data: 00000000000000000000000000000000

write_efuse I : 10 | sb_data: 00000000000000000000000000000000

write_efuse I : 11 | sb_data: 00000000000000000000000000000000

write_efuse I : 12 | sb_data: 00000000000000000000000000000000

write_efuse I : 13 | sb_data: 00000000000000000000000000000000

write_efuse I : 14 | sb_data: 00000000000000000000000000000000

write_efuse I : 15 | sb_data: 00000000000000000000000000000000

write_efuse I : 16 | sb_data: 00000000000000000000000000000000

write_efuse I : 17 | sb_data: 00000000000000000000000000000000

write_efuse I : 18 | sb_data: 00000000000000000000000000000000

write_efuse I : 19 | sb_data: 00000000000000000000000000000000

write_efuse I : 20 | sb_data: 00000000000000000000000000000000

write_efuse I : 21 | sb_data: 00000000000000000000000000000000

write_efuse I : 22 | sb_data: 00000000000000000000000000000000

write_efuse I : 23 | sb_data: 00000000000000000000000000000000

write_efuse I : 24 | sb_data: 00000000000000000000000000000000

write_efuse I : 25 | sb_data: 00000000000000000000000000000000

write_efuse I : 26 | sb_data: 00000000000000000000000000000000

write_efuse I : 27 | sb_data: 00001000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000001000000000000000000000000000
DR_data Sending : 000000000000000000000000000100000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 28 | sb_data: 00000000000000000000000000000000

write_efuse I : 29 | sb_data: 00100000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000100000000000000000000000000000
DR_data Sending : 000000000000000000000000000001000010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 30 | sb_data: 01000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010001000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000100010
>>--> Write efuse data high reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> Write efuse start reg
DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000001
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 1 || Actual : 1
>>--> Read efuse status reg
DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

write_efuse I : 31 | sb_data: 00000000000000000000000000000000

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001010000
DR_data Sending : 000010100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> clear data high

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000000
DR_data Sending : 000000000000000000101111100000000010
>>--> Write efuse ctrl reg with 0x****0000

After writing vdd_ef_1 value : 0

>>--> error 0

 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit

>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000010010001101000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 12340000 || Actual : 12340000
>>--> Read efuse data low reg

>>-->  Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000001101000000000000000000000100000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 68000020 || Actual : 68000020
>>--> Read efuse data high reg

>>-->  Read efuse data high reg error 0

>>-->  Error : 0

Testsuite: Efuse_wr_rd PASSED on site 1
