<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'Z:/es4/finalproj/fruitSalad/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/vga.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/vga.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'vga'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/vga.vhd(17,14-17,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/vga_controller.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/vga_controller.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/vga_controller.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'top'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/vga_controller.vhd(16,16-16,21) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/fruit_rom.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/fruit_rom.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/fruit_rom.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'rom'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/fruit_rom.vhd(15,14-15,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(6,8-6,11) (VHDL-1012) analyzing entity 'top'
WARNING <2049991> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(6,8-6,11) (VHDL-1177) overwriting existing primary unit 'top'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(16,14-16,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd(4,8-4,19) (VHDL-1012) analyzing entity 'pattern_gen'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd(16,14-16,19) (VHDL-1010) analyzing architecture 'synth'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd(28,12-28,20) (VHDL-1241) 'fruitrom' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd(32,8-32,19) (VHDL-1272) type error near 'fruit_1_rgb' ; expected type 'std_logic_vector'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd(16,1-35,5) (VHDL-1284) unit 'synth' is ignored due to previous errors
(VHDL-1482) VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/pattern_gen.vhd' is ignored due to errors
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(5,8-5,24) (VHDL-1012) analyzing entity 'pre_drop_control'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(7,25-7,45) (VHDL-1241) 'unsigned' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(9,25-9,45) (VHDL-1241) 'unsigned' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(13,1-13,13) (VHDL-1261) syntax error near 'architecture'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(14,8-14,19) (VHDL-1223) 'curr_center' is already declared in this region
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(14,22-14,42) (VHDL-1241) 'unsigned' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(17,5-17,7) (VHDL-1261) syntax error near 'if'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd(5,1-26,5) (VHDL-1284) unit 'pre_drop_control' is ignored due to previous errors
(VHDL-1482) VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/pre_drop_control.vhd' is ignored due to errors
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/shift8.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/shift8.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/shift8.vhd(4,8-4,14) (VHDL-1012) analyzing entity 'shift8'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/shift8.vhd(12,15-12,20) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(4,8-4,11) (VHDL-1012) analyzing entity 'top'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(12,3-12,15) (VHDL-1261) syntax error near 'architecture'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(15,19-15,39) (VHDL-1241) 'unsigned' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(16,23-16,43) (VHDL-1241) 'unsigned' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(20,5-20,14) (VHDL-1261) syntax error near 'component'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd(4,1-54,7) (VHDL-1284) unit 'top' is ignored due to previous errors
(VHDL-1482) VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/top.vhd' is ignored due to errors
(VHDL-1481) Analyzing VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd'
Analyzing VHDL file Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(4,8-4,13) (VHDL-1012) analyzing entity 'lfsr4'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(12,14-12,19) (VHDL-1010) analyzing architecture 'synth'
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(22,13-22,18) (VHDL-1241) 'reset' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(20,16-20,21) (VHDL-1241) 'reset' is not declared
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(37,23-37,45) (VHDL-1052) 0 definitions of operator "or" match here
ERROR <2049990> - Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd(41,1-41,4) (VHDL-1261) syntax error near 'end'
(VHDL-1482) VHDL file 'Z:/es4/finalproj/fruitSalad/source/impl_1/update_color.vhd' is ignored due to errors
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1067) elaborating 'vga(synth)'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(6,8-6,11) (VHDL-1067) elaborating 'top(synth)'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(43,9-45,72) (VHDL-1399) switching to Verilog mode to elaborate module 'HSOSC'
INFO <2049992> - C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v(756,8-756,13) (VERI-1018) compiling module 'HSOSC_uniq_1'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/nesclk_top.vhd(43,9-45,72) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/shift8.vhd(4,8-4,14) (VHDL-1067) elaborating 'shift8_uniq_0(synth)'
INFO <2049992> - Z:/es4/finalproj/fruitSalad/source/impl_1/fruit_rom.vhd(5,8-5,11) (VHDL-1067) elaborating 'ROM(synth)'
Done: design load finished with (19) errors, and (1) warnings

</PRE></BODY></HTML>