#type; UART

#base; UART0 0x05000000
#base; UART1 0x05000400
#base; UART2 0x05000800
#base; UART3 0x05000C00
#base; UART4 0x05001000
#base; R_UART 0x07080000

#irq; UART0 32
#irq; UART1 33
#irq; UART2 34
#irq; UART3 35
#irq; UART4 36


# 
# https://github.com/MotorolaMobilityLLC/kernel-msm/blob/0df9925d29dec5ada24e08238cec2a16e5fd38e0/arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi#L307
#

#base; R_UART	0x07080000; R_UART
#irq; R_UART 144; R_UART


#regdef; UART_RBR_THR_DLL; 0x0000; UART Receive Buffer Register/Transmit Holding Register
#regdef; UART_DLH_IER; 0x0004; ; UART Divisor Latch High Register/UART Interrupt Enable Register
#regdef; UART_IIR_FCR; 0x0008; UART Interrupt Identity Register/UART FIFO Control Register
#regdef; UART_LCR; 0x000C; UART Line Control Register
#regdef; UART_MCR; 0x0010; UART Modem Control Register
#regdef; UART_LSR; 0x0014; UART Line Status Register
#regdef; UART_MSR; 0x0018; UART Modem Status Register
#regdef; UART_SCH; 0x001C; UART Scratch Register
#regdef; UART_USR; 0x007C; UART Status Register
#regdef; UART_TFL; 0x0080; UART Transmit FIFO Level Register
#regdef; UART_RFL; 0x0084; UART Receive FIFO Level Register
#regdef; UART_HSK; 0x0088; UART DMA Handshake Configuration Register
##regdef; UART_DMA_REQ_EN; 0x008C; UART DMA Request Enable Register
##regdef; UART_HALT; 0x00A4; UART Halt TX Register
#regdef; UART_DBG_DLL; 0x00B0; UART Debug DLL Register
#regdef; UART_DBG_DLH; 0x00B4; UART Debug DLH Register

#regdef; UART_485_CTL; 0x00C0; UART RS485 Control and Status Register
#regdef; RS485_ADDR_MATCH; 0x00C4; UART RS485 Addres Match Register 
#regdef; BUS_IDLE_CHECK; 0x00C8; UART RS485 Bus Idle Check Register
#regdef; TX_DLY; 0x00CC; UART TX Delay Register

#regdef; padding 0; 0x400; set size
#typeend;
