module mux41tb;

reg i0,i1,i2,i3;
reg [1:0] sel;
wire y;

mux41 dut

(.i0(i0),
.i1(i1),
.i2(i2),
.i3(i3),
.sel(sel),
.y(y));

initial begin

$monitor("Time=%0t | sel=%b | y=%b", $time, sel, y);

$dumpfile("mux41.vcd");
$dumpvars(0, mux41tb);


i0=1'b1; i1=1'b0; i2=1'b1; i3=1'b0; sel=2'b00;

#10 sel = 2'b01;
#10 sel = 2'b10;
#10 sel = 2'b11;
#10 $finish;


end
endmodule
