#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025ff1ddd5c0 .scope module, "ASFIFO_tb" "ASFIFO_tb" 2 3;
 .timescale -9 -9;
P_0000025ff1dd7300 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000010000>;
P_0000025ff1dd7338 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0000025ff1ceb100_0 .var "rclk", 0 0;
v0000025ff1cebba0_0 .net "rdata", 7 0, v0000025ff1cebce0_0;  1 drivers
v0000025ff1ceb380_0 .net "rempty", 0 0, L_0000025ff1d46140;  1 drivers
v0000025ff1cead40_0 .var "rinc", 0 0;
v0000025ff1cce620_0 .var "rrstn", 0 0;
v0000025ff1cce940_0 .var "wclk", 0 0;
v0000025ff1ccea80_0 .var "wdata", 7 0;
v0000025ff1cce800_0 .net "wfull", 0 0, L_0000025ff1d44de0;  1 drivers
v0000025ff1cce760_0 .var "winc", 0 0;
v0000025ff1cceb20_0 .var "wrstn", 0 0;
E_0000025ff1cd3000 .event negedge, v0000025ff1cebec0_0;
S_0000025ff1ddd750 .scope module, "a1" "asyn_fifo" 2 18, 3 47 0, S_0000025ff1ddd5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 1 "wrstn";
    .port_info 3 /INPUT 1 "rrstn";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "rinc";
    .port_info 6 /INPUT 8 "wdata";
    .port_info 7 /OUTPUT 1 "wfull";
    .port_info 8 /OUTPUT 1 "rempty";
    .port_info 9 /OUTPUT 8 "rdata";
P_0000025ff1cee110 .param/l "DEPTH" 0 3 49, +C4<00000000000000000000000000010000>;
P_0000025ff1cee148 .param/l "WIDTH" 0 3 48, +C4<00000000000000000000000000001000>;
L_0000025ff1ce7030 .functor NOT 1, L_0000025ff1d44de0, C4<0>, C4<0>, C4<0>;
L_0000025ff1ce6770 .functor AND 1, v0000025ff1cce760_0, L_0000025ff1ce7030, C4<1>, C4<1>;
L_0000025ff1ce70a0 .functor NOT 1, L_0000025ff1d46140, C4<0>, C4<0>, C4<0>;
L_0000025ff1ce6a80 .functor AND 1, v0000025ff1cead40_0, L_0000025ff1ce70a0, C4<1>, C4<1>;
L_0000025ff1ce67e0 .functor NOT 2, L_0000025ff1d45e20, C4<00>, C4<00>, C4<00>;
v0000025ff1cea5c0_0 .net *"_ivl_0", 0 0, L_0000025ff1ce7030;  1 drivers
L_0000025ff2120088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025ff1cea700_0 .net/2s *"_ivl_10", 1 0, L_0000025ff2120088;  1 drivers
L_0000025ff21200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025ff1ceafc0_0 .net/2s *"_ivl_12", 1 0, L_0000025ff21200d0;  1 drivers
v0000025ff1cea160_0 .net *"_ivl_14", 1 0, L_0000025ff1ccebc0;  1 drivers
v0000025ff1ceb880_0 .net *"_ivl_19", 1 0, L_0000025ff1d45e20;  1 drivers
v0000025ff1ceade0_0 .net *"_ivl_20", 1 0, L_0000025ff1ce67e0;  1 drivers
v0000025ff1cea200_0 .net *"_ivl_23", 2 0, L_0000025ff1d463c0;  1 drivers
v0000025ff1cebd80_0 .net *"_ivl_24", 4 0, L_0000025ff1d44f20;  1 drivers
v0000025ff1ceb2e0_0 .net *"_ivl_26", 0 0, L_0000025ff1d457e0;  1 drivers
L_0000025ff2120118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025ff1ceb560_0 .net/2s *"_ivl_28", 1 0, L_0000025ff2120118;  1 drivers
L_0000025ff2120160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025ff1cea520_0 .net/2s *"_ivl_30", 1 0, L_0000025ff2120160;  1 drivers
v0000025ff1cea2a0_0 .net *"_ivl_32", 1 0, L_0000025ff1d45100;  1 drivers
v0000025ff1ceba60_0 .net *"_ivl_4", 0 0, L_0000025ff1ce70a0;  1 drivers
v0000025ff1cea340_0 .net *"_ivl_8", 0 0, L_0000025ff1cce580;  1 drivers
v0000025ff1cea840_0 .net "rclk", 0 0, v0000025ff1ceb100_0;  1 drivers
v0000025ff1cea3e0_0 .net "rdata", 7 0, v0000025ff1cebce0_0;  alias, 1 drivers
v0000025ff1ceb060_0 .net "rempty", 0 0, L_0000025ff1d46140;  alias, 1 drivers
v0000025ff1ceb600_0 .net "renc", 0 0, L_0000025ff1ce6a80;  1 drivers
v0000025ff1cebc40_0 .net "rinc", 0 0, v0000025ff1cead40_0;  1 drivers
v0000025ff1cea480_0 .var "rptr_expand", 4 0;
v0000025ff1ceb6a0_0 .var "rptr_expand_g", 4 0;
v0000025ff1ceab60_0 .var "rptr_expand_g_d1", 4 0;
v0000025ff1cea8e0_0 .var "rptr_expand_g_d2", 4 0;
v0000025ff1ceac00_0 .net "rrstn", 0 0, v0000025ff1cce620_0;  1 drivers
v0000025ff1ceaf20_0 .net "wclk", 0 0, v0000025ff1cce940_0;  1 drivers
v0000025ff1ceae80_0 .net "wdata", 7 0, v0000025ff1ccea80_0;  1 drivers
v0000025ff1cea660_0 .net "wenc", 0 0, L_0000025ff1ce6770;  1 drivers
v0000025ff1ceb740_0 .net "wfull", 0 0, L_0000025ff1d44de0;  alias, 1 drivers
v0000025ff1cebb00_0 .net "winc", 0 0, v0000025ff1cce760_0;  1 drivers
v0000025ff1cea980_0 .var "wptr_expand", 4 0;
v0000025ff1cebe20_0 .var "wptr_expand_g", 4 0;
v0000025ff1ceaa20_0 .var "wptr_expand_g_d1", 4 0;
v0000025ff1ceaca0_0 .var "wptr_expand_g_d2", 4 0;
v0000025ff1ceb1a0_0 .net "wrstn", 0 0, v0000025ff1cceb20_0;  1 drivers
E_0000025ff1cd2e80/0 .event negedge, v0000025ff1ceac00_0;
E_0000025ff1cd2e80/1 .event posedge, v0000025ff1ceaac0_0;
E_0000025ff1cd2e80 .event/or E_0000025ff1cd2e80/0, E_0000025ff1cd2e80/1;
E_0000025ff1cd2ec0/0 .event negedge, v0000025ff1ceb1a0_0;
E_0000025ff1cd2ec0/1 .event posedge, v0000025ff1cebec0_0;
E_0000025ff1cd2ec0 .event/or E_0000025ff1cd2ec0/0, E_0000025ff1cd2ec0/1;
L_0000025ff1cce580 .cmp/eq 5, v0000025ff1ceb6a0_0, v0000025ff1ceaca0_0;
L_0000025ff1ccebc0 .functor MUXZ 2, L_0000025ff21200d0, L_0000025ff2120088, L_0000025ff1cce580, C4<>;
L_0000025ff1d46140 .part L_0000025ff1ccebc0, 0, 1;
L_0000025ff1d45e20 .part v0000025ff1cea8e0_0, 3, 2;
L_0000025ff1d463c0 .part v0000025ff1cea8e0_0, 0, 3;
L_0000025ff1d44f20 .concat [ 3 2 0 0], L_0000025ff1d463c0, L_0000025ff1ce67e0;
L_0000025ff1d457e0 .cmp/eq 5, v0000025ff1cebe20_0, L_0000025ff1d44f20;
L_0000025ff1d45100 .functor MUXZ 2, L_0000025ff2120160, L_0000025ff2120118, L_0000025ff1d457e0, C4<>;
L_0000025ff1d44de0 .part L_0000025ff1d45100, 0, 1;
L_0000025ff1d451a0 .part v0000025ff1cea980_0, 0, 4;
L_0000025ff1d45420 .part v0000025ff1cea480_0, 0, 4;
S_0000025ff1ce3130 .scope module, "d1" "dual_port_RAM" 3 132, 3 18 0, S_0000025ff1ddd750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wenc";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "rclk";
    .port_info 5 /INPUT 1 "renc";
    .port_info 6 /INPUT 4 "raddr";
    .port_info 7 /OUTPUT 8 "rdata";
P_0000025ff1ced590 .param/l "DEPTH" 0 3 19, +C4<00000000000000000000000000010000>;
P_0000025ff1ced5c8 .param/l "WIDTH" 0 3 20, +C4<00000000000000000000000000001000>;
v0000025ff1ceb9c0 .array "RAM_MEM", 15 0, 7 0;
v0000025ff1ceb920_0 .net "raddr", 3 0, L_0000025ff1d45420;  1 drivers
v0000025ff1ceaac0_0 .net "rclk", 0 0, v0000025ff1ceb100_0;  alias, 1 drivers
v0000025ff1cebce0_0 .var "rdata", 7 0;
v0000025ff1ceb420_0 .net "renc", 0 0, L_0000025ff1ce6a80;  alias, 1 drivers
v0000025ff1cea020_0 .net "waddr", 3 0, L_0000025ff1d451a0;  1 drivers
v0000025ff1cebec0_0 .net "wclk", 0 0, v0000025ff1cce940_0;  alias, 1 drivers
v0000025ff1cea7a0_0 .net "wdata", 7 0, v0000025ff1ccea80_0;  alias, 1 drivers
v0000025ff1cea0c0_0 .net "wenc", 0 0, L_0000025ff1ce6770;  alias, 1 drivers
E_0000025ff1cd2f00 .event posedge, v0000025ff1ceaac0_0;
E_0000025ff1cd2c00 .event posedge, v0000025ff1cebec0_0;
    .scope S_0000025ff1ce3130;
T_0 ;
    %wait E_0000025ff1cd2c00;
    %load/vec4 v0000025ff1cea0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000025ff1cea7a0_0;
    %load/vec4 v0000025ff1cea020_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025ff1ceb9c0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025ff1ce3130;
T_1 ;
    %wait E_0000025ff1cd2f00;
    %load/vec4 v0000025ff1ceb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000025ff1ceb920_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000025ff1ceb9c0, 4;
    %assign/vec4 v0000025ff1cebce0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025ff1ddd750;
T_2 ;
    %wait E_0000025ff1cd2ec0;
    %load/vec4 v0000025ff1ceb1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025ff1cea980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025ff1cea660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000025ff1cea980_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000025ff1cea980_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000025ff1cea980_0;
    %assign/vec4 v0000025ff1cea980_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025ff1ddd750;
T_3 ;
    %wait E_0000025ff1cd2e80;
    %load/vec4 v0000025ff1ceac00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025ff1cea480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025ff1ceb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000025ff1cea480_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000025ff1cea480_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000025ff1cea480_0;
    %assign/vec4 v0000025ff1cea480_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025ff1ddd750;
T_4 ;
    %wait E_0000025ff1cd2ec0;
    %load/vec4 v0000025ff1ceb1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025ff1cebe20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025ff1cea980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000025ff1cea980_0;
    %xor;
    %assign/vec4 v0000025ff1cebe20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025ff1ddd750;
T_5 ;
    %wait E_0000025ff1cd2e80;
    %load/vec4 v0000025ff1ceac00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000025ff1ceb6a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025ff1cea480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000025ff1cea480_0;
    %xor;
    %assign/vec4 v0000025ff1ceb6a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025ff1ddd750;
T_6 ;
    %wait E_0000025ff1cd2ec0;
    %load/vec4 v0000025ff1ceb1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000025ff1ceab60_0, 0;
    %assign/vec4 v0000025ff1cea8e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000025ff1ceab60_0;
    %load/vec4 v0000025ff1ceb6a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000025ff1ceab60_0, 0;
    %assign/vec4 v0000025ff1cea8e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025ff1ddd750;
T_7 ;
    %wait E_0000025ff1cd2e80;
    %load/vec4 v0000025ff1ceac00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0000025ff1ceaa20_0, 0;
    %assign/vec4 v0000025ff1ceaca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025ff1ceaa20_0;
    %load/vec4 v0000025ff1cebe20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0000025ff1ceaa20_0, 0;
    %assign/vec4 v0000025ff1ceaca0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025ff1ddd5c0;
T_8 ;
    %vpi_call 2 34 "$dumpfile", "ASFIFO.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1cce940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1ceb100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1cceb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1cce620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025ff1cce760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1cead40_0, 0;
    %vpi_func 2 42 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000025ff1ccea80_0, 0;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025ff1cceb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025ff1cce620_0, 0;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025ff1cd3000;
    %vpi_func 2 49 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000025ff1ccea80_0, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025ff1cead40_0, 0;
    %pushi/vec4 20, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000025ff1cd3000;
    %vpi_func 2 55 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000025ff1ccea80_0, 0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025ff1cce760_0, 0;
    %delay 1000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000025ff1ddd5c0;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0000025ff1cce940_0;
    %inv;
    %store/vec4 v0000025ff1cce940_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000025ff1ddd5c0;
T_10 ;
    %delay 3, 0;
    %load/vec4 v0000025ff1ceb100_0;
    %inv;
    %store/vec4 v0000025ff1ceb100_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ASFIFO_tb.v";
    "./ASFIFO.v";
