Analysis & Synthesis report for Microcomputer
Tue Sep 10 11:01:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |GS_Z80_CPM_64KRAM|sd_controller:sd1|return_state
 11. State Machine - |GS_Z80_CPM_64KRAM|sd_controller:sd1|state
 12. State Machine - |GS_Z80_CPM_64KRAM|bufferedUART:io1|txState
 13. State Machine - |GS_Z80_CPM_64KRAM|bufferedUART:io1|rxState
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated
 20. Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated
 21. Parameter Settings for User Entity Instance: T80s:cpu1
 22. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 23. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 24. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 25. Parameter Settings for User Entity Instance: ROM:rom1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: PLL:clocks|altpll:altpll_component
 27. Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "PLL:clocks"
 31. Port Connectivity Checks: "bufferedUART:io1"
 32. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 33. Port Connectivity Checks: "T80s:cpu1"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 10 11:01:51 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Microcomputer                               ;
; Top-level Entity Name              ; GS_Z80_CPM_64KRAM                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,273                                       ;
;     Total combinational functions  ; 2,122                                       ;
;     Dedicated logic registers      ; 426                                         ;
; Total registers                    ; 426                                         ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,328                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; GS_Z80_CPM_64KRAM  ; Microcomputer      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+-------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                      ; Library ;
+-------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Components/SDCARD/sd_controller.vhd ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/SDCARD/sd_controller.vhd ;         ;
; Components/ROM/ROM.HEX              ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX              ;         ;
; Components/Z80/T80s.vhd             ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd             ;         ;
; Components/Z80/T80_Reg.vhd          ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Reg.vhd          ;         ;
; Components/Z80/T80_Pack.vhd         ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Pack.vhd         ;         ;
; Components/Z80/T80_MCode.vhd        ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_MCode.vhd        ;         ;
; Components/Z80/T80_ALU.vhd          ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_ALU.vhd          ;         ;
; Components/Z80/T80.vhd              ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd              ;         ;
; Components/UART/bufferedUART.vhd    ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/UART/bufferedUART.vhd    ;         ;
; GS_Z80_CPM_64KRAM.vhd               ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd               ;         ;
; ROM.vhd                             ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd                             ;         ;
; PLL.vhd                             ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd                             ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; aglobal181.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                             ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                          ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                          ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                        ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_fks3.tdf              ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_fks3.tdf              ;         ;
; db/decode_c8a.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/decode_c8a.tdf                   ;         ;
; db/mux_3nb.tdf                      ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/mux_3nb.tdf                      ;         ;
; altpll.tdf                          ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                 ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;         ;
; db/pll_altpll.v                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/pll_altpll.v                     ;         ;
; db/altsyncram_1ce1.tdf              ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_1ce1.tdf              ;         ;
+-------------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,273                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 2122                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1436                                                                          ;
;     -- 3 input functions                    ; 457                                                                           ;
;     -- <=2 input functions                  ; 229                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 1955                                                                          ;
;     -- arithmetic mode                      ; 167                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 426                                                                           ;
;     -- Dedicated logic registers            ; 426                                                                           ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 48                                                                            ;
; Total memory bits                           ; 131328                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL:clocks|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 423                                                                           ;
; Total fan-out                               ; 9428                                                                          ;
; Average fan-out                             ; 3.52                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; |GS_Z80_CPM_64KRAM                        ; 2122 (41)           ; 426 (1)                   ; 131328      ; 0            ; 0       ; 0         ; 48   ; 0            ; |GS_Z80_CPM_64KRAM                                                                           ; GS_Z80_CPM_64KRAM ; work         ;
;    |PLL:clocks|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|PLL:clocks                                                                ; PLL               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|PLL:clocks|altpll:altpll_component                                        ; altpll            ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|PLL:clocks|altpll:altpll_component|PLL_altpll:auto_generated              ; PLL_altpll        ; work         ;
;    |ROM:rom1|                             ; 0 (0)               ; 2 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|ROM:rom1                                                                  ; ROM               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|ROM:rom1|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;          |altsyncram_fks3:auto_generated| ; 0 (0)               ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated   ; altsyncram_fks3   ; work         ;
;    |T80s:cpu1|                            ; 1948 (13)           ; 346 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|T80s:cpu1                                                                 ; T80s              ; work         ;
;       |T80:u0|                            ; 1935 (816)          ; 334 (206)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0                                                          ; T80               ; work         ;
;          |T80_ALU:alu|                    ; 421 (421)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_ALU:alu                                              ; T80_ALU           ; work         ;
;          |T80_MCode:mcode|                ; 442 (442)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_MCode:mcode                                          ; T80_MCode         ; work         ;
;          |T80_Reg:Regs|                   ; 256 (256)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_Reg:Regs                                             ; T80_Reg           ; work         ;
;    |bufferedUART:io1|                     ; 132 (132)           ; 76 (76)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|bufferedUART:io1                                                          ; bufferedUART      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_1ce1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated ; altsyncram_1ce1   ; work         ;
;    |sd_controller:sd1|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GS_Z80_CPM_64KRAM|sd_controller:sd1                                                         ; sd_controller     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; ./Components/ROM/ROM.HEX ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None                     ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |GS_Z80_CPM_64KRAM|PLL:clocks ; PLL.vhd         ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |GS_Z80_CPM_64KRAM|ROM:rom1   ; ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GS_Z80_CPM_64KRAM|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.poll_cmd ; return_state.cmd41 ; return_state.cmd55 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 1                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 1                  ; 0                 ; 0                 ; 1                ;
; return_state.cmd41             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 1                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GS_Z80_CPM_64KRAM|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.poll_cmd ; state.cmd41 ; state.cmd55 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 1          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 1           ; 0          ; 0          ; 1         ;
; state.cmd41             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 1           ; 0           ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |GS_Z80_CPM_64KRAM|bufferedUART:io1|txState        ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |GS_Z80_CPM_64KRAM|bufferedUART:io1|rxState        ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; T80s:cpu1|T80:u0|OldNMI_n                        ; Lost fanout                            ;
; T80s:cpu1|T80:u0|BusReq_s                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|INT_s                           ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|BusAck                          ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IntE_FF1                        ; Lost fanout                            ;
; T80s:cpu1|T80:u0|NMI_s                           ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IntCycle                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IStatus[0,1]                    ; Lost fanout                            ;
; T80s:cpu1|T80:u0|NMICycle                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|Auto_Wait_t2                    ; Lost fanout                            ;
; sd_controller:sd1|byte_counter[0..9]             ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|bit_counter[0..7]              ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|sclk_sig                       ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|sdCS                           ; Stuck at VCC due to stuck port clock   ;
; sd_controller:sd1|sd_read_flag                   ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|sd_write_flag                  ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|cmd_out[0..55]                 ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|cmd_mode                       ; Stuck at VCC due to stuck port clock   ;
; sd_controller:sd1|response_mode                  ; Stuck at VCC due to stuck port clock   ;
; sd_controller:sd1|init_busy                      ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|data_sig[0..7]                 ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|block_busy                     ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|dout[0..7]                     ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|block_start_ack                ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|recv_data[0..7]                ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|led_on_count[0..7]             ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|driveLED                       ; Stuck at VCC due to stuck port clock   ;
; sd_controller:sd1|host_read_flag                 ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.rst               ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.init              ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.cmd0              ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.cmd55             ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.cmd41             ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.poll_cmd          ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.idle              ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.read_block_cmd    ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.read_block_wait   ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.read_block_data   ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.send_cmd          ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.receive_byte_wait ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.receive_byte      ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.write_block_cmd   ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.write_block_init  ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.write_block_data  ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.write_block_byte  ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|return_state.write_block_wait  ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.rst                      ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.init                     ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.cmd0                     ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.cmd55                    ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.cmd41                    ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.poll_cmd                 ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.idle                     ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.read_block_cmd           ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.read_block_wait          ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.read_block_data          ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.send_cmd                 ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.receive_byte_wait        ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.receive_byte             ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.write_block_cmd          ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|block_write                    ; Lost fanout                            ;
; sd_controller:sd1|block_read                     ; Lost fanout                            ;
; sd_controller:sd1|state.write_block_init         ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.write_block_data         ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.write_block_byte         ; Stuck at GND due to stuck port clock   ;
; sd_controller:sd1|state.write_block_wait         ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 166          ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-----------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-----------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; sd_controller:sd1|sclk_sig        ; Stuck at GND              ; sd_controller:sd1|sd_write_flag, sd_controller:sd1|cmd_out[55],                      ;
;                                   ; due to stuck port clock   ; sd_controller:sd1|cmd_out[54], sd_controller:sd1|cmd_out[53],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[52], sd_controller:sd1|cmd_out[51],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[50], sd_controller:sd1|cmd_out[49],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[48], sd_controller:sd1|cmd_out[47],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[46], sd_controller:sd1|cmd_out[45],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[44], sd_controller:sd1|cmd_out[43],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[42], sd_controller:sd1|cmd_out[41],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[40], sd_controller:sd1|cmd_out[39],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[38], sd_controller:sd1|cmd_out[37],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[36], sd_controller:sd1|cmd_out[35],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[34], sd_controller:sd1|cmd_out[33],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[32], sd_controller:sd1|cmd_out[31],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[30], sd_controller:sd1|cmd_out[29],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[28], sd_controller:sd1|cmd_out[27],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[26], sd_controller:sd1|cmd_out[25],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[24], sd_controller:sd1|cmd_out[23],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[22], sd_controller:sd1|cmd_out[21],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[20], sd_controller:sd1|cmd_out[19],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[18], sd_controller:sd1|cmd_out[17],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[16], sd_controller:sd1|cmd_out[15],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[14], sd_controller:sd1|cmd_out[13],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[12], sd_controller:sd1|cmd_out[11],                        ;
;                                   ;                           ; sd_controller:sd1|cmd_out[10], sd_controller:sd1|cmd_out[9],                         ;
;                                   ;                           ; sd_controller:sd1|cmd_out[8], sd_controller:sd1|cmd_out[7],                          ;
;                                   ;                           ; sd_controller:sd1|cmd_out[6], sd_controller:sd1|cmd_out[5],                          ;
;                                   ;                           ; sd_controller:sd1|cmd_out[4], sd_controller:sd1|cmd_out[3],                          ;
;                                   ;                           ; sd_controller:sd1|cmd_out[2], sd_controller:sd1|cmd_out[1],                          ;
;                                   ;                           ; sd_controller:sd1|cmd_out[0], sd_controller:sd1|cmd_mode,                            ;
;                                   ;                           ; sd_controller:sd1|response_mode, sd_controller:sd1|recv_data[7]                      ;
; sd_controller:sd1|byte_counter[9] ; Stuck at GND              ; sd_controller:sd1|bit_counter[4], sd_controller:sd1|bit_counter[3],                  ;
;                                   ; due to stuck port clock   ; sd_controller:sd1|bit_counter[2], sd_controller:sd1|bit_counter[1],                  ;
;                                   ;                           ; sd_controller:sd1|sdCS, sd_controller:sd1|sd_read_flag, sd_controller:sd1|init_busy, ;
;                                   ;                           ; sd_controller:sd1|data_sig[7], sd_controller:sd1|data_sig[6],                        ;
;                                   ;                           ; sd_controller:sd1|data_sig[5], sd_controller:sd1|data_sig[4],                        ;
;                                   ;                           ; sd_controller:sd1|data_sig[3], sd_controller:sd1|data_sig[2],                        ;
;                                   ;                           ; sd_controller:sd1|data_sig[1], sd_controller:sd1|data_sig[0],                        ;
;                                   ;                           ; sd_controller:sd1|dout[7], sd_controller:sd1|dout[6], sd_controller:sd1|dout[5],     ;
;                                   ;                           ; sd_controller:sd1|dout[4], sd_controller:sd1|dout[3], sd_controller:sd1|dout[2],     ;
;                                   ;                           ; sd_controller:sd1|dout[1], sd_controller:sd1|dout[0],                                ;
;                                   ;                           ; sd_controller:sd1|led_on_count[7], sd_controller:sd1|led_on_count[6],                ;
;                                   ;                           ; sd_controller:sd1|led_on_count[5], sd_controller:sd1|led_on_count[4],                ;
;                                   ;                           ; sd_controller:sd1|led_on_count[3], sd_controller:sd1|led_on_count[2],                ;
;                                   ;                           ; sd_controller:sd1|led_on_count[1], sd_controller:sd1|led_on_count[0],                ;
;                                   ;                           ; sd_controller:sd1|driveLED                                                           ;
; sd_controller:sd1|state.rst       ; Stuck at GND              ; sd_controller:sd1|state.init, sd_controller:sd1|state.idle,                          ;
;                                   ; due to stuck port clock   ; sd_controller:sd1|state.read_block_cmd, sd_controller:sd1|state.send_cmd,            ;
;                                   ;                           ; sd_controller:sd1|state.write_block_cmd, sd_controller:sd1|state.write_block_data    ;
; T80s:cpu1|T80:u0|BusReq_s         ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck, T80s:cpu1|T80:u0|Auto_Wait_t2                               ;
;                                   ; due to stuck port data_in ;                                                                                      ;
; T80s:cpu1|T80:u0|IntCycle         ; Stuck at GND              ; T80s:cpu1|T80:u0|IStatus[0], T80s:cpu1|T80:u0|IStatus[1]                             ;
;                                   ; due to stuck port data_in ;                                                                                      ;
; sd_controller:sd1|block_start_ack ; Stuck at GND              ; sd_controller:sd1|block_write, sd_controller:sd1|block_read                          ;
;                                   ; due to stuck port clock   ;                                                                                      ;
; T80s:cpu1|T80:u0|INT_s            ; Stuck at GND              ; T80s:cpu1|T80:u0|IntE_FF1                                                            ;
;                                   ; due to stuck port data_in ;                                                                                      ;
+-----------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 426   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 204   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 306   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T80s:cpu1|T80:u0|MCycle[0]              ; 78      ;
; T80s:cpu1|T80:u0|F[6]                   ; 11      ;
; T80s:cpu1|T80:u0|F[0]                   ; 14      ;
; T80s:cpu1|T80:u0|F[2]                   ; 8       ;
; T80s:cpu1|T80:u0|F[7]                   ; 7       ;
; T80s:cpu1|T80:u0|SP[0]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[1]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[2]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[3]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[4]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[5]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[6]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[7]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[8]                  ; 4       ;
; T80s:cpu1|T80:u0|ACC[0]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[9]                  ; 4       ;
; T80s:cpu1|T80:u0|ACC[1]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[10]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[2]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[11]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[3]                 ; 9       ;
; T80s:cpu1|T80:u0|SP[12]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[4]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[13]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[5]                 ; 9       ;
; T80s:cpu1|T80:u0|SP[14]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[6]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[15]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[7]                 ; 7       ;
; T80s:cpu1|T80:u0|F[4]                   ; 7       ;
; T80s:cpu1|T80:u0|F[1]                   ; 18      ;
; T80s:cpu1|RD_n                          ; 2       ;
; T80s:cpu1|IORQ_n                        ; 3       ;
; T80s:cpu1|T80:u0|Fp[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[2]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[7]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[1]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[2]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[3]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[4]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[5]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[7]                  ; 1       ;
; T80s:cpu1|WR_n                          ; 2       ;
; T80s:cpu1|MREQ_n                        ; 1       ;
; T80s:cpu1|T80:u0|F[5]                   ; 2       ;
; T80s:cpu1|T80:u0|Fp[4]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[1]                  ; 1       ;
; T80s:cpu1|T80:u0|F[3]                   ; 2       ;
; T80s:cpu1|T80:u0|Fp[5]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[3]                  ; 1       ;
; Total number of inverted registers = 53 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|ALU_Op_r[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|RegAddrC[0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|Read_To_Reg_r[2]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|XY_State[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|ISet[0]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|IR[6]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|MCycle[1]                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|R[4]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|rxClockCount[3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|TmpAddr[0]                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|TmpAddr[3]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|TmpAddr[15]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|rxBitCount[3]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|txBitCount[2]                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|txBuffer[6]                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|BusB[2]                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|BusA[3]                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|txClockCount[5]                ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|PC[7]                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|PC[10]                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|A[5]                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|A[8]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|DO[1]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|SP[7]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|SP[14]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|ACC[2]                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|F[5]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_ALU:alu|Q_t                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_MCode:mcode|Mux47          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[2]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|Save_Mux[1]                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux41             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_ALU:alu|Mux15              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[7]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|RegDIL[6]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux16             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux5              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|cpuDataIn[3]                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|RegAddrA[1]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|Selector37                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|bufferedUART:io1|Selector11                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|Save_Mux[0]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|cpuDataIn[6]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|sd_controller:sd1|return_state.write_block_wait ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|RegWEL                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|T80s:cpu1|T80:u0|Save_Mux[5]                    ;
; 10:1               ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |GS_Z80_CPM_64KRAM|sd_controller:sd1|Selector97                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |GS_Z80_CPM_64KRAM|sd_controller:sd1|Selector89                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------+
; Parameter Name                     ; Value                    ; Type                  ;
+------------------------------------+--------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped               ;
; OPERATION_MODE                     ; ROM                      ; Untyped               ;
; WIDTH_A                            ; 8                        ; Signed Integer        ;
; WIDTHAD_A                          ; 14                       ; Signed Integer        ;
; NUMWORDS_A                         ; 16384                    ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped               ;
; WIDTH_B                            ; 1                        ; Signed Integer        ;
; WIDTHAD_B                          ; 1                        ; Signed Integer        ;
; NUMWORDS_B                         ; 0                        ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped               ;
; INIT_FILE                          ; ./Components/ROM/ROM.HEX ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_fks3          ; Untyped               ;
+------------------------------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:clocks|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 2304                  ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 15625                 ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_1ce1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; ROM:rom1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 16384                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:clocks|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:clocks"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 426                         ;
;     CLR               ; 49                          ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 12                          ;
;     ENA               ; 163                         ;
;     ENA CLR           ; 116                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 2124                        ;
;     arith             ; 167                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 81                          ;
;     normal            ; 1957                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 376                         ;
;         4 data inputs ; 1436                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 18.50                       ;
; Average LUT depth     ; 9.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 11:01:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GS_Z80_CPM_64KRAM -c Microcomputer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/sdcard/sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/SDCARD/sd_controller.vhd Line: 45
    Info (12023): Found entity 1: sd_controller File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/SDCARD/sd_controller.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file components/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file components/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/UART/bufferedUART.vhd Line: 27
    Info (12023): Found entity 1: bufferedUART File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/UART/bufferedUART.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file components/internal_sram/internalram32k.vhd
    Info (12022): Found design unit 1: InternalRam32K-SYN File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Internal_SRAM/InternalRam32K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam32K File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Internal_SRAM/InternalRam32K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file gs_z80_cpm_64kram.vhd
    Info (12022): Found design unit 1: GS_Z80_CPM_64KRAM-struct File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 41
    Info (12023): Found entity 1: GS_Z80_CPM_64KRAM File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd Line: 52
    Info (12023): Found entity 1: ROM File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd Line: 52
    Info (12023): Found entity 1: PLL File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd Line: 42
Info (12127): Elaborating entity "GS_Z80_CPM_64KRAM" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at GS_Z80_CPM_64KRAM.vhd(37): used implicit default value for signal "ledOut8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at GS_Z80_CPM_64KRAM.vhd(64): object "n_int1" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 64
Warning (10541): VHDL Signal Declaration warning at GS_Z80_CPM_64KRAM.vhd(77): used implicit default value for signal "sdClock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 77
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 98
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom1" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd Line: 59
Info (12133): Instantiated megafunction "ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./Components/ROM/ROM.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fks3.tdf
    Info (12023): Found entity 1: altsyncram_fks3 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_fks3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_fks3" for hierarchy "ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "ROM.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "ROM.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/ROM/ROM.HEX Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|decode_c8a:rden_decode" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_fks3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|mux_3nb:mux2" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_fks3.tdf Line: 41
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 142
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 161
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:clocks" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 203
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:clocks|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd Line: 138
Info (12130): Elaborated megafunction instantiation "PLL:clocks|altpll:altpll_component" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd Line: 138
Info (12133): Instantiated megafunction "PLL:clocks|altpll:altpll_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd Line: 138
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2304"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:clocks|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io1|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io1|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "bufferedUART:io1|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:io1|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ce1.tdf
    Info (12023): Found entity 1: altsyncram_1ce1 File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/db/altsyncram_1ce1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd Line: 963
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sramAddress[16]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 26
    Warning (13410): Pin "sramAddress[17]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 26
    Warning (13410): Pin "sramAddress[18]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 26
    Warning (13410): Pin "n_sRamWE" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 27
    Warning (13410): Pin "n_sRamCS" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 28
    Warning (13410): Pin "n_sRamOE" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 29
    Warning (13410): Pin "sdCS" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 31
    Warning (13410): Pin "sdMOSI" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 32
    Warning (13410): Pin "sdSCLK" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 34
    Warning (13410): Pin "driveLED" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 36
    Warning (13410): Pin "ledOut8[0]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[1]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
    Warning (13410): Pin "ledOut8[7]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdMISO" File: C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd Line: 33
Info (21057): Implemented 2391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 2318 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4844 megabytes
    Info: Processing ended: Tue Sep 10 11:01:51 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:33


