<stg><name>operator/</name>


<trans_list>

<trans id="509" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="2" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="20" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="21" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="37" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="40" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="56" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="57" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="58" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="80" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="82" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="84" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3 %this_num_load_1028_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1028_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4 %this_num_load_1134_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1134_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5 %this_num_load_1240_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1240_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6 %this_num_load_1031_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1031_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7 %this_num_load_1137_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1137_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8 %this_num_load_1243_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_load_1243_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:9 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:15 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:16 %aux_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %tmp_60 = fcmp_oeq  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %b_p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read

]]></Node>
<StgValue><ssdm name="b_p_read_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="4">
<![CDATA[
:10 %zext_ln788 = zext i4 %b_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln788"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:11 %tmp_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %sub_ln788 = sub i6 %tmp_59, i6 %zext_ln788

]]></Node>
<StgValue><ssdm name="sub_ln788"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
:13 %zext_ln788_1 = zext i6 %sub_ln788

]]></Node>
<StgValue><ssdm name="zext_ln788_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln788_1

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:17 %bitcast_ln782 = bitcast i32 %n_read

]]></Node>
<StgValue><ssdm name="bitcast_ln782"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln782, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="32">
<![CDATA[
:19 %trunc_ln782 = trunc i32 %bitcast_ln782

]]></Node>
<StgValue><ssdm name="trunc_ln782"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20 %icmp_ln782 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln782"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:21 %icmp_ln782_1 = icmp_eq  i23 %trunc_ln782, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln782_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22 %or_ln782 = or i1 %icmp_ln782_1, i1 %icmp_ln782

]]></Node>
<StgValue><ssdm name="or_ln782"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %tmp_60 = fcmp_oeq  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24 %and_ln782 = and i1 %or_ln782, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln782"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25 %br_ln782 = br i1 %and_ln782, void %.preheader4.preheader, void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32">
<![CDATA[
.preheader4.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:1 %this_num_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_num_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:2 %this_num_load_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_num_load_7"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4.preheader:3 %store_ln21 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:4 %br_ln21 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader4:0 %i_17 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:1 %icmp_ln21 = icmp_eq  i2 %i_17, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:3 %add_ln21 = add i2 %i_17, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4 %br_ln21 = br i1 %icmp_ln21, void %.split19, void %_ZN3BanC2EiPKfb.21.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split19:1 %tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 1, i32 0, i32 0, i2 %i_17

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split19:2 %switch_ln22 = switch i2 %i_17, void %branch8, i2 0, void %.split1933, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln22"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln22 = store i32 %tmp_61, i32 %this_num_load

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln22 = br void %.split1933

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_17" val="!0"/>
<literal name="i_17" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0 %store_ln22 = store i32 %tmp_61, i32 %this_num_load_7

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="i_17" val="!0"/>
<literal name="i_17" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln22 = br void %.split1933

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split1933:0 %store_ln21 = store i2 %add_ln21, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.split1933:1 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:1 %b_norm_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_norm_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:2 %b_norm_2_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_norm_2_12"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:3 %b_norm_2_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_norm_2_13"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:4 %b_norm_2_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_norm_2_03"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:5 %normalizer = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:6 %store_ln791 = store i2 1, i2 %i_11

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="6">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:5 %normalizer = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanC2EiPKfb.21.exit:7 %br_ln791 = br void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_18 = load i2 %i_11

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="2">
<![CDATA[
:1 %zext_ln792 = zext i2 %i_18

]]></Node>
<StgValue><ssdm name="zext_ln792"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln792 = add i6 %sub_ln788, i6 %zext_ln792

]]></Node>
<StgValue><ssdm name="add_ln792"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln792_1 = zext i6 %add_ln792

]]></Node>
<StgValue><ssdm name="zext_ln792_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %b_1_addr_5 = getelementptr i32 %b_1, i64 0, i64 %zext_ln792_1

]]></Node>
<StgValue><ssdm name="b_1_addr_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln791 = icmp_eq  i2 %i_18, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln791"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln791 = br i1 %icmp_ln791, void %.split17_ifconv, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.split17_ifconv:5 %b_1_load = load i6 %b_1_addr_5

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split17_ifconv:10 %icmp_ln792 = icmp_eq  i2 %i_18, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln792"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split17_ifconv:15 %add_ln791 = add i2 %i_18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln791"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17_ifconv:20 %store_ln791 = store i2 %add_ln791, i2 %i_11

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1 %eps_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:2 %eps_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:3 %eps_2_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_4"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:4 %eps_2_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_5"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:5 %eps_2_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_6"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:6 %eps_2_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_7"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1.preheader:7 %store_ln34 = store i2 0, i2 %i_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln791" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln34 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.split17_ifconv:5 %b_1_load = load i6 %b_1_addr_5

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:6 %bitcast_ln792 = bitcast i32 %b_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln792"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:7 %xor_ln792 = xor i32 %bitcast_ln792, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln792"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:8 %bitcast_ln792_2 = bitcast i32 %xor_ln792

]]></Node>
<StgValue><ssdm name="bitcast_ln792_2"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="170" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="174" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split17_ifconv:9 %b_norm_1 = fdiv i32 %bitcast_ln792_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="b_norm_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:0 %b_norm_2_load = load i32 %b_norm_2

]]></Node>
<StgValue><ssdm name="b_norm_2_load"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:1 %b_norm_2_12_load = load i32 %b_norm_2_12

]]></Node>
<StgValue><ssdm name="b_norm_2_12_load"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:2 %b_norm_2_13_load = load i32 %b_norm_2_13

]]></Node>
<StgValue><ssdm name="b_norm_2_13_load"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
.split17_ifconv:3 %b_norm_2_03_load_2 = load i32 %b_norm_2_03

]]></Node>
<StgValue><ssdm name="b_norm_2_03_load_2"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17_ifconv:4 %specloopname_ln791 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln791"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17_ifconv:11 %b_norm_2_15 = select i1 %icmp_ln792, i32 %b_norm_2_03_load_2, i32 %b_norm_1

]]></Node>
<StgValue><ssdm name="b_norm_2_15"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17_ifconv:12 %b_norm_2_16 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_13_load

]]></Node>
<StgValue><ssdm name="b_norm_2_16"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17_ifconv:13 %b_norm_2_17 = select i1 %icmp_ln792, i32 %b_norm_2_12_load, i32 %b_norm_1

]]></Node>
<StgValue><ssdm name="b_norm_2_17"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split17_ifconv:14 %b_norm_2_18 = select i1 %icmp_ln792, i32 %b_norm_1, i32 %b_norm_2_load

]]></Node>
<StgValue><ssdm name="b_norm_2_18"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17_ifconv:16 %store_ln792 = store i32 %b_norm_2_15, i32 %b_norm_2_03

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17_ifconv:17 %store_ln792 = store i32 %b_norm_2_16, i32 %b_norm_2_13

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17_ifconv:18 %store_ln792 = store i32 %b_norm_2_17, i32 %b_norm_2_12

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split17_ifconv:19 %store_ln792 = store i32 %b_norm_2_18, i32 %b_norm_2

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split17_ifconv:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader1:0 %i_19 = load i2 %i_12

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:1 %eps_2_load = load i32 %eps_2

]]></Node>
<StgValue><ssdm name="eps_2_load"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:2 %eps_2_3_load = load i32 %eps_2_3

]]></Node>
<StgValue><ssdm name="eps_2_3_load"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:3 %eps_2_4_load = load i32 %eps_2_4

]]></Node>
<StgValue><ssdm name="eps_2_4_load"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:4 %icmp_ln34 = icmp_eq  i2 %i_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:6 %add_ln34 = add i2 %i_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:7 %br_ln34 = br i1 %icmp_ln34, void %.split15, void %_ZN3Ban12_mul_trivialEPKffPf.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
.split15:0 %b_norm_2_13_load_1 = load i32 %b_norm_2_13

]]></Node>
<StgValue><ssdm name="b_norm_2_13_load_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.split15:1 %b_norm_2_03_load = load i32 %b_norm_2_03

]]></Node>
<StgValue><ssdm name="b_norm_2_03_load"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split15:3 %tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %b_norm_2_13_load_1, i32 %b_norm_2_03_load, i2 %i_19

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="32">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit.preheader:0 %i_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit.preheader:1 %store_ln169 = store i3 0, i3 %i_13

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit.preheader:2 %br_ln169 = br void %_ZN3Ban12_mul_trivialEPKffPf.exit

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:4 %eps_0 = fmul i32 %tmp_62, i32 %n_read

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:4 %eps_0 = fmul i32 %tmp_62, i32 %n_read

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:2 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15:4 %eps_0 = fmul i32 %tmp_62, i32 %n_read

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split15:5 %switch_ln35 = switch i2 %i_19, void %branch17, i2 0, void %.split15..split1582_crit_edge, i2 1, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:0 %store_ln35 = store i32 %eps_0, i32 %eps_2_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch16:1 %store_ln35 = store i32 %eps_0, i32 %eps_2_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch16:2 %br_ln35 = br void %.split1582

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split15..split1582_crit_edge:0 %store_ln35 = store i32 %eps_0, i32 %eps_2_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split15..split1582_crit_edge:1 %store_ln35 = store i32 %eps_0, i32 %eps_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split15..split1582_crit_edge:2 %br_ln35 = br void %.split1582

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="!0"/>
<literal name="i_19" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0 %store_ln35 = store i32 %eps_0, i32 %eps_2_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="!0"/>
<literal name="i_19" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch17:1 %store_ln35 = store i32 %eps_0, i32 %eps_2_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_19" val="!0"/>
<literal name="i_19" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch17:2 %br_ln35 = br void %.split1582

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split1582:0 %store_ln34 = store i2 %add_ln34, i2 %i_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split1582:1 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:0 %i_20 = load i3 %i_13

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="3">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:1 %zext_ln169 = zext i3 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:2 %icmp_ln169 = icmp_eq  i3 %i_20, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:3 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:4 %add_ln169 = add i3 %i_20, i3 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban12_mul_trivialEPKffPf.exit:5 %br_ln169 = br i1 %icmp_ln169, void %.split13_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
.split13_ifconv:0 %eps_2_5_load = load i32 %eps_2_5

]]></Node>
<StgValue><ssdm name="eps_2_5_load"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
.split13_ifconv:1 %eps_2_6_load = load i32 %eps_2_6

]]></Node>
<StgValue><ssdm name="eps_2_6_load"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
.split13_ifconv:2 %eps_2_7_load = load i32 %eps_2_7

]]></Node>
<StgValue><ssdm name="eps_2_7_load"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13_ifconv:6 %icmp_ln172 = icmp_ult  i3 %i_20, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="3">
<![CDATA[
.split13_ifconv:7 %trunc_ln173 = trunc i3 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split13_ifconv:8 %tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %trunc_ln173

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13_ifconv:12 %add_ln172 = add i3 %i_20, i3 7

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13_ifconv:13 %icmp_ln172_5 = icmp_ult  i3 %add_ln172, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_5"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split13_ifconv:14 %add_ln173 = add i2 %trunc_ln173, i2 3

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split13_ifconv:15 %tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %add_ln173

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13_ifconv:19 %add_ln172_3 = add i3 %i_20, i3 6

]]></Node>
<StgValue><ssdm name="add_ln172_3"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split13_ifconv:20 %icmp_ln172_6 = icmp_ult  i3 %add_ln172_3, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_6"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split13_ifconv:21 %xor_ln173 = xor i2 %trunc_ln173, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln173"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split13_ifconv:22 %tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_2_5_load, i32 %eps_2_6_load, i32 %eps_2_7_load, i2 %xor_ln173

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split13_ifconv:28 %store_ln169 = store i3 %add_ln169, i3 %i_13

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:0 %i_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:1 %eps_tmp_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:2 %eps_tmp_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_1"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:3 %eps_tmp_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_2"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:4 %eps_tmp_2_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_01"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:5 %eps_tmp_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_3"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:6 %eps_tmp_2_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_4"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:7 %store_ln187 = store i2 0, i2 %i_14

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader:8 %br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="250" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:9 %mul_i_i = fmul i32 %tmp_63, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="251" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:9 %mul_i_i = fmul i32 %tmp_63, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="252" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:9 %mul_i_i = fmul i32 %tmp_63, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="253" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:10 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
.split13_ifconv:3 %b_norm_2_load_2 = load i32 %b_norm_2

]]></Node>
<StgValue><ssdm name="b_norm_2_load_2"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:10 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:16 %mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="257" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:10 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:16 %mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:10 %tmp2 = fadd i32 %mul_i_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split13_ifconv:11 %tmp_76 = select i1 %icmp_ln172, i32 %tmp2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:16 %mul_1_i_i = fmul i32 %tmp_64, i32 %b_norm_2_load_2

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:17 %tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.split13_ifconv:4 %b_norm_2_12_load_1 = load i32 %b_norm_2_12

]]></Node>
<StgValue><ssdm name="b_norm_2_12_load_1"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:17 %tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_7"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:23 %mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="266" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:17 %tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_7"/></StgValue>
</operation>

<operation id="267" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:23 %mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="268" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:17 %tmp2_7 = fadd i32 %tmp_76, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="tmp2_7"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split13_ifconv:18 %tmp_80 = select i1 %icmp_ln172_5, i32 %tmp2_7, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:23 %mul_2_i_i = fmul i32 %tmp_65, i32 %b_norm_2_12_load_1

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="271" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:24 %tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="272" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:24 %tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="273" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:24 %tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="274" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split13_ifconv:24 %tmp2_8 = fadd i32 %tmp_80, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="tmp2_8"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split13_ifconv:25 %tmp_82 = select i1 %icmp_ln172_6, i32 %tmp2_8, i32 %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13_ifconv:5 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split13_ifconv:26 %aux_2_addr_1 = getelementptr i32 %aux_2, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="aux_2_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split13_ifconv:27 %store_ln177 = store i32 %tmp_82, i3 %aux_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.split13_ifconv:29 %br_ln0 = br void %_ZN3Ban12_mul_trivialEPKffPf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:0 %i_21 = load i2 %i_14

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:1 %zext_ln187 = zext i2 %i_21

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="282" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:2 %icmp_ln187 = icmp_eq  i2 %i_21, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="283" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="284" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:4 %add_ln187 = add i2 %i_21, i2 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="285" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i:5 %br_ln187 = br i1 %icmp_ln187, void %.split11, void %_ZN3Ban4_mulEPKfS1_Pf.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:1 %aux_2_addr = getelementptr i32 %aux_2, i64 0, i64 %zext_ln187

]]></Node>
<StgValue><ssdm name="aux_2_addr"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
.split11:2 %eps_tmp_0 = load i3 %aux_2_addr

]]></Node>
<StgValue><ssdm name="eps_tmp_0"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit.preheader:0 %i_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit.preheader:1 %store_ln169 = store i3 0, i3 %i_15

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit.preheader:2 %br_ln169 = br void %_ZN3Ban4_mulEPKfS1_Pf.exit

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="291" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="292" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
.split11:2 %eps_tmp_0 = load i3 %aux_2_addr

]]></Node>
<StgValue><ssdm name="eps_tmp_0"/></StgValue>
</operation>

<operation id="293" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split11:3 %switch_ln188 = switch i2 %i_21, void %branch20, i2 0, void %.split11..split11107_crit_edge, i2 1, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="294" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="295" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:1 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch19:2 %br_ln188 = br void %.split11107

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11..split11107_crit_edge:0 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_3

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11..split11107_crit_edge:1 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.split11..split11107_crit_edge:2 %br_ln188 = br void %.split11107

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="300" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="!0"/>
<literal name="i_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:0 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_01

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="301" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="!0"/>
<literal name="i_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:1 %store_ln188 = store i32 %eps_tmp_0, i32 %eps_tmp_2_2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="302" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="!0"/>
<literal name="i_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch20:2 %br_ln188 = br void %.split11107

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="303" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split11107:0 %store_ln187 = store i2 %add_ln187, i2 %i_14

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="304" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.split11107:1 %br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="305" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:0 %i_22 = load i3 %i_15

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="3">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:1 %zext_ln169_1 = zext i3 %i_22

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:2 %icmp_ln169_1 = icmp_eq  i3 %i_22, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln169_1"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:3 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:4 %add_ln169_1 = add i3 %i_22, i3 1

]]></Node>
<StgValue><ssdm name="add_ln169_1"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit:5 %br_ln169 = br i1 %icmp_ln169_1, void %.split9_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
.split9_ifconv:0 %eps_tmp_2_01_load = load i32 %eps_tmp_2_01

]]></Node>
<StgValue><ssdm name="eps_tmp_2_01_load"/></StgValue>
</operation>

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
.split9_ifconv:1 %eps_tmp_2_3_load = load i32 %eps_tmp_2_3

]]></Node>
<StgValue><ssdm name="eps_tmp_2_3_load"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
.split9_ifconv:2 %eps_tmp_2_4_load = load i32 %eps_tmp_2_4

]]></Node>
<StgValue><ssdm name="eps_tmp_2_4_load"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9_ifconv:6 %icmp_ln172_7 = icmp_ult  i3 %i_22, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_7"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="3">
<![CDATA[
.split9_ifconv:7 %trunc_ln173_1 = trunc i3 %i_22

]]></Node>
<StgValue><ssdm name="trunc_ln173_1"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split9_ifconv:8 %tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %trunc_ln173_1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9_ifconv:12 %add_ln172_4 = add i3 %i_22, i3 7

]]></Node>
<StgValue><ssdm name="add_ln172_4"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9_ifconv:13 %icmp_ln172_8 = icmp_ult  i3 %add_ln172_4, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_8"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split9_ifconv:14 %add_ln173_1 = add i2 %trunc_ln173_1, i2 3

]]></Node>
<StgValue><ssdm name="add_ln173_1"/></StgValue>
</operation>

<operation id="320" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split9_ifconv:15 %tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %add_ln173_1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="321" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9_ifconv:19 %add_ln172_5 = add i3 %i_22, i3 6

]]></Node>
<StgValue><ssdm name="add_ln172_5"/></StgValue>
</operation>

<operation id="322" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9_ifconv:20 %icmp_ln172_9 = icmp_ult  i3 %add_ln172_5, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln172_9"/></StgValue>
</operation>

<operation id="323" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split9_ifconv:21 %xor_ln173_1 = xor i2 %trunc_ln173_1, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln173_1"/></StgValue>
</operation>

<operation id="324" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split9_ifconv:22 %tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %eps_tmp_2_3_load, i32 %eps_tmp_2_4_load, i32 %eps_tmp_2_01_load, i2 %xor_ln173_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="325" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split9_ifconv:28 %store_ln169 = store i3 %add_ln169_1, i3 %i_15

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="326" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:0 %i_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="327" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:1 %eps_2_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_9"/></StgValue>
</operation>

<operation id="328" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:2 %eps_2_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_10"/></StgValue>
</operation>

<operation id="329" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:3 %eps_2_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_11"/></StgValue>
</operation>

<operation id="330" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:4 %c_p_3 = sub i32 0, i32 %b_p_read_3

]]></Node>
<StgValue><ssdm name="c_p_3"/></StgValue>
</operation>

<operation id="331" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:5 %store_ln187 = store i32 %eps_2_4_load, i32 %eps_2_11

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="332" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:6 %store_ln187 = store i32 %eps_2_3_load, i32 %eps_2_10

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="333" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:7 %store_ln187 = store i32 %eps_2_load, i32 %eps_2_9

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="334" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:8 %store_ln187 = store i2 0, i2 %i_16

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="335" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban9_mul_convEPKfS1_Pf.exit.i46:9 %br_ln187 = br void

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="336" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:9 %mul_i_i2 = fmul i32 %tmp_66, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="337" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:9 %mul_i_i2 = fmul i32 %tmp_66, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="338" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:9 %mul_i_i2 = fmul i32 %tmp_66, i32 0

]]></Node>
<StgValue><ssdm name="mul_i_i2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="339" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:10 %tmp2_9 = fadd i32 %mul_i_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp2_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="340" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
.split9_ifconv:3 %b_norm_2_load_3 = load i32 %b_norm_2

]]></Node>
<StgValue><ssdm name="b_norm_2_load_3"/></StgValue>
</operation>

<operation id="341" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:10 %tmp2_9 = fadd i32 %mul_i_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp2_9"/></StgValue>
</operation>

<operation id="342" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:16 %mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3

]]></Node>
<StgValue><ssdm name="mul_1_i_i2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="343" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:10 %tmp2_9 = fadd i32 %mul_i_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp2_9"/></StgValue>
</operation>

<operation id="344" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:16 %mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3

]]></Node>
<StgValue><ssdm name="mul_1_i_i2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="345" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:10 %tmp2_9 = fadd i32 %mul_i_i2, i32 0

]]></Node>
<StgValue><ssdm name="tmp2_9"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split9_ifconv:11 %tmp_84 = select i1 %icmp_ln172_7, i32 %tmp2_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:16 %mul_1_i_i2 = fmul i32 %tmp_67, i32 %b_norm_2_load_3

]]></Node>
<StgValue><ssdm name="mul_1_i_i2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="348" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:17 %tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="349" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
.split9_ifconv:4 %b_norm_2_12_load_2 = load i32 %b_norm_2_12

]]></Node>
<StgValue><ssdm name="b_norm_2_12_load_2"/></StgValue>
</operation>

<operation id="350" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:17 %tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_10"/></StgValue>
</operation>

<operation id="351" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:23 %mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="352" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:17 %tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_10"/></StgValue>
</operation>

<operation id="353" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:23 %mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="354" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:17 %tmp2_10 = fadd i32 %tmp_84, i32 %mul_1_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_10"/></StgValue>
</operation>

<operation id="355" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split9_ifconv:18 %tmp_86 = select i1 %icmp_ln172_8, i32 %tmp2_10, i32 %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:23 %mul_2_i_i2 = fmul i32 %tmp_68, i32 %b_norm_2_12_load_2

]]></Node>
<StgValue><ssdm name="mul_2_i_i2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="357" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:24 %tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="358" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:24 %tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="359" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:24 %tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="360" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split9_ifconv:24 %tmp2_11 = fadd i32 %tmp_86, i32 %mul_2_i_i2

]]></Node>
<StgValue><ssdm name="tmp2_11"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split9_ifconv:25 %tmp_88 = select i1 %icmp_ln172_9, i32 %tmp2_11, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="362" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9_ifconv:5 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="363" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9_ifconv:26 %aux_addr_2 = getelementptr i32 %aux, i64 0, i64 %zext_ln169_1

]]></Node>
<StgValue><ssdm name="aux_addr_2"/></StgValue>
</operation>

<operation id="364" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split9_ifconv:27 %store_ln177 = store i32 %tmp_88, i3 %aux_addr_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.split9_ifconv:29 %br_ln0 = br void %_ZN3Ban4_mulEPKfS1_Pf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_23 = load i2 %i_16

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="2">
<![CDATA[
:1 %zext_ln187_1 = zext i2 %i_23

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln187_1 = icmp_eq  i2 %i_23, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln187_1"/></StgValue>
</operation>

<operation id="369" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="370" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %add_ln187_1 = add i2 %i_23, i2 1

]]></Node>
<StgValue><ssdm name="add_ln187_1"/></StgValue>
</operation>

<operation id="371" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln187 = br i1 %icmp_ln187_1, void %.split7, void %_ZN3Ban4_mulEPKfS1_Pf.exit53

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="372" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:1 %aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln187_1

]]></Node>
<StgValue><ssdm name="aux_addr"/></StgValue>
</operation>

<operation id="373" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
.split7:2 %eps_0_3 = load i3 %aux_addr

]]></Node>
<StgValue><ssdm name="eps_0_3"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:6 %this_num_load_6 = load i32 %this_num_load

]]></Node>
<StgValue><ssdm name="this_num_load_6"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:7 %this_num_load_8 = load i32 %this_num_load_7

]]></Node>
<StgValue><ssdm name="this_num_load_8"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:8 %tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:9 %tmp = fadd i32 %eps_2_load, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:10 %tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="379" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="380" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="3">
<![CDATA[
.split7:2 %eps_0_3 = load i3 %aux_addr

]]></Node>
<StgValue><ssdm name="eps_0_3"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split7:3 %switch_ln188 = switch i2 %i_23, void %branch14, i2 0, void %.split7..split756_crit_edge, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln188"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln188 = store i32 %eps_0_3, i32 %eps_2_10

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="383" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln188 = br void %.split756

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="384" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7..split756_crit_edge:0 %store_ln188 = store i32 %eps_0_3, i32 %eps_2_9

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="385" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.split7..split756_crit_edge:1 %br_ln188 = br void %.split756

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="386" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="!0"/>
<literal name="i_23" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln188 = store i32 %eps_0_3, i32 %eps_2_11

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="387" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_23" val="!0"/>
<literal name="i_23" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln188 = br void %.split756

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="388" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split756:0 %store_ln187 = store i2 %add_ln187_1, i2 %i_16

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="389" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.split756:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="390" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:8 %tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="391" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:9 %tmp = fadd i32 %eps_2_load, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="392" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:10 %tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="393" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:8 %tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="394" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:9 %tmp = fadd i32 %eps_2_load, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:10 %tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="396" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:8 %tmp_69 = fadd i32 %this_num_load_8, i32 %eps_2_4_load

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:9 %tmp = fadd i32 %eps_2_load, i32 %n_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:10 %tmp_5 = fadd i32 %this_num_load_6, i32 %eps_2_3_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="399" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:3 %eps_tmp_2_load = load i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="eps_tmp_2_load"/></StgValue>
</operation>

<operation id="400" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:4 %eps_tmp_2_1_load = load i32 %eps_tmp_2_1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_1_load"/></StgValue>
</operation>

<operation id="401" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:5 %eps_tmp_2_2_load = load i32 %eps_tmp_2_2

]]></Node>
<StgValue><ssdm name="eps_tmp_2_2_load"/></StgValue>
</operation>

<operation id="402" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:11 %tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:12 %tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:13 %tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="405" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:11 %tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:12 %tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="407" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:13 %tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="408" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:11 %tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="409" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:12 %tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="410" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:13 %tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="411" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:11 %tmp_6 = fadd i32 %tmp_5, i32 %eps_tmp_2_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="412" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:12 %tmp_7 = fadd i32 %tmp, i32 %eps_tmp_2_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="413" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:13 %tmp_8 = fadd i32 %tmp_69, i32 %eps_tmp_2_2_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="414" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:0 %eps_2_9_load = load i32 %eps_2_9

]]></Node>
<StgValue><ssdm name="eps_2_9_load"/></StgValue>
</operation>

<operation id="415" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:1 %eps_2_10_load = load i32 %eps_2_10

]]></Node>
<StgValue><ssdm name="eps_2_10_load"/></StgValue>
</operation>

<operation id="416" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:2 %eps_2_11_load = load i32 %eps_2_11

]]></Node>
<StgValue><ssdm name="eps_2_11_load"/></StgValue>
</operation>

<operation id="417" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:14 %tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="418" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:15 %tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="419" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:16 %tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="420" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:14 %tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="421" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:15 %tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="422" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:16 %tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="423" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:14 %tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="424" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:15 %tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="425" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:16 %tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="426" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:14 %tmp_70 = fadd i32 %tmp_7, i32 %eps_2_9_load

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:15 %tmp_71 = fadd i32 %tmp_6, i32 %eps_2_10_load

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="428" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:16 %tmp_72 = fadd i32 %tmp_8, i32 %eps_2_11_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="429" st_id="70" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="430" st_id="70" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="431" st_id="70" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="432" st_id="71" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="433" st_id="71" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="434" st_id="71" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="435" st_id="72" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="436" st_id="72" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="437" st_id="72" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="438" st_id="73" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="439" st_id="73" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="440" st_id="73" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="441" st_id="74" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="442" st_id="74" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="443" st_id="74" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="444" st_id="75" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="447" st_id="76" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="448" st_id="76" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="450" st_id="77" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="453" st_id="78" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:17 %tmp_91 = fdiv i32 %tmp_70, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:18 %tmp_92 = fdiv i32 %tmp_71, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="455" st_id="78" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:19 %tmp_93 = fdiv i32 %tmp_72, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="456" st_id="79" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:26 %tmp_79 = fcmp_oeq  i32 %tmp_91, i32 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="457" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:20 %bitcast_ln77 = bitcast i32 %tmp_91

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="458" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:21 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="459" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:22 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="460" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:23 %icmp_ln77 = icmp_ne  i8 %tmp_78, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="461" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:24 %icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_2"/></StgValue>
</operation>

<operation id="462" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:25 %or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="463" st_id="80" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:26 %tmp_79 = fcmp_oeq  i32 %tmp_91, i32 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="464" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:27 %and_ln77 = and i1 %or_ln77, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="465" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban4_mulEPKfS1_Pf.exit53:28 %br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="466" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_91, i32 %tmp_92, i32 %tmp_93, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="467" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_91, i32 %tmp_92, i32 %tmp_93, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="468" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="469" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty_46 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="470" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="471" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="472" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty_46, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="473" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_93, i32 %tmp_92, i32 %tmp_91, i2 %empty_46, i2 %xor_ln92, i32 %this_num_load_1243_loc, i32 %this_num_load_1137_loc, i32 %this_num_load_1031_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="474" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_93, i32 %tmp_92, i32 %tmp_91, i2 %empty_46, i2 %xor_ln92, i32 %this_num_load_1243_loc, i32 %this_num_load_1137_loc, i32 %this_num_load_1031_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="475" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %this_num_load_9 = load i32 %this_num_load_1243_loc

]]></Node>
<StgValue><ssdm name="this_num_load_9"/></StgValue>
</operation>

<operation id="476" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %this_num_load_10 = load i32 %this_num_load_1137_loc

]]></Node>
<StgValue><ssdm name="this_num_load_10"/></StgValue>
</operation>

<operation id="477" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %this_num_load_11 = load i32 %this_num_load_1031_loc

]]></Node>
<StgValue><ssdm name="this_num_load_11"/></StgValue>
</operation>

<operation id="478" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty_46

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="479" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="480" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i:7 %zext_ln100 = zext i2 %base

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="481" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:8 %sub_ln100 = sub i32 %zext_ln100, i32 %b_p_read_3

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="482" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:9 %tmp_94 = add i32 %sub_ln100, i32 4294967293

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="483" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="484" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="485" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %this_num_load_1241 = phi i32 %tmp_93, void %.preheader.preheader, i32 %this_num_load_9, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="this_num_load_1241"/></StgValue>
</operation>

<operation id="486" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %this_num_load_1135 = phi i32 %tmp_92, void %.preheader.preheader, i32 %this_num_load_10, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="this_num_load_1135"/></StgValue>
</operation>

<operation id="487" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %this_num_load_1029 = phi i32 %tmp_91, void %.preheader.preheader, i32 %this_num_load_11, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="this_num_load_1029"/></StgValue>
</operation>

<operation id="488" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i108110 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i108110"/></StgValue>
</operation>

<operation id="489" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i108110

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="490" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i108110, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_3"/></StgValue>
</operation>

<operation id="491" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="492" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="493" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %this_num_load_1241, i32 %this_num_load_1135, i32 %this_num_load_1029, i2 %base_0_lcssa_i108110, i3 %select_ln104, i32 %this_num_load_1240_loc, i32 %this_num_load_1134_loc, i32 %this_num_load_1028_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="494" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln832 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %this_num_load_1241, i32 %this_num_load_1135, i32 %this_num_load_1029, i2 %base_0_lcssa_i108110, i3 %select_ln104, i32 %this_num_load_1240_loc, i32 %this_num_load_1134_loc, i32 %this_num_load_1028_loc

]]></Node>
<StgValue><ssdm name="call_ln832"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="495" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %empty_47 = phi i32 0, void %.preheader.preheader, i32 %tmp_94, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="496" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %this_num_load_12 = load i32 %this_num_load_1240_loc

]]></Node>
<StgValue><ssdm name="this_num_load_12"/></StgValue>
</operation>

<operation id="497" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %this_num_load_13 = load i32 %this_num_load_1134_loc

]]></Node>
<StgValue><ssdm name="this_num_load_13"/></StgValue>
</operation>

<operation id="498" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %this_num_load_14 = load i32 %this_num_load_1028_loc

]]></Node>
<StgValue><ssdm name="this_num_load_14"/></StgValue>
</operation>

<operation id="499" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln782" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="500" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:0 %agg_result_1_0_0 = phi i32 %this_num_load_14, void %.lr.ph.i, i32 0, void, i32 %tmp_91, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_11, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="501" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:1 %agg_result_1_1_0 = phi i32 %this_num_load_13, void %.lr.ph.i, i32 0, void, i32 %tmp_92, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_10, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="502" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:2 %agg_result_1_2_0 = phi i32 %this_num_load_12, void %.lr.ph.i, i32 0, void, i32 %tmp_93, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %this_num_load_9, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="503" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:3 %agg_result_01_0 = phi i32 %empty_47, void %.lr.ph.i, i32 0, void, i32 %c_p_3, void %_ZN3Ban4_mulEPKfS1_Pf.exit53, i32 %tmp_94, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_01_0"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_01_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="505" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="506" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="507" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="508" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="128">
<![CDATA[
_ZN3Ban14to_normal_formEv.18.exit:8 %ret_ln839 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln839"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
