{"sha": "e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZThiMGU5MTA0ZjI2NjNhMGQ2NWNkNjVlN2M0YmQyNWMwYjEwNTE0Yg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:26:59Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:26:59Z"}, "message": "i386: Emulate MMX ssse3_psign<mode>3 with SSE\n\nEmulate MMX ssse3_psign<mode>3 with SSE.  Only SSE register source operand\nis allowed.\n\n\tPR target/89021\n\t* config/i386/sse.md (ssse3_psign<mode>3): Add SSE emulation.\n\nFrom-SVN: r271246", "tree": {"sha": "66def54d88f880b8c7eb735b11045e4e9c3462a6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/66def54d88f880b8c7eb735b11045e4e9c3462a6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "16ed2601ad0a4aa82f11e9df86ea92183f94f979", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/16ed2601ad0a4aa82f11e9df86ea92183f94f979", "html_url": "https://github.com/Rust-GCC/gccrs/commit/16ed2601ad0a4aa82f11e9df86ea92183f94f979"}], "stats": {"total": 23, "additions": 16, "deletions": 7}, "files": [{"sha": "406b8795c40d76e3255109a95bf069d7ac38a6f5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "patch": "@@ -1,3 +1,8 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (ssse3_psign<mode>3): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "424faf84621893eea26f779ae0e5987d62fa44b6", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 11, "deletions": 7, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=e8b0e9104f2663a0d65cd65e7c4bd25c0b10514b", "patch": "@@ -16233,17 +16233,21 @@\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n (define_insn \"ssse3_psign<mode>3\"\n-  [(set (match_operand:MMXMODEI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:MMXMODEI 0 \"register_operand\" \"=y,x,Yv\")\n \t(unspec:MMXMODEI\n-\t  [(match_operand:MMXMODEI 1 \"register_operand\" \"0\")\n-\t   (match_operand:MMXMODEI 2 \"nonimmediate_operand\" \"ym\")]\n+\t  [(match_operand:MMXMODEI 1 \"register_operand\" \"0,0,Yv\")\n+\t   (match_operand:MMXMODEI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")]\n \t  UNSPEC_PSIGN))]\n-  \"TARGET_SSSE3\"\n-  \"psign<mmxvecsize>\\t{%2, %0|%0, %2}\";\n-  [(set_attr \"type\" \"sselog1\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSSE3\"\n+  \"@\n+   psign<mmxvecsize>\\t{%2, %0|%0, %2}\n+   psign<mmxvecsize>\\t{%2, %0|%0, %2}\n+   vpsign<mmxvecsize>\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"sselog1\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"<ssse3_avx2>_palignr<mode>_mask\"\n   [(set (match_operand:VI1_AVX512 0 \"register_operand\" \"=v\")"}]}