<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BuildingDrops.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MyTop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MyTop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MyTop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MyTop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MyTop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MyTop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MyTop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MyTop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MyTop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MyTop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MyTop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MyTop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MyTop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MyTop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MyTop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MyTop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MyTop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MyTop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MyTop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MyTop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyTop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MyTop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MyTop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MyTop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MyTop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MyTop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyTop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyTop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MyTop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MyTop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyTop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MyTop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MyTop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MyTop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MyTop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clkdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mytop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mytop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mytop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_get_score_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sim_get_score_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_move_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_print_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_print_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sim_ps2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sim_ps2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sim_ps2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uni_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1610177286" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1610177286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610982066" xil_pn:in_ck="-3058132191885312083" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1610982066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DispNum.v"/>
      <outfile xil_pn:name="Mulx4to1b4.vf"/>
      <outfile xil_pn:name="My74LS161.v"/>
      <outfile xil_pn:name="MyMC14490.vf"/>
      <outfile xil_pn:name="MyMCzlz.v"/>
      <outfile xil_pn:name="MyTop.v"/>
      <outfile xil_pn:name="SEG_DRV.v"/>
      <outfile xil_pn:name="VGA.v"/>
      <outfile xil_pn:name="change_scene.v"/>
      <outfile xil_pn:name="check_hit.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="clock_10.v"/>
      <outfile xil_pn:name="control_blocks.v"/>
      <outfile xil_pn:name="getscore.v"/>
      <outfile xil_pn:name="key_echo.v"/>
      <outfile xil_pn:name="move.v"/>
      <outfile xil_pn:name="print_out.v"/>
      <outfile xil_pn:name="ps2_keyboard_driver.v"/>
      <outfile xil_pn:name="rand_generator.v"/>
      <outfile xil_pn:name="shl_reg_8b.v"/>
      <outfile xil_pn:name="sim_get_score.v"/>
      <outfile xil_pn:name="sim_move.v"/>
      <outfile xil_pn:name="sim_print.v"/>
      <outfile xil_pn:name="sim_ps2.v"/>
    </transform>
    <transform xil_pn:end_ts="1610980181" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3164184210848395852" xil_pn:start_ts="1610980181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610980181" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3604259315680932504" xil_pn:start_ts="1610980181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610353740" xil_pn:in_ck="-7498961959514834807" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6281511626120608241" xil_pn:start_ts="1610353740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bg_end.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_end.v"/>
      <outfile xil_pn:name="ipcore_dir/bg_run.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_run.v"/>
      <outfile xil_pn:name="ipcore_dir/bg_start.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_start.v"/>
      <outfile xil_pn:name="ipcore_dir/my_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_block.v"/>
      <outfile xil_pn:name="ipcore_dir/peo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/peo.v"/>
    </transform>
    <transform xil_pn:end_ts="1610982066" xil_pn:in_ck="-3058132191885312083" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1610982066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DispNum.v"/>
      <outfile xil_pn:name="Mulx4to1b4.vf"/>
      <outfile xil_pn:name="My74LS161.v"/>
      <outfile xil_pn:name="MyMC14490.vf"/>
      <outfile xil_pn:name="MyMCzlz.v"/>
      <outfile xil_pn:name="MyTop.v"/>
      <outfile xil_pn:name="SEG_DRV.v"/>
      <outfile xil_pn:name="VGA.v"/>
      <outfile xil_pn:name="change_scene.v"/>
      <outfile xil_pn:name="check_hit.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="clock_10.v"/>
      <outfile xil_pn:name="control_blocks.v"/>
      <outfile xil_pn:name="getscore.v"/>
      <outfile xil_pn:name="key_echo.v"/>
      <outfile xil_pn:name="move.v"/>
      <outfile xil_pn:name="print_out.v"/>
      <outfile xil_pn:name="ps2_keyboard_driver.v"/>
      <outfile xil_pn:name="rand_generator.v"/>
      <outfile xil_pn:name="shl_reg_8b.v"/>
      <outfile xil_pn:name="sim_get_score.v"/>
      <outfile xil_pn:name="sim_move.v"/>
      <outfile xil_pn:name="sim_print.v"/>
      <outfile xil_pn:name="sim_ps2.v"/>
    </transform>
    <transform xil_pn:end_ts="1610982068" xil_pn:in_ck="-5247397503086721326" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4457670466182225602" xil_pn:start_ts="1610982066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="sim_ps2_beh.prj"/>
      <outfile xil_pn:name="sim_ps2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1610982068" xil_pn:in_ck="-5462792572012588147" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8020708468667812101" xil_pn:start_ts="1610982068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="sim_ps2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1610105259" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1610105259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610105259" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6138152149781704636" xil_pn:start_ts="1610105259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610345963" xil_pn:in_ck="-7498961959514834807" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6281511626120608241" xil_pn:start_ts="1610345962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bg_end.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_end.v"/>
      <outfile xil_pn:name="ipcore_dir/bg_run.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_run.v"/>
      <outfile xil_pn:name="ipcore_dir/bg_start.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bg_start.v"/>
      <outfile xil_pn:name="ipcore_dir/my_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_block.v"/>
      <outfile xil_pn:name="ipcore_dir/peo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/peo.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610105260" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-89772627212559152" xil_pn:start_ts="1610105260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610105260" xil_pn:in_ck="-6853733561140132556" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1610105260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610105260" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1871094104462552601" xil_pn:start_ts="1610105260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610979367" xil_pn:in_ck="-2833057930148102034" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5476314129557923177" xil_pn:start_ts="1610979303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MyTop.lso"/>
      <outfile xil_pn:name="MyTop.ngc"/>
      <outfile xil_pn:name="MyTop.ngr"/>
      <outfile xil_pn:name="MyTop.prj"/>
      <outfile xil_pn:name="MyTop.stx"/>
      <outfile xil_pn:name="MyTop.syr"/>
      <outfile xil_pn:name="MyTop.xst"/>
      <outfile xil_pn:name="MyTop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1610346033" xil_pn:in_ck="-8481037694762647191" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905348502907" xil_pn:start_ts="1610346033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610979412" xil_pn:in_ck="-6640404040267364841" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3873728113733241067" xil_pn:start_ts="1610979367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MyTop.bld"/>
      <outfile xil_pn:name="MyTop.ngd"/>
      <outfile xil_pn:name="MyTop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610979673" xil_pn:in_ck="-5653986894072771159" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1610979412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MyTop.pcf"/>
      <outfile xil_pn:name="MyTop_map.map"/>
      <outfile xil_pn:name="MyTop_map.mrp"/>
      <outfile xil_pn:name="MyTop_map.ncd"/>
      <outfile xil_pn:name="MyTop_map.ngm"/>
      <outfile xil_pn:name="MyTop_map.xrpt"/>
      <outfile xil_pn:name="MyTop_summary.xml"/>
      <outfile xil_pn:name="MyTop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610979890" xil_pn:in_ck="-3304403477272807166" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1610979673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyTop.ncd"/>
      <outfile xil_pn:name="MyTop.pad"/>
      <outfile xil_pn:name="MyTop.par"/>
      <outfile xil_pn:name="MyTop.ptwx"/>
      <outfile xil_pn:name="MyTop.unroutes"/>
      <outfile xil_pn:name="MyTop.xpi"/>
      <outfile xil_pn:name="MyTop_pad.csv"/>
      <outfile xil_pn:name="MyTop_pad.txt"/>
      <outfile xil_pn:name="MyTop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1610980056" xil_pn:in_ck="113563257142204" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1610979890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyTop.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mytop.bgn"/>
      <outfile xil_pn:name="mytop.bit"/>
      <outfile xil_pn:name="mytop.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1610935520" xil_pn:in_ck="158609659888070" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1610935519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1610111574" xil_pn:in_ck="158609659888070" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7333617237298376541" xil_pn:start_ts="1610111568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1610979890" xil_pn:in_ck="-1241301395777825755" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1610979862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MyTop.twr"/>
      <outfile xil_pn:name="MyTop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
