# Generated from SystemVerilogSubset.g4 by ANTLR 4.13.2
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,34,178,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,7,
        6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,13,
        2,14,7,14,1,0,4,0,32,8,0,11,0,12,0,33,1,1,1,1,1,1,1,1,3,1,40,8,1,
        1,1,1,1,1,1,5,1,45,8,1,10,1,12,1,48,9,1,1,1,1,1,1,2,1,2,1,2,5,2,
        55,8,2,10,2,12,2,58,9,2,1,3,1,3,1,3,3,3,63,8,3,1,3,1,3,1,3,1,3,1,
        3,3,3,70,8,3,1,3,1,3,3,3,74,8,3,1,4,1,4,1,4,1,4,1,4,1,4,1,5,1,5,
        1,6,1,6,1,6,3,6,87,8,6,1,7,1,7,1,7,1,7,1,8,1,8,1,8,1,8,1,8,1,8,1,
        9,1,9,1,9,1,10,1,10,5,10,104,8,10,10,10,12,10,107,9,10,1,10,1,10,
        1,10,5,10,112,8,10,10,10,12,10,115,9,10,1,10,1,10,1,10,1,10,1,10,
        1,10,1,10,3,10,124,8,10,1,11,1,11,1,11,1,11,1,11,4,11,131,8,11,11,
        11,12,11,132,1,11,1,11,1,12,1,12,1,12,1,12,1,13,1,13,1,13,1,13,1,
        13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,3,13,154,8,13,1,13,1,
        13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,13,1,
        13,5,13,171,8,13,10,13,12,13,174,9,13,1,14,1,14,1,14,0,1,26,15,0,
        2,4,6,8,10,12,14,16,18,20,22,24,26,28,0,2,1,0,12,13,2,0,31,31,33,
        33,187,0,31,1,0,0,0,2,35,1,0,0,0,4,51,1,0,0,0,6,73,1,0,0,0,8,75,
        1,0,0,0,10,81,1,0,0,0,12,86,1,0,0,0,14,88,1,0,0,0,16,92,1,0,0,0,
        18,98,1,0,0,0,20,123,1,0,0,0,22,125,1,0,0,0,24,136,1,0,0,0,26,153,
        1,0,0,0,28,175,1,0,0,0,30,32,3,2,1,0,31,30,1,0,0,0,32,33,1,0,0,0,
        33,31,1,0,0,0,33,34,1,0,0,0,34,1,1,0,0,0,35,36,5,1,0,0,36,37,5,32,
        0,0,37,39,5,2,0,0,38,40,3,4,2,0,39,38,1,0,0,0,39,40,1,0,0,0,40,41,
        1,0,0,0,41,42,5,3,0,0,42,46,5,4,0,0,43,45,3,12,6,0,44,43,1,0,0,0,
        45,48,1,0,0,0,46,44,1,0,0,0,46,47,1,0,0,0,47,49,1,0,0,0,48,46,1,
        0,0,0,49,50,5,5,0,0,50,3,1,0,0,0,51,56,3,6,3,0,52,53,5,6,0,0,53,
        55,3,6,3,0,54,52,1,0,0,0,55,58,1,0,0,0,56,54,1,0,0,0,56,57,1,0,0,
        0,57,5,1,0,0,0,58,56,1,0,0,0,59,60,5,7,0,0,60,62,3,10,5,0,61,63,
        3,8,4,0,62,61,1,0,0,0,62,63,1,0,0,0,63,64,1,0,0,0,64,65,5,32,0,0,
        65,74,1,0,0,0,66,67,5,8,0,0,67,69,3,10,5,0,68,70,3,8,4,0,69,68,1,
        0,0,0,69,70,1,0,0,0,70,71,1,0,0,0,71,72,5,32,0,0,72,74,1,0,0,0,73,
        59,1,0,0,0,73,66,1,0,0,0,74,7,1,0,0,0,75,76,5,9,0,0,76,77,5,33,0,
        0,77,78,5,10,0,0,78,79,5,33,0,0,79,80,5,11,0,0,80,9,1,0,0,0,81,82,
        5,12,0,0,82,11,1,0,0,0,83,87,3,14,7,0,84,87,3,16,8,0,85,87,3,18,
        9,0,86,83,1,0,0,0,86,84,1,0,0,0,86,85,1,0,0,0,87,13,1,0,0,0,88,89,
        7,0,0,0,89,90,5,32,0,0,90,91,5,4,0,0,91,15,1,0,0,0,92,93,5,14,0,
        0,93,94,5,32,0,0,94,95,5,15,0,0,95,96,3,26,13,0,96,97,5,4,0,0,97,
        17,1,0,0,0,98,99,5,16,0,0,99,100,3,20,10,0,100,19,1,0,0,0,101,105,
        5,17,0,0,102,104,3,20,10,0,103,102,1,0,0,0,104,107,1,0,0,0,105,103,
        1,0,0,0,105,106,1,0,0,0,106,108,1,0,0,0,107,105,1,0,0,0,108,124,
        5,18,0,0,109,113,5,19,0,0,110,112,3,20,10,0,111,110,1,0,0,0,112,
        115,1,0,0,0,113,111,1,0,0,0,113,114,1,0,0,0,114,116,1,0,0,0,115,
        113,1,0,0,0,116,124,5,20,0,0,117,118,5,32,0,0,118,119,5,15,0,0,119,
        120,3,26,13,0,120,121,5,4,0,0,121,124,1,0,0,0,122,124,3,22,11,0,
        123,101,1,0,0,0,123,109,1,0,0,0,123,117,1,0,0,0,123,122,1,0,0,0,
        124,21,1,0,0,0,125,126,5,21,0,0,126,127,5,2,0,0,127,128,3,26,13,
        0,128,130,5,3,0,0,129,131,3,24,12,0,130,129,1,0,0,0,131,132,1,0,
        0,0,132,130,1,0,0,0,132,133,1,0,0,0,133,134,1,0,0,0,134,135,5,22,
        0,0,135,23,1,0,0,0,136,137,3,28,14,0,137,138,5,10,0,0,138,139,3,
        20,10,0,139,25,1,0,0,0,140,141,6,13,-1,0,141,142,5,23,0,0,142,154,
        3,26,13,11,143,144,5,24,0,0,144,154,3,26,13,10,145,146,5,25,0,0,
        146,154,3,26,13,9,147,148,5,2,0,0,148,149,3,26,13,0,149,150,5,3,
        0,0,150,154,1,0,0,0,151,154,3,28,14,0,152,154,5,32,0,0,153,140,1,
        0,0,0,153,143,1,0,0,0,153,145,1,0,0,0,153,147,1,0,0,0,153,151,1,
        0,0,0,153,152,1,0,0,0,154,172,1,0,0,0,155,156,10,8,0,0,156,157,5,
        26,0,0,157,171,3,26,13,9,158,159,10,7,0,0,159,160,5,27,0,0,160,171,
        3,26,13,8,161,162,10,6,0,0,162,163,5,28,0,0,163,171,3,26,13,7,164,
        165,10,5,0,0,165,166,5,29,0,0,166,171,3,26,13,6,167,168,10,4,0,0,
        168,169,5,30,0,0,169,171,3,26,13,5,170,155,1,0,0,0,170,158,1,0,0,
        0,170,161,1,0,0,0,170,164,1,0,0,0,170,167,1,0,0,0,171,174,1,0,0,
        0,172,170,1,0,0,0,172,173,1,0,0,0,173,27,1,0,0,0,174,172,1,0,0,0,
        175,176,7,1,0,0,176,29,1,0,0,0,15,33,39,46,56,62,69,73,86,105,113,
        123,132,153,170,172
    ]

class SystemVerilogSubsetParser ( Parser ):

    grammarFileName = "SystemVerilogSubset.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'('", "')'", "';'", "'endmodule'", 
                     "','", "'input'", "'output'", "'['", "':'", "']'", 
                     "'logic'", "'wire'", "'assign'", "'='", "'always_comb'", 
                     "'{'", "'}'", "'begin'", "'end'", "'case'", "'endcase'", 
                     "'!'", "'~'", "'-'", "'&'", "'|'", "'^'", "'~^'", "'=='" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "BinaryLiteral", 
                      "Identifier", "DecimalNumber", "WS" ]

    RULE_compilation_unit = 0
    RULE_module_declaration = 1
    RULE_port_list = 2
    RULE_port = 3
    RULE_range = 4
    RULE_data_type = 5
    RULE_module_item = 6
    RULE_net_declaration = 7
    RULE_continuous_assign = 8
    RULE_always_comb_block = 9
    RULE_statement = 10
    RULE_case_statement = 11
    RULE_case_item = 12
    RULE_expression = 13
    RULE_literal = 14

    ruleNames =  [ "compilation_unit", "module_declaration", "port_list", 
                   "port", "range", "data_type", "module_item", "net_declaration", 
                   "continuous_assign", "always_comb_block", "statement", 
                   "case_statement", "case_item", "expression", "literal" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    T__20=21
    T__21=22
    T__22=23
    T__23=24
    T__24=25
    T__25=26
    T__26=27
    T__27=28
    T__28=29
    T__29=30
    BinaryLiteral=31
    Identifier=32
    DecimalNumber=33
    WS=34

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.13.2")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Compilation_unitContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_declarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_declarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_compilation_unit

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompilation_unit" ):
                listener.enterCompilation_unit(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompilation_unit" ):
                listener.exitCompilation_unit(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompilation_unit" ):
                return visitor.visitCompilation_unit(self)
            else:
                return visitor.visitChildren(self)




    def compilation_unit(self):

        localctx = SystemVerilogSubsetParser.Compilation_unitContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_compilation_unit)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 31 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 30
                self.module_declaration()
                self.state = 33 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not (_la==1):
                    break

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def port_list(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Port_listContext,0)


        def module_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Module_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Module_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_declaration" ):
                listener.enterModule_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_declaration" ):
                listener.exitModule_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogSubsetParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_module_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 35
            self.match(SystemVerilogSubsetParser.T__0)
            self.state = 36
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 37
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 39
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==7 or _la==8:
                self.state = 38
                self.port_list()


            self.state = 41
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 42
            self.match(SystemVerilogSubsetParser.T__3)
            self.state = 46
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & 94208) != 0):
                self.state = 43
                self.module_item()
                self.state = 48
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 49
            self.match(SystemVerilogSubsetParser.T__4)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def port(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.PortContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.PortContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort_list" ):
                listener.enterPort_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort_list" ):
                listener.exitPort_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogSubsetParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_port_list)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 51
            self.port()
            self.state = 56
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==6:
                self.state = 52
                self.match(SystemVerilogSubsetParser.T__5)
                self.state = 53
                self.port()
                self.state = 58
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class PortContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def data_type(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Data_typeContext,0)


        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def range_(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.RangeContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_port

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort" ):
                listener.enterPort(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort" ):
                listener.exitPort(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort" ):
                return visitor.visitPort(self)
            else:
                return visitor.visitChildren(self)




    def port(self):

        localctx = SystemVerilogSubsetParser.PortContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_port)
        self._la = 0 # Token type
        try:
            self.state = 73
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [7]:
                self.enterOuterAlt(localctx, 1)
                self.state = 59
                self.match(SystemVerilogSubsetParser.T__6)
                self.state = 60
                self.data_type()
                self.state = 62
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if _la==9:
                    self.state = 61
                    self.range_()


                self.state = 64
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            elif token in [8]:
                self.enterOuterAlt(localctx, 2)
                self.state = 66
                self.match(SystemVerilogSubsetParser.T__7)
                self.state = 67
                self.data_type()
                self.state = 69
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if _la==9:
                    self.state = 68
                    self.range_()


                self.state = 71
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class RangeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self, i:int=None):
            if i is None:
                return self.getTokens(SystemVerilogSubsetParser.DecimalNumber)
            else:
                return self.getToken(SystemVerilogSubsetParser.DecimalNumber, i)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_range

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterRange" ):
                listener.enterRange(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitRange" ):
                listener.exitRange(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitRange" ):
                return visitor.visitRange(self)
            else:
                return visitor.visitChildren(self)




    def range_(self):

        localctx = SystemVerilogSubsetParser.RangeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_range)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 75
            self.match(SystemVerilogSubsetParser.T__8)
            self.state = 76
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 77
            self.match(SystemVerilogSubsetParser.T__9)
            self.state = 78
            self.match(SystemVerilogSubsetParser.DecimalNumber)
            self.state = 79
            self.match(SystemVerilogSubsetParser.T__10)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Data_typeContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_data_type

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterData_type" ):
                listener.enterData_type(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitData_type" ):
                listener.exitData_type(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitData_type" ):
                return visitor.visitData_type(self)
            else:
                return visitor.visitChildren(self)




    def data_type(self):

        localctx = SystemVerilogSubsetParser.Data_typeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_data_type)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 81
            self.match(SystemVerilogSubsetParser.T__11)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def net_declaration(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Net_declarationContext,0)


        def continuous_assign(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Continuous_assignContext,0)


        def always_comb_block(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Always_comb_blockContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_module_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_item" ):
                listener.enterModule_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_item" ):
                listener.exitModule_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_item" ):
                return visitor.visitModule_item(self)
            else:
                return visitor.visitChildren(self)




    def module_item(self):

        localctx = SystemVerilogSubsetParser.Module_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_module_item)
        try:
            self.state = 86
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [12, 13]:
                self.enterOuterAlt(localctx, 1)
                self.state = 83
                self.net_declaration()
                pass
            elif token in [14]:
                self.enterOuterAlt(localctx, 2)
                self.state = 84
                self.continuous_assign()
                pass
            elif token in [16]:
                self.enterOuterAlt(localctx, 3)
                self.state = 85
                self.always_comb_block()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Net_declarationContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_net_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNet_declaration" ):
                listener.enterNet_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNet_declaration" ):
                listener.exitNet_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNet_declaration" ):
                return visitor.visitNet_declaration(self)
            else:
                return visitor.visitChildren(self)




    def net_declaration(self):

        localctx = SystemVerilogSubsetParser.Net_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_net_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 88
            _la = self._input.LA(1)
            if not(_la==12 or _la==13):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
            self.state = 89
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 90
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Continuous_assignContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_continuous_assign

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterContinuous_assign" ):
                listener.enterContinuous_assign(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitContinuous_assign" ):
                listener.exitContinuous_assign(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitContinuous_assign" ):
                return visitor.visitContinuous_assign(self)
            else:
                return visitor.visitChildren(self)




    def continuous_assign(self):

        localctx = SystemVerilogSubsetParser.Continuous_assignContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_continuous_assign)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 92
            self.match(SystemVerilogSubsetParser.T__13)
            self.state = 93
            self.match(SystemVerilogSubsetParser.Identifier)
            self.state = 94
            self.match(SystemVerilogSubsetParser.T__14)
            self.state = 95
            self.expression(0)
            self.state = 96
            self.match(SystemVerilogSubsetParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_comb_blockContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_always_comb_block

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAlways_comb_block" ):
                listener.enterAlways_comb_block(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAlways_comb_block" ):
                listener.exitAlways_comb_block(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_comb_block" ):
                return visitor.visitAlways_comb_block(self)
            else:
                return visitor.visitChildren(self)




    def always_comb_block(self):

        localctx = SystemVerilogSubsetParser.Always_comb_blockContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_always_comb_block)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 98
            self.match(SystemVerilogSubsetParser.T__15)
            self.state = 99
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class StatementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def statement(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.StatementContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,i)


        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def case_statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_statementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterStatement" ):
                listener.enterStatement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitStatement" ):
                listener.exitStatement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitStatement" ):
                return visitor.visitStatement(self)
            else:
                return visitor.visitChildren(self)




    def statement(self):

        localctx = SystemVerilogSubsetParser.StatementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_statement)
        self._la = 0 # Token type
        try:
            self.state = 123
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [17]:
                self.enterOuterAlt(localctx, 1)
                self.state = 101
                self.match(SystemVerilogSubsetParser.T__16)
                self.state = 105
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 4297719808) != 0):
                    self.state = 102
                    self.statement()
                    self.state = 107
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 108
                self.match(SystemVerilogSubsetParser.T__17)
                pass
            elif token in [19]:
                self.enterOuterAlt(localctx, 2)
                self.state = 109
                self.match(SystemVerilogSubsetParser.T__18)
                self.state = 113
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                while (((_la) & ~0x3f) == 0 and ((1 << _la) & 4297719808) != 0):
                    self.state = 110
                    self.statement()
                    self.state = 115
                    self._errHandler.sync(self)
                    _la = self._input.LA(1)

                self.state = 116
                self.match(SystemVerilogSubsetParser.T__19)
                pass
            elif token in [32]:
                self.enterOuterAlt(localctx, 3)
                self.state = 117
                self.match(SystemVerilogSubsetParser.Identifier)
                self.state = 118
                self.match(SystemVerilogSubsetParser.T__14)
                self.state = 119
                self.expression(0)
                self.state = 120
                self.match(SystemVerilogSubsetParser.T__3)
                pass
            elif token in [21]:
                self.enterOuterAlt(localctx, 4)
                self.state = 122
                self.case_statement()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_statementContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def case_item(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.Case_itemContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.Case_itemContext,i)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_statement

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_statement" ):
                listener.enterCase_statement(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_statement" ):
                listener.exitCase_statement(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_statement" ):
                return visitor.visitCase_statement(self)
            else:
                return visitor.visitChildren(self)




    def case_statement(self):

        localctx = SystemVerilogSubsetParser.Case_statementContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_case_statement)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 125
            self.match(SystemVerilogSubsetParser.T__20)
            self.state = 126
            self.match(SystemVerilogSubsetParser.T__1)
            self.state = 127
            self.expression(0)
            self.state = 128
            self.match(SystemVerilogSubsetParser.T__2)
            self.state = 130 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 129
                self.case_item()
                self.state = 132 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not (_la==31 or _la==33):
                    break

            self.state = 134
            self.match(SystemVerilogSubsetParser.T__21)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Case_itemContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def literal(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.LiteralContext,0)


        def statement(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.StatementContext,0)


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_case_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCase_item" ):
                listener.enterCase_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCase_item" ):
                listener.exitCase_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCase_item" ):
                return visitor.visitCase_item(self)
            else:
                return visitor.visitChildren(self)




    def case_item(self):

        localctx = SystemVerilogSubsetParser.Case_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_case_item)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 136
            self.literal()
            self.state = 137
            self.match(SystemVerilogSubsetParser.T__9)
            self.state = 138
            self.statement()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class ExpressionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_expression

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class AndExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAndExpr" ):
                listener.enterAndExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAndExpr" ):
                listener.exitAndExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAndExpr" ):
                return visitor.visitAndExpr(self)
            else:
                return visitor.visitChildren(self)


    class ConstExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def literal(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.LiteralContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterConstExpr" ):
                listener.enterConstExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitConstExpr" ):
                listener.exitConstExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConstExpr" ):
                return visitor.visitConstExpr(self)
            else:
                return visitor.visitChildren(self)


    class IdExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def Identifier(self):
            return self.getToken(SystemVerilogSubsetParser.Identifier, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdExpr" ):
                listener.enterIdExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdExpr" ):
                listener.exitIdExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdExpr" ):
                return visitor.visitIdExpr(self)
            else:
                return visitor.visitChildren(self)


    class XorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXorExpr" ):
                listener.enterXorExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXorExpr" ):
                listener.exitXorExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXorExpr" ):
                return visitor.visitXorExpr(self)
            else:
                return visitor.visitChildren(self)


    class BitwiseNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBitwiseNotExpr" ):
                listener.enterBitwiseNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBitwiseNotExpr" ):
                listener.exitBitwiseNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBitwiseNotExpr" ):
                return visitor.visitBitwiseNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class EqExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEqExpr" ):
                listener.enterEqExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEqExpr" ):
                listener.exitEqExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEqExpr" ):
                return visitor.visitEqExpr(self)
            else:
                return visitor.visitChildren(self)


    class XnorExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterXnorExpr" ):
                listener.enterXnorExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitXnorExpr" ):
                listener.exitXnorExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitXnorExpr" ):
                return visitor.visitXnorExpr(self)
            else:
                return visitor.visitChildren(self)


    class LogicalNotExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLogicalNotExpr" ):
                listener.enterLogicalNotExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLogicalNotExpr" ):
                listener.exitLogicalNotExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLogicalNotExpr" ):
                return visitor.visitLogicalNotExpr(self)
            else:
                return visitor.visitChildren(self)


    class ParenExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterParenExpr" ):
                listener.enterParenExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitParenExpr" ):
                listener.exitParenExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParenExpr" ):
                return visitor.visitParenExpr(self)
            else:
                return visitor.visitChildren(self)


    class OrExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogSubsetParser.ExpressionContext)
            else:
                return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterOrExpr" ):
                listener.enterOrExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitOrExpr" ):
                listener.exitOrExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOrExpr" ):
                return visitor.visitOrExpr(self)
            else:
                return visitor.visitChildren(self)


    class NegateExprContext(ExpressionContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a SystemVerilogSubsetParser.ExpressionContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expression(self):
            return self.getTypedRuleContext(SystemVerilogSubsetParser.ExpressionContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNegateExpr" ):
                listener.enterNegateExpr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNegateExpr" ):
                listener.exitNegateExpr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNegateExpr" ):
                return visitor.visitNegateExpr(self)
            else:
                return visitor.visitChildren(self)



    def expression(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = SystemVerilogSubsetParser.ExpressionContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 26
        self.enterRecursionRule(localctx, 26, self.RULE_expression, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 153
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [23]:
                localctx = SystemVerilogSubsetParser.LogicalNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx

                self.state = 141
                self.match(SystemVerilogSubsetParser.T__22)
                self.state = 142
                self.expression(11)
                pass
            elif token in [24]:
                localctx = SystemVerilogSubsetParser.BitwiseNotExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 143
                self.match(SystemVerilogSubsetParser.T__23)
                self.state = 144
                self.expression(10)
                pass
            elif token in [25]:
                localctx = SystemVerilogSubsetParser.NegateExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 145
                self.match(SystemVerilogSubsetParser.T__24)
                self.state = 146
                self.expression(9)
                pass
            elif token in [2]:
                localctx = SystemVerilogSubsetParser.ParenExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 147
                self.match(SystemVerilogSubsetParser.T__1)
                self.state = 148
                self.expression(0)
                self.state = 149
                self.match(SystemVerilogSubsetParser.T__2)
                pass
            elif token in [31, 33]:
                localctx = SystemVerilogSubsetParser.ConstExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 151
                self.literal()
                pass
            elif token in [32]:
                localctx = SystemVerilogSubsetParser.IdExprContext(self, localctx)
                self._ctx = localctx
                _prevctx = localctx
                self.state = 152
                self.match(SystemVerilogSubsetParser.Identifier)
                pass
            else:
                raise NoViableAltException(self)

            self._ctx.stop = self._input.LT(-1)
            self.state = 172
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,14,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    self.state = 170
                    self._errHandler.sync(self)
                    la_ = self._interp.adaptivePredict(self._input,13,self._ctx)
                    if la_ == 1:
                        localctx = SystemVerilogSubsetParser.AndExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 155
                        if not self.precpred(self._ctx, 8):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 8)")
                        self.state = 156
                        self.match(SystemVerilogSubsetParser.T__25)
                        self.state = 157
                        self.expression(9)
                        pass

                    elif la_ == 2:
                        localctx = SystemVerilogSubsetParser.OrExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 158
                        if not self.precpred(self._ctx, 7):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 7)")
                        self.state = 159
                        self.match(SystemVerilogSubsetParser.T__26)
                        self.state = 160
                        self.expression(8)
                        pass

                    elif la_ == 3:
                        localctx = SystemVerilogSubsetParser.XorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 161
                        if not self.precpred(self._ctx, 6):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 6)")
                        self.state = 162
                        self.match(SystemVerilogSubsetParser.T__27)
                        self.state = 163
                        self.expression(7)
                        pass

                    elif la_ == 4:
                        localctx = SystemVerilogSubsetParser.XnorExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 164
                        if not self.precpred(self._ctx, 5):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 5)")
                        self.state = 165
                        self.match(SystemVerilogSubsetParser.T__28)
                        self.state = 166
                        self.expression(6)
                        pass

                    elif la_ == 5:
                        localctx = SystemVerilogSubsetParser.EqExprContext(self, SystemVerilogSubsetParser.ExpressionContext(self, _parentctx, _parentState))
                        self.pushNewRecursionContext(localctx, _startState, self.RULE_expression)
                        self.state = 167
                        if not self.precpred(self._ctx, 4):
                            from antlr4.error.Errors import FailedPredicateException
                            raise FailedPredicateException(self, "self.precpred(self._ctx, 4)")
                        self.state = 168
                        self.match(SystemVerilogSubsetParser.T__29)
                        self.state = 169
                        self.expression(5)
                        pass

             
                self.state = 174
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,14,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class LiteralContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DecimalNumber(self):
            return self.getToken(SystemVerilogSubsetParser.DecimalNumber, 0)

        def BinaryLiteral(self):
            return self.getToken(SystemVerilogSubsetParser.BinaryLiteral, 0)

        def getRuleIndex(self):
            return SystemVerilogSubsetParser.RULE_literal

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLiteral" ):
                listener.enterLiteral(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLiteral" ):
                listener.exitLiteral(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLiteral" ):
                return visitor.visitLiteral(self)
            else:
                return visitor.visitChildren(self)




    def literal(self):

        localctx = SystemVerilogSubsetParser.LiteralContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_literal)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 175
            _la = self._input.LA(1)
            if not(_la==31 or _la==33):
                self._errHandler.recoverInline(self)
            else:
                self._errHandler.reportMatch(self)
                self.consume()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx



    def sempred(self, localctx:RuleContext, ruleIndex:int, predIndex:int):
        if self._predicates == None:
            self._predicates = dict()
        self._predicates[13] = self.expression_sempred
        pred = self._predicates.get(ruleIndex, None)
        if pred is None:
            raise Exception("No predicate with index:" + str(ruleIndex))
        else:
            return pred(localctx, predIndex)

    def expression_sempred(self, localctx:ExpressionContext, predIndex:int):
            if predIndex == 0:
                return self.precpred(self._ctx, 8)
         

            if predIndex == 1:
                return self.precpred(self._ctx, 7)
         

            if predIndex == 2:
                return self.precpred(self._ctx, 6)
         

            if predIndex == 3:
                return self.precpred(self._ctx, 5)
         

            if predIndex == 4:
                return self.precpred(self._ctx, 4)
         




