(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "SF2Project")
 (DATE "Sat Oct 14 14:52:14 2023")
 (VENDOR "MICROSEMI")
 (PROGRAM "Microsemi Libero Software, Copyright (C) 1989-2013 Microsemi Corp.")
 (VERSION "v12.6202012.900.20.24")
 (DIVIDER /)
 (VOLTAGE 1.26:1.20:1.14)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:85)
 (TIMESCALE 100ps)

//SDF Writer Software Tag: 1.0
//Data source: Production

 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_17)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_110)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DIR_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_5_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_85)
 (DELAY
  (ABSOLUTE
     (PORT B (5.85:6.45:7.37) (5.63:6.22:7.14))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_64)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_81)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_40)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_182)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_6_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_13_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_269)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_7_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.92:1.01:1.16) (1.00:1.10:1.26))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DO_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DO_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_98)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_274)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_174)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_16)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_57)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_9_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_179)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_68)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_37)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_105)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_170)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_BA_1_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_264)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_164)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_1_SS0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_56)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MSS_010_IP")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/INST_MSS_010_IP)
 (DELAY
  (ABSOLUTE
     (PORT CAN_RXBUS_F2H_SCP (1.77:1.95:2.23) (1.92:2.13:2.44))
     (PORT CAN_TX_EBL_F2H_SCP (1.83:2.02:2.30) (2.01:2.22:2.55))
     (PORT CAN_TXBUS_F2H_SCP (1.79:1.97:2.26) (1.94:2.14:2.46))
     (PORT COLF (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT CRSF (1.78:1.96:2.24) (1.94:2.14:2.45))
     (PORT F2_DMAREADY[1] (1.82:2.01:2.30) (2.01:2.21:2.54))
     (PORT F2_DMAREADY[0] (1.83:2.02:2.31) (2.01:2.22:2.55))
     (PORT F2H_INTERRUPT[15] (1.89:2.08:2.37) (2.02:2.23:2.56))
     (PORT F2H_INTERRUPT[14] (1.86:2.05:2.35) (2.01:2.22:2.54))
     (PORT F2H_INTERRUPT[13] (1.89:2.08:2.38) (2.07:2.28:2.62))
     (PORT F2H_INTERRUPT[12] (1.87:2.07:2.36) (2.06:2.27:2.60))
     (PORT F2H_INTERRUPT[11] (1.89:2.08:2.38) (2.07:2.29:2.62))
     (PORT F2H_INTERRUPT[10] (1.97:2.17:2.47) (2.14:2.36:2.71))
     (PORT F2H_INTERRUPT[9] (1.92:2.12:2.42) (2.10:2.32:2.66))
     (PORT F2H_INTERRUPT[8] (1.86:2.05:2.35) (2.05:2.26:2.59))
     (PORT F2H_INTERRUPT[7] (1.91:2.11:2.41) (2.09:2.31:2.65))
     (PORT F2H_INTERRUPT[6] (1.91:2.10:2.40) (2.08:2.30:2.64))
     (PORT F2H_INTERRUPT[5] (1.85:2.04:2.33) (2.03:2.25:2.58))
     (PORT F2H_INTERRUPT[4] (1.84:2.03:2.32) (1.99:2.19:2.52))
     (PORT F2H_INTERRUPT[3] (1.85:2.04:2.33) (1.99:2.20:2.53))
     (PORT F2H_INTERRUPT[2] (1.85:2.03:2.32) (1.99:2.19:2.52))
     (PORT F2H_INTERRUPT[1] (1.80:1.99:2.27) (1.95:2.16:2.47))
     (PORT F2H_INTERRUPT[0] (1.81:1.99:2.27) (1.95:2.16:2.48))
     (PORT F2HCALIB (1.73:1.91:2.18) (1.89:2.09:2.40))
     (PORT F_DMAREADY[1] (1.84:2.02:2.31) (2.02:2.23:2.56))
     (PORT F_DMAREADY[0] (1.90:2.09:2.39) (2.07:2.28:2.62))
     (PORT F_FM0_ADDR[31] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_FM0_ADDR[30] (2.10:2.32:2.64) (2.25:2.48:2.85))
     (PORT F_FM0_ADDR[29] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_FM0_ADDR[28] (2.04:2.24:2.56) (2.14:2.36:2.71))
     (PORT F_FM0_ADDR[27] (1.59:1.75:2.00) (1.76:1.94:2.23))
     (PORT F_FM0_ADDR[26] (2.09:2.30:2.63) (2.18:2.40:2.76))
     (PORT F_FM0_ADDR[25] (2.02:2.23:2.54) (2.12:2.34:2.69))
     (PORT F_FM0_ADDR[24] (2.04:2.25:2.56) (2.13:2.35:2.70))
     (PORT F_FM0_ADDR[23] (2.05:2.26:2.59) (2.15:2.37:2.72))
     (PORT F_FM0_ADDR[22] (1.65:1.82:2.07) (1.81:2.00:2.30))
     (PORT F_FM0_ADDR[21] (2.05:2.25:2.57) (2.14:2.37:2.72))
     (PORT F_FM0_ADDR[20] (1.58:1.74:1.99) (1.75:1.93:2.22))
     (PORT F_FM0_ADDR[19] (2.09:2.31:2.64) (2.18:2.41:2.76))
     (PORT F_FM0_ADDR[18] (2.37:2.61:2.98) (2.49:2.75:3.16))
     (PORT F_FM0_ADDR[17] (2.22:2.44:2.79) (2.36:2.61:2.99))
     (PORT F_FM0_ADDR[16] (2.27:2.50:2.86) (2.41:2.66:3.06))
     (PORT F_FM0_ADDR[15] (2.27:2.50:2.85) (2.41:2.66:3.05))
     (PORT F_FM0_ADDR[14] (2.14:2.35:2.69) (2.29:2.53:2.90))
     (PORT F_FM0_ADDR[13] (2.13:2.35:2.68) (2.29:2.52:2.90))
     (PORT F_FM0_ADDR[12] (2.13:2.34:2.67) (2.28:2.52:2.89))
     (PORT F_FM0_ADDR[11] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_FM0_ADDR[10] (2.16:2.38:2.72) (2.32:2.56:2.94))
     (PORT F_FM0_ADDR[9] (2.30:2.53:2.89) (2.37:2.62:3.00))
     (PORT F_FM0_ADDR[8] (2.07:2.29:2.61) (2.19:2.42:2.77))
     (PORT F_FM0_ADDR[7] (1.97:2.17:2.48) (2.10:2.32:2.66))
     (PORT F_FM0_ADDR[6] (2.05:2.26:2.58) (2.17:2.39:2.75))
     (PORT F_FM0_ADDR[5] (2.06:2.27:2.59) (2.18:2.40:2.76))
     (PORT F_FM0_ADDR[4] (2.08:2.30:2.62) (2.20:2.43:2.78))
     (PORT F_FM0_ADDR[3] (2.10:2.31:2.64) (2.21:2.44:2.80))
     (PORT F_FM0_ADDR[2] (2.60:2.87:3.27) (2.59:2.86:3.29))
     (PORT F_FM0_ADDR[1] (2.64:2.91:3.32) (2.62:2.89:3.32))
     (PORT F_FM0_ADDR[0] (2.11:2.33:2.66) (2.22:2.45:2.81))
     (PORT F_FM0_ENABLE (2.12:2.33:2.66) (2.26:2.50:2.87))
     (PORT F_FM0_MASTLOCK (2.28:2.51:2.87) (2.42:2.67:3.07))
     (PORT F_FM0_READY (2.14:2.36:2.70) (2.28:2.52:2.89))
     (PORT F_FM0_SEL (2.15:2.37:2.70) (2.29:2.52:2.90))
     (PORT F_FM0_SIZE[1] (2.26:2.49:2.85) (2.40:2.65:3.05))
     (PORT F_FM0_SIZE[0] (2.27:2.50:2.86) (2.41:2.66:3.06))
     (PORT F_FM0_TRANS1 (2.30:2.54:2.90) (2.44:2.69:3.09))
     (PORT F_FM0_WDATA[31] (2.07:2.28:2.60) (2.23:2.46:2.82))
     (PORT F_FM0_WDATA[30] (1.98:2.19:2.50) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[29] (2.01:2.21:2.52) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[28] (1.95:2.15:2.46) (2.07:2.29:2.62))
     (PORT F_FM0_WDATA[27] (2.01:2.21:2.52) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[26] (2.01:2.22:2.53) (2.12:2.34:2.69))
     (PORT F_FM0_WDATA[25] (1.95:2.15:2.46) (2.07:2.29:2.63))
     (PORT F_FM0_WDATA[24] (1.98:2.19:2.50) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[23] (1.99:2.20:2.51) (2.11:2.33:2.67))
     (PORT F_FM0_WDATA[22] (1.98:2.18:2.49) (2.10:2.31:2.66))
     (PORT F_FM0_WDATA[21] (1.98:2.18:2.49) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[20] (2.11:2.33:2.66) (2.26:2.50:2.87))
     (PORT F_FM0_WDATA[19] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_FM0_WDATA[18] (2.12:2.34:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[17] (2.12:2.33:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[16] (2.08:2.30:2.62) (2.24:2.47:2.83))
     (PORT F_FM0_WDATA[15] (2.12:2.34:2.67) (2.27:2.51:2.87))
     (PORT F_FM0_WDATA[14] (2.12:2.33:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[13] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_FM0_WDATA[12] (2.12:2.34:2.67) (2.26:2.50:2.87))
     (PORT F_FM0_WDATA[11] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (PORT F_FM0_WDATA[10] (2.07:2.28:2.61) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[9] (2.06:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[8] (2.06:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[7] (2.02:2.22:2.54) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[6] (2.04:2.25:2.57) (2.14:2.36:2.71))
     (PORT F_FM0_WDATA[5] (2.06:2.27:2.60) (2.15:2.38:2.73))
     (PORT F_FM0_WDATA[4] (2.08:2.29:2.62) (2.17:2.40:2.75))
     (PORT F_FM0_WDATA[3] (2.00:2.21:2.52) (2.11:2.33:2.67))
     (PORT F_FM0_WDATA[2] (2.08:2.29:2.62) (2.17:2.40:2.75))
     (PORT F_FM0_WDATA[1] (2.07:2.28:2.61) (2.22:2.46:2.82))
     (PORT F_FM0_WDATA[0] (2.08:2.30:2.62) (2.23:2.47:2.83))
     (PORT F_FM0_WRITE (2.15:2.37:2.70) (2.29:2.52:2.90))
     (PORT F_HM0_RDATA[31] (2.38:2.62:2.99) (2.49:2.75:3.16))
     (PORT F_HM0_RDATA[30] (2.10:2.32:2.65) (2.27:2.50:2.87))
     (PORT F_HM0_RDATA[29] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[28] (2.27:2.50:2.85) (2.41:2.66:3.05))
     (PORT F_HM0_RDATA[27] (2.27:2.51:2.86) (2.41:2.67:3.06))
     (PORT F_HM0_RDATA[26] (2.17:2.39:2.73) (2.27:2.51:2.88))
     (PORT F_HM0_RDATA[25] (2.20:2.43:2.77) (2.30:2.53:2.91))
     (PORT F_HM0_RDATA[24] (2.19:2.41:2.76) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[23] (2.18:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[22] (2.06:2.27:2.59) (2.18:2.40:2.76))
     (PORT F_HM0_RDATA[21] (2.20:2.43:2.77) (2.30:2.53:2.91))
     (PORT F_HM0_RDATA[20] (2.19:2.42:2.76) (2.29:2.53:2.90))
     (PORT F_HM0_RDATA[19] (2.08:2.29:2.62) (2.20:2.42:2.78))
     (PORT F_HM0_RDATA[18] (2.21:2.43:2.78) (2.30:2.54:2.91))
     (PORT F_HM0_RDATA[17] (2.23:2.46:2.81) (2.32:2.56:2.94))
     (PORT F_HM0_RDATA[16] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[15] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[14] (2.27:2.51:2.86) (2.42:2.67:3.06))
     (PORT F_HM0_RDATA[13] (2.25:2.48:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[12] (2.31:2.55:2.91) (2.44:2.70:3.09))
     (PORT F_HM0_RDATA[11] (2.16:2.38:2.72) (2.32:2.56:2.93))
     (PORT F_HM0_RDATA[10] (2.28:2.51:2.86) (2.42:2.67:3.06))
     (PORT F_HM0_RDATA[9] (2.30:2.54:2.90) (2.43:2.69:3.08))
     (PORT F_HM0_RDATA[8] (2.14:2.36:2.70) (2.30:2.54:2.92))
     (PORT F_HM0_RDATA[7] (2.21:2.44:2.78) (2.30:2.54:2.92))
     (PORT F_HM0_RDATA[6] (2.19:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[5] (2.19:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[4] (2.19:2.42:2.76) (2.29:2.53:2.90))
     (PORT F_HM0_RDATA[3] (2.07:2.28:2.61) (2.19:2.42:2.77))
     (PORT F_HM0_RDATA[2] (2.20:2.42:2.77) (2.29:2.53:2.91))
     (PORT F_HM0_RDATA[1] (2.18:2.40:2.74) (2.27:2.50:2.87))
     (PORT F_HM0_RDATA[0] (2.14:2.36:2.70) (2.25:2.48:2.85))
     (PORT F_HM0_READY (2.44:2.69:3.08) (2.48:2.74:3.14))
     (PORT F_HM0_RESP (2.23:2.46:2.81) (2.32:2.56:2.94))
     (PORT FAB_AVALID (1.85:2.04:2.33) (1.99:2.20:2.53))
     (PORT FAB_HOSTDISCON (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT FAB_IDDIG (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT FAB_LINESTATE[1] (1.78:1.96:2.24) (1.97:2.18:2.50))
     (PORT FAB_LINESTATE[0] (1.92:2.12:2.42) (2.10:2.32:2.66))
     (PORT FAB_M3_RESET_N (2.02:2.22:2.54) (2.18:2.41:2.76))
     (PORT FAB_PLL_LOCK (1.95:2.15:2.45) (2.08:2.29:2.63))
     (PORT FAB_RXACTIVE (1.74:1.92:2.20) (1.90:2.10:2.41))
     (PORT FAB_RXERROR (1.79:1.97:2.25) (1.97:2.18:2.50))
     (PORT FAB_RXVALID (1.77:1.95:2.23) (1.96:2.17:2.48))
     (PORT FAB_RXVALIDH (1.63:1.80:2.05) (1.80:1.99:2.28))
     (PORT FAB_SESSEND (1.84:2.03:2.31) (1.98:2.19:2.51))
     (PORT FAB_TXREADY (1.73:1.91:2.18) (1.92:2.12:2.43))
     (PORT FAB_VBUSVALID (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT FAB_VSTATUS[7] (1.76:1.94:2.21) (1.95:2.15:2.46))
     (PORT FAB_VSTATUS[6] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[5] (1.79:1.97:2.26) (1.98:2.19:2.51))
     (PORT FAB_VSTATUS[4] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[3] (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT FAB_VSTATUS[2] (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT FAB_VSTATUS[1] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[0] (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT FAB_XDATAIN[7] (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT FAB_XDATAIN[6] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT FAB_XDATAIN[5] (1.72:1.90:2.17) (1.88:2.07:2.38))
     (PORT FAB_XDATAIN[4] (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT FAB_XDATAIN[3] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT FAB_XDATAIN[2] (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT FAB_XDATAIN[1] (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT FAB_XDATAIN[0] (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT GTX_CLKPF (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT I2C0_BCLK (1.69:1.86:2.12) (1.85:2.05:2.35))
     (PORT I2C0_SCL_F2H_SCP (1.87:2.06:2.35) (2.05:2.27:2.60))
     (PORT I2C0_SDA_F2H_SCP (1.81:2.00:2.28) (1.96:2.17:2.49))
     (PORT I2C1_BCLK (1.63:1.80:2.06) (1.80:1.99:2.28))
     (PORT I2C1_SCL_F2H_SCP (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT I2C1_SDA_F2H_SCP (1.79:1.97:2.25) (1.94:2.14:2.46))
     (PORT MDIF (1.68:1.85:2.11) (1.84:2.04:2.34))
     (PORT MGPIO0A_F2H_GPIN (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT MGPIO10A_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO11A_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO11B_F2H_GPIN (1.80:1.98:2.26) (1.98:2.19:2.51))
     (PORT MGPIO12A_F2H_GPIN (1.75:1.93:2.21) (1.91:2.11:2.42))
     (PORT MGPIO13A_F2H_GPIN (1.76:1.94:2.21) (1.91:2.11:2.43))
     (PORT MGPIO14A_F2H_GPIN (1.82:2.00:2.29) (2.01:2.21:2.54))
     (PORT MGPIO15A_F2H_GPIN (1.86:2.05:2.34) (2.04:2.25:2.59))
     (PORT MGPIO16A_F2H_GPIN (1.87:2.06:2.35) (2.05:2.27:2.60))
     (PORT MGPIO17B_F2H_GPIN (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT MGPIO18B_F2H_GPIN (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT MGPIO19B_F2H_GPIN (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT MGPIO1A_F2H_GPIN (1.78:1.96:2.24) (1.93:2.13:2.45))
     (PORT MGPIO20B_F2H_GPIN (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT MGPIO21B_F2H_GPIN (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT MGPIO22B_F2H_GPIN (1.79:1.97:2.25) (1.94:2.15:2.46))
     (PORT MGPIO24B_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO25B_F2H_GPIN (1.75:1.92:2.20) (1.90:2.10:2.41))
     (PORT MGPIO26B_F2H_GPIN (1.73:1.90:2.17) (1.89:2.08:2.39))
     (PORT MGPIO27B_F2H_GPIN (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MGPIO28B_F2H_GPIN (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT MGPIO29B_F2H_GPIN (1.80:1.99:2.27) (1.96:2.16:2.48))
     (PORT MGPIO2A_F2H_GPIN (1.79:1.97:2.25) (1.94:2.14:2.45))
     (PORT MGPIO30B_F2H_GPIN (1.85:2.04:2.33) (2.00:2.20:2.53))
     (PORT MGPIO31B_F2H_GPIN (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT MGPIO3A_F2H_GPIN (1.81:2.00:2.28) (1.96:2.17:2.48))
     (PORT MGPIO4A_F2H_GPIN (1.96:2.16:2.47) (2.14:2.36:2.71))
     (PORT MGPIO5A_F2H_GPIN (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT MGPIO6A_F2H_GPIN (1.97:2.17:2.48) (2.14:2.36:2.71))
     (PORT MGPIO7A_F2H_GPIN (1.84:2.03:2.32) (2.02:2.24:2.56))
     (PORT MGPIO8A_F2H_GPIN (1.83:2.02:2.30) (2.02:2.23:2.55))
     (PORT MGPIO9A_F2H_GPIN (1.70:1.88:2.14) (1.87:2.06:2.37))
     (PORT MMUART0_CTS_F2H_SCP (1.80:1.98:2.27) (1.99:2.20:2.52))
     (PORT MMUART0_DCD_F2H_SCP (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT MMUART0_DSR_F2H_SCP (1.74:1.92:2.19) (1.93:2.13:2.45))
     (PORT MMUART0_DTR_F2H_SCP (1.82:2.01:2.29) (2.01:2.22:2.55))
     (PORT MMUART0_RI_F2H_SCP (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT MMUART0_RTS_F2H_SCP (1.83:2.02:2.30) (2.02:2.23:2.55))
     (PORT MMUART0_RXD_F2H_SCP (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT MMUART0_SCK_F2H_SCP (1.84:2.03:2.31) (1.99:2.19:2.52))
     (PORT MMUART0_TXD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MMUART1_CTS_F2H_SCP (1.80:1.98:2.26) (1.95:2.15:2.47))
     (PORT MMUART1_DCD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MMUART1_DSR_F2H_SCP (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT MMUART1_RI_F2H_SCP (1.78:1.96:2.24) (1.93:2.14:2.45))
     (PORT MMUART1_RTS_F2H_SCP (1.80:1.98:2.26) (1.99:2.19:2.52))
     (PORT MMUART1_RXD_F2H_SCP (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT MMUART1_SCK_F2H_SCP (1.77:1.95:2.23) (1.92:2.13:2.44))
     (PORT MMUART1_TXD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT PER2_FABRIC_PRDATA[31] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[30] (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[29] (1.66:1.83:2.09) (1.82:2.01:2.31))
     (PORT PER2_FABRIC_PRDATA[28] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[27] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[26] (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[25] (1.69:1.86:2.13) (1.86:2.05:2.35))
     (PORT PER2_FABRIC_PRDATA[24] (1.76:1.94:2.21) (1.95:2.15:2.47))
     (PORT PER2_FABRIC_PRDATA[23] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT PER2_FABRIC_PRDATA[22] (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT PER2_FABRIC_PRDATA[21] (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT PER2_FABRIC_PRDATA[20] (1.73:1.91:2.18) (1.92:2.12:2.44))
     (PORT PER2_FABRIC_PRDATA[19] (2.00:2.20:2.51) (2.16:2.39:2.74))
     (PORT PER2_FABRIC_PRDATA[18] (2.01:2.21:2.53) (2.18:2.40:2.76))
     (PORT PER2_FABRIC_PRDATA[17] (1.79:1.97:2.25) (1.98:2.18:2.51))
     (PORT PER2_FABRIC_PRDATA[16] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT PER2_FABRIC_PRDATA[15] (1.96:2.16:2.47) (2.08:2.30:2.64))
     (PORT PER2_FABRIC_PRDATA[14] (1.89:2.09:2.38) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[13] (1.95:2.15:2.46) (2.08:2.29:2.63))
     (PORT PER2_FABRIC_PRDATA[12] (1.92:2.12:2.42) (2.05:2.26:2.60))
     (PORT PER2_FABRIC_PRDATA[11] (1.91:2.10:2.40) (2.04:2.25:2.58))
     (PORT PER2_FABRIC_PRDATA[10] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[9] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[8] (1.90:2.10:2.40) (2.04:2.25:2.58))
     (PORT PER2_FABRIC_PRDATA[7] (1.86:2.04:2.34) (1.99:2.20:2.53))
     (PORT PER2_FABRIC_PRDATA[6] (1.97:2.17:2.48) (2.09:2.31:2.65))
     (PORT PER2_FABRIC_PRDATA[5] (1.84:2.02:2.31) (2.02:2.23:2.56))
     (PORT PER2_FABRIC_PRDATA[4] (1.76:1.94:2.22) (1.95:2.15:2.47))
     (PORT PER2_FABRIC_PRDATA[3] (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[2] (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT PER2_FABRIC_PRDATA[1] (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT PER2_FABRIC_PRDATA[0] (1.84:2.03:2.32) (2.02:2.24:2.56))
     (PORT PER2_FABRIC_PREADY (1.83:2.02:2.30) (2.01:2.22:2.55))
     (PORT PER2_FABRIC_PSLVERR (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT RCGF[9] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT RCGF[8] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT RCGF[7] (1.79:1.97:2.25) (1.97:2.18:2.50))
     (PORT RCGF[6] (1.77:1.95:2.23) (1.96:2.16:2.48))
     (PORT RCGF[5] (1.73:1.91:2.18) (1.89:2.09:2.40))
     (PORT RCGF[4] (1.73:1.90:2.17) (1.89:2.08:2.39))
     (PORT RCGF[3] (1.70:1.87:2.13) (1.86:2.05:2.35))
     (PORT RCGF[2] (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT RCGF[1] (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT RCGF[0] (1.70:1.87:2.13) (1.86:2.05:2.35))
     (PORT RX_CLKPF (1.69:1.86:2.13) (1.85:2.04:2.34))
     (PORT RX_DVF (1.79:1.97:2.25) (1.94:2.14:2.45))
     (PORT RX_ERRF (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT RX_EV (1.87:2.06:2.36) (2.01:2.22:2.55))
     (PORT RXDF[7] (1.88:2.07:2.37) (2.06:2.27:2.61))
     (PORT RXDF[6] (1.91:2.10:2.40) (2.08:2.30:2.64))
     (PORT RXDF[5] (1.89:2.08:2.38) (2.07:2.28:2.62))
     (PORT RXDF[4] (1.85:2.04:2.33) (2.03:2.24:2.57))
     (PORT RXDF[3] (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT RXDF[2] (1.89:2.08:2.37) (2.07:2.28:2.62))
     (PORT RXDF[1] (1.88:2.07:2.37) (2.06:2.28:2.61))
     (PORT RXDF[0] (1.83:2.02:2.31) (2.02:2.23:2.55))
     (PORT SLEEPHOLDREQ (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT SMBALERT_NI0 (1.69:1.86:2.13) (1.85:2.04:2.35))
     (PORT SMBALERT_NI1 (1.95:2.15:2.46) (2.07:2.29:2.63))
     (PORT SMBSUS_NI0 (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT SMBSUS_NI1 (1.85:2.04:2.33) (1.99:2.20:2.52))
     (PORT SPI0_CLK_IN (1.78:1.96:2.24) (1.96:2.16:2.48))
     (PORT SPI0_SDI_F2H_SCP (1.74:1.92:2.19) (1.93:2.13:2.45))
     (PORT SPI0_SDO_F2H_SCP (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT SPI0_SS0_F2H_SCP (1.69:1.86:2.12) (1.88:2.07:2.38))
     (PORT SPI0_SS1_F2H_SCP (2.21:2.44:2.78) (2.35:2.59:2.98))
     (PORT SPI0_SS2_F2H_SCP (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT SPI0_SS3_F2H_SCP (1.72:1.89:2.16) (1.88:2.07:2.38))
     (PORT SPI1_CLK_IN (1.82:2.00:2.29) (2.00:2.21:2.53))
     (PORT SPI1_SDI_F2H_SCP (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT SPI1_SDO_F2H_SCP (1.72:1.89:2.16) (1.88:2.07:2.38))
     (PORT SPI1_SS0_F2H_SCP (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT SPI1_SS1_F2H_SCP (1.87:2.07:2.36) (2.06:2.27:2.61))
     (PORT SPI1_SS2_F2H_SCP (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT SPI1_SS3_F2H_SCP (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT TX_CLKPF (1.67:1.84:2.10) (1.83:2.02:2.31))
     (PORT USER_MSS_GPIO_RESET_N (2.01:2.22:2.53) (2.18:2.41:2.76))
     (PORT USER_MSS_RESET_N (2.06:2.27:2.60) (2.22:2.45:2.81))
     (PORT XCLK_FAB (1.93:2.13:2.43) (2.11:2.33:2.67))
     (PORT CLK_BASE (2.02:2.23:2.54) (2.18:2.41:2.77))
     (PORT CLK_MDDR_APB (1.88:2.07:2.36) (2.05:2.27:2.60))
     (PORT F_ARADDR_HADDR1[31] (1.97:2.17:2.48) (2.08:2.30:2.64))
     (PORT F_ARADDR_HADDR1[30] (1.97:2.17:2.48) (2.09:2.30:2.64))
     (PORT F_ARADDR_HADDR1[29] (1.99:2.19:2.50) (2.09:2.31:2.64))
     (PORT F_ARADDR_HADDR1[28] (2.08:2.30:2.62) (2.17:2.39:2.75))
     (PORT F_ARADDR_HADDR1[27] (1.57:1.73:1.97) (1.74:1.92:2.20))
     (PORT F_ARADDR_HADDR1[26] (1.88:2.07:2.37) (2.01:2.22:2.55))
     (PORT F_ARADDR_HADDR1[25] (1.84:2.03:2.32) (1.97:2.18:2.50))
     (PORT F_ARADDR_HADDR1[24] (1.83:2.01:2.30) (1.96:2.16:2.48))
     (PORT F_ARADDR_HADDR1[23] (2.07:2.28:2.60) (2.22:2.46:2.82))
     (PORT F_ARADDR_HADDR1[22] (1.94:2.13:2.44) (2.11:2.33:2.67))
     (PORT F_ARADDR_HADDR1[21] (1.97:2.17:2.48) (2.14:2.36:2.71))
     (PORT F_ARADDR_HADDR1[20] (2.01:2.22:2.53) (2.18:2.40:2.76))
     (PORT F_ARADDR_HADDR1[19] (1.59:1.75:2.00) (1.79:1.97:2.26))
     (PORT F_ARADDR_HADDR1[18] (1.99:2.19:2.50) (2.16:2.38:2.73))
     (PORT F_ARADDR_HADDR1[17] (1.99:2.20:2.51) (2.16:2.38:2.73))
     (PORT F_ARADDR_HADDR1[16] (2.06:2.27:2.59) (2.21:2.45:2.81))
     (PORT F_ARADDR_HADDR1[15] (2.01:2.21:2.53) (2.17:2.40:2.75))
     (PORT F_ARADDR_HADDR1[14] (2.04:2.25:2.57) (2.20:2.43:2.79))
     (PORT F_ARADDR_HADDR1[13] (1.90:2.09:2.39) (2.06:2.28:2.61))
     (PORT F_ARADDR_HADDR1[12] (1.70:1.88:2.15) (1.88:2.07:2.38))
     (PORT F_ARADDR_HADDR1[11] (1.95:2.15:2.46) (2.08:2.29:2.63))
     (PORT F_ARADDR_HADDR1[10] (1.93:2.12:2.42) (2.05:2.27:2.60))
     (PORT F_ARADDR_HADDR1[9] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[8] (1.84:2.03:2.32) (1.97:2.18:2.50))
     (PORT F_ARADDR_HADDR1[7] (1.75:1.93:2.20) (1.90:2.10:2.41))
     (PORT F_ARADDR_HADDR1[6] (1.92:2.11:2.41) (2.04:2.26:2.59))
     (PORT F_ARADDR_HADDR1[5] (1.95:2.15:2.45) (2.07:2.28:2.62))
     (PORT F_ARADDR_HADDR1[4] (1.88:2.07:2.36) (2.01:2.22:2.55))
     (PORT F_ARADDR_HADDR1[3] (2.15:2.37:2.71) (2.22:2.45:2.81))
     (PORT F_ARADDR_HADDR1[2] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[1] (1.90:2.10:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[0] (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT F_ARBURST_HTRANS1[1] (1.64:1.81:2.07) (1.83:2.02:2.32))
     (PORT F_ARBURST_HTRANS1[0] (2.00:2.21:2.52) (2.17:2.39:2.75))
     (PORT F_ARID_HSEL1[3] (2.19:2.41:2.75) (2.32:2.56:2.93))
     (PORT F_ARID_HSEL1[2] (1.67:1.84:2.10) (1.86:2.05:2.36))
     (PORT F_ARID_HSEL1[1] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_ARID_HSEL1[0] (2.11:2.32:2.65) (2.25:2.48:2.85))
     (PORT F_ARLEN_HBURST1[3] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARLEN_HBURST1[2] (1.89:2.08:2.38) (2.02:2.23:2.56))
     (PORT F_ARLEN_HBURST1[1] (1.91:2.10:2.40) (2.03:2.24:2.57))
     (PORT F_ARLEN_HBURST1[0] (1.89:2.08:2.38) (2.02:2.23:2.56))
     (PORT F_ARLOCK_HMASTLOCK1[1] (1.62:1.79:2.04) (1.81:2.00:2.30))
     (PORT F_ARLOCK_HMASTLOCK1[0] (2.09:2.31:2.64) (2.24:2.47:2.84))
     (PORT F_ARSIZE_HSIZE1[1] (2.15:2.37:2.71) (2.29:2.53:2.91))
     (PORT F_ARSIZE_HSIZE1[0] (2.12:2.34:2.67) (2.27:2.51:2.88))
     (PORT F_ARVALID_HWRITE1 (2.11:2.33:2.66) (2.26:2.49:2.86))
     (PORT F_AWADDR_HADDR0[31] (1.60:1.76:2.01) (1.77:1.95:2.24))
     (PORT F_AWADDR_HADDR0[30] (1.61:1.78:2.03) (1.78:1.96:2.25))
     (PORT F_AWADDR_HADDR0[29] (1.78:1.96:2.24) (1.93:2.13:2.44))
     (PORT F_AWADDR_HADDR0[28] (1.90:2.09:2.39) (2.02:2.22:2.55))
     (PORT F_AWADDR_HADDR0[27] (1.60:1.76:2.01) (1.77:1.96:2.24))
     (PORT F_AWADDR_HADDR0[26] (1.83:2.02:2.31) (1.96:2.17:2.49))
     (PORT F_AWADDR_HADDR0[25] (1.82:2.01:2.29) (1.95:2.16:2.47))
     (PORT F_AWADDR_HADDR0[24] (1.94:2.14:2.45) (2.06:2.27:2.60))
     (PORT F_AWADDR_HADDR0[23] (1.84:2.03:2.31) (1.98:2.19:2.51))
     (PORT F_AWADDR_HADDR0[22] (1.86:2.05:2.34) (1.99:2.20:2.52))
     (PORT F_AWADDR_HADDR0[21] (1.97:2.17:2.48) (2.13:2.36:2.70))
     (PORT F_AWADDR_HADDR0[20] (1.99:2.19:2.50) (2.15:2.38:2.73))
     (PORT F_AWADDR_HADDR0[19] (1.95:2.15:2.46) (2.11:2.33:2.68))
     (PORT F_AWADDR_HADDR0[18] (2.10:2.31:2.64) (2.24:2.47:2.83))
     (PORT F_AWADDR_HADDR0[17] (1.67:1.84:2.10) (1.86:2.05:2.35))
     (PORT F_AWADDR_HADDR0[16] (1.87:2.06:2.35) (2.05:2.26:2.60))
     (PORT F_AWADDR_HADDR0[15] (2.04:2.25:2.57) (2.19:2.42:2.78))
     (PORT F_AWADDR_HADDR0[14] (1.87:2.06:2.35) (2.05:2.26:2.59))
     (PORT F_AWADDR_HADDR0[13] (1.97:2.17:2.48) (2.13:2.35:2.69))
     (PORT F_AWADDR_HADDR0[12] (1.95:2.15:2.46) (2.11:2.33:2.67))
     (PORT F_AWADDR_HADDR0[11] (1.95:2.15:2.46) (2.11:2.33:2.68))
     (PORT F_AWADDR_HADDR0[10] (1.91:2.11:2.41) (2.08:2.29:2.63))
     (PORT F_AWADDR_HADDR0[9] (1.86:2.04:2.33) (2.02:2.23:2.56))
     (PORT F_AWADDR_HADDR0[8] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT F_AWADDR_HADDR0[7] (1.82:2.00:2.28) (1.95:2.15:2.47))
     (PORT F_AWADDR_HADDR0[6] (1.84:2.03:2.31) (1.97:2.17:2.49))
     (PORT F_AWADDR_HADDR0[5] (1.99:2.19:2.50) (2.09:2.31:2.65))
     (PORT F_AWADDR_HADDR0[4] (1.67:1.84:2.10) (1.82:2.01:2.31))
     (PORT F_AWADDR_HADDR0[3] (2.16:2.38:2.72) (2.22:2.45:2.82))
     (PORT F_AWADDR_HADDR0[2] (2.10:2.31:2.64) (2.17:2.40:2.75))
     (PORT F_AWADDR_HADDR0[1] (1.79:1.98:2.26) (1.93:2.13:2.44))
     (PORT F_AWADDR_HADDR0[0] (1.69:1.86:2.12) (1.83:2.02:2.32))
     (PORT F_AWBURST_HTRANS0[1] (1.66:1.83:2.09) (1.85:2.05:2.35))
     (PORT F_AWBURST_HTRANS0[0] (1.68:1.85:2.12) (1.87:2.07:2.37))
     (PORT F_AWID_HSEL0[3] (1.78:1.96:2.24) (1.93:2.13:2.45))
     (PORT F_AWID_HSEL0[2] (1.67:1.84:2.10) (1.83:2.02:2.32))
     (PORT F_AWID_HSEL0[1] (2.00:2.21:2.52) (2.11:2.33:2.67))
     (PORT F_AWID_HSEL0[0] (2.04:2.25:2.57) (2.15:2.37:2.72))
     (PORT F_AWLEN_HBURST0[3] (1.71:1.88:2.15) (1.90:2.10:2.41))
     (PORT F_AWLEN_HBURST0[2] (1.62:1.79:2.04) (1.82:2.01:2.30))
     (PORT F_AWLEN_HBURST0[1] (2.07:2.28:2.60) (2.22:2.46:2.82))
     (PORT F_AWLEN_HBURST0[0] (1.63:1.80:2.05) (1.83:2.02:2.31))
     (PORT F_AWLOCK_HMASTLOCK0[1] (1.65:1.82:2.07) (1.84:2.03:2.33))
     (PORT F_AWLOCK_HMASTLOCK0[0] (2.18:2.41:2.75) (2.31:2.56:2.93))
     (PORT F_AWSIZE_HSIZE0[1] (2.11:2.32:2.65) (2.18:2.40:2.76))
     (PORT F_AWSIZE_HSIZE0[0] (1.59:1.75:2.00) (1.76:1.94:2.23))
     (PORT F_AWVALID_HWRITE0 (1.76:1.94:2.22) (1.95:2.15:2.47))
     (PORT F_BREADY (1.65:1.82:2.08) (1.87:2.06:2.36))
     (PORT F_RMW_AXI (1.94:2.14:2.44) (2.11:2.33:2.68))
     (PORT F_RREADY (1.63:1.79:2.05) (1.82:2.01:2.31))
     (PORT F_WDATA_HWDATA01[63] (1.58:1.74:1.99) (1.75:1.94:2.22))
     (PORT F_WDATA_HWDATA01[62] (2.11:2.32:2.65) (2.19:2.42:2.77))
     (PORT F_WDATA_HWDATA01[61] (2.16:2.38:2.71) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[60] (1.60:1.77:2.02) (1.77:1.96:2.24))
     (PORT F_WDATA_HWDATA01[59] (2.02:2.23:2.54) (2.12:2.34:2.68))
     (PORT F_WDATA_HWDATA01[58] (2.07:2.28:2.61) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[57] (2.04:2.25:2.57) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[56] (1.93:2.13:2.43) (2.05:2.26:2.60))
     (PORT F_WDATA_HWDATA01[55] (1.62:1.79:2.04) (1.79:1.97:2.27))
     (PORT F_WDATA_HWDATA01[54] (1.78:1.96:2.24) (1.93:2.13:2.44))
     (PORT F_WDATA_HWDATA01[53] (1.64:1.80:2.06) (1.80:1.99:2.29))
     (PORT F_WDATA_HWDATA01[52] (1.83:2.02:2.30) (1.96:2.16:2.48))
     (PORT F_WDATA_HWDATA01[51] (1.90:2.10:2.40) (2.09:2.31:2.65))
     (PORT F_WDATA_HWDATA01[50] (1.90:2.09:2.39) (2.09:2.31:2.65))
     (PORT F_WDATA_HWDATA01[49] (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT F_WDATA_HWDATA01[48] (1.64:1.81:2.07) (1.84:2.03:2.33))
     (PORT F_WDATA_HWDATA01[47] (2.11:2.32:2.65) (2.25:2.48:2.85))
     (PORT F_WDATA_HWDATA01[46] (2.20:2.42:2.77) (2.33:2.57:2.95))
     (PORT F_WDATA_HWDATA01[45] (2.03:2.24:2.56) (2.19:2.42:2.78))
     (PORT F_WDATA_HWDATA01[44] (1.65:1.82:2.08) (1.85:2.04:2.34))
     (PORT F_WDATA_HWDATA01[43] (2.10:2.31:2.64) (2.25:2.48:2.85))
     (PORT F_WDATA_HWDATA01[42] (2.13:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[41] (1.66:1.83:2.09) (1.86:2.05:2.35))
     (PORT F_WDATA_HWDATA01[40] (2.04:2.25:2.57) (2.20:2.43:2.79))
     (PORT F_WDATA_HWDATA01[39] (1.67:1.84:2.10) (1.86:2.05:2.35))
     (PORT F_WDATA_HWDATA01[38] (2.13:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[37] (1.79:1.98:2.26) (1.94:2.14:2.46))
     (PORT F_WDATA_HWDATA01[36] (1.59:1.76:2.01) (1.76:1.95:2.23))
     (PORT F_WDATA_HWDATA01[35] (2.07:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_WDATA_HWDATA01[34] (1.59:1.75:2.00) (1.76:1.95:2.23))
     (PORT F_WDATA_HWDATA01[33] (2.12:2.34:2.67) (2.19:2.42:2.78))
     (PORT F_WDATA_HWDATA01[32] (1.97:2.17:2.48) (2.08:2.30:2.64))
     (PORT F_WDATA_HWDATA01[31] (1.99:2.20:2.51) (2.10:2.32:2.66))
     (PORT F_WDATA_HWDATA01[30] (1.60:1.76:2.01) (1.77:1.95:2.24))
     (PORT F_WDATA_HWDATA01[29] (2.08:2.29:2.61) (2.17:2.40:2.75))
     (PORT F_WDATA_HWDATA01[28] (2.01:2.22:2.53) (2.11:2.33:2.68))
     (PORT F_WDATA_HWDATA01[27] (2.04:2.25:2.57) (2.13:2.36:2.70))
     (PORT F_WDATA_HWDATA01[26] (2.04:2.24:2.56) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[25] (2.15:2.37:2.71) (2.29:2.53:2.91))
     (PORT F_WDATA_HWDATA01[24] (1.67:1.84:2.10) (1.88:2.07:2.38))
     (PORT F_WDATA_HWDATA01[23] (2.18:2.41:2.75) (2.32:2.56:2.94))
     (PORT F_WDATA_HWDATA01[22] (2.07:2.28:2.60) (2.22:2.45:2.81))
     (PORT F_WDATA_HWDATA01[21] (2.06:2.27:2.59) (2.22:2.45:2.81))
     (PORT F_WDATA_HWDATA01[20] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[19] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_WDATA_HWDATA01[18] (2.11:2.32:2.65) (2.25:2.49:2.85))
     (PORT F_WDATA_HWDATA01[17] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[16] (2.14:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[15] (1.66:1.83:2.09) (1.85:2.04:2.34))
     (PORT F_WDATA_HWDATA01[14] (2.13:2.35:2.68) (2.28:2.51:2.88))
     (PORT F_WDATA_HWDATA01[13] (2.11:2.33:2.66) (2.26:2.49:2.86))
     (PORT F_WDATA_HWDATA01[12] (2.10:2.32:2.65) (2.25:2.49:2.85))
     (PORT F_WDATA_HWDATA01[11] (2.04:2.25:2.57) (2.13:2.36:2.70))
     (PORT F_WDATA_HWDATA01[10] (2.05:2.26:2.58) (2.15:2.38:2.73))
     (PORT F_WDATA_HWDATA01[9] (2.08:2.30:2.62) (2.17:2.40:2.76))
     (PORT F_WDATA_HWDATA01[8] (2.02:2.23:2.54) (2.12:2.34:2.68))
     (PORT F_WDATA_HWDATA01[7] (1.61:1.77:2.02) (1.78:1.96:2.25))
     (PORT F_WDATA_HWDATA01[6] (1.59:1.76:2.01) (1.76:1.95:2.24))
     (PORT F_WDATA_HWDATA01[5] (2.07:2.28:2.60) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[4] (1.58:1.74:1.99) (1.75:1.93:2.22))
     (PORT F_WDATA_HWDATA01[3] (2.04:2.24:2.56) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[2] (2.07:2.28:2.60) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[1] (2.05:2.26:2.58) (2.14:2.36:2.71))
     (PORT F_WDATA_HWDATA01[0] (2.08:2.29:2.61) (2.16:2.38:2.74))
     (PORT F_WID_HREADY01[3] (1.78:1.97:2.24) (1.97:2.18:2.50))
     (PORT F_WID_HREADY01[2] (1.72:1.90:2.17) (1.91:2.11:2.42))
     (PORT F_WID_HREADY01[1] (2.06:2.27:2.59) (2.22:2.45:2.81))
     (PORT F_WID_HREADY01[0] (1.89:2.08:2.38) (2.05:2.27:2.60))
     (PORT F_WLAST (1.75:1.93:2.21) (1.94:2.14:2.46))
     (PORT F_WSTRB[7] (1.67:1.84:2.10) (1.86:2.06:2.36))
     (PORT F_WSTRB[6] (2.07:2.28:2.61) (2.23:2.46:2.82))
     (PORT F_WSTRB[5] (2.10:2.31:2.64) (2.24:2.48:2.84))
     (PORT F_WSTRB[4] (1.67:1.84:2.10) (1.86:2.06:2.36))
     (PORT F_WSTRB[3] (1.66:1.83:2.09) (1.86:2.05:2.35))
     (PORT F_WSTRB[2] (1.64:1.80:2.06) (1.83:2.02:2.32))
     (PORT F_WSTRB[1] (1.68:1.85:2.12) (1.87:2.07:2.37))
     (PORT F_WSTRB[0] (1.62:1.79:2.04) (1.82:2.01:2.31))
     (PORT F_WVALID (2.15:2.37:2.71) (2.29:2.53:2.90))
     (PORT FPGA_MDDR_ARESET_N (2.02:2.22:2.54) (2.18:2.41:2.77))
     (PORT MDDR_FABRIC_PADDR[10] (1.71:1.88:2.15) (1.87:2.06:2.37))
     (PORT MDDR_FABRIC_PADDR[9] (1.68:1.85:2.11) (1.84:2.03:2.33))
     (PORT MDDR_FABRIC_PADDR[8] (1.71:1.89:2.16) (1.87:2.07:2.37))
     (PORT MDDR_FABRIC_PADDR[7] (1.71:1.89:2.15) (1.87:2.07:2.37))
     (PORT MDDR_FABRIC_PADDR[6] (1.72:1.90:2.17) (1.88:2.08:2.38))
     (PORT MDDR_FABRIC_PADDR[5] (1.72:1.89:2.16) (1.87:2.07:2.38))
     (PORT MDDR_FABRIC_PADDR[4] (1.75:1.93:2.20) (1.90:2.10:2.41))
     (PORT MDDR_FABRIC_PADDR[3] (1.74:1.92:2.19) (1.90:2.09:2.40))
     (PORT MDDR_FABRIC_PADDR[2] (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MDDR_FABRIC_PENABLE (1.96:2.16:2.47) (2.14:2.36:2.71))
     (PORT MDDR_FABRIC_PSEL (1.89:2.08:2.37) (2.06:2.28:2.61))
     (PORT MDDR_FABRIC_PWDATA[15] (1.92:2.12:2.42) (2.11:2.33:2.67))
     (PORT MDDR_FABRIC_PWDATA[14] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[13] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT MDDR_FABRIC_PWDATA[12] (1.75:1.93:2.21) (1.94:2.15:2.46))
     (PORT MDDR_FABRIC_PWDATA[11] (1.77:1.95:2.23) (1.96:2.16:2.48))
     (PORT MDDR_FABRIC_PWDATA[10] (1.80:1.98:2.26) (1.99:2.19:2.52))
     (PORT MDDR_FABRIC_PWDATA[9] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT MDDR_FABRIC_PWDATA[8] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[7] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[6] (1.81:1.99:2.28) (1.99:2.20:2.53))
     (PORT MDDR_FABRIC_PWDATA[5] (1.78:1.96:2.24) (1.97:2.17:2.50))
     (PORT MDDR_FABRIC_PWDATA[4] (1.85:2.04:2.33) (2.03:2.24:2.58))
     (PORT MDDR_FABRIC_PWDATA[3] (1.84:2.03:2.31) (2.02:2.23:2.56))
     (PORT MDDR_FABRIC_PWDATA[2] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT MDDR_FABRIC_PWDATA[1] (1.78:1.96:2.23) (1.93:2.13:2.44))
     (PORT MDDR_FABRIC_PWDATA[0] (1.76:1.93:2.21) (1.91:2.11:2.42))
     (PORT MDDR_FABRIC_PWRITE (1.95:2.15:2.45) (2.13:2.35:2.70))
     (PORT PRESET_N (1.87:2.06:2.35) (2.04:2.25:2.58))
     (PORT DM_IN[1] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DM_IN[0] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[15] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[14] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[13] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[12] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[11] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[10] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[9] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[8] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[7] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[6] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[5] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[4] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[3] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[2] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[1] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQ_IN[0] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQS_IN[1] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_DQS_IN[0] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DRAM_FIFO_WE_IN[0] (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT I2C0_SCL_USBC_DATA1_MGPIO31B_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT I2C0_SDA_USBC_DATA0_MGPIO30B_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT I2C1_SCL_USBA_DATA4_MGPIO1A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT I2C1_SDA_USBA_DATA3_MGPIO0A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT MMUART0_RXD_USBC_STP_MGPIO28B_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT MMUART1_RXD_USBC_DATA3_MGPIO26B_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_RXD3_USBB_DATA4_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_TXD0_RMII_TXD0_USBB_DIR_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_TXD2_USBB_DATA5_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT RGMII_TXD3_USBB_DATA6_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI0_SCK_USBA_XCLK_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI0_SDI_USBA_DIR_MGPIO5A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI0_SS0_USBA_NXT_MGPIO7A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI1_SCK_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI1_SDI_MGPIO11A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT SPI1_SS0_MGPIO13A_IN (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH CLK_BASE I2C0_SCL_USBC_DATA1_MGPIO31B_OE (15.73:18.33:20.94) (16.31:18.40:21.11))
     (IOPATH CLK_BASE I2C0_SDA_USBC_DATA0_MGPIO30B_OE (14.33:15.79:18.03) (14.98:16.54:18.98))
     (IOPATH CLK_BASE I2C1_SCL_USBA_DATA4_MGPIO1A_OE (11.44:14.08:16.08) (11.33:13.91:15.96))
     (IOPATH CLK_BASE I2C1_SDA_USBA_DATA3_MGPIO0A_OE (10.58:11.66:13.31) (10.57:11.67:13.38))
     (IOPATH CLK_BASE MMUART0_TXD_USBC_DIR_MGPIO27B_OUT (11.54:14.22:16.24) (11.55:13.38:15.35))
     (IOPATH CLK_BASE MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT (12.02:14.35:16.38) (11.97:13.68:15.69))
     (IOPATH CLK_BASE RGMII_TXD1_RMII_TXD1_USBB_STP_OUT (14.77:20.87:23.83) (14.60:21.96:25.19))
     (IOPATH CLK_BASE SPI0_SDO_USBA_STP_MGPIO6A_OUT (14.71:32.99:37.67) (15.19:32.36:37.13))
     (IOPATH CLK_BASE SPI0_SS0_USBA_NXT_MGPIO7A_OE (13.54:14.92:17.04) (13.30:14.69:16.85))
     (IOPATH CLK_BASE SPI0_SS0_USBA_NXT_MGPIO7A_OUT (13.83:17.88:20.41) (13.62:17.95:20.59))
     (IOPATH CLK_BASE SPI1_SDO_MGPIO12A_OUT (18.19:38.17:43.59) (18.22:37.96:43.56))
     (IOPATH CLK_BASE SPI1_SS0_MGPIO13A_OE (17.45:19.23:21.96) (16.50:18.21:20.90))
     (IOPATH CLK_BASE SPI1_SS0_MGPIO13A_OUT (14.23:17.88:20.42) (14.28:18.37:21.08))
     (IOPATH TX_CLKPF TXDF[0] (25.14:28.08:32.07) (25.25:28.38:32.57))
     (IOPATH TX_CLKPF TXDF[1] (25.39:27.98:31.96) (24.21:26.73:30.67))
     (IOPATH TX_CLKPF TXDF[2] (25.99:28.64:32.70) (25.06:27.66:31.74))
     (IOPATH TX_CLKPF TXDF[3] (26.42:29.11:33.25) (25.10:27.71:31.79))
     (IOPATH TX_CLKPF TX_ENF (25.01:27.56:31.48) (24.29:26.82:30.77))
     (IOPATH TX_CLKPF TX_ERRF (25.83:28.47:32.51) (24.48:27.03:31.01))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (13.86:15.28:17.45))
     (SETUP (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (13.55:14.94:17.06))
     (HOLD (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (PERIOD (posedge CLK_BASE) (36.08:39.77:45.41))
     (SETUP (posedge F2HCALIB) (posedge CLK_BASE) (7.28:8.03:9.17))
     (SETUP (negedge F2HCALIB) (posedge CLK_BASE) (8.46:9.32:10.64))
     (HOLD (posedge F2HCALIB) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2HCALIB) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (10.39:11.45:13.08))
     (SETUP (negedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (11.81:13.02:14.87))
     (HOLD (posedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (10.61:11.70:13.36))
     (SETUP (negedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (13.01:14.34:16.38))
     (HOLD (posedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (10.36:11.42:13.04))
     (SETUP (negedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (12.80:14.10:16.11))
     (HOLD (posedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (10.20:11.24:12.83))
     (SETUP (negedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (12.15:13.39:15.29))
     (HOLD (posedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (10.85:11.96:13.66))
     (SETUP (negedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (12.63:13.92:15.90))
     (HOLD (posedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (10.67:11.76:13.43))
     (SETUP (negedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (13.27:14.62:16.70))
     (HOLD (posedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (10.19:11.23:12.82))
     (SETUP (negedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (12.52:13.79:15.75))
     (HOLD (posedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (10.14:11.18:12.77))
     (SETUP (negedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (11.55:12.73:14.54))
     (HOLD (posedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (9.69:10.68:12.19))
     (SETUP (negedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (11.34:12.49:14.27))
     (HOLD (posedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (10.58:11.65:13.31))
     (SETUP (negedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (12.34:13.60:15.53))
     (HOLD (posedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (10.04:11.06:12.63))
     (SETUP (negedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (11.56:12.74:14.55))
     (HOLD (posedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (10.29:11.34:12.95))
     (SETUP (negedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (12.12:13.36:15.26))
     (HOLD (posedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (9.97:10.99:12.55))
     (SETUP (negedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (11.59:12.78:14.59))
     (HOLD (posedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (10.39:11.45:13.07))
     (SETUP (negedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (12.00:13.23:15.11))
     (HOLD (posedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (9.94:10.96:12.51))
     (SETUP (negedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (11.54:12.72:14.53))
     (HOLD (posedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (9.22:10.16:11.60))
     (SETUP (negedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (10.87:11.98:13.68))
     (RECOVERY (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (21.60:23.81:27.19))
     (HOLD (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (57.33:58.08:59.23))
     (SETUP (negedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (57.39:58.15:59.30))
     (HOLD (posedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (57.11:57.84:58.95))
     (SETUP (negedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (57.35:58.09:59.24))
     (HOLD (posedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (56.52:57.18:58.20))
     (SETUP (negedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (56.64:57.32:58.35))
     (HOLD (posedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (57.30:58.04:59.18))
     (SETUP (negedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (56.63:57.31:58.34))
     (HOLD (posedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (57.23:57.97:59.10))
     (SETUP (negedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (56.75:57.44:58.50))
     (HOLD (posedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (57.69:58.48:59.68))
     (SETUP (negedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (57.85:58.65:59.88))
     (HOLD (posedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (57.22:57.96:59.09))
     (SETUP (negedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (HOLD (posedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (57.80:58.59:59.82))
     (SETUP (negedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (58.04:58.86:60.12))
     (HOLD (posedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (56.92:57.63:58.71))
     (SETUP (negedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (56.68:57.36:58.41))
     (HOLD (posedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (57.65:58.43:59.63))
     (SETUP (negedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (57.75:58.54:59.75))
     (HOLD (posedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (56.67:57.35:58.39))
     (SETUP (negedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (56.61:57.29:58.32))
     (HOLD (posedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (56.74:57.43:58.48))
     (SETUP (negedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (56.77:57.46:58.52))
     (HOLD (posedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (57.09:57.81:58.92))
     (SETUP (negedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (56.65:57.33:58.37))
     (HOLD (posedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (56.58:57.25:58.28))
     (SETUP (negedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (56.51:57.18:58.20))
     (HOLD (posedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (57.33:58.08:59.23))
     (SETUP (negedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (57.54:58.31:59.49))
     (HOLD (posedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (57.29:58.03:59.17))
     (SETUP (negedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (57.12:57.85:58.96))
     (HOLD (posedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (58.97:59.89:61.29))
     (SETUP (negedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (59.13:60.06:61.49))
     (HOLD (posedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (56.99:57.71:58.80))
     (SETUP (negedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (56.53:57.20:58.22))
     (HOLD (posedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (57.04:57.76:58.86))
     (SETUP (negedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (56.59:57.27:58.30))
     (HOLD (posedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (58.45:59.31:60.64))
     (SETUP (negedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (58.18:59.01:60.29))
     (HOLD (posedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (57.41:58.17:59.33))
     (SETUP (negedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (57.00:57.72:58.81))
     (HOLD (posedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (57.53:58.29:59.47))
     (SETUP (negedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (57.18:57.91:59.04))
     (HOLD (posedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (56.98:57.69:58.79))
     (SETUP (negedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (57.12:57.85:58.96))
     (HOLD (posedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (SETUP (negedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (57.02:57.74:58.83))
     (HOLD (posedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (57.25:57.99:59.12))
     (SETUP (negedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (56.71:57.39:58.44))
     (HOLD (posedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (58.41:59.27:60.58))
     (SETUP (negedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (58.51:59.38:60.71))
     (HOLD (posedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (56.46:57.12:58.13))
     (SETUP (negedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (56.26:56.89:57.87))
     (HOLD (posedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (58.36:59.21:60.52))
     (SETUP (negedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (58.54:59.41:60.75))
     (HOLD (posedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (57.00:57.72:58.82))
     (SETUP (negedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (56.63:57.31:58.34))
     (HOLD (posedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (57.51:58.28:59.45))
     (SETUP (negedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (57.46:58.22:59.39))
     (HOLD (posedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (57.16:57.89:59.01))
     (SETUP (negedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (57.01:57.73:58.82))
     (HOLD (posedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (58.61:59.49:60.84))
     (SETUP (negedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (58.51:59.38:60.71))
     (HOLD (posedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARADDR_HADDR1[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (56.12:56.75:57.71))
     (SETUP (negedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (55.93:56.53:57.46))
     (HOLD (posedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARBURST_HTRANS1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (56.95:57.66:58.75))
     (SETUP (negedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (56.92:57.63:58.71))
     (HOLD (posedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARBURST_HTRANS1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (57.39:58.14:59.30))
     (SETUP (negedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (57.35:58.10:59.25))
     (HOLD (posedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (56.76:57.45:58.50))
     (SETUP (negedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (56.22:56.86:57.83))
     (HOLD (posedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (57.15:57.88:59.00))
     (SETUP (negedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (56.80:57.50:58.56))
     (HOLD (posedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (56.53:57.20:58.22))
     (SETUP (negedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (56.15:56.78:57.74))
     (HOLD (posedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARID_HSEL1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (56.63:57.31:58.35))
     (SETUP (negedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (56.76:57.45:58.51))
     (HOLD (posedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (57.14:57.87:58.98))
     (SETUP (negedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (57.08:57.81:58.92))
     (HOLD (posedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (56.61:57.28:58.31))
     (SETUP (negedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (56.46:57.12:58.14))
     (HOLD (posedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (56.55:57.22:58.25))
     (SETUP (negedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (56.41:57.06:58.07))
     (HOLD (posedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLEN_HBURST1[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (57.31:58.05:59.20))
     (SETUP (negedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (57.24:57.97:59.11))
     (HOLD (posedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLOCK_HMASTLOCK1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (57.40:58.16:59.31))
     (SETUP (negedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (57.37:58.13:59.28))
     (HOLD (posedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARLOCK_HMASTLOCK1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (58.07:58.89:60.15))
     (SETUP (negedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (57.84:58.64:59.87))
     (HOLD (posedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARSIZE_HSIZE1[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (57.43:58.18:59.35))
     (SETUP (negedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (57.08:57.80:58.91))
     (HOLD (posedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARSIZE_HSIZE1[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (60.43:61.49:63.12))
     (SETUP (negedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (61.22:62.37:64.12))
     (HOLD (posedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_ARVALID_HWRITE1) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (56.92:57.62:58.71))
     (SETUP (negedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (56.59:57.27:58.30))
     (HOLD (posedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (57.69:58.48:59.68))
     (SETUP (negedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (57.61:58.38:59.57))
     (HOLD (posedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (57.38:58.13:59.28))
     (SETUP (negedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (HOLD (posedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (57.85:58.65:59.88))
     (SETUP (negedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (57.81:58.61:59.84))
     (HOLD (posedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (SETUP (negedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (57.07:57.79:58.90))
     (HOLD (posedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (57.45:58.21:59.37))
     (SETUP (negedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (57.69:58.47:59.67))
     (HOLD (posedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (57.96:58.77:60.02))
     (SETUP (negedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (57.81:58.61:59.83))
     (HOLD (posedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (57.84:58.64:59.87))
     (SETUP (negedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (57.97:58.78:60.03))
     (HOLD (posedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (57.90:58.71:59.94))
     (SETUP (negedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (58.01:58.82:60.08))
     (HOLD (posedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (SETUP (negedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (56.89:57.59:58.67))
     (HOLD (posedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (57.03:57.74:58.84))
     (SETUP (negedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (56.89:57.59:58.67))
     (HOLD (posedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (57.05:57.77:58.88))
     (SETUP (negedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (57.04:57.75:58.86))
     (HOLD (posedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (57.28:58.02:59.16))
     (SETUP (negedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (57.20:57.93:59.06))
     (HOLD (posedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (57.37:58.12:59.27))
     (SETUP (negedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (57.45:58.21:59.37))
     (HOLD (posedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (57.82:58.62:59.85))
     (SETUP (negedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (57.75:58.54:59.76))
     (HOLD (posedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (56.87:57.57:58.65))
     (SETUP (negedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (56.82:57.52:58.59))
     (HOLD (posedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (57.01:57.72:58.82))
     (SETUP (negedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (56.82:57.52:58.58))
     (HOLD (posedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (57.33:58.08:59.23))
     (SETUP (negedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (56.66:57.34:58.38))
     (HOLD (posedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (56.94:57.65:58.74))
     (SETUP (negedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (56.71:57.40:58.45))
     (HOLD (posedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (56.78:57.47:58.53))
     (SETUP (negedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (56.43:57.08:58.09))
     (HOLD (posedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (57.26:58.00:59.14))
     (SETUP (negedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (57.20:57.93:59.06))
     (HOLD (posedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (56.78:57.47:58.53))
     (SETUP (negedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (56.55:57.22:58.25))
     (HOLD (posedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (56.68:57.36:58.40))
     (SETUP (negedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (56.53:57.20:58.22))
     (HOLD (posedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (57.71:58.50:59.71))
     (SETUP (negedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (56.95:57.65:58.74))
     (HOLD (posedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (57.04:57.76:58.86))
     (SETUP (negedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (56.68:57.36:58.40))
     (HOLD (posedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (57.02:57.73:58.83))
     (SETUP (negedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (56.75:57.43:58.49))
     (HOLD (posedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (56.65:57.33:58.37))
     (SETUP (negedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (56.22:56.86:57.83))
     (HOLD (posedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (57.40:58.16:59.32))
     (SETUP (negedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (57.34:58.09:59.23))
     (HOLD (posedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (57.38:58.14:59.29))
     (SETUP (negedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (56.43:57.08:58.09))
     (HOLD (posedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (56.59:57.26:58.29))
     (SETUP (negedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (56.51:57.17:58.19))
     (HOLD (posedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (56.95:57.66:58.74))
     (SETUP (negedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (56.91:57.61:58.69))
     (HOLD (posedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (57.30:58.04:59.18))
     (SETUP (negedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (57.02:57.73:58.83))
     (HOLD (posedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWADDR_HADDR0[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (57.19:57.92:59.05))
     (SETUP (negedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (56.85:57.55:58.62))
     (HOLD (posedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWBURST_HTRANS0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (58.41:59.27:60.59))
     (SETUP (negedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (58.61:59.49:60.83))
     (HOLD (posedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWBURST_HTRANS0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (57.45:58.21:59.38))
     (SETUP (negedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (57.30:58.04:59.18))
     (HOLD (posedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (58.75:59.64:61.01))
     (SETUP (negedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (57.75:58.55:59.76))
     (HOLD (posedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (59.02:59.94:61.36))
     (SETUP (negedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (57.92:58.73:59.97))
     (HOLD (posedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (58.32:59.17:60.47))
     (SETUP (negedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (57.53:58.30:59.47))
     (HOLD (posedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWID_HSEL0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (57.54:58.31:59.49))
     (SETUP (negedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (56.74:57.43:58.49))
     (HOLD (posedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (57.08:57.80:58.91))
     (SETUP (negedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (56.53:57.20:58.22))
     (HOLD (posedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (57.22:57.96:59.09))
     (SETUP (negedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (56.93:57.64:58.73))
     (HOLD (posedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (57.23:57.97:59.10))
     (SETUP (negedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (57.67:58.45:59.65))
     (HOLD (posedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLEN_HBURST0[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (57.25:57.99:59.13))
     (SETUP (negedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (57.37:58.12:59.27))
     (HOLD (posedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLOCK_HMASTLOCK0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (59.29:60.23:61.69))
     (SETUP (negedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (58.96:59.87:61.28))
     (HOLD (posedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWLOCK_HMASTLOCK0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (58.11:58.93:60.20))
     (SETUP (negedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (57.79:58.59:59.81))
     (HOLD (posedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWSIZE_HSIZE0[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (56.77:57.46:58.51))
     (SETUP (negedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (56.64:57.32:58.36))
     (HOLD (posedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWSIZE_HSIZE0[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (62.12:63.35:65.25))
     (SETUP (negedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (61.65:62.84:64.67))
     (HOLD (posedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_AWVALID_HWRITE0) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_BREADY) (posedge CLK_BASE) (62.13:63.36:65.26))
     (SETUP (negedge F_BREADY) (posedge CLK_BASE) (61.18:62.32:64.07))
     (HOLD (posedge F_BREADY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_BREADY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (12.81:14.12:16.12))
     (SETUP (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (12.47:13.74:15.69))
     (HOLD (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (12.13:13.37:15.27))
     (SETUP (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (11.46:12.63:14.42))
     (HOLD (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (13.00:14.33:16.37))
     (SETUP (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (12.37:13.63:15.57))
     (HOLD (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (13.08:14.42:16.46))
     (SETUP (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (12.61:13.90:15.87))
     (HOLD (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (14.88:16.40:18.73))
     (SETUP (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (14.06:15.50:17.70))
     (HOLD (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (14.18:15.62:17.84))
     (SETUP (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (13.36:14.72:16.81))
     (HOLD (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (14.08:15.52:17.72))
     (SETUP (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (13.26:14.61:16.68))
     (HOLD (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (13.91:15.33:17.50))
     (SETUP (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (13.09:14.42:16.47))
     (HOLD (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (13.35:14.71:16.80))
     (SETUP (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (12.86:14.17:16.19))
     (HOLD (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (13.89:15.30:17.48))
     (SETUP (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (13.06:14.40:16.44))
     (HOLD (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (10.07:11.10:12.68))
     (SETUP (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (9.25:10.20:11.65))
     (HOLD (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (11.91:13.12:14.99))
     (SETUP (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (11.09:12.22:13.95))
     (HOLD (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (12.52:13.80:15.76))
     (SETUP (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (11.77:12.97:14.82))
     (HOLD (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (9.77:10.77:12.30))
     (SETUP (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (9.64:10.62:12.13))
     (HOLD (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (12.52:13.80:15.76))
     (SETUP (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (12.35:13.61:15.55))
     (HOLD (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (10.11:11.14:12.72))
     (SETUP (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (9.64:10.62:12.13))
     (HOLD (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (10.28:11.33:12.94))
     (SETUP (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (9.78:10.78:12.31))
     (HOLD (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (10.81:11.91:13.60))
     (SETUP (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (9.98:11.00:12.57))
     (HOLD (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (11.20:12.34:14.09))
     (SETUP (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (10.38:11.43:13.06))
     (HOLD (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (14.06:15.50:17.70))
     (SETUP (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (13.24:14.59:16.67))
     (HOLD (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (11.07:12.20:13.93))
     (SETUP (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (10.25:11.30:12.90))
     (HOLD (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (8.57:9.44:10.78))
     (SETUP (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (8.37:9.23:10.54))
     (HOLD (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (6.41:7.06:8.07))
     (SETUP (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (6.10:6.73:7.68))
     (HOLD (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (10.02:11.05:12.62))
     (SETUP (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (9.20:10.14:11.58))
     (HOLD (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (9.20:10.14:11.58))
     (SETUP (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (8.94:9.86:11.26))
     (HOLD (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (13.14:14.48:16.53))
     (SETUP (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (12.31:13.57:15.50))
     (HOLD (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (15.65:17.25:19.70))
     (SETUP (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (14.97:16.49:18.84))
     (HOLD (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (12.25:13.50:15.42))
     (SETUP (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (11.82:13.03:14.88))
     (HOLD (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (14.59:16.08:18.36))
     (SETUP (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (14.40:15.87:18.12))
     (HOLD (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (13.74:15.14:17.29))
     (SETUP (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (13.01:14.34:16.38))
     (HOLD (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (13.63:15.02:17.16))
     (SETUP (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (12.98:14.31:16.34))
     (HOLD (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (11.78:12.99:14.83))
     (SETUP (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (10.98:12.10:13.81))
     (HOLD (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_MASTLOCK) (posedge CLK_BASE) (11.50:12.68:14.48))
     (SETUP (negedge F_FM0_MASTLOCK) (posedge CLK_BASE) (10.07:11.09:12.67))
     (HOLD (posedge F_FM0_MASTLOCK) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_MASTLOCK) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_READY) (posedge CLK_BASE) (12.90:14.22:16.24))
     (SETUP (negedge F_FM0_READY) (posedge CLK_BASE) (11.76:12.95:14.79))
     (HOLD (posedge F_FM0_READY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_READY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_SEL) (posedge CLK_BASE) (16.60:18.29:20.89))
     (SETUP (negedge F_FM0_SEL) (posedge CLK_BASE) (13.53:14.91:17.02))
     (HOLD (posedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_SIZE[0]) (posedge CLK_BASE) (9.02:9.94:11.36))
     (SETUP (negedge F_FM0_SIZE[0]) (posedge CLK_BASE) (8.45:9.31:10.63))
     (HOLD (posedge F_FM0_SIZE[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_SIZE[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_SIZE[1]) (posedge CLK_BASE) (9.66:10.65:12.16))
     (SETUP (negedge F_FM0_SIZE[1]) (posedge CLK_BASE) (8.66:9.54:10.90))
     (HOLD (posedge F_FM0_SIZE[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_SIZE[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_TRANS1) (posedge CLK_BASE) (15.16:16.70:19.08))
     (SETUP (negedge F_FM0_TRANS1) (posedge CLK_BASE) (13.79:15.20:17.36))
     (HOLD (posedge F_FM0_TRANS1) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_TRANS1) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (5.91:6.52:7.44))
     (SETUP (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (6.30:6.94:7.93))
     (HOLD (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (6.62:7.29:8.33))
     (SETUP (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (6.75:7.44:8.50))
     (HOLD (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (6.01:6.62:7.56))
     (SETUP (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (6.18:6.81:7.77))
     (HOLD (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (6.13:6.76:7.72))
     (SETUP (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (6.04:6.65:7.60))
     (HOLD (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (6.07:6.69:7.64))
     (SETUP (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (6.00:6.61:7.55))
     (HOLD (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (5.93:6.54:7.46))
     (SETUP (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (6.37:7.02:8.02))
     (HOLD (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (5.98:6.59:7.53))
     (SETUP (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (HOLD (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (5.92:6.52:7.45))
     (SETUP (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (6.08:6.70:7.65))
     (HOLD (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (5.96:6.56:7.50))
     (SETUP (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (6.11:6.73:7.69))
     (HOLD (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (6.40:7.05:8.06))
     (SETUP (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (6.46:7.12:8.13))
     (HOLD (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (6.17:6.80:7.76))
     (SETUP (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (6.29:6.93:7.91))
     (HOLD (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (6.05:6.67:7.61))
     (SETUP (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (5.95:6.55:7.49))
     (HOLD (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (5.93:6.53:7.46))
     (SETUP (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (6.11:6.73:7.69))
     (HOLD (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (5.85:6.45:7.36))
     (SETUP (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (5.92:6.53:7.46))
     (HOLD (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (5.83:6.43:7.34))
     (SETUP (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (5.91:6.51:7.44))
     (HOLD (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (6.09:6.72:7.67))
     (SETUP (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (6.16:6.79:7.76))
     (HOLD (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (6.13:6.75:7.71))
     (SETUP (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (6.24:6.88:7.86))
     (HOLD (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (6.94:7.65:8.74))
     (SETUP (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (6.77:7.46:8.52))
     (HOLD (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (6.32:6.97:7.96))
     (SETUP (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (6.42:7.08:8.08))
     (HOLD (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (6.17:6.79:7.76))
     (SETUP (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (HOLD (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (6.61:7.29:8.32))
     (SETUP (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (6.74:7.43:8.48))
     (HOLD (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (6.30:6.94:7.93))
     (SETUP (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (6.41:7.06:8.07))
     (HOLD (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (6.01:6.63:7.57))
     (SETUP (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (5.91:6.52:7.44))
     (HOLD (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (6.08:6.70:7.65))
     (SETUP (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (6.14:6.76:7.72))
     (HOLD (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (6.19:6.82:7.79))
     (SETUP (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (6.26:6.89:7.87))
     (HOLD (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (5.96:6.57:7.51))
     (SETUP (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (6.26:6.90:7.88))
     (HOLD (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (5.98:6.59:7.53))
     (SETUP (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (5.86:6.46:7.38))
     (HOLD (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (5.97:6.58:7.51))
     (SETUP (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (6.41:7.06:8.07))
     (HOLD (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (5.98:6.59:7.53))
     (SETUP (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (6.14:6.77:7.73))
     (HOLD (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (6.13:6.75:7.71))
     (SETUP (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (6.49:7.15:8.17))
     (HOLD (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (6.41:7.06:8.07))
     (SETUP (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (6.45:7.11:8.12))
     (HOLD (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (5.87:6.47:7.39))
     (SETUP (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (6.08:6.70:7.66))
     (HOLD (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WRITE) (posedge CLK_BASE) (13.12:14.46:16.52))
     (SETUP (negedge F_FM0_WRITE) (posedge CLK_BASE) (12.46:13.74:15.69))
     (HOLD (posedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (8.46:9.32:10.65))
     (SETUP (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (7.76:8.56:9.77))
     (HOLD (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (7.33:8.08:9.23))
     (SETUP (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (6.76:7.45:8.51))
     (HOLD (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (8.01:8.83:10.08))
     (SETUP (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (7.36:8.11:9.26))
     (HOLD (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (7.57:8.34:9.52))
     (SETUP (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (7.34:8.09:9.24))
     (HOLD (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (8.11:8.94:10.21))
     (SETUP (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (7.43:8.19:9.36))
     (HOLD (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (7.66:8.44:9.64))
     (SETUP (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (7.09:7.81:8.92))
     (HOLD (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (7.59:8.37:9.56))
     (SETUP (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (7.01:7.73:8.82))
     (HOLD (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (8.04:8.86:10.12))
     (SETUP (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (7.40:8.15:9.31))
     (HOLD (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (7.92:8.73:9.97))
     (SETUP (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (7.27:8.02:9.16))
     (HOLD (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (7.34:8.09:9.24))
     (SETUP (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (7.02:7.74:8.84))
     (HOLD (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (7.80:8.60:9.82))
     (SETUP (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (7.29:8.04:9.18))
     (HOLD (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (7.84:8.64:9.86))
     (SETUP (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (7.40:8.16:9.32))
     (HOLD (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (7.90:8.71:9.94))
     (SETUP (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (7.43:8.18:9.35))
     (HOLD (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (8.09:8.92:10.18))
     (SETUP (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (7.62:8.40:9.59))
     (HOLD (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (8.14:8.97:10.24))
     (SETUP (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (7.65:8.43:9.63))
     (HOLD (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (8.59:9.46:10.81))
     (SETUP (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (7.95:8.77:10.01))
     (HOLD (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (7.90:8.70:9.94))
     (SETUP (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (7.34:8.09:9.24))
     (HOLD (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (7.64:8.42:9.62))
     (SETUP (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (7.20:7.94:9.07))
     (HOLD (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (7.29:8.03:9.18))
     (SETUP (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (6.67:7.36:8.40))
     (HOLD (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (7.61:8.38:9.57))
     (SETUP (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (7.00:7.72:8.81))
     (HOLD (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (7.66:8.45:9.64))
     (SETUP (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (7.23:7.97:9.10))
     (HOLD (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (8.24:9.09:10.38))
     (SETUP (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (7.68:8.46:9.67))
     (HOLD (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (7.63:8.41:9.60))
     (SETUP (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (6.95:7.66:8.74))
     (HOLD (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (8.21:9.05:10.33))
     (SETUP (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (7.69:8.47:9.68))
     (HOLD (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (7.40:8.15:9.31))
     (SETUP (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (6.74:7.43:8.48))
     (HOLD (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (9.71:10.71:12.23))
     (SETUP (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (8.79:9.69:11.06))
     (HOLD (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (9.19:10.13:11.57))
     (SETUP (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (8.43:9.29:10.61))
     (HOLD (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (7.95:8.76:10.01))
     (SETUP (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (7.36:8.12:9.27))
     (HOLD (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (8.15:8.98:10.25))
     (SETUP (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (7.45:8.21:9.38))
     (HOLD (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (7.10:7.82:8.93))
     (SETUP (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (6.52:7.18:8.20))
     (HOLD (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (7.85:8.65:9.88))
     (SETUP (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (7.21:7.95:9.07))
     (HOLD (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (8.54:9.41:10.75))
     (SETUP (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (8.21:9.04:10.33))
     (HOLD (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_READY) (posedge CLK_BASE) (15.31:16.87:19.27))
     (SETUP (negedge F_HM0_READY) (posedge CLK_BASE) (16.09:17.74:20.26))
     (HOLD (posedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RESP) (posedge CLK_BASE) (15.85:17.47:19.95))
     (SETUP (negedge F_HM0_RESP) (posedge CLK_BASE) (16.14:17.79:20.32))
     (HOLD (posedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_RMW_AXI) (posedge CLK_BASE) (56.75:57.44:58.49))
     (SETUP (negedge F_RMW_AXI) (posedge CLK_BASE) (56.63:57.31:58.35))
     (HOLD (posedge F_RMW_AXI) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_RMW_AXI) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_RREADY) (posedge CLK_BASE) (57.67:58.46:59.66))
     (SETUP (negedge F_RREADY) (posedge CLK_BASE) (57.57:58.34:59.53))
     (HOLD (posedge F_RREADY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_RREADY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (56.39:57.04:58.04))
     (SETUP (negedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (56.50:57.16:58.18))
     (HOLD (posedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (57.53:58.30:59.48))
     (SETUP (negedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (56.64:57.32:58.36))
     (HOLD (posedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (57.65:58.43:59.63))
     (SETUP (negedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (57.50:58.27:59.44))
     (HOLD (posedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (57.18:57.91:59.04))
     (SETUP (negedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (56.44:57.10:58.10))
     (HOLD (posedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (57.45:58.21:59.38))
     (SETUP (negedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (56.96:57.67:58.76))
     (HOLD (posedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (56.89:57.60:58.68))
     (SETUP (negedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (56.70:57.38:58.43))
     (HOLD (posedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (58.20:59.03:60.32))
     (SETUP (negedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (57.42:58.18:59.34))
     (HOLD (posedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (57.65:58.43:59.63))
     (SETUP (negedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (57.11:57.83:58.94))
     (HOLD (posedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (57.76:58.55:59.76))
     (SETUP (negedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (57.65:58.43:59.63))
     (HOLD (posedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (57.30:58.05:59.19))
     (SETUP (negedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (56.64:57.32:58.36))
     (HOLD (posedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (58.07:58.89:60.15))
     (SETUP (negedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (57.19:57.92:59.04))
     (HOLD (posedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (58.54:59.42:60.75))
     (SETUP (negedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (57.38:58.13:59.29))
     (HOLD (posedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (57.85:58.65:59.88))
     (SETUP (negedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (57.45:58.21:59.38))
     (HOLD (posedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (57.33:58.08:59.22))
     (SETUP (negedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (56.63:57.31:58.34))
     (HOLD (posedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (57.32:58.07:59.22))
     (SETUP (negedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (57.52:58.29:59.47))
     (HOLD (posedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (57.81:58.60:59.83))
     (SETUP (negedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (57.10:57.82:58.93))
     (HOLD (posedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (57.35:58.10:59.25))
     (SETUP (negedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (56.66:57.34:58.38))
     (HOLD (posedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (56.82:57.51:58.58))
     (SETUP (negedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (56.29:56.93:57.92))
     (HOLD (posedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (57.30:58.04:59.19))
     (SETUP (negedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (57.22:57.95:59.08))
     (HOLD (posedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (58.91:59.82:61.22))
     (SETUP (negedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (57.77:58.56:59.78))
     (HOLD (posedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (57.45:58.21:59.38))
     (SETUP (negedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (57.04:57.76:58.87))
     (HOLD (posedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (58.11:58.94:60.21))
     (SETUP (negedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (58.17:59.01:60.29))
     (HOLD (posedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (56.28:56.92:57.90))
     (SETUP (negedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (56.20:56.83:57.80))
     (HOLD (posedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (57.11:57.84:58.95))
     (SETUP (negedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (56.57:57.24:58.27))
     (HOLD (posedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (57.63:58.41:59.61))
     (SETUP (negedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (57.43:58.19:59.35))
     (HOLD (posedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (56.99:57.70:58.80))
     (SETUP (negedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (56.73:57.42:58.47))
     (HOLD (posedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[32]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (57.06:57.78:58.88))
     (SETUP (negedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (56.87:57.57:58.65))
     (HOLD (posedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[33]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (57.97:58.78:60.03))
     (SETUP (negedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (57.99:58.81:60.06))
     (HOLD (posedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[34]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (58.09:58.92:60.18))
     (SETUP (negedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (57.20:57.94:59.06))
     (HOLD (posedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[35]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (58.11:58.94:60.21))
     (SETUP (negedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (57.80:58.59:59.81))
     (HOLD (posedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[36]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (57.01:57.72:58.82))
     (SETUP (negedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (56.87:57.57:58.64))
     (HOLD (posedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[37]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (57.09:57.81:58.92))
     (SETUP (negedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (56.86:57.56:58.63))
     (HOLD (posedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[38]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (57.63:58.41:59.61))
     (SETUP (negedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (56.96:57.67:58.76))
     (HOLD (posedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[39]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (58.57:59.44:60.79))
     (SETUP (negedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (57.59:58.37:59.56))
     (HOLD (posedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (59.02:59.94:61.35))
     (SETUP (negedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (57.83:58.62:59.85))
     (HOLD (posedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[40]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (57.92:58.73:59.97))
     (SETUP (negedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (57.22:57.95:59.08))
     (HOLD (posedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[41]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (57.13:57.85:58.97))
     (SETUP (negedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (56.99:57.70:58.80))
     (HOLD (posedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[42]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (57.79:58.58:59.80))
     (SETUP (negedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (57.71:58.50:59.71))
     (HOLD (posedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[43]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (60.16:61.20:62.79))
     (SETUP (negedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (59.08:60.00:61.42))
     (HOLD (posedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[44]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (57.06:57.78:58.88))
     (SETUP (negedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (56.78:57.47:58.53))
     (HOLD (posedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[45]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (57.99:58.80:60.05))
     (SETUP (negedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (57.59:58.36:59.55))
     (HOLD (posedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[46]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (58.37:59.23:60.54))
     (SETUP (negedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (57.40:58.15:59.31))
     (HOLD (posedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[47]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (58.79:59.68:61.06))
     (SETUP (negedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (58.54:59.41:60.75))
     (HOLD (posedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[48]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (56.64:57.32:58.36))
     (SETUP (negedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (56.73:57.42:58.47))
     (HOLD (posedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[49]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (58.10:58.92:60.19))
     (SETUP (negedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (57.48:58.24:59.41))
     (HOLD (posedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (57.05:57.77:58.87))
     (SETUP (negedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (56.72:57.40:58.45))
     (HOLD (posedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[50]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (57.19:57.93:59.05))
     (SETUP (negedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (57.00:57.71:58.81))
     (HOLD (posedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[51]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (57.69:58.47:59.68))
     (SETUP (negedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (57.39:58.15:59.30))
     (HOLD (posedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[52]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (58.24:59.08:60.37))
     (SETUP (negedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (58.12:58.95:60.22))
     (HOLD (posedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[53]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (58.01:58.83:60.08))
     (SETUP (negedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (57.95:58.76:60.00))
     (HOLD (posedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[54]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (58.16:58.99:60.26))
     (SETUP (negedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (57.98:58.79:60.04))
     (HOLD (posedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[55]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (58.79:59.69:61.06))
     (SETUP (negedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (57.57:58.35:59.53))
     (HOLD (posedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[56]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (56.94:57.65:58.73))
     (SETUP (negedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (56.78:57.47:58.53))
     (HOLD (posedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[57]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (56.82:57.52:58.59))
     (SETUP (negedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (56.83:57.52:58.59))
     (HOLD (posedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[58]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (56.35:56.99:57.99))
     (SETUP (negedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (56.36:57.01:58.01))
     (HOLD (posedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[59]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (56.88:57.58:58.66))
     (SETUP (negedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (56.79:57.48:58.54))
     (HOLD (posedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (58.73:59.62:60.99))
     (SETUP (negedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (57.62:58.39:59.59))
     (HOLD (posedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[60]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (58.27:59.11:60.40))
     (SETUP (negedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (57.26:58.00:59.13))
     (HOLD (posedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[61]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (57.18:57.91:59.04))
     (SETUP (negedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (56.54:57.21:58.24))
     (HOLD (posedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[62]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (59.04:59.96:61.38))
     (SETUP (negedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (57.94:58.75:59.99))
     (HOLD (posedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[63]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (57.64:58.42:59.62))
     (SETUP (negedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (56.91:57.62:58.70))
     (HOLD (posedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (57.50:58.26:59.43))
     (SETUP (negedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (56.81:57.51:58.57))
     (HOLD (posedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (57.25:57.99:59.13))
     (SETUP (negedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (56.88:57.59:58.66))
     (HOLD (posedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (57.08:57.80:58.91))
     (SETUP (negedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (56.93:57.64:58.73))
     (HOLD (posedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WDATA_HWDATA01[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[0]) (posedge CLK_BASE) (56.81:57.50:58.57))
     (SETUP (negedge F_WID_HREADY01[0]) (posedge CLK_BASE) (56.51:57.18:58.20))
     (HOLD (posedge F_WID_HREADY01[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[1]) (posedge CLK_BASE) (57.04:57.76:58.87))
     (SETUP (negedge F_WID_HREADY01[1]) (posedge CLK_BASE) (56.79:57.48:58.54))
     (HOLD (posedge F_WID_HREADY01[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[2]) (posedge CLK_BASE) (56.48:57.15:58.16))
     (SETUP (negedge F_WID_HREADY01[2]) (posedge CLK_BASE) (56.18:56.81:57.77))
     (HOLD (posedge F_WID_HREADY01[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WID_HREADY01[3]) (posedge CLK_BASE) (56.73:57.42:58.47))
     (SETUP (negedge F_WID_HREADY01[3]) (posedge CLK_BASE) (56.52:57.19:58.21))
     (HOLD (posedge F_WID_HREADY01[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WID_HREADY01[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WLAST) (posedge CLK_BASE) (57.06:57.78:58.88))
     (SETUP (negedge F_WLAST) (posedge CLK_BASE) (56.77:57.46:58.52))
     (HOLD (posedge F_WLAST) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WLAST) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[0]) (posedge CLK_BASE) (58.29:59.13:60.43))
     (SETUP (negedge F_WSTRB[0]) (posedge CLK_BASE) (57.81:58.61:59.84))
     (HOLD (posedge F_WSTRB[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[1]) (posedge CLK_BASE) (58.27:59.12:60.41))
     (SETUP (negedge F_WSTRB[1]) (posedge CLK_BASE) (58.24:59.08:60.37))
     (HOLD (posedge F_WSTRB[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[2]) (posedge CLK_BASE) (58.90:59.81:61.21))
     (SETUP (negedge F_WSTRB[2]) (posedge CLK_BASE) (58.76:59.65:61.02))
     (HOLD (posedge F_WSTRB[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[3]) (posedge CLK_BASE) (58.32:59.17:60.47))
     (SETUP (negedge F_WSTRB[3]) (posedge CLK_BASE) (58.20:59.03:60.32))
     (HOLD (posedge F_WSTRB[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[4]) (posedge CLK_BASE) (58.27:59.11:60.40))
     (SETUP (negedge F_WSTRB[4]) (posedge CLK_BASE) (58.11:58.94:60.21))
     (HOLD (posedge F_WSTRB[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[5]) (posedge CLK_BASE) (56.76:57.45:58.51))
     (SETUP (negedge F_WSTRB[5]) (posedge CLK_BASE) (56.71:57.40:58.45))
     (HOLD (posedge F_WSTRB[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[6]) (posedge CLK_BASE) (57.85:58.65:59.88))
     (SETUP (negedge F_WSTRB[6]) (posedge CLK_BASE) (57.95:58.76:60.01))
     (HOLD (posedge F_WSTRB[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WSTRB[7]) (posedge CLK_BASE) (58.96:59.87:61.27))
     (SETUP (negedge F_WSTRB[7]) (posedge CLK_BASE) (58.91:59.82:61.22))
     (HOLD (posedge F_WSTRB[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WSTRB[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_WVALID) (posedge CLK_BASE) (60.72:61.82:63.50))
     (SETUP (negedge F_WVALID) (posedge CLK_BASE) (60.89:62.00:63.71))
     (HOLD (posedge F_WVALID) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_WVALID) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0.22:0.24:0.28))
     (SETUP (negedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (1.53:1.68:1.92))
     (HOLD (posedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (negedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (posedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0.21:0.23:0.27))
     (SETUP (negedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (1.51:1.67:1.90))
     (HOLD (posedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (negedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (posedge MDIF) (posedge MDCF) (0:0:0))
     (SETUP (negedge MDIF) (posedge MDCF) (0:0:0))
     (HOLD (posedge MDIF) (posedge MDCF) (6.16:6.79:7.76))
     (HOLD (negedge MDIF) (posedge MDCF) (6.85:7.55:8.62))
     (SETUP (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (12.55:13.83:15.79))
     (SETUP (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (11.77:12.97:14.82))
     (HOLD (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (14.00:15.43:17.62))
     (SETUP (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (13.98:15.41:17.60))
     (HOLD (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (7.97:8.78:10.03))
     (SETUP (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (8.08:8.90:10.16))
     (HOLD (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (8.16:8.99:10.27))
     (SETUP (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (8.28:9.13:10.42))
     (HOLD (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (8.46:9.32:10.64))
     (SETUP (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (8.56:9.43:10.77))
     (HOLD (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (9.10:10.03:11.46))
     (SETUP (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (9.17:10.11:11.55))
     (HOLD (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (8.16:8.99:10.27))
     (SETUP (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (8.27:9.11:10.41))
     (HOLD (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (8.65:9.53:10.89))
     (SETUP (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (8.55:9.42:10.76))
     (HOLD (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (8.13:8.95:10.23))
     (SETUP (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (8.10:8.93:10.20))
     (HOLD (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (9.00:9.92:11.33))
     (SETUP (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (9.05:9.97:11.39))
     (HOLD (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (9.26:10.20:11.65))
     (SETUP (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (9.23:10.17:11.61))
     (HOLD (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (9.25:10.19:11.64))
     (SETUP (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (9.40:10.36:11.83))
     (HOLD (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (9.00:9.92:11.33))
     (SETUP (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (8.80:9.70:11.08))
     (HOLD (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (8.87:9.77:11.16))
     (SETUP (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (8.98:9.89:11.30))
     (HOLD (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (9.22:10.17:11.61))
     (SETUP (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (9.29:10.23:11.69))
     (HOLD (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (9.30:10.25:11.71))
     (SETUP (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (9.21:10.15:11.59))
     (HOLD (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (8.57:9.44:10.78))
     (SETUP (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (8.43:9.30:10.62))
     (HOLD (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (11.79:13.00:14.84))
     (SETUP (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (11.63:12.81:14.63))
     (HOLD (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (11.32:12.48:14.25))
     (SETUP (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (11.01:12.13:13.86))
     (HOLD (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (14.12:15.57:17.78))
     (SETUP (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (13.83:15.24:17.41))
     (HOLD (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (15.92:17.54:20.03))
     (SETUP (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (15.91:17.54:20.03))
     (HOLD (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (13.86:15.28:17.45))
     (SETUP (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (13.74:15.14:17.29))
     (HOLD (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (11.25:12.40:14.16))
     (SETUP (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (11.43:12.59:14.38))
     (HOLD (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (12.46:13.74:15.69))
     (SETUP (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (12.55:13.83:15.79))
     (HOLD (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (12.28:13.53:15.45))
     (SETUP (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (12.37:13.63:15.57))
     (HOLD (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (13.55:14.94:17.06))
     (SETUP (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (13.81:15.22:17.38))
     (HOLD (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (12.23:13.47:15.39))
     (SETUP (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (12.30:13.55:15.48))
     (HOLD (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (10.60:11.68:13.34))
     (SETUP (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (10.43:11.50:13.13))
     (HOLD (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (11.00:12.12:13.84))
     (SETUP (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (10.78:11.88:13.57))
     (HOLD (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (11.43:12.60:14.39))
     (SETUP (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (10.84:11.95:13.64))
     (HOLD (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (11.44:12.61:14.40))
     (SETUP (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (11.37:12.53:14.31))
     (HOLD (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (10.95:12.07:13.78))
     (SETUP (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (10.65:11.74:13.40))
     (HOLD (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (9.63:10.61:12.12))
     (SETUP (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (10.25:11.30:12.90))
     (HOLD (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (10.17:11.20:12.80))
     (SETUP (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (10.70:11.79:13.46))
     (HOLD (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (10.98:12.10:13.82))
     (SETUP (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (11.46:12.63:14.43))
     (HOLD (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (9.26:10.20:11.65))
     (SETUP (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (8.69:9.57:10.93))
     (HOLD (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (10.13:11.16:12.75))
     (SETUP (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (10.55:11.62:13.28))
     (HOLD (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (8.63:9.51:10.86))
     (SETUP (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (10.20:11.24:12.83))
     (HOLD (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (12.39:13.65:15.59))
     (SETUP (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (13.09:14.42:16.47))
     (HOLD (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (13.43:14.81:16.91))
     (SETUP (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (14.05:15.48:17.68))
     (HOLD (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (12.78:14.09:16.09))
     (SETUP (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (13.55:14.93:17.05))
     (HOLD (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (10.79:11.89:13.58))
     (SETUP (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (10.11:11.14:12.73))
     (HOLD (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (13.06:14.39:16.43))
     (SETUP (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (13.76:15.16:17.32))
     (HOLD (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (8.88:9.79:11.18))
     (SETUP (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (10.52:11.59:13.24))
     (HOLD (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge RXDF[0]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[0]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[0]) (posedge RX_CLKPF) (4.91:5.42:6.19))
     (HOLD (negedge RXDF[0]) (posedge RX_CLKPF) (5.24:5.77:6.59))
     (SETUP (posedge RXDF[1]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[1]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[1]) (posedge RX_CLKPF) (5.56:6.13:7.00))
     (HOLD (negedge RXDF[1]) (posedge RX_CLKPF) (5.93:6.53:7.46))
     (SETUP (posedge RXDF[2]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[2]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[2]) (posedge RX_CLKPF) (5.12:5.64:6.44))
     (HOLD (negedge RXDF[2]) (posedge RX_CLKPF) (5.64:6.21:7.09))
     (SETUP (posedge RXDF[3]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[3]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[3]) (posedge RX_CLKPF) (6.55:7.22:8.25))
     (HOLD (negedge RXDF[3]) (posedge RX_CLKPF) (6.83:7.53:8.59))
     (SETUP (posedge RXDF[4]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[4]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[4]) (posedge RX_CLKPF) (5.34:5.89:6.72))
     (HOLD (negedge RXDF[4]) (posedge RX_CLKPF) (5.77:6.36:7.26))
     (SETUP (posedge RXDF[5]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[5]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[5]) (posedge RX_CLKPF) (6.44:7.10:8.11))
     (HOLD (negedge RXDF[5]) (posedge RX_CLKPF) (6.74:7.42:8.48))
     (SETUP (posedge RXDF[6]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[6]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[6]) (posedge RX_CLKPF) (5.60:6.17:7.05))
     (HOLD (negedge RXDF[6]) (posedge RX_CLKPF) (6.20:6.84:7.81))
     (SETUP (posedge RXDF[7]) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RXDF[7]) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RXDF[7]) (posedge RX_CLKPF) (5.99:6.60:7.54))
     (HOLD (negedge RXDF[7]) (posedge RX_CLKPF) (6.56:7.23:8.26))
     (SETUP (posedge RX_DVF) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RX_DVF) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RX_DVF) (posedge RX_CLKPF) (6.72:7.40:8.45))
     (HOLD (negedge RX_DVF) (posedge RX_CLKPF) (7.00:7.72:8.81))
     (SETUP (posedge RX_ERRF) (posedge RX_CLKPF) (0:0:0))
     (SETUP (negedge RX_ERRF) (posedge RX_CLKPF) (0:0:0))
     (HOLD (posedge RX_ERRF) (posedge RX_CLKPF) (5.64:6.21:7.10))
     (HOLD (negedge RX_ERRF) (posedge RX_CLKPF) (6.31:6.96:7.95))
     (SETUP (posedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (3.25:3.58:4.09))
     (HOLD (negedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (2.34:2.58:2.95))
     (SETUP (posedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (2.49:2.74:3.13))
     (HOLD (negedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0.75:0.83:0.95))
     (SETUP (posedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (3.75:4.14:4.72))
     (HOLD (negedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (2.12:2.34:2.67))
     (SETUP (posedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (2.34:2.58:2.95))
     (HOLD (negedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0.41:0.45:0.51))
     (PERIOD (posedge TX_CLKPF) (26.56:29.27:33.43))
     (RECOVERY (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (7.82:8.62:9.85))
     (HOLD (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_87)
 (DELAY
  (ABSOLUTE
     (PORT B (4.00:4.41:5.04) (3.88:4.28:4.91))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_169)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_36)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SDA_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_STP_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_253)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_160)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_9_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.90:0.99:1.13) (1.03:1.13:1.30))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_1_PAD\/U_IOP)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DO_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_213)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SDA_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SDA_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SDA_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_251)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_13_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.94:1.04:1.19) (1.08:1.19:1.37))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_211)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_86)
 (DELAY
  (ABSOLUTE
     (PORT B (5.71:6.29:7.18) (5.50:6.07:6.97))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RX_DV)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_3_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.83:0.92:1.05) (0.88:0.97:1.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_257)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_217)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_229)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_239)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_19)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_12)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_4)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_206)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_13)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SCL_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.75:0.83:0.95) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_148)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RX_CLK)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_273)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_8_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_2_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_271)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_200)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_194)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_59)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_224)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_124)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_52)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_CS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_255)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_234)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_134)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_XCLK_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_XCLK_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_XCLK_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_53)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_215)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_277)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_199)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_188)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_0_SS0_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_0_SS0_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_0_SS0_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_39)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_129)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_32)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_5_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_139)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_44)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_33)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_5_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.76:0.84:0.96) (0.79:0.88:1.01))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_263)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_120)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_261)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_130)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_0)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_12_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.98:1.08:1.23) (1.14:1.26:1.44))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_11_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.91:1.01:1.15) (1.04:1.15:1.32))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_89)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_2_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_2_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_2_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_82)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_70)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_267)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_8_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_83)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_101)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_3_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_48)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_152)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_145)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_112)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SCL_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SCL_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SCL_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_275)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_6_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_CRS)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_106)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_BA_0_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DI_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DI_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DI_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_91)
 (DELAY
  (ABSOLUTE
     (PORT A (5.62:6.19:7.07) (5.46:6.03:6.92))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_RXD_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.09:1.20:1.37) (1.38:1.53:1.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TXD\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.81:5.30:6.06) (4.80:5.29:6.07))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SCL_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TXD\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:8.72:9.95) (7.37:8.14:9.33))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_65)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_3_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_61)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.86:0.95:1.09) (0.99:1.10:1.26))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_185)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_265)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_14_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_0_CLK_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_0_CLK_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_0_CLK_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_0_SS0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.22:1.34:1.53) (1.49:1.65:1.89))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_107)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_223)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_172)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_103)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TXD\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.59:7.26:8.29) (6.51:7.19:8.25))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_233)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_221)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DM_RDQS_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.90:0.99:1.13) (1.04:1.15:1.31))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_BA_2_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_231)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_97)
 (DELAY
  (ABSOLUTE
     (PORT A (5.98:6.59:7.53) (5.81:6.41:7.36))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_246)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DIR_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.91:1.01:1.15) (0.99:1.09:1.25))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_11_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_227)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_237)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_20)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_67)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_162)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MCCC_CLK_BASE)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_7)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_11_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_240)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_6_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.88:0.97:1.11) (1.00:1.11:1.27))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_2_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.84:0.93:1.06) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_96)
 (DELAY
  (ABSOLUTE
     (PORT A (4.81:5.30:6.06) (4.65:5.14:5.89))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_286)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_1_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DI_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.17:1.29:1.48) (1.44:1.59:1.83))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_1_CLK_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SCL_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SCL_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SCL_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_208)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_6_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_66)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_202)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DI_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_XCLK_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.91:1.00:1.14) (0.98:1.08:1.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_6_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_6_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_6_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_RXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_225)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TX_CLK)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_280)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_235)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_74)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_158)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_14_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.99:1.09:1.25) (1.15:1.27:1.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_118)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_141)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_0_PAD\/U_IOP)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_XCLK_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_4_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.87:0.96:1.10) (0.99:1.09:1.26))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_NXT_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_NXT_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_NXT_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DM_RDQS_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.93:1.03:1.17) (1.07:1.18:1.35))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_CKE_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_146)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_15_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_78)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_192)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_122)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_181)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_132)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_RXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_RXD_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_RXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_45)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_12_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_99)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_41)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_92)
 (DELAY
  (ABSOLUTE
     (PORT A (3.96:4.37:4.99) (3.88:4.29:4.92))
     (PORT B (6.10:6.73:7.68) (5.86:6.47:7.42))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_2)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SDA_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.77:0.85:0.97) (0.82:0.91:1.04))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_93)
 (DELAY
  (ABSOLUTE
     (PORT A (3.19:3.52:4.02) (3.12:3.44:3.95))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_186)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_178)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_147)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_69)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_3_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_62)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.92:1.02:1.16) (1.06:1.17:1.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_1_CLK_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_1_CLK_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_1_CLK_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_63)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_143)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SDA_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_NXT_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_4_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_155)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_14_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_115)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_12_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_168)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_187)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_24)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_9_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_47)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_183)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_1_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_209)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RXD\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_5_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.91:1.00:1.15) (1.05:1.16:1.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SDA_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.04:1.14:1.31) (1.30:1.43:1.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_10)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_RXD_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_248)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_2_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_COL)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_28)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_242)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_46)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_TXD_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_175)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_204)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_104)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_1_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE SF2Project_MSS_0\/MDDR_CLK_PAD\/U_IOP)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_50)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_256)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RXD\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_216)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_1_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_1_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_1_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_0_SS0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_0_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_109)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_30)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_282)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_165)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_3_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.86:0.95:1.08) (0.98:1.08:1.24))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_100)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_5_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_5_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_5_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_4_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DO_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DO_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_250)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_210)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_198)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_0_DI_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.23:1.36:1.55) (1.51:1.67:1.91))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_128)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_138)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_80)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_5_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TX_EN)
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.32:4.94) (3.95:4.36:5.00))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DO_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_276)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_10_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_75)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_49)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_1_SS0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.19:1.31:1.49) (1.47:1.62:1.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_71)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_42)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_1)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_43)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_151)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_111)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_270)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_266)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_10_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_156)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_116)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_2_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.88:0.97:1.11) (1.01:1.12:1.28))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_0_CLK_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.23:1.36:1.55) (1.50:1.66:1.90))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_5)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_TXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_TXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_0_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_195)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DM_RDQS_0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_203)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_125)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SDA_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SDA_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SDA_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RX_ER)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.89:0.98:1.12) (0.96:1.06:1.22))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_260)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_249)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_201)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_135)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_7_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_3)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_14)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_2_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DIR_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DIR_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DIR_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DI_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DI_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DI_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_77)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_207)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DM_RDQS_1_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_157)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_117)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_171)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_10_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.94:1.04:1.18) (1.09:1.20:1.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_153)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_TXD_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_TXD_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_6_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.79:0.87:0.99) (0.82:0.91:1.04))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_8)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_113)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RXD\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_244)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_144)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_54)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_18)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_176)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_76)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_149)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_34)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_161)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_7_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.92:1.02:1.16) (1.07:1.18:1.35))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_25)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_21)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_140)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_15_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_226)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_205)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TX_ER)
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:5.57:6.36) (4.98:5.50:6.31))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_RXD\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_284)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_236)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_184)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_58)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_166)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_177)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_84)
 (DELAY
  (ABSOLUTE
     (PORT B (5.69:6.27:7.16) (5.46:6.03:6.92))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_258)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_189)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/I2C_0_SCL_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.10:1.21:1.39) (1.40:1.54:1.77))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_38)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_218)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_173)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_252)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_4_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_4_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_4_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_220)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_212)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_230)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_180)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_RXD_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_167)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.84:0.92:1.05) (0.95:1.05:1.21))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_88)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_27)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_163)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_102)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_90)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_79)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_72)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_3_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_3_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_3_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_73)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MMUART_0_RXD_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.03:1.13:1.29) (1.28:1.41:1.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_278)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MMUART_1_TXD_PAD\/U_IOOUT)
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_WE_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_26)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_121)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_60)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_272)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_131)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ODT_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_7_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_243)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/SPI_0_CLK_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_241)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_0_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/SPI_1_CLK_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (1.19:1.31:1.50) (1.47:1.62:1.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_196)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_126)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_CAS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_136)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_TMATCH_0_IN_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_247)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SF2Project_MSS_0\/SPI_1_DI_PAD\/U_IOIN)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_268)
 (DELAY
  (ABSOLUTE
     (PORT B (9.35:10.30:11.77) (9.05:9.99:11.47))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/I2C_1_SCL_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_262)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_7_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_ADDR_4_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_8_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.94:1.03:1.18) (1.08:1.20:1.37))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_15_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.95:1.05:1.20) (1.09:1.21:1.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_283)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_NXT_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.87:0.96:1.09) (0.93:1.02:1.17))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_7_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_7_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_7_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_281)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_RAS_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_197)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_127)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_287)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_137)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_STP_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_STP_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_193)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_123)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_133)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/SPI_1_SS0_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (26.35:31.37:37.49) (28.28:50.61:61.37))
     (IOPATH EIN_VDD PAD_P (17.61:21.69:25.92) (18.33:39.56:47.97))
     (IOPATH OIN_VDD IOUT_VDD (24.34:26.94:32.19) (25.94:28.81:34.93))
     (IOPATH OIN_VDD PAD_P (15.59:17.26:20.62) (15.99:17.76:21.53))
     (IOPATH PAD_P IOUT_VDD (8.69:9.68:11.67) (9.96:11.05:13.17))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/SPI_1_SS0_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/SPI_1_SS0_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.89:10.01:12.23) (9.09:10.22:12.41))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.78:3.34) (2.47:2.79:3.34))
     (IOPATH OIN_P OIN_VDD (6.71:7.57:9.24) (7.21:8.10:9.84))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_0_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.89:0.98:1.12) (1.02:1.13:1.29))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_245)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_259)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_219)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_TMATCH_0_IN_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.97:1.07:1.22) (1.13:1.24:1.43))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_15)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_29)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_11)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_22)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_BI_VDDI")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_0_PAD\/U_IOPAD/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD IOUT_VDD (25.69:31.29:37.38) (28.23:50.05:60.69))
     (IOPATH EIN_VDD PAD_P (16.96:21.63:25.84) (18.30:39.03:47.32))
     (IOPATH OIN_VDD IOUT_VDD (24.29:26.88:32.12) (25.85:28.70:34.80))
     (IOPATH OIN_VDD PAD_P (15.56:17.22:20.58) (15.92:17.68:21.43))
     (IOPATH PAD_P IOUT_VDD (8.67:9.66:11.64) (9.94:11.03:13.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (9.90:9.90:9.90))
     (WIDTH (negedge PAD_P) (9.90:9.90:9.90))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_0_PAD\/U_IOPAD/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_0_PAD\/U_IOPAD/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT EIN_P (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH EIN_P EIN_VDD (8.84:9.96:12.17) (9.07:10.20:12.38))
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.78:3.33))
     (IOPATH OIN_P OIN_VDD (7.05:7.95:9.71) (7.58:8.52:10.35))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_9)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_23)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IO_DIFF")
 (INSTANCE SF2Project_MSS_0\/MDDR_CLK_PAD\/U_ION)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_6)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_285)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_RESET_N_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE BLOCK_INTERFACE_I_MAC_MII_TXD\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.30) (4.96:5.48:6.29))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_254)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_154)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_55)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_228)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_214)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_114)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_108)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_51)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_238)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_222)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQ_13_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_232)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_142)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_159)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOBI_IB_OB_EB")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_1_PAD\/U_IOBI)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_35)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_119)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SF2Project_MSS_0\/MDDR_DQS_TMATCH_0_OUT_PAD\/U_IOOUT)
 (DELAY
  (ABSOLUTE
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_4_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.81:0.89:1.02) (0.85:0.94:1.08))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_31)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE SF2Project_MSS_0\/USB_ULPI_DATA_1_PAD\/U_IOINFF)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:13.53:15.45) (12.25:13.53:15.52))
     (IOPATH A Y (0.80:0.88:1.01) (0.84:0.92:1.06))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_279)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE SF2Project_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_150)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
)
