Classic Timing Analyzer report for fire
Tue Nov 05 10:24:25 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk1kHz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.838 ns                         ; state[1]            ; present_state.f1500 ; --         ; clk1kHz  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.722 ns                        ; present_state.f1500 ; out2[2]             ; clk1kHz    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.760 ns                        ; state[2]            ; present_state.f100  ; --         ; clk1kHz  ; 0            ;
; Clock Setup: 'clk1kHz'       ; N/A   ; None          ; 177.46 MHz ( period = 5.635 ns ) ; present_state.f600  ; present_state.f100  ; clk1kHz    ; clk1kHz  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk1kHz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1kHz'                                                                                                                                                                           ;
+-------+----------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 177.46 MHz ( period = 5.635 ns ) ; present_state.f600  ; present_state.f100  ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 200.72 MHz ( period = 4.982 ns ) ; present_state.f600  ; present_state.f600  ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 4.273 ns                ;
; N/A   ; 240.21 MHz ( period = 4.163 ns ) ; present_state.f1500 ; present_state.f1500 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.454 ns                ;
; N/A   ; 244.08 MHz ( period = 4.097 ns ) ; present_state.f1900 ; present_state.f1900 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.388 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns ) ; present_state.f600  ; present_state.f1100 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.133 ns                ;
; N/A   ; 262.33 MHz ( period = 3.812 ns ) ; present_state.f1500 ; present_state.f1100 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; 262.81 MHz ( period = 3.805 ns ) ; present_state.f100  ; present_state.f100  ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns ) ; present_state.f100  ; present_state.f600  ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns ) ; present_state.f1500 ; present_state.f1900 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 268.74 MHz ( period = 3.721 ns ) ; present_state.f1100 ; present_state.f1500 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 3.012 ns                ;
; N/A   ; 288.68 MHz ( period = 3.464 ns ) ; present_state.f1100 ; present_state.f600  ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 2.755 ns                ;
; N/A   ; 289.94 MHz ( period = 3.449 ns ) ; present_state.f1100 ; present_state.f1100 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns ) ; present_state.f1900 ; present_state.f1500 ; clk1kHz    ; clk1kHz  ; None                        ; None                      ; 2.719 ns                ;
+-------+----------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+----------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                  ; To Clock ;
+-------+--------------+------------+----------+---------------------+----------+
; N/A   ; None         ; 3.838 ns   ; state[1] ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 3.837 ns   ; state[1] ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 3.836 ns   ; state[1] ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 3.825 ns   ; state[1] ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 3.594 ns   ; reset    ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 3.593 ns   ; reset    ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 3.592 ns   ; reset    ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 3.581 ns   ; reset    ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 3.468 ns   ; state[0] ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 3.467 ns   ; state[0] ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 3.466 ns   ; state[0] ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 3.455 ns   ; state[0] ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 3.348 ns   ; state[1] ; present_state.f100  ; clk1kHz  ;
; N/A   ; None         ; 3.240 ns   ; down     ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 3.231 ns   ; down     ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 3.216 ns   ; down     ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 3.187 ns   ; up       ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 3.104 ns   ; reset    ; present_state.f100  ; clk1kHz  ;
; N/A   ; None         ; 3.061 ns   ; down     ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 3.034 ns   ; down     ; present_state.f100  ; clk1kHz  ;
; N/A   ; None         ; 2.978 ns   ; state[0] ; present_state.f100  ; clk1kHz  ;
; N/A   ; None         ; 2.804 ns   ; state[2] ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 2.803 ns   ; state[2] ; present_state.f1900 ; clk1kHz  ;
; N/A   ; None         ; 2.802 ns   ; state[2] ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 2.791 ns   ; state[2] ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 2.470 ns   ; up       ; present_state.f1500 ; clk1kHz  ;
; N/A   ; None         ; 2.467 ns   ; up       ; present_state.f1100 ; clk1kHz  ;
; N/A   ; None         ; 2.463 ns   ; up       ; present_state.f600  ; clk1kHz  ;
; N/A   ; None         ; 2.463 ns   ; up       ; present_state.f100  ; clk1kHz  ;
; N/A   ; None         ; 2.314 ns   ; state[2] ; present_state.f100  ; clk1kHz  ;
+-------+--------------+------------+----------+---------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+---------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To      ; From Clock ;
+-------+--------------+------------+---------------------+---------+------------+
; N/A   ; None         ; 11.722 ns  ; present_state.f1500 ; out2[2] ; clk1kHz    ;
; N/A   ; None         ; 11.402 ns  ; present_state.f600  ; out2[2] ; clk1kHz    ;
; N/A   ; None         ; 9.911 ns   ; present_state.f600  ; out1[0] ; clk1kHz    ;
; N/A   ; None         ; 9.793 ns   ; present_state.f100  ; out1[0] ; clk1kHz    ;
; N/A   ; None         ; 9.190 ns   ; present_state.f600  ; out2[1] ; clk1kHz    ;
; N/A   ; None         ; 8.779 ns   ; present_state.f600  ; out2[0] ; clk1kHz    ;
; N/A   ; None         ; 7.944 ns   ; present_state.f1900 ; out2[3] ; clk1kHz    ;
+-------+--------------+------------+---------------------+---------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+----------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                  ; To Clock ;
+---------------+-------------+-----------+----------+---------------------+----------+
; N/A           ; None        ; -1.760 ns ; state[2] ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -1.909 ns ; up       ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -1.909 ns ; up       ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -1.913 ns ; up       ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -1.916 ns ; up       ; present_state.f1500 ; clk1kHz  ;
; N/A           ; None        ; -2.237 ns ; state[2] ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -2.248 ns ; state[2] ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -2.249 ns ; state[2] ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -2.250 ns ; state[2] ; present_state.f1500 ; clk1kHz  ;
; N/A           ; None        ; -2.424 ns ; state[0] ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -2.480 ns ; down     ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -2.507 ns ; down     ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -2.550 ns ; reset    ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -2.633 ns ; up       ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -2.662 ns ; down     ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -2.677 ns ; down     ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -2.686 ns ; down     ; present_state.f1500 ; clk1kHz  ;
; N/A           ; None        ; -2.794 ns ; state[1] ; present_state.f100  ; clk1kHz  ;
; N/A           ; None        ; -2.901 ns ; state[0] ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -2.912 ns ; state[0] ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -2.913 ns ; state[0] ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -2.914 ns ; state[0] ; present_state.f1500 ; clk1kHz  ;
; N/A           ; None        ; -3.027 ns ; reset    ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -3.038 ns ; reset    ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -3.039 ns ; reset    ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -3.040 ns ; reset    ; present_state.f1500 ; clk1kHz  ;
; N/A           ; None        ; -3.271 ns ; state[1] ; present_state.f600  ; clk1kHz  ;
; N/A           ; None        ; -3.282 ns ; state[1] ; present_state.f1100 ; clk1kHz  ;
; N/A           ; None        ; -3.283 ns ; state[1] ; present_state.f1900 ; clk1kHz  ;
; N/A           ; None        ; -3.284 ns ; state[1] ; present_state.f1500 ; clk1kHz  ;
+---------------+-------------+-----------+----------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Nov 05 10:24:25 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fire -c fire
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk1kHz" is an undefined clock
Info: Clock "clk1kHz" has Internal fmax of 177.46 MHz between source register "present_state.f600" and destination register "present_state.f100" (period= 5.635 ns)
    Info: + Longest register to register delay is 4.926 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N3; Fanout = 7; REG Node = 'present_state.f600'
        Info: 2: + IC(2.029 ns) + CELL(0.200 ns) = 2.229 ns; Loc. = LC_X1_Y6_N7; Fanout = 1; COMB Node = 'present_state~18'
        Info: 3: + IC(1.893 ns) + CELL(0.804 ns) = 4.926 ns; Loc. = LC_X1_Y7_N2; Fanout = 3; REG Node = 'present_state.f100'
        Info: Total cell delay = 1.004 ns ( 20.38 % )
        Info: Total interconnect delay = 3.922 ns ( 79.62 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk1kHz" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk1kHz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N2; Fanout = 3; REG Node = 'present_state.f100'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk1kHz" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk1kHz'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N3; Fanout = 7; REG Node = 'present_state.f600'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "present_state.f1500" (data pin = "state[1]", clock pin = "clk1kHz") is 3.838 ns
    Info: + Longest pin to register delay is 7.324 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_103; Fanout = 1; PIN Node = 'state[1]'
        Info: 2: + IC(4.295 ns) + CELL(0.511 ns) = 5.938 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'present_state~16'
        Info: 3: + IC(0.795 ns) + CELL(0.591 ns) = 7.324 ns; Loc. = LC_X1_Y7_N6; Fanout = 4; REG Node = 'present_state.f1500'
        Info: Total cell delay = 2.234 ns ( 30.50 % )
        Info: Total interconnect delay = 5.090 ns ( 69.50 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk1kHz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N6; Fanout = 4; REG Node = 'present_state.f1500'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk1kHz" to destination pin "out2[2]" through register "present_state.f1500" is 11.722 ns
    Info: + Longest clock path from clock "clk1kHz" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N6; Fanout = 4; REG Node = 'present_state.f1500'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N6; Fanout = 4; REG Node = 'present_state.f1500'
        Info: 2: + IC(2.035 ns) + CELL(0.511 ns) = 2.546 ns; Loc. = LC_X1_Y6_N0; Fanout = 1; COMB Node = 'out2~0'
        Info: 3: + IC(2.659 ns) + CELL(2.322 ns) = 7.527 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'out2[2]'
        Info: Total cell delay = 2.833 ns ( 37.64 % )
        Info: Total interconnect delay = 4.694 ns ( 62.36 % )
Info: th for register "present_state.f100" (data pin = "state[2]", clock pin = "clk1kHz") is -1.760 ns
    Info: + Longest clock path from clock "clk1kHz" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 5; CLK Node = 'clk1kHz'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N2; Fanout = 3; REG Node = 'present_state.f100'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'state[2]'
        Info: 2: + IC(3.032 ns) + CELL(0.740 ns) = 4.904 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'present_state~16'
        Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 5.800 ns; Loc. = LC_X1_Y7_N2; Fanout = 3; REG Node = 'present_state.f100'
        Info: Total cell delay = 2.463 ns ( 42.47 % )
        Info: Total interconnect delay = 3.337 ns ( 57.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue Nov 05 10:24:25 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


