#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55557c69a350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55557c682890 .scope module, "riscv_alu_tb" "riscv_alu_tb" 3 10;
 .timescale -9 -12;
P_0x55557c6a9ba0 .param/l "CLK_PERIOD" 1 3 14, +C4<00000000000000000000000000001010>;
P_0x55557c6a9be0 .param/l "OP_ADD" 1 3 33, C4<0000>;
P_0x55557c6a9c20 .param/l "OP_AND" 1 3 35, C4<0010>;
P_0x55557c6a9c60 .param/l "OP_MAC" 1 3 44, C4<1011>;
P_0x55557c6a9ca0 .param/l "OP_MUL" 1 3 43, C4<1010>;
P_0x55557c6a9ce0 .param/l "OP_OR" 1 3 36, C4<0011>;
P_0x55557c6a9d20 .param/l "OP_SLL" 1 3 38, C4<0101>;
P_0x55557c6a9d60 .param/l "OP_SLT" 1 3 41, C4<1000>;
P_0x55557c6a9da0 .param/l "OP_SLTU" 1 3 42, C4<1001>;
P_0x55557c6a9de0 .param/l "OP_SRA" 1 3 40, C4<0111>;
P_0x55557c6a9e20 .param/l "OP_SRL" 1 3 39, C4<0110>;
P_0x55557c6a9e60 .param/l "OP_SUB" 1 3 34, C4<0001>;
P_0x55557c6a9ea0 .param/l "OP_XOR" 1 3 37, C4<0100>;
P_0x55557c6a9ee0 .param/l "WIDTH" 1 3 13, +C4<00000000000000000000000000100000>;
v0x55557c6caea0_0 .var "alu_op", 3 0;
v0x55557c6caf80_0 .var "clk", 0 0;
v0x55557c6cb020_0 .var "operand_a", 31 0;
v0x55557c6cb0c0_0 .var "operand_b", 31 0;
v0x55557c6cb160_0 .net "overflow", 0 0, L_0x55557c671e40;  1 drivers
v0x55557c6cb250_0 .net "result", 31 0, v0x55557c6ca220_0;  1 drivers
v0x55557c6cb2f0_0 .var "rst_n", 0 0;
v0x55557c6cb390_0 .var/i "tests_failed", 31 0;
v0x55557c6cb430_0 .var/i "tests_passed", 31 0;
v0x55557c6cb4d0_0 .var "valid_in", 0 0;
v0x55557c6cb570_0 .net "valid_out", 0 0, v0x55557c6ca560_0;  1 drivers
v0x55557c6cb640_0 .net "zero", 0 0, L_0x55557c6dc710;  1 drivers
E_0x55557c67a610 .event posedge, v0x55557c6c9c60_0;
S_0x55557c682a20 .scope module, "dut" "riscv_alu" 3 49, 4 13 0, S_0x55557c682890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 4 "alu_op";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "zero";
P_0x55557c6988f0 .param/l "OP_ADD" 1 4 29, C4<0000>;
P_0x55557c698930 .param/l "OP_AND" 1 4 31, C4<0010>;
P_0x55557c698970 .param/l "OP_OR" 1 4 32, C4<0011>;
P_0x55557c6989b0 .param/l "OP_SLL" 1 4 34, C4<0101>;
P_0x55557c6989f0 .param/l "OP_SLT" 1 4 37, C4<1000>;
P_0x55557c698a30 .param/l "OP_SLTU" 1 4 38, C4<1001>;
P_0x55557c698a70 .param/l "OP_SRA" 1 4 36, C4<0111>;
P_0x55557c698ab0 .param/l "OP_SRL" 1 4 35, C4<0110>;
P_0x55557c698af0 .param/l "OP_SUB" 1 4 30, C4<0001>;
P_0x55557c698b30 .param/l "OP_XOR" 1 4 33, C4<0100>;
P_0x55557c698b70 .param/l "WIDTH" 0 4 14, +C4<00000000000000000000000000100000>;
L_0x55557c669d70 .functor NOT 33, L_0x55557c6cb9a0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x55557c697390 .functor OR 1, L_0x55557c6dc160, L_0x55557c6dc2a0, C4<0>, C4<0>;
L_0x55557c697740 .functor XOR 1, L_0x55557c6dc3e0, L_0x55557c6dc530, C4<0>, C4<0>;
L_0x55557c671e40 .functor AND 1, L_0x55557c697390, L_0x55557c697740, C4<1>, C4<1>;
L_0x752db06d0018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55557c6695b0_0 .net/2u *"_ivl_0", 3 0, L_0x752db06d0018;  1 drivers
L_0x752db06d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557c669b70_0 .net *"_ivl_11", 0 0, L_0x752db06d00a8;  1 drivers
v0x55557c669e80_0 .net *"_ivl_12", 32 0, L_0x55557c669d70;  1 drivers
L_0x752db06d00f0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55557c6974e0_0 .net/2u *"_ivl_14", 32 0, L_0x752db06d00f0;  1 drivers
v0x55557c697890_0 .net *"_ivl_16", 32 0, L_0x55557c6dbb70;  1 drivers
v0x55557c6720e0_0 .net *"_ivl_18", 32 0, L_0x55557c6dbd10;  1 drivers
L_0x752db06d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557c672ed0_0 .net *"_ivl_21", 0 0, L_0x752db06d0138;  1 drivers
v0x55557c6c8fc0_0 .net *"_ivl_22", 32 0, L_0x55557c6dbe50;  1 drivers
L_0x752db06d0180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55557c6c90a0_0 .net/2u *"_ivl_26", 3 0, L_0x752db06d0180;  1 drivers
v0x55557c6c9180_0 .net *"_ivl_28", 0 0, L_0x55557c6dc160;  1 drivers
L_0x752db06d01c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55557c6c9240_0 .net/2u *"_ivl_30", 3 0, L_0x752db06d01c8;  1 drivers
v0x55557c6c9320_0 .net *"_ivl_32", 0 0, L_0x55557c6dc2a0;  1 drivers
v0x55557c6c93e0_0 .net *"_ivl_35", 0 0, L_0x55557c697390;  1 drivers
v0x55557c6c94a0_0 .net *"_ivl_37", 0 0, L_0x55557c6dc3e0;  1 drivers
v0x55557c6c9580_0 .net *"_ivl_39", 0 0, L_0x55557c6dc530;  1 drivers
v0x55557c6c9660_0 .net *"_ivl_4", 32 0, L_0x55557c6cb860;  1 drivers
v0x55557c6c9740_0 .net *"_ivl_40", 0 0, L_0x55557c697740;  1 drivers
L_0x752db06d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557c6c9800_0 .net/2u *"_ivl_44", 31 0, L_0x752db06d0210;  1 drivers
L_0x752db06d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557c6c98e0_0 .net *"_ivl_7", 0 0, L_0x752db06d0060;  1 drivers
v0x55557c6c99c0_0 .net *"_ivl_8", 32 0, L_0x55557c6cb9a0;  1 drivers
v0x55557c6c9aa0_0 .net "adder_result", 32 0, L_0x55557c6dc020;  1 drivers
v0x55557c6c9b80_0 .net "alu_op", 3 0, v0x55557c6caea0_0;  1 drivers
v0x55557c6c9c60_0 .net "clk", 0 0, v0x55557c6caf80_0;  1 drivers
v0x55557c6c9d20_0 .var "compare_result", 31 0;
v0x55557c6c9e00_0 .net "is_subtract", 0 0, L_0x55557c6cb740;  1 drivers
v0x55557c6c9ec0_0 .var "logic_result", 31 0;
v0x55557c6c9fa0_0 .net "operand_a", 31 0, v0x55557c6cb020_0;  1 drivers
v0x55557c6ca080_0 .net "operand_b", 31 0, v0x55557c6cb0c0_0;  1 drivers
v0x55557c6ca160_0 .net "overflow", 0 0, L_0x55557c671e40;  alias, 1 drivers
v0x55557c6ca220_0 .var "result", 31 0;
v0x55557c6ca300_0 .net "rst_n", 0 0, v0x55557c6cb2f0_0;  1 drivers
v0x55557c6ca3c0_0 .var "shift_result", 31 0;
v0x55557c6ca4a0_0 .net "valid_in", 0 0, v0x55557c6cb4d0_0;  1 drivers
v0x55557c6ca560_0 .var "valid_out", 0 0;
v0x55557c6ca620_0 .net "zero", 0 0, L_0x55557c6dc710;  alias, 1 drivers
E_0x55557c63e7f0/0 .event negedge, v0x55557c6ca300_0;
E_0x55557c63e7f0/1 .event posedge, v0x55557c6c9c60_0;
E_0x55557c63e7f0 .event/or E_0x55557c63e7f0/0, E_0x55557c63e7f0/1;
E_0x55557c678700/0 .event anyedge, v0x55557c6c9b80_0, v0x55557c6c9aa0_0, v0x55557c6c9ec0_0, v0x55557c6ca3c0_0;
E_0x55557c678700/1 .event anyedge, v0x55557c6c9d20_0;
E_0x55557c678700 .event/or E_0x55557c678700/0, E_0x55557c678700/1;
E_0x55557c678c80 .event anyedge, v0x55557c6c9b80_0, v0x55557c6c9fa0_0, v0x55557c6ca080_0;
L_0x55557c6cb740 .cmp/eq 4, v0x55557c6caea0_0, L_0x752db06d0018;
L_0x55557c6cb860 .concat [ 32 1 0 0], v0x55557c6cb020_0, L_0x752db06d0060;
L_0x55557c6cb9a0 .concat [ 32 1 0 0], v0x55557c6cb0c0_0, L_0x752db06d00a8;
L_0x55557c6dbb70 .arith/sum 33, L_0x55557c669d70, L_0x752db06d00f0;
L_0x55557c6dbd10 .concat [ 32 1 0 0], v0x55557c6cb0c0_0, L_0x752db06d0138;
L_0x55557c6dbe50 .functor MUXZ 33, L_0x55557c6dbd10, L_0x55557c6dbb70, L_0x55557c6cb740, C4<>;
L_0x55557c6dc020 .arith/sum 33, L_0x55557c6cb860, L_0x55557c6dbe50;
L_0x55557c6dc160 .cmp/eq 4, v0x55557c6caea0_0, L_0x752db06d0180;
L_0x55557c6dc2a0 .cmp/eq 4, v0x55557c6caea0_0, L_0x752db06d01c8;
L_0x55557c6dc3e0 .part L_0x55557c6dc020, 32, 1;
L_0x55557c6dc530 .part L_0x55557c6dc020, 31, 1;
L_0x55557c6dc710 .cmp/eq 32, v0x55557c6ca220_0, L_0x752db06d0210;
S_0x55557c6ca880 .scope autotask, "test_operation" "test_operation" 3 69, 3 69 0, S_0x55557c682890;
 .timescale -9 -12;
v0x55557c6caa30_0 .var "a", 31 0;
v0x55557c6cab10_0 .var "b", 31 0;
v0x55557c6cabf0_0 .var "expected", 31 0;
v0x55557c6cacb0_0 .var/str "name";
v0x55557c6cad70_0 .var "op", 3 0;
TD_riscv_alu_tb.test_operation ;
    %wait E_0x55557c67a610;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557c6cb4d0_0, 0, 1;
    %load/vec4 v0x55557c6cad70_0;
    %store/vec4 v0x55557c6caea0_0, 0, 4;
    %load/vec4 v0x55557c6caa30_0;
    %store/vec4 v0x55557c6cb020_0, 0, 32;
    %load/vec4 v0x55557c6cab10_0;
    %store/vec4 v0x55557c6cb0c0_0, 0, 32;
    %wait E_0x55557c67a610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557c6cb4d0_0, 0, 1;
    %wait E_0x55557c67a610;
    %load/vec4 v0x55557c6cb250_0;
    %load/vec4 v0x55557c6cabf0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55557c6cb430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55557c6cb430_0, 0, 32;
    %vpi_call/w 3 89 "$display", "PASS: %s - a=%h, b=%h, result=%h", v0x55557c6cacb0_0, v0x55557c6caa30_0, v0x55557c6cab10_0, v0x55557c6cb250_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55557c6cb390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55557c6cb390_0, 0, 32;
    %vpi_call/w 3 92 "$display", "FAIL: %s - a=%h, b=%h, expected=%h, got=%h", v0x55557c6cacb0_0, v0x55557c6caa30_0, v0x55557c6cab10_0, v0x55557c6cabf0_0, v0x55557c6cb250_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x55557c682a20;
T_1 ;
Ewait_0 .event/or E_0x55557c678c80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55557c6c9b80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6c9ec0_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %and;
    %store/vec4 v0x55557c6c9ec0_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %or;
    %store/vec4 v0x55557c6c9ec0_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %xor;
    %store/vec4 v0x55557c6c9ec0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55557c682a20;
T_2 ;
Ewait_1 .event/or E_0x55557c678c80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55557c6c9b80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6ca3c0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55557c6ca3c0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55557c6ca3c0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55557c6ca3c0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55557c682a20;
T_3 ;
Ewait_2 .event/or E_0x55557c678c80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55557c6c9b80_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55557c6c9d20_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55557c6c9fa0_0;
    %load/vec4 v0x55557c6ca080_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55557c6c9d20_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55557c682a20;
T_4 ;
Ewait_3 .event/or E_0x55557c678700, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55557c6c9b80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6ca220_0, 0, 32;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55557c6c9b80_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.5, 8;
    %load/vec4 v0x55557c6c9aa0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %load/vec4 v0x55557c6c9ec0_0;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %store/vec4 v0x55557c6ca220_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55557c6ca3c0_0;
    %store/vec4 v0x55557c6ca220_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55557c6c9d20_0;
    %store/vec4 v0x55557c6ca220_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55557c682a20;
T_5 ;
    %wait E_0x55557c63e7f0;
    %load/vec4 v0x55557c6ca300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557c6ca560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55557c6ca4a0_0;
    %assign/vec4 v0x55557c6ca560_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55557c682890;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cb430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cb390_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x55557c682890;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557c6caf80_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55557c6caf80_0;
    %inv;
    %store/vec4 v0x55557c6caf80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55557c682890;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557c6cb2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557c6cb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cb020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cb0c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557c6caea0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
T_8.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55557c67a610;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557c6cb2f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %subi 1, 0, 32;
    %wait E_0x55557c67a610;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 111 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 112 "$display", "RISC-V ALU Test Suite" {0 0 0};
    %vpi_call/w 3 113 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 116 "$display", "--- Addition Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "ADD basic";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "ADD zero";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "ADD negative";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "ADD large";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %vpi_call/w 3 123 "$display", "\012--- Subtraction Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "SUB basic";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SUB zero";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SUB negative";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %vpi_call/w 3 129 "$display", "\012--- Logical Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "AND";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 251662080, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "OR";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 4279238415, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "XOR";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %vpi_call/w 3 135 "$display", "\012--- Shift Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "SLL by 1";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SLL by 4";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SRL by 1";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SRA by 4";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %vpi_call/w 3 142 "$display", "\012--- Comparison Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "SLT true";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SLT false";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SLTU true";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "SLTU false";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %vpi_call/w 3 149 "$display", "\012--- Multiplication Tests ---" {0 0 0};
    %alloc S_0x55557c6ca880;
    %pushi/str "MUL basic";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "MUL by zero";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %alloc S_0x55557c6ca880;
    %pushi/str "MUL by one";
    %store/str v0x55557c6cacb0_0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55557c6cad70_0, 0, 4;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x55557c6caa30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557c6cab10_0, 0, 32;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x55557c6cabf0_0, 0, 32;
    %fork TD_riscv_alu_tb.test_operation, S_0x55557c6ca880;
    %join;
    %free S_0x55557c6ca880;
    %pushi/vec4 5, 0, 32;
T_8.4 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %subi 1, 0, 32;
    %wait E_0x55557c67a610;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 157 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 158 "$display", "TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 159 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 160 "$display", "Passed: %0d", v0x55557c6cb430_0 {0 0 0};
    %vpi_call/w 3 161 "$display", "Failed: %0d", v0x55557c6cb390_0 {0 0 0};
    %load/vec4 v0x55557c6cb430_0;
    %load/vec4 v0x55557c6cb390_0;
    %add;
    %vpi_call/w 3 162 "$display", "Total:  %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x55557c6cb390_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 165 "$display", "\012ALL TESTS PASSED" {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 167 "$display", "\012SOME TESTS FAILED" {0 0 0};
T_8.7 ;
    %vpi_call/w 3 170 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 172 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55557c682890;
T_9 ;
    %delay 100000000, 0;
    %vpi_call/w 3 178 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 179 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/stillwater/dev/branes/clones/embodied-ai-architect/experiments/langgraph/soc_optimizer/optimization_run/sim/tb.sv";
    "/home/stillwater/dev/branes/clones/embodied-ai-architect/experiments/langgraph/soc_optimizer/optimization_run/sim/riscv_alu.sv";
