[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 18 goals scheduled
[wp] [Timeout] typed_bellmanford_loop_invariant_i_14_established (Qed 15ms) (Alt-Ergo)
[wp] Proved goals:   18 / 19
  Unreachable:       1
  Qed:              11 (10ms-31ms-266ms)
  Alt-Ergo 2.6.2:    5 (66ms-101ms)
  Z3 4.15.4:         1 (31ms)
  Timeout:           1
------------------------------------------------------------
  Function _bellmanford
------------------------------------------------------------

Goal Preservation of Invariant 'i_13' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 25):
Prove: true.
Prover Qed returns Valid (11ms)

------------------------------------------------------------

Goal Establishment of Invariant 'i_13' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 25):
Prove: true.
Prover Qed returns Valid (4ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_14' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Then *)
  Have: i_1 < n.
  (* Invariant 'i_16' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Else *)
  Have: e <= j.
}
Prove: (a_3[shift_sint32(dist_0, i)] = 2147483647) /\
    (a_3[shift_sint32(parent_0, i)] = (-1)).
Prover Z3 4.15.4 returns Valid (Qed:46ms) (31ms) (76802)

------------------------------------------------------------

Goal Establishment of Invariant 'i_14' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
}
Prove: (m[shift_sint32(dist_0, i)] = 2147483647) /\
    (m[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:15ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:15ms) (10s)

------------------------------------------------------------

Goal Preservation of Invariant 'i_15' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 35):
Prove: true.
Prover Qed returns Valid (13ms)

------------------------------------------------------------

Goal Establishment of Invariant 'i_15' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 35):
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_16' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 37):
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[a_6].
Let a_8 = a_3[shiftfield_F1_Edge_v(a_4)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_8) /\
      is_sint32(a_3[shiftfield_F1_Edge_weight(a_4)]) /\
      is_sint32(Mint_2[a_6]) /\ is_sint32(Mint_3[a_6]) /\
      is_sint32(Mint_3[shift_sint32(dist_0, a_8)]) /\ is_sint32(a_7).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_1[shiftfield_F1_Edge_u(a_9)] in
      let x_1 = Mint_1[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Then *)
  Have: i_1 < n.
  (* Invariant 'i_16' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Then *)
  Have: j < e.
  If a_7 != 2147483647
  Then {
    Have: a_3 = Mint_3.
    If (Mint_3[shiftfield_F1_Edge_weight(a_4)]
        + Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_u(a_4)])])
         < Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_v(a_4)])]
    Then {
      Let x = Mint_3[shiftfield_F1_Edge_v(a_4)].
      Let x_1 = Mint_3[shiftfield_F1_Edge_u(a_4)].
      Have: Mint_3 = Mint_2.
      Have: Mint_3[shift_sint32(dist_0, x)
              <- Mint_3[shiftfield_F1_Edge_weight(a_4)]
              + Mint_3[shift_sint32(dist_0, x_1)]][shift_sint32(parent_0, x)
              <- x_1] = Mint_0.
    }
    Else { Have: Mint_3 = Mint_0. }
  }
  Else { Have: a_3 = Mint_0. }
}
Prove: (Mint_0[shift_sint32(dist_0, i)] = 2147483647) /\
    (Mint_0[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:266ms) (95ms) (236)
Prover Z3 4.15.4 returns Valid (Qed:266ms) (49ms) (167810)

------------------------------------------------------------

Goal Establishment of Invariant 'i_16' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 37):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_14' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) /\
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Then *)
  Have: i_1 < n.
}
Prove: (a_2[shift_sint32(dist_0, i)] = 2147483647) /\
    (a_2[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:35ms) (66ms) (78)
Prover Z3 4.15.4 returns Valid (Qed:35ms) (29ms) (75319)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 30) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 30) (2/3):
Effect at line 32
Prove: true.
Prover Qed returns Valid (12ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 30) (3/3):
Effect at line 44
Prove: true.
Prover Qed returns Valid (11ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 40) (1/4):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 40) (2/4):
Effect at line 44
Prove: true.
Prover Qed returns Valid (17ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 40) (3/4):
Effect at line 49
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = a_3[a_6 <- a_10][shift_sint32(parent_0, a_5) <- a_8].
Let a_12 = a_3[a_6].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_12).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_6, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_13)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_14' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_14' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_2[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_2[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_16' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_3[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_3[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_12.
  (* Invariant 'i_16' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_11[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_11[shift_sint32(parent_0, i_1)] = (-1))))).
}
Prove: included(a_6, 1, a_1, n) \/ included(a_6, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:96ms) (89ms) (198)
Prover Z3 4.15.4 returns Valid (Qed:96ms) (37ms) (132519)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 40) (4/4):
Effect at line 50
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = shift_sint32(parent_0, a_5).
Let a_12 = a_3[a_6 <- a_10][a_11 <- a_8].
Let a_13 = a_3[a_6].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_13).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_11, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_14)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_14' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_14' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_2[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_2[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Then *)
  Have: i < n.
  (* Invariant 'i_16' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_3[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_3[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_13.
  (* Invariant 'i_16' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_12[shift_sint32(dist_0, i_1)] = 2147483647) /\
       (a_12[shift_sint32(parent_0, i_1)] = (-1))))).
}
Prove: included(a_11, 1, a_1, n) \/ included(a_11, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:91ms) (101ms) (198)
Prover Z3 4.15.4 returns Valid (Qed:91ms) (53ms) (145344)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 18) in '_bellmanford' (1/3):
Effect at line 21
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = shift_sint32(dist_0, start_0).
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_2, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a_3 = shift_S1_Edge(edges_0, i) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: included(a_2, 1, a_1, n) \/ included(a_2, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:10ms) (77ms) (122)
Prover Z3 4.15.4 returns Valid (Qed:10ms) (29ms) (41122)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 18) in '_bellmanford' (2/3):
Effect at line 32
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_2.c, line 18) in '_bellmanford' (3/3):
Effect at line 55
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
