/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
 
#include "imx6qea-com.dtsi"


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
	};


	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_h1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		dispctrl-gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>, <&gpio2 27 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="640x480M@60";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		dispctrl-gpios = <&gpio6 31 GPIO_ACTIVE_HIGH>, <&gpio5 0 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};
};

&i2c1 {
        gpio_buff1: pca9698@20 {
                compatible = "nxp,pca9698";
                reg = <0x20>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff2: pca9698@21 {
                compatible = "nxp,pca9698";
                reg = <0x21>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff3: pca9698@22 {
                compatible = "nxp,pca9698";
                reg = <0x22>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff4: pca9698@23 {
                compatible = "nxp,pca9698";
                reg = <0x23>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff5: pca9698@24 {
                compatible = "nxp,pca9698";
                reg = <0x24>;
                gpio-controller;
                #gpio-cells = <2>;
        };	
	hdmi_edid: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c2 {
	status = "disabled";
};

&i2c3 {
	status = "disabled";
};


&iomuxc {
	pinctrl-0 = <&pinctrl_hog>, <&pinctrl_test>;

	imx6qea-com-kit {
		pinctrl_test: tstgrp {
			fsl,pins = <
				/* From imx6qea-com.dtsi  */
				MX6QDL_PAD_EIM_D17__GPIO3_IO17		0x1f099
				MX6QDL_PAD_EIM_D18__GPIO3_IO18		0x1f099
				MX6QDL_PAD_EIM_D16__GPIO3_IO16		0x1f099
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x1f099
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x1f099
				MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x1f099
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1f099

				/* From pinctrl_audmux: audmuxgrp */
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	0x1f099
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	0x1f099
				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23	0x1f099
				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24	0x1f099
				MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x1f099

				/* From pinctrl_uart1: uart1grp */
				MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28	0x1f099
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	0x1f099

				/* From: pinctrl_uart5: uart5grp */
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	0x1f099
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01	0x1f099
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05	0x1f099
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04	0x1f099
				/* MX6QDL_PAD_EIM_D23__GPIO3_IO23	0x1f099*/
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 	0x1f099
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	0x1f099
				MX6QDL_PAD_EIM_A19__GPIO2_IO19		0x1f099

				/* From: pinctrl_vcc_sd2: vccsd2grp */
				MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x1f099

				/* From: pinctrl_can_gpios: can-gpios */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x1f099

				/* From: pinctrl_flexcan1: flexcan1grp */
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11		0x1b020
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x1b020

				/* From: pinctrl_flexcan2: flexcan2grp */
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x1b020
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x1b020

				/* From: pinctrl_usdhc2: usdhc2grp */
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11		0x1f099
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10		0x10059
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15		0x1f099
				MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x1f099
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13		0x1f099
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x1f099
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x1f099

		                /* From: pinctrl_gpio_keys: gpio_keysgrp */
                                MX6QDL_PAD_EIM_D29__GPIO3_IO29		0x1f099

				/* From: pinctrl_ipu1_2 */
				MX6QDL_PAD_EIM_A16__GPIO2_IO22          0x1f099
				MX6QDL_PAD_EIM_A17__GPIO2_IO21          0x1f099
				MX6QDL_PAD_EIM_A18__GPIO2_IO20          0x1f099
				MX6QDL_PAD_EIM_A19__GPIO2_IO19          0x1f099
				MX6QDL_PAD_EIM_A20__GPIO2_IO18          0x1f099
				MX6QDL_PAD_EIM_A21__GPIO2_IO17          0x1f099
				MX6QDL_PAD_EIM_A22__GPIO2_IO16          0x1f099
				MX6QDL_PAD_EIM_A23__GPIO6_IO06          0x1f099
				MX6QDL_PAD_EIM_A24__GPIO5_IO04          0x1f099
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11         0x1f099
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12         0x1f099

				/* From: pinctrl_rgb_connector */
				MX6QDL_PAD_EIM_A20__GPIO2_IO18		0x1f099
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x1f099

				/* From: pcie reset pin */
				MX6QDL_PAD_GPIO_1__GPIO1_IO01		0x1f099

				/* Previously Undeclared */
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28          0x1f099
				MX6QDL_PAD_EIM_EB1__GPIO2_IO29          0x1f099
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00          0x1f099
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01          0x1f099
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02          0x1f099
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03          0x1f099
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04          0x1f099
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05          0x1f099
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06          0x1f099
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07          0x1f099
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08          0x1f099
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09          0x1f099
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15         0x1f099
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10         0x1f099
				/* MX6QDL_PAD_DI0_PIN2__GPIO4_IO18         0x1f099 in use as MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN02 */
				/* MX6QDL_PAD_DI0_PIN3__GPIO4_IO19         0x1f099 in use as MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN03 */
				/* MX6QDL_PAD_DI0_PIN15__GPIO4_IO17        0x1f099 in use as MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02          0x1f099
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14         0x1f099
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27        0x1f099
				 MX6QDL_PAD_GPIO_16__GPIO7_IO11         0x1f099
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13         0x1f099
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23          0x1f099
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24          0x1f099
				MX6QDL_PAD_EIM_OE__GPIO2_IO25           0x1f099
				MX6QDL_PAD_SD3_DAT3__GPIO7_IO07         0x1f099
				MX6QDL_PAD_SD3_DAT2__GPIO7_IO06         0x1f099
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21       0x1f099
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x1f099
				MX6QDL_PAD_EIM_RW__GPIO2_IO26           0x1f099
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x1f099
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01         0x1f099
				MX6QDL_PAD_SD3_CMD__GPIO7_IO02          0x1f099
				MX6QDL_PAD_SD3_CLK__GPIO7_IO03          0x1f099
				MX6QDL_PAD_SD3_DAT0__GPIO7_IO04         0x1f099
				MX6QDL_PAD_SD3_DAT1__GPIO7_IO05         0x1f099
				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17         0x1f099
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18         0x1f099
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18      0x1f099
				MX6QDL_PAD_GPIO_7__GPIO1_IO07           0x1f099
				MX6QDL_PAD_GPIO_8__GPIO1_IO08           0x1f099

				/* From imx6q.dtsi - pinctrl_ipu2_1: ipu2grp-1 */
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16     0x1f099
				MX6QDL_PAD_DI0_PIN15__GPIO4_IO17        0x1f099
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18         0x1f099
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19         0x1f099
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20         0x1f099
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21       0x1f099
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22       0x1f099
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23       0x1f099
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x1f099
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25       0x1f099
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26       0x1f099
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27       0x1f099
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28       0x1f099
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29       0x1f099
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30       0x1f099
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31      0x1f099
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05      0x1f099
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06      0x1f099
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07      0x1f099
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08      0x1f099
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09      0x1f099
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10      0x1f099
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11      0x1f099
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12      0x1f099
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13      0x1f099
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14      0x1f099
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15      0x1f099
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16      0x1f099
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17      0x1f099

				/* From pinctrl_pwm1: pwm1grp */
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21         0x1f099

				/* From pinctrl_pwm2: pwm2grp */
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19         0x1f099
		
				/* From pinctrl_lvds1_connector: lvds1_connector_grp */
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x1f099

				/* From pinctrl_lcd_gpios: lcd-gpios */
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x17059
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x17059
				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x17059
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x17059
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE    0x1f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};

		pinctrl_usb_h1: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__GPIO1_IO00	0x1b0b0
			>;
		};
 	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};


&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";

		display-timings {
			native-mode = <&t_lvds>;
			t_lvds: t_lvds_default {
				clock-frequency = <25175000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <10>;
				hfront-porch = <10>;
				vback-porch = <10>;
				vfront-porch = <10>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&t_lvds2>;
			t_lvds2: t_lvds2_default {
				clock-frequency = <25175000>;
				hactive = <640>;
				vactive = <480>;
				hback-porch = <10>;
				hfront-porch = <10>;
				vback-porch = <10>;
				vfront-porch = <10>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};

/* mipi_dsi has the same ip_id/disp_id as the hdmi_core so only enble one of the */
&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	status = "disabled";
};

&pcie {
	reset-gpio = <&gpio_buff5 5 GPIO_ACTIVE_HIGH>; /* TST_GPIO_165 */
	status = "okay";
};

&pwm1 {
	status = "disabled";
};

&pwm2 {
	status = "disabled";
};

&ssi2 {
	fsl,mode = "i2s-master";
	status = "disabled";
};

&uart1 {
	status = "disabled";
};

&uart2 {
	status = "disabled";
};

&uart3 {
	status = "disabled";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	status = "disabled";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc2 {
	status = "disabled";
};


&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};


&ldb {
	lvds-channel@0 {
		crtc = "ipu2-di0";
	};

	lvds-channel@1 {
		crtc = "ipu2-di1";
	};
};

&sata {
	status = "okay";
};

&can1 {
	status = "disabled";
};

&can2 {
	status = "disabled";
};

&ecspi1 {
	status = "disabled";
};

&ecspi2 {
	status = "disabled";
};

